// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "06/19/2019 11:52:24"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopDE (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLK_50,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDR,
	SW,
	PC,
	wInstr);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLK_50;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	[63:0] PC;
output 	[31:0] wInstr;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[32]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[33]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[34]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[35]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[36]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[37]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[38]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[39]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[40]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[41]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[42]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[43]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[44]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[45]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[46]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[47]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[48]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[49]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[50]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[51]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[52]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[53]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[54]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[55]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[56]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[57]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[58]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[59]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[60]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[61]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[62]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[63]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[0]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[5]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[6]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[7]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[8]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[9]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[10]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[11]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[12]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[13]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[14]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[15]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[16]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[17]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[18]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[19]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[20]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[21]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[22]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[23]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[24]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[25]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[26]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[27]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[28]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[29]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[30]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wInstr[31]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~22 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~18 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~14 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~10 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~2_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE_q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~26 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1_sumout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ;
wire \CLK_50~input_o ;
wire \CLK_50~inputCLKENA0_outclk ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~125_sumout ;
wire \Add0~126 ;
wire \Add0~121_sumout ;
wire \Add0~122 ;
wire \Add0~117_sumout ;
wire \Add0~118 ;
wire \Add0~113_sumout ;
wire \Add0~114 ;
wire \Add0~109_sumout ;
wire \Add0~110 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \Equal0~1_combout ;
wire \Add0~14 ;
wire \Add0~41_sumout ;
wire \Equal0~2_combout ;
wire \CLKCount5[16]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~105_sumout ;
wire \Equal0~5_combout ;
wire \Add0~106 ;
wire \Add0~101_sumout ;
wire \CLKCount5[27]~DUPLICATE_q ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~93_sumout ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \Equal0~4_combout ;
wire \Add0~90 ;
wire \Add0~5_sumout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~6_combout ;
wire \CLK_5~0_combout ;
wire \CLK_5~feeder_combout ;
wire \CLK_5~q ;
wire \KEY[3]~input_o ;
wire \CLKManual~0_combout ;
wire \CLKManual~feeder_combout ;
wire \CLKManual~q ;
wire \KEY[2]~input_o ;
wire \CLKSelectAuto~0_combout ;
wire \CLKSelectAuto~q ;
wire \Add1~29_sumout ;
wire \Add1~30 ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~81_sumout ;
wire \Add1~82 ;
wire \Add1~85_sumout ;
wire \Add1~86 ;
wire \Add1~89_sumout ;
wire \CLKCount[4]~DUPLICATE_q ;
wire \Add1~90 ;
wire \Add1~93_sumout ;
wire \Add1~94 ;
wire \Add1~97_sumout ;
wire \Add1~98 ;
wire \Add1~73_sumout ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \Add1~78 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \CLKCount[13]~DUPLICATE_q ;
wire \Add1~50 ;
wire \Add1~105_sumout ;
wire \Add1~106 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~65_sumout ;
wire \Add1~66 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~69_sumout ;
wire \CLKCount[22]~DUPLICATE_q ;
wire \Add1~70 ;
wire \Add1~53_sumout ;
wire \Add1~54 ;
wire \Add1~61_sumout ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \Add1~58 ;
wire \Add1~125_sumout ;
wire \Add1~126 ;
wire \Add1~121_sumout ;
wire \Add1~122 ;
wire \Add1~117_sumout ;
wire \Add1~118 ;
wire \Add1~113_sumout ;
wire \Add1~114 ;
wire \Add1~109_sumout ;
wire \Equal1~5_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \CLKCount[23]~DUPLICATE_q ;
wire \Equal1~2_combout ;
wire \Add1~110 ;
wire \Add1~101_sumout ;
wire \Equal1~4_combout ;
wire \Equal1~3_combout ;
wire \Equal1~6_combout ;
wire \CLKAutoSlow~0_combout ;
wire \CLKAutoSlow~q ;
wire \KEY[1]~input_o ;
wire \CLKSelectFast~0_combout ;
wire \CLKSelectFast~q ;
wire \Add2~13_sumout ;
wire \Add2~14 ;
wire \Add2~77_sumout ;
wire \Add2~78 ;
wire \Add2~73_sumout ;
wire \Add2~74 ;
wire \Add2~69_sumout ;
wire \Add2~70 ;
wire \Add2~65_sumout ;
wire \Add2~66 ;
wire \Add2~61_sumout ;
wire \Add2~62 ;
wire \Add2~57_sumout ;
wire \Add2~58 ;
wire \Add2~33_sumout ;
wire \Add2~34 ;
wire \Add2~125_sumout ;
wire \Add2~126 ;
wire \Add2~121_sumout ;
wire \Add2~122 ;
wire \Add2~117_sumout ;
wire \Add2~118 ;
wire \Add2~113_sumout ;
wire \CLKCount2[11]~DUPLICATE_q ;
wire \Add2~114 ;
wire \Add2~109_sumout ;
wire \Add2~110 ;
wire \Add2~105_sumout ;
wire \CLKCount2[13]~DUPLICATE_q ;
wire \Add2~106 ;
wire \Add2~101_sumout ;
wire \Add2~102 ;
wire \Add2~97_sumout ;
wire \Add2~98 ;
wire \Add2~93_sumout ;
wire \Add2~94 ;
wire \Add2~89_sumout ;
wire \Add2~90 ;
wire \Add2~85_sumout ;
wire \Add2~86 ;
wire \Add2~81_sumout ;
wire \Add2~82 ;
wire \Add2~5_sumout ;
wire \Add2~6 ;
wire \Add2~1_sumout ;
wire \Equal2~0_combout ;
wire \Add2~2 ;
wire \Add2~29_sumout ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \Add2~26 ;
wire \Add2~21_sumout ;
wire \Add2~22 ;
wire \Add2~17_sumout ;
wire \Add2~18 ;
wire \Add2~37_sumout ;
wire \Add2~38 ;
wire \Add2~9_sumout ;
wire \Equal2~1_combout ;
wire \Add2~10 ;
wire \Add2~53_sumout ;
wire \Add2~54 ;
wire \Add2~49_sumout ;
wire \Add2~50 ;
wire \Add2~45_sumout ;
wire \Add2~46 ;
wire \Add2~41_sumout ;
wire \Equal2~2_combout ;
wire \CLKCount2[6]~DUPLICATE_q ;
wire \CLKCount2[5]~DUPLICATE_q ;
wire \Equal2~3_combout ;
wire \Equal2~5_combout ;
wire \CLKCount2[17]~DUPLICATE_q ;
wire \CLKCount2[15]~DUPLICATE_q ;
wire \Equal2~4_combout ;
wire \Equal2~6_combout ;
wire \CLKAutoFast~0_combout ;
wire \CLKAutoFast~q ;
wire \CLK~0_combout ;
wire \CLK~combout ;
wire \Datapath0|Add0~213_sumout ;
wire \Datapath0|PC[2]~feeder_combout ;
wire \Datapath0|memInstr|oMemData[31]~5_combout ;
wire \Datapath0|Add0~150 ;
wire \Datapath0|Add0~101_sumout ;
wire \Datapath0|Add0~102 ;
wire \Datapath0|Add0~105_sumout ;
wire \Datapath0|Add0~106 ;
wire \Datapath0|Add0~109_sumout ;
wire \Datapath0|Add0~110 ;
wire \Datapath0|Add0~189_sumout ;
wire \Datapath0|Add0~190 ;
wire \Datapath0|Add0~113_sumout ;
wire \Datapath0|Add0~114 ;
wire \Datapath0|Add0~117_sumout ;
wire \Datapath0|Add0~118 ;
wire \Datapath0|Add0~65_sumout ;
wire \Datapath0|Add0~66 ;
wire \Datapath0|Add0~17_sumout ;
wire \Datapath0|Add0~18 ;
wire \Datapath0|Add0~173_sumout ;
wire \Datapath0|Add0~174 ;
wire \Datapath0|Add0~177_sumout ;
wire \Datapath0|Add0~178 ;
wire \Datapath0|Add0~181_sumout ;
wire \Datapath0|Add0~182 ;
wire \Datapath0|Add0~25_sumout ;
wire \Datapath0|Add0~26 ;
wire \Datapath0|Add0~69_sumout ;
wire \Datapath0|Add0~70 ;
wire \Datapath0|Add0~81_sumout ;
wire \Datapath0|Add0~82 ;
wire \Datapath0|Add0~61_sumout ;
wire \Datapath0|Add0~62 ;
wire \Datapath0|Add0~57_sumout ;
wire \Datapath0|Add0~58 ;
wire \Datapath0|Add0~53_sumout ;
wire \Datapath0|Add0~54 ;
wire \Datapath0|Add0~49_sumout ;
wire \Datapath0|Add0~50 ;
wire \Datapath0|Add0~93_sumout ;
wire \Datapath0|Add0~94 ;
wire \Datapath0|Add0~89_sumout ;
wire \Datapath0|Add0~90 ;
wire \Datapath0|Add0~85_sumout ;
wire \Datapath0|Add0~86 ;
wire \Datapath0|Add0~97_sumout ;
wire \Datapath0|Add0~98 ;
wire \Datapath0|Add0~77_sumout ;
wire \Datapath0|Add0~78 ;
wire \Datapath0|Add0~73_sumout ;
wire \Datapath0|memInstr|oMemData[31]~3_combout ;
wire \Datapath0|memInstr|oMemData[31]~1_combout ;
wire \Datapath0|memInstr|oMemData[31]~2_combout ;
wire \Datapath0|memInstr|oMemData[31]~4_combout ;
wire \Datapath0|memInstr|oMemData[31]~0_combout ;
wire \Datapath0|memInstr|oMemData[31]~6_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \Datapath0|Controlunit|Equal2~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \Datapath0|Controlunit|Equal0~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \Datapath0|memInstr|oMemData[25]~25_combout ;
wire \KEY[0]~input_o ;
wire \Datapath0|memInstr|oMemData[22]~21_combout ;
wire \Datapath0|PC[61]~0_combout ;
wire \Datapath0|Add0~214 ;
wire \Datapath0|Add0~217_sumout ;
wire \Datapath0|Controlunit|Equal2~1_combout ;
wire \Datapath0|Add0~218 ;
wire \Datapath0|Add0~221_sumout ;
wire \Datapath0|Add0~222 ;
wire \Datapath0|Add0~225_sumout ;
wire \Datapath0|Add0~226 ;
wire \Datapath0|Add0~229_sumout ;
wire \Datapath0|Add0~230 ;
wire \Datapath0|Add0~233_sumout ;
wire \Datapath0|Add0~234 ;
wire \Datapath0|Add0~237_sumout ;
wire \Datapath0|Add0~238 ;
wire \Datapath0|Add0~241_sumout ;
wire \Datapath0|Add0~242 ;
wire \Datapath0|Add0~245_sumout ;
wire \Datapath0|Add0~246 ;
wire \Datapath0|Add0~137_sumout ;
wire \Datapath0|Add0~138 ;
wire \Datapath0|Add0~133_sumout ;
wire \Datapath0|PC[12]~feeder_combout ;
wire \Datapath0|Add0~134 ;
wire \Datapath0|Add0~125_sumout ;
wire \Datapath0|PC[13]~feeder_combout ;
wire \Datapath0|Add0~126 ;
wire \Datapath0|Add0~121_sumout ;
wire \Datapath0|PC[14]~feeder_combout ;
wire \Datapath0|Add0~122 ;
wire \Datapath0|Add0~129_sumout ;
wire \Datapath0|PC[15]~feeder_combout ;
wire \Datapath0|Add0~130 ;
wire \Datapath0|Add0~1_sumout ;
wire \Datapath0|Add0~2 ;
wire \Datapath0|Add0~205_sumout ;
wire \Datapath0|Add0~206 ;
wire \Datapath0|Add0~5_sumout ;
wire \Datapath0|Add0~6 ;
wire \Datapath0|Add0~9_sumout ;
wire \Datapath0|Add0~10 ;
wire \Datapath0|Add0~13_sumout ;
wire \Datapath0|Add0~14 ;
wire \Datapath0|Add0~193_sumout ;
wire \Datapath0|Add0~194 ;
wire \Datapath0|Add0~197_sumout ;
wire \Datapath0|Add0~198 ;
wire \Datapath0|Add0~201_sumout ;
wire \Datapath0|Add0~202 ;
wire \Datapath0|Add0~209_sumout ;
wire \Datapath0|Add0~210 ;
wire \Datapath0|Add0~145_sumout ;
wire \Datapath0|Add0~146 ;
wire \Datapath0|Add0~153_sumout ;
wire \Datapath0|Add0~154 ;
wire \Datapath0|Add0~157_sumout ;
wire \Datapath0|Add0~158 ;
wire \Datapath0|Add0~161_sumout ;
wire \Datapath0|Add0~162 ;
wire \Datapath0|Add0~165_sumout ;
wire \Datapath0|Add0~166 ;
wire \Datapath0|Add0~185_sumout ;
wire \Datapath0|Add0~186 ;
wire \Datapath0|Add0~29_sumout ;
wire \Datapath0|Add0~30 ;
wire \Datapath0|Add0~33_sumout ;
wire \Datapath0|Add0~34 ;
wire \Datapath0|Add0~37_sumout ;
wire \Datapath0|Add0~38 ;
wire \Datapath0|Add0~141_sumout ;
wire \Datapath0|Add0~142 ;
wire \Datapath0|Add0~41_sumout ;
wire \Datapath0|Add0~42 ;
wire \Datapath0|Add0~45_sumout ;
wire \Datapath0|Add0~46 ;
wire \Datapath0|Add0~21_sumout ;
wire \Datapath0|Add0~22 ;
wire \Datapath0|Add0~169_sumout ;
wire \Datapath0|Add0~170 ;
wire \Datapath0|Add0~149_sumout ;
wire \Datapath0|memInstr|oMemData[31]~7_combout ;
wire \Datapath0|memInstr|oMemData[31]~8_combout ;
wire \Datapath0|memInstr|oMemData[31]~9_combout ;
wire \Datapath0|memInstr|oMemData[31]~10_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \Datapath0|Controlunit|Equal0~1_combout ;
wire \Datapath0|Controlunit|Equal0~2_combout ;
wire \Datapath0|Controlunit|WideNor0~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \Datapath0|memReg|Mux60~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \Datapath0|memReg|Mux60~2_combout ;
wire \Datapath0|memReg|Mux60~4_combout ;
wire \Datapath0|memReg|Mux60~5_combout ;
wire \Datapath0|memReg|Mux60~0_combout ;
wire \Datapath0|memInstr|oMemData[31]~11_combout ;
wire \Datapath0|memReg|Mux60~3_combout ;
wire \Datapath0|ALUControlunit|Decoder0~0_combout ;
wire \Datapath0|ALUControlunit|Mux2~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \Datapath0|memReg|Mux28~0_combout ;
wire \Datapath0|memInstr|oMemData[8]~32_combout ;
wire \Datapath0|memInstr|oMemData[6]~31_combout ;
wire \Datapath0|memInstr|oMemData[5]~30_combout ;
wire \Datapath0|memInstr|oMemData[4]~29_combout ;
wire \Datapath0|Controlunit|WideOr3~0_combout ;
wire \Datapath0|memInstr|oMemData[3]~28_combout ;
wire \Datapath0|Mux4~0_combout ;
wire \Datapath0|memInstr|oMemData[2]~13_combout ;
wire \Datapath0|memInstr|oMemData[1]~27_combout ;
wire \Datapath0|memInstr|oMemData[0]~26_combout ;
wire \Datapath0|ALUunit|Add0~70_cout ;
wire \Datapath0|ALUunit|Add0~66_cout ;
wire \Datapath0|ALUunit|Add0~6 ;
wire \Datapath0|ALUunit|Add0~10 ;
wire \Datapath0|ALUunit|Add0~14 ;
wire \Datapath0|ALUunit|Add0~18 ;
wire \Datapath0|ALUunit|Add0~22 ;
wire \Datapath0|ALUunit|Add0~26 ;
wire \Datapath0|ALUunit|Add0~30 ;
wire \Datapath0|ALUunit|Add0~34 ;
wire \Datapath0|ALUunit|Add0~38 ;
wire \Datapath0|ALUunit|Add0~42 ;
wire \Datapath0|ALUunit|Add0~46 ;
wire \Datapath0|ALUunit|Add0~50 ;
wire \Datapath0|ALUunit|Add0~54 ;
wire \Datapath0|ALUunit|Add0~1_sumout ;
wire \Datapath0|memInstr|oMemData[24]~22_combout ;
wire \Datapath0|memInstr|oMemData[29]~23_combout ;
wire \Datapath0|ALUunit|Mux40~0_combout ;
wire \Datapath0|Controlunit|Equal6~0_combout ;
wire \Datapath0|ALUunit|Mux60~0_combout ;
wire \Datapath0|ALUunit|Mux49~0_combout ;
wire \Datapath0|ALUunit|Mux49~1_combout ;
wire \Datapath0|ALUunit|Mux48~0_combout ;
wire \Datapath0|ALUunit|Add0~5_sumout ;
wire \Datapath0|ALUunit|Mux61~0_combout ;
wire \Datapath0|ALUunit|Add0~9_sumout ;
wire \Datapath0|ALUunit|Mux60~1_combout ;
wire \Datapath0|ALUunit|Add0~13_sumout ;
wire \Datapath0|ALUunit|Mux59~0_combout ;
wire \Datapath0|ALUunit|Mux59~1_combout ;
wire \Datapath0|ALUunit|Add0~17_sumout ;
wire \Datapath0|ALUunit|Mux58~0_combout ;
wire \Datapath0|ALUunit|Mux58~1_combout ;
wire \Datapath0|ALUunit|Mux57~0_combout ;
wire \Datapath0|ALUunit|Add0~21_sumout ;
wire \Datapath0|ALUunit|Mux57~1_combout ;
wire \Datapath0|ALUunit|Add0~25_sumout ;
wire \Datapath0|memInstr|oMemData[7]~15_combout ;
wire \Datapath0|ALUunit|Mux56~0_combout ;
wire \Datapath0|ALUunit|Add0~29_sumout ;
wire \Datapath0|ALUunit|Mux55~0_combout ;
wire \Datapath0|ALUunit|Add0~33_sumout ;
wire \Datapath0|ALUunit|Mux54~0_combout ;
wire \Datapath0|ALUunit|Add0~37_sumout ;
wire \Datapath0|ALUunit|Mux53~0_combout ;
wire \Datapath0|ALUunit|Add0~41_sumout ;
wire \Datapath0|ALUunit|Mux52~0_combout ;
wire \Datapath0|ALUunit|Add0~45_sumout ;
wire \Datapath0|ALUunit|Mux51~0_combout ;
wire \Datapath0|ALUunit|Add0~49_sumout ;
wire \Datapath0|ALUunit|Mux50~0_combout ;
wire \Datapath0|ALUunit|Add0~53_sumout ;
wire \Datapath0|ALUunit|Mux49~2_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \Datapath0|ALUunit|Add0~2 ;
wire \Datapath0|ALUunit|Add0~57_sumout ;
wire \Datapath0|ALUunit|Add0~58 ;
wire \Datapath0|ALUunit|Add0~61_sumout ;
wire \Datapath0|Controlunit|Equal0~3_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~feeder_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \Mux30~0_combout ;
wire \Datapath0|memInstr|oMemData[23]~12_combout ;
wire \Mux29~0_combout ;
wire \Mux25~1_combout ;
wire \Mux28~0_combout ;
wire \Mux28~1_combout ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \Datapath0|memReg|Mux92~0_combout ;
wire \Mux28~2_combout ;
wire \Mux25~0_combout ;
wire \Mux28~3_combout ;
wire \Mux31~0_combout ;
wire \Dec0|WideOr6~0_combout ;
wire \Dec0|WideOr5~0_combout ;
wire \Dec0|WideOr4~0_combout ;
wire \Dec0|WideOr3~0_combout ;
wire \Dec0|WideOr2~0_combout ;
wire \Dec0|WideOr1~0_combout ;
wire \Dec0|WideOr0~0_combout ;
wire \Mux27~2_combout ;
wire \Mux27~1_combout ;
wire \Mux27~0_combout ;
wire \Mux27~3_combout ;
wire \Mux25~2_combout ;
wire \Mux25~4_combout ;
wire \Mux25~3_combout ;
wire \Mux25~5_combout ;
wire \Mux26~0_combout ;
wire \Mux26~1_combout ;
wire \Mux26~2_combout ;
wire \Mux26~3_combout ;
wire \Datapath0|memInstr|oMemData[28]~14_combout ;
wire \Mux24~0_combout ;
wire \Dec1|WideOr6~0_combout ;
wire \Dec1|WideOr5~0_combout ;
wire \Dec1|WideOr4~0_combout ;
wire \Dec1|WideOr3~0_combout ;
wire \Dec1|WideOr2~0_combout ;
wire \Dec1|WideOr1~0_combout ;
wire \Dec1|WideOr0~0_combout ;
wire \Mux21~1_combout ;
wire \Mux21~2_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \Mux21~0_combout ;
wire \Mux21~3_combout ;
wire \Mux22~2_combout ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \Mux22~3_combout ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \Mux23~2_combout ;
wire \Mux23~3_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \Datapath0|memInstr|oMemData[11]~16_combout ;
wire \Mux20~0_combout ;
wire \Dec2|WideOr6~0_combout ;
wire \Dec2|WideOr5~0_combout ;
wire \Dec2|WideOr4~0_combout ;
wire \Dec2|WideOr3~0_combout ;
wire \Dec2|WideOr2~0_combout ;
wire \Dec2|WideOr1~0_combout ;
wire \Dec2|WideOr0~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \Datapath0|memInstr|oMemData[14]~19_combout ;
wire \Mux17~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \Datapath0|memInstr|oMemData[13]~18_combout ;
wire \Mux18~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \Datapath0|memInstr|oMemData[15]~20_combout ;
wire \Mux16~0_combout ;
wire \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \Datapath0|memInstr|oMemData[12]~17_combout ;
wire \Mux19~0_combout ;
wire \Dec3|WideOr6~0_combout ;
wire \Dec3|WideOr5~0_combout ;
wire \Dec3|WideOr4~0_combout ;
wire \Dec3|WideOr3~0_combout ;
wire \Dec3|WideOr2~0_combout ;
wire \Dec3|WideOr1~0_combout ;
wire \Dec3|WideOr0~0_combout ;
wire \Mux15~0_combout ;
wire \Mux12~0_combout ;
wire \Mux14~0_combout ;
wire \Mux13~0_combout ;
wire \Dec4|WideOr6~0_combout ;
wire \Dec4|WideOr5~0_combout ;
wire \Dec4|WideOr4~0_combout ;
wire \Dec4|WideOr3~0_combout ;
wire \Dec4|WideOr2~0_combout ;
wire \Dec4|WideOr1~0_combout ;
wire \Dec4|WideOr0~0_combout ;
wire \Mux11~0_combout ;
wire \Mux10~0_combout ;
wire \Mux8~0_combout ;
wire \Mux9~0_combout ;
wire \Dec5|WideOr6~0_combout ;
wire \Dec5|WideOr5~0_combout ;
wire \Dec5|WideOr4~0_combout ;
wire \Dec5|WideOr3~0_combout ;
wire \Dec5|WideOr2~0_combout ;
wire \Dec5|WideOr1~0_combout ;
wire \Dec5|WideOr0~0_combout ;
wire \Mux4~0_combout ;
wire \Mux7~0_combout ;
wire \Mux6~0_combout ;
wire \Mux5~0_combout ;
wire \Dec6|WideOr6~0_combout ;
wire \Dec6|WideOr5~0_combout ;
wire \Dec6|WideOr4~0_combout ;
wire \Dec6|WideOr3~0_combout ;
wire \Dec6|WideOr2~0_combout ;
wire \Dec6|WideOr1~0_combout ;
wire \Dec6|WideOr0~0_combout ;
wire \Mux0~0_combout ;
wire \Mux1~0_combout ;
wire \Mux2~0_combout ;
wire \Mux3~0_combout ;
wire \Dec7|WideOr6~0_combout ;
wire \Dec7|WideOr5~0_combout ;
wire \Dec7|WideOr4~0_combout ;
wire \Dec7|WideOr3~0_combout ;
wire \Dec7|WideOr2~0_combout ;
wire \Dec7|WideOr1~0_combout ;
wire \Dec7|WideOr0~0_combout ;
wire \Datapath0|Controlunit|WideOr1~combout ;
wire \Datapath0|memInstr|oMemData[9]~33_combout ;
wire \Datapath0|memInstr|oMemData[10]~34_combout ;
wire \Datapath0|memInstr|oMemData[16]~35_combout ;
wire \Datapath0|memInstr|oMemData[17]~36_combout ;
wire \Datapath0|memInstr|oMemData[18]~37_combout ;
wire \Datapath0|memInstr|oMemData[19]~38_combout ;
wire \Datapath0|memInstr|oMemData[20]~39_combout ;
wire \Datapath0|memInstr|oMemData[21]~40_combout ;
wire \Datapath0|memInstr|oMemData[26]~41_combout ;
wire \Datapath0|memInstr|oMemData[27]~42_combout ;
wire \Datapath0|memInstr|oMemData[30]~24_combout ;
wire \Datapath0|memInstr|oMemData[31]~43_combout ;
wire \altera_internal_jtag~TDO ;
wire [63:0] \Datapath0|PC ;
wire [13:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [31:0] CLKCount2;
wire [4:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [13:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [6:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [31:0] CLKCount5;
wire [6:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [31:0] CLKCount;
wire [6:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [31:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [63:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [5:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [1:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

// Location: FF_X1_Y4_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\Dec0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\Dec0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\Dec0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\Dec0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\Dec0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\Dec0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\Dec0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\Dec1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\Dec1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\Dec1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\Dec1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\Dec1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\Dec1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\Dec1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\Dec2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\Dec2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\Dec2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\Dec2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\Dec2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\Dec2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\Dec2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\Dec3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\Dec3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\Dec3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\Dec3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\Dec3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\Dec3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\Dec3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\Dec4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\Dec4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\Dec4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\Dec4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\Dec4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\Dec4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\Dec4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\Dec5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\Dec5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\Dec5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\Dec5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\Dec5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\Dec5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\Dec5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \HEX6[0]~output (
	.i(\Dec6|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
defparam \HEX6[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \HEX6[1]~output (
	.i(\Dec6|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
defparam \HEX6[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX6[2]~output (
	.i(\Dec6|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
defparam \HEX6[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX6[3]~output (
	.i(\Dec6|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
defparam \HEX6[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \HEX6[4]~output (
	.i(\Dec6|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
defparam \HEX6[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \HEX6[5]~output (
	.i(\Dec6|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
defparam \HEX6[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX6[6]~output (
	.i(!\Dec6|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
defparam \HEX6[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \HEX7[0]~output (
	.i(\Dec7|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
defparam \HEX7[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX7[1]~output (
	.i(\Dec7|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
defparam \HEX7[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX7[2]~output (
	.i(\Dec7|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
defparam \HEX7[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \HEX7[3]~output (
	.i(\Dec7|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
defparam \HEX7[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \HEX7[4]~output (
	.i(\Dec7|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
defparam \HEX7[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX7[5]~output (
	.i(\Dec7|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
defparam \HEX7[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX7[6]~output (
	.i(!\Dec7|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
defparam \HEX7[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\Datapath0|Controlunit|WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\Datapath0|Controlunit|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[0]),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
defparam \PC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[1]),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
defparam \PC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \PC[2]~output (
	.i(\Datapath0|PC [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[2]),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
defparam \PC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \PC[3]~output (
	.i(\Datapath0|PC [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[3]),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
defparam \PC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \PC[4]~output (
	.i(\Datapath0|PC [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[4]),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
defparam \PC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \PC[5]~output (
	.i(\Datapath0|PC [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[5]),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
defparam \PC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \PC[6]~output (
	.i(\Datapath0|PC [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[6]),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
defparam \PC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \PC[7]~output (
	.i(\Datapath0|PC [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[7]),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
defparam \PC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \PC[8]~output (
	.i(\Datapath0|PC [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[8]),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
defparam \PC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \PC[9]~output (
	.i(\Datapath0|PC [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[9]),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
defparam \PC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \PC[10]~output (
	.i(\Datapath0|PC [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[10]),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
defparam \PC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \PC[11]~output (
	.i(\Datapath0|PC [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[11]),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
defparam \PC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \PC[12]~output (
	.i(\Datapath0|PC [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[12]),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
defparam \PC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \PC[13]~output (
	.i(\Datapath0|PC [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[13]),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
defparam \PC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \PC[14]~output (
	.i(\Datapath0|PC [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[14]),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
defparam \PC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \PC[15]~output (
	.i(\Datapath0|PC [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[15]),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
defparam \PC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \PC[16]~output (
	.i(\Datapath0|PC [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[16]),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
defparam \PC[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \PC[17]~output (
	.i(\Datapath0|PC [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[17]),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
defparam \PC[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \PC[18]~output (
	.i(\Datapath0|PC [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[18]),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
defparam \PC[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \PC[19]~output (
	.i(\Datapath0|PC [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[19]),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
defparam \PC[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \PC[20]~output (
	.i(\Datapath0|PC [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[20]),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
defparam \PC[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \PC[21]~output (
	.i(\Datapath0|PC [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[21]),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
defparam \PC[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \PC[22]~output (
	.i(\Datapath0|PC [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[22]),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
defparam \PC[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \PC[23]~output (
	.i(\Datapath0|PC [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[23]),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
defparam \PC[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \PC[24]~output (
	.i(\Datapath0|PC [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[24]),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
defparam \PC[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \PC[25]~output (
	.i(\Datapath0|PC [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[25]),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
defparam \PC[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \PC[26]~output (
	.i(\Datapath0|PC [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[26]),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
defparam \PC[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \PC[27]~output (
	.i(\Datapath0|PC [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[27]),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
defparam \PC[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \PC[28]~output (
	.i(\Datapath0|PC [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[28]),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
defparam \PC[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \PC[29]~output (
	.i(\Datapath0|PC [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[29]),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
defparam \PC[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \PC[30]~output (
	.i(\Datapath0|PC [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[30]),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
defparam \PC[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \PC[31]~output (
	.i(\Datapath0|PC [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[31]),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
defparam \PC[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \PC[32]~output (
	.i(\Datapath0|PC [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[32]),
	.obar());
// synopsys translate_off
defparam \PC[32]~output .bus_hold = "false";
defparam \PC[32]~output .open_drain_output = "false";
defparam \PC[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \PC[33]~output (
	.i(\Datapath0|PC [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[33]),
	.obar());
// synopsys translate_off
defparam \PC[33]~output .bus_hold = "false";
defparam \PC[33]~output .open_drain_output = "false";
defparam \PC[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \PC[34]~output (
	.i(\Datapath0|PC [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[34]),
	.obar());
// synopsys translate_off
defparam \PC[34]~output .bus_hold = "false";
defparam \PC[34]~output .open_drain_output = "false";
defparam \PC[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \PC[35]~output (
	.i(\Datapath0|PC [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[35]),
	.obar());
// synopsys translate_off
defparam \PC[35]~output .bus_hold = "false";
defparam \PC[35]~output .open_drain_output = "false";
defparam \PC[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \PC[36]~output (
	.i(\Datapath0|PC [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[36]),
	.obar());
// synopsys translate_off
defparam \PC[36]~output .bus_hold = "false";
defparam \PC[36]~output .open_drain_output = "false";
defparam \PC[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \PC[37]~output (
	.i(\Datapath0|PC [37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[37]),
	.obar());
// synopsys translate_off
defparam \PC[37]~output .bus_hold = "false";
defparam \PC[37]~output .open_drain_output = "false";
defparam \PC[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \PC[38]~output (
	.i(\Datapath0|PC [38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[38]),
	.obar());
// synopsys translate_off
defparam \PC[38]~output .bus_hold = "false";
defparam \PC[38]~output .open_drain_output = "false";
defparam \PC[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \PC[39]~output (
	.i(\Datapath0|PC [39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[39]),
	.obar());
// synopsys translate_off
defparam \PC[39]~output .bus_hold = "false";
defparam \PC[39]~output .open_drain_output = "false";
defparam \PC[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \PC[40]~output (
	.i(\Datapath0|PC [40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[40]),
	.obar());
// synopsys translate_off
defparam \PC[40]~output .bus_hold = "false";
defparam \PC[40]~output .open_drain_output = "false";
defparam \PC[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \PC[41]~output (
	.i(\Datapath0|PC [41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[41]),
	.obar());
// synopsys translate_off
defparam \PC[41]~output .bus_hold = "false";
defparam \PC[41]~output .open_drain_output = "false";
defparam \PC[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \PC[42]~output (
	.i(\Datapath0|PC [42]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[42]),
	.obar());
// synopsys translate_off
defparam \PC[42]~output .bus_hold = "false";
defparam \PC[42]~output .open_drain_output = "false";
defparam \PC[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \PC[43]~output (
	.i(\Datapath0|PC [43]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[43]),
	.obar());
// synopsys translate_off
defparam \PC[43]~output .bus_hold = "false";
defparam \PC[43]~output .open_drain_output = "false";
defparam \PC[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \PC[44]~output (
	.i(\Datapath0|PC [44]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[44]),
	.obar());
// synopsys translate_off
defparam \PC[44]~output .bus_hold = "false";
defparam \PC[44]~output .open_drain_output = "false";
defparam \PC[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \PC[45]~output (
	.i(\Datapath0|PC [45]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[45]),
	.obar());
// synopsys translate_off
defparam \PC[45]~output .bus_hold = "false";
defparam \PC[45]~output .open_drain_output = "false";
defparam \PC[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \PC[46]~output (
	.i(\Datapath0|PC [46]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[46]),
	.obar());
// synopsys translate_off
defparam \PC[46]~output .bus_hold = "false";
defparam \PC[46]~output .open_drain_output = "false";
defparam \PC[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \PC[47]~output (
	.i(\Datapath0|PC [47]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[47]),
	.obar());
// synopsys translate_off
defparam \PC[47]~output .bus_hold = "false";
defparam \PC[47]~output .open_drain_output = "false";
defparam \PC[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \PC[48]~output (
	.i(\Datapath0|PC [48]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[48]),
	.obar());
// synopsys translate_off
defparam \PC[48]~output .bus_hold = "false";
defparam \PC[48]~output .open_drain_output = "false";
defparam \PC[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \PC[49]~output (
	.i(\Datapath0|PC [49]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[49]),
	.obar());
// synopsys translate_off
defparam \PC[49]~output .bus_hold = "false";
defparam \PC[49]~output .open_drain_output = "false";
defparam \PC[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \PC[50]~output (
	.i(\Datapath0|PC [50]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[50]),
	.obar());
// synopsys translate_off
defparam \PC[50]~output .bus_hold = "false";
defparam \PC[50]~output .open_drain_output = "false";
defparam \PC[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \PC[51]~output (
	.i(\Datapath0|PC [51]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[51]),
	.obar());
// synopsys translate_off
defparam \PC[51]~output .bus_hold = "false";
defparam \PC[51]~output .open_drain_output = "false";
defparam \PC[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \PC[52]~output (
	.i(\Datapath0|PC [52]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[52]),
	.obar());
// synopsys translate_off
defparam \PC[52]~output .bus_hold = "false";
defparam \PC[52]~output .open_drain_output = "false";
defparam \PC[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \PC[53]~output (
	.i(\Datapath0|PC [53]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[53]),
	.obar());
// synopsys translate_off
defparam \PC[53]~output .bus_hold = "false";
defparam \PC[53]~output .open_drain_output = "false";
defparam \PC[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \PC[54]~output (
	.i(\Datapath0|PC [54]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[54]),
	.obar());
// synopsys translate_off
defparam \PC[54]~output .bus_hold = "false";
defparam \PC[54]~output .open_drain_output = "false";
defparam \PC[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \PC[55]~output (
	.i(\Datapath0|PC [55]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[55]),
	.obar());
// synopsys translate_off
defparam \PC[55]~output .bus_hold = "false";
defparam \PC[55]~output .open_drain_output = "false";
defparam \PC[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \PC[56]~output (
	.i(\Datapath0|PC [56]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[56]),
	.obar());
// synopsys translate_off
defparam \PC[56]~output .bus_hold = "false";
defparam \PC[56]~output .open_drain_output = "false";
defparam \PC[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \PC[57]~output (
	.i(\Datapath0|PC [57]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[57]),
	.obar());
// synopsys translate_off
defparam \PC[57]~output .bus_hold = "false";
defparam \PC[57]~output .open_drain_output = "false";
defparam \PC[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \PC[58]~output (
	.i(\Datapath0|PC [58]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[58]),
	.obar());
// synopsys translate_off
defparam \PC[58]~output .bus_hold = "false";
defparam \PC[58]~output .open_drain_output = "false";
defparam \PC[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \PC[59]~output (
	.i(\Datapath0|PC [59]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[59]),
	.obar());
// synopsys translate_off
defparam \PC[59]~output .bus_hold = "false";
defparam \PC[59]~output .open_drain_output = "false";
defparam \PC[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \PC[60]~output (
	.i(\Datapath0|PC [60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[60]),
	.obar());
// synopsys translate_off
defparam \PC[60]~output .bus_hold = "false";
defparam \PC[60]~output .open_drain_output = "false";
defparam \PC[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \PC[61]~output (
	.i(\Datapath0|PC [61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[61]),
	.obar());
// synopsys translate_off
defparam \PC[61]~output .bus_hold = "false";
defparam \PC[61]~output .open_drain_output = "false";
defparam \PC[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \PC[62]~output (
	.i(\Datapath0|PC [62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[62]),
	.obar());
// synopsys translate_off
defparam \PC[62]~output .bus_hold = "false";
defparam \PC[62]~output .open_drain_output = "false";
defparam \PC[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \PC[63]~output (
	.i(\Datapath0|PC [63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[63]),
	.obar());
// synopsys translate_off
defparam \PC[63]~output .bus_hold = "false";
defparam \PC[63]~output .open_drain_output = "false";
defparam \PC[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \wInstr[0]~output (
	.i(\Datapath0|memInstr|oMemData[0]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[0]),
	.obar());
// synopsys translate_off
defparam \wInstr[0]~output .bus_hold = "false";
defparam \wInstr[0]~output .open_drain_output = "false";
defparam \wInstr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \wInstr[1]~output (
	.i(\Datapath0|memInstr|oMemData[1]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[1]),
	.obar());
// synopsys translate_off
defparam \wInstr[1]~output .bus_hold = "false";
defparam \wInstr[1]~output .open_drain_output = "false";
defparam \wInstr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \wInstr[2]~output (
	.i(\Datapath0|memInstr|oMemData[2]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[2]),
	.obar());
// synopsys translate_off
defparam \wInstr[2]~output .bus_hold = "false";
defparam \wInstr[2]~output .open_drain_output = "false";
defparam \wInstr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \wInstr[3]~output (
	.i(\Datapath0|memInstr|oMemData[3]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[3]),
	.obar());
// synopsys translate_off
defparam \wInstr[3]~output .bus_hold = "false";
defparam \wInstr[3]~output .open_drain_output = "false";
defparam \wInstr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \wInstr[4]~output (
	.i(\Datapath0|memInstr|oMemData[4]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[4]),
	.obar());
// synopsys translate_off
defparam \wInstr[4]~output .bus_hold = "false";
defparam \wInstr[4]~output .open_drain_output = "false";
defparam \wInstr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \wInstr[5]~output (
	.i(\Datapath0|memInstr|oMemData[5]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[5]),
	.obar());
// synopsys translate_off
defparam \wInstr[5]~output .bus_hold = "false";
defparam \wInstr[5]~output .open_drain_output = "false";
defparam \wInstr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \wInstr[6]~output (
	.i(\Datapath0|memInstr|oMemData[6]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[6]),
	.obar());
// synopsys translate_off
defparam \wInstr[6]~output .bus_hold = "false";
defparam \wInstr[6]~output .open_drain_output = "false";
defparam \wInstr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \wInstr[7]~output (
	.i(\Datapath0|memInstr|oMemData[7]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[7]),
	.obar());
// synopsys translate_off
defparam \wInstr[7]~output .bus_hold = "false";
defparam \wInstr[7]~output .open_drain_output = "false";
defparam \wInstr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \wInstr[8]~output (
	.i(\Datapath0|memInstr|oMemData[8]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[8]),
	.obar());
// synopsys translate_off
defparam \wInstr[8]~output .bus_hold = "false";
defparam \wInstr[8]~output .open_drain_output = "false";
defparam \wInstr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \wInstr[9]~output (
	.i(\Datapath0|memInstr|oMemData[9]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[9]),
	.obar());
// synopsys translate_off
defparam \wInstr[9]~output .bus_hold = "false";
defparam \wInstr[9]~output .open_drain_output = "false";
defparam \wInstr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \wInstr[10]~output (
	.i(\Datapath0|memInstr|oMemData[10]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[10]),
	.obar());
// synopsys translate_off
defparam \wInstr[10]~output .bus_hold = "false";
defparam \wInstr[10]~output .open_drain_output = "false";
defparam \wInstr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \wInstr[11]~output (
	.i(\Datapath0|memInstr|oMemData[11]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[11]),
	.obar());
// synopsys translate_off
defparam \wInstr[11]~output .bus_hold = "false";
defparam \wInstr[11]~output .open_drain_output = "false";
defparam \wInstr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \wInstr[12]~output (
	.i(\Datapath0|memInstr|oMemData[12]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[12]),
	.obar());
// synopsys translate_off
defparam \wInstr[12]~output .bus_hold = "false";
defparam \wInstr[12]~output .open_drain_output = "false";
defparam \wInstr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \wInstr[13]~output (
	.i(\Datapath0|memInstr|oMemData[13]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[13]),
	.obar());
// synopsys translate_off
defparam \wInstr[13]~output .bus_hold = "false";
defparam \wInstr[13]~output .open_drain_output = "false";
defparam \wInstr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \wInstr[14]~output (
	.i(!\Datapath0|memInstr|oMemData[14]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[14]),
	.obar());
// synopsys translate_off
defparam \wInstr[14]~output .bus_hold = "false";
defparam \wInstr[14]~output .open_drain_output = "false";
defparam \wInstr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \wInstr[15]~output (
	.i(\Datapath0|memInstr|oMemData[15]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[15]),
	.obar());
// synopsys translate_off
defparam \wInstr[15]~output .bus_hold = "false";
defparam \wInstr[15]~output .open_drain_output = "false";
defparam \wInstr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \wInstr[16]~output (
	.i(\Datapath0|memInstr|oMemData[16]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[16]),
	.obar());
// synopsys translate_off
defparam \wInstr[16]~output .bus_hold = "false";
defparam \wInstr[16]~output .open_drain_output = "false";
defparam \wInstr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \wInstr[17]~output (
	.i(\Datapath0|memInstr|oMemData[17]~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[17]),
	.obar());
// synopsys translate_off
defparam \wInstr[17]~output .bus_hold = "false";
defparam \wInstr[17]~output .open_drain_output = "false";
defparam \wInstr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \wInstr[18]~output (
	.i(\Datapath0|memInstr|oMemData[18]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[18]),
	.obar());
// synopsys translate_off
defparam \wInstr[18]~output .bus_hold = "false";
defparam \wInstr[18]~output .open_drain_output = "false";
defparam \wInstr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \wInstr[19]~output (
	.i(\Datapath0|memInstr|oMemData[19]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[19]),
	.obar());
// synopsys translate_off
defparam \wInstr[19]~output .bus_hold = "false";
defparam \wInstr[19]~output .open_drain_output = "false";
defparam \wInstr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \wInstr[20]~output (
	.i(\Datapath0|memInstr|oMemData[20]~39_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[20]),
	.obar());
// synopsys translate_off
defparam \wInstr[20]~output .bus_hold = "false";
defparam \wInstr[20]~output .open_drain_output = "false";
defparam \wInstr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \wInstr[21]~output (
	.i(\Datapath0|memInstr|oMemData[21]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[21]),
	.obar());
// synopsys translate_off
defparam \wInstr[21]~output .bus_hold = "false";
defparam \wInstr[21]~output .open_drain_output = "false";
defparam \wInstr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \wInstr[22]~output (
	.i(\Datapath0|memInstr|oMemData[22]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[22]),
	.obar());
// synopsys translate_off
defparam \wInstr[22]~output .bus_hold = "false";
defparam \wInstr[22]~output .open_drain_output = "false";
defparam \wInstr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \wInstr[23]~output (
	.i(\Datapath0|memInstr|oMemData[23]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[23]),
	.obar());
// synopsys translate_off
defparam \wInstr[23]~output .bus_hold = "false";
defparam \wInstr[23]~output .open_drain_output = "false";
defparam \wInstr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \wInstr[24]~output (
	.i(\Datapath0|memInstr|oMemData[24]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[24]),
	.obar());
// synopsys translate_off
defparam \wInstr[24]~output .bus_hold = "false";
defparam \wInstr[24]~output .open_drain_output = "false";
defparam \wInstr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \wInstr[25]~output (
	.i(\Datapath0|memInstr|oMemData[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[25]),
	.obar());
// synopsys translate_off
defparam \wInstr[25]~output .bus_hold = "false";
defparam \wInstr[25]~output .open_drain_output = "false";
defparam \wInstr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \wInstr[26]~output (
	.i(\Datapath0|memInstr|oMemData[26]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[26]),
	.obar());
// synopsys translate_off
defparam \wInstr[26]~output .bus_hold = "false";
defparam \wInstr[26]~output .open_drain_output = "false";
defparam \wInstr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \wInstr[27]~output (
	.i(\Datapath0|memInstr|oMemData[27]~42_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[27]),
	.obar());
// synopsys translate_off
defparam \wInstr[27]~output .bus_hold = "false";
defparam \wInstr[27]~output .open_drain_output = "false";
defparam \wInstr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \wInstr[28]~output (
	.i(\Datapath0|memInstr|oMemData[28]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[28]),
	.obar());
// synopsys translate_off
defparam \wInstr[28]~output .bus_hold = "false";
defparam \wInstr[28]~output .open_drain_output = "false";
defparam \wInstr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \wInstr[29]~output (
	.i(\Datapath0|memInstr|oMemData[29]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[29]),
	.obar());
// synopsys translate_off
defparam \wInstr[29]~output .bus_hold = "false";
defparam \wInstr[29]~output .open_drain_output = "false";
defparam \wInstr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \wInstr[30]~output (
	.i(\Datapath0|memInstr|oMemData[30]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[30]),
	.obar());
// synopsys translate_off
defparam \wInstr[30]~output .bus_hold = "false";
defparam \wInstr[30]~output .open_drain_output = "false";
defparam \wInstr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \wInstr[31]~output (
	.i(\Datapath0|memInstr|oMemData[31]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wInstr[31]),
	.obar());
// synopsys translate_off
defparam \wInstr[31]~output .bus_hold = "false";
defparam \wInstr[31]~output .open_drain_output = "false";
defparam \wInstr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0000F0F00000F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h00550055FFAAFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hCFCCCFCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h0F0FFFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h050505050F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hF3FFF3FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h0333033333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0333033303330333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h1111111133333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h5A5A00005A5A0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8800000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000100000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0050005033733373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h05000500FA00FA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h00010000F7FE0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h01FE0000017E0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hAAAA0000A2AA0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0405040585058505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h49494949C3C3C3C3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h80008000A222A222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h030F030F575F575F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h000088803330BBB0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h000088803330BBB0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h080808082A2A2A2A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\~GND~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\~GND~combout ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .lut_mask = 64'h01FB05AF01FB55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h000A000A000A000A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hFF00FF0000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .lut_mask = 64'h3233373332333733;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h5050505050505050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 64'h0050005000500450;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .lut_mask = 64'h0500050005000540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .lut_mask = 64'h2622222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .lut_mask = 64'h0000000000400040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hFF00FF00F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h005500500000000C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h0303574757775777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000010101010;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N49
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h0000000001FC0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000000005050;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h0B4F0B4F087F087F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'hB888B88830003000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h0FCF0FCF0FCF0FCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h0000005500000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N29
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N25
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N23
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9_sumout ),
	.cout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N59
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N55
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5_sumout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 .lut_mask = 64'h5544554455445544;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N49
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000100000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~2 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~2 .lut_mask = 64'h0100010011001100;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N53
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000000005050;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .lut_mask = 64'h00FF50FFFFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N41
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N37
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N34
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N31
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N28
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N22
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N19
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N16
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N13
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N10
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N7
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N4
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N1
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h0F470F471D551D55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h5250525050505050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h0000000000080000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N33
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h0000000011110000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000020200000202;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0 .lut_mask = 64'h0000000005000F00;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 64'h0F0F0F0F0F780F78;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N4
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 64'hCCC8CC88CCCCCCCC;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 64'h00000010FFFFFFEF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N41
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000010000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 64'h66666666AAAAAAAA;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N34
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h1E1E1E1E5A5A5A5A;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N56
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 64'h5555555655555566;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N44
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h0000000000030003;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .lut_mask = 64'h0F0F0F0A0F0F0F0A;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N29
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 .lut_mask = 64'h55FF55FF5DFF55FF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N3
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N4
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N7
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N9
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N21
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N27
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N33
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FF0000000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N41
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N37
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N34
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N32
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N28
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N25
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N22
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N19
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N16
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N13
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N10
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N21
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N22
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .lut_mask = 64'h0000000050445044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N22
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N37
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h0B4F0B4F087F087F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N34
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N57
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N58
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h0044FF771155DD55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N37
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N13
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 64'h0404BFBF07078F8F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .lut_mask = 64'h01AB00AA01AB11BB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .lut_mask = 64'h153F1515BF3FBFBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h5555555500000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N50
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h551D551D470F470F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .lut_mask = 64'h1000100000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0000000000005F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N46
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N45
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N46
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h0404BFBF07078F8F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FBF30800FBFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 64'h0F0F00000F0F0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h4000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = ( \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 (
// Equation(s):
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// (\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5])) ) ) )

	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .lut_mask = 64'h0000000000000404;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLK_50~input (
	.i(CLK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK_50~input_o ));
// synopsys translate_off
defparam \CLK_50~input .bus_hold = "false";
defparam \CLK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \CLK_50~inputCLKENA0 (
	.inclk(\CLK_50~input_o ),
	.ena(vcc),
	.outclk(\CLK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N0
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( CLKCount5[0] ) + ( VCC ) + ( !VCC ))
// \Add0~10  = CARRY(( CLKCount5[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N1
dffeas \CLKCount5[0] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[0] .is_wysiwyg = "true";
defparam \CLKCount5[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N3
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( CLKCount5[1] ) + ( GND ) + ( \Add0~10  ))
// \Add0~54  = CARRY(( CLKCount5[1] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!CLKCount5[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N5
dffeas \CLKCount5[1] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[1] .is_wysiwyg = "true";
defparam \CLKCount5[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N6
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( CLKCount5[2] ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( CLKCount5[2] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N7
dffeas \CLKCount5[2] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[2] .is_wysiwyg = "true";
defparam \CLKCount5[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N9
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( CLKCount5[3] ) + ( GND ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( CLKCount5[3] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N11
dffeas \CLKCount5[3] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[3] .is_wysiwyg = "true";
defparam \CLKCount5[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N12
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( CLKCount5[4] ) + ( GND ) + ( \Add0~46  ))
// \Add0~82  = CARRY(( CLKCount5[4] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!CLKCount5[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N13
dffeas \CLKCount5[4] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[4] .is_wysiwyg = "true";
defparam \CLKCount5[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N15
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( CLKCount5[5] ) + ( GND ) + ( \Add0~82  ))
// \Add0~38  = CARRY(( CLKCount5[5] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N17
dffeas \CLKCount5[5] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[5] .is_wysiwyg = "true";
defparam \CLKCount5[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N18
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( CLKCount5[6] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( CLKCount5[6] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N20
dffeas \CLKCount5[6] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[6] .is_wysiwyg = "true";
defparam \CLKCount5[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N21
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( CLKCount5[7] ) + ( GND ) + ( \Add0~34  ))
// \Add0~78  = CARRY(( CLKCount5[7] ) + ( GND ) + ( \Add0~34  ))

	.dataa(!CLKCount5[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N23
dffeas \CLKCount5[7] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[7] .is_wysiwyg = "true";
defparam \CLKCount5[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N24
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( CLKCount5[8] ) + ( GND ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( CLKCount5[8] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N26
dffeas \CLKCount5[8] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[8] .is_wysiwyg = "true";
defparam \CLKCount5[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N27
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( CLKCount5[9] ) + ( GND ) + ( \Add0~74  ))
// \Add0~70  = CARRY(( CLKCount5[9] ) + ( GND ) + ( \Add0~74  ))

	.dataa(!CLKCount5[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N29
dffeas \CLKCount5[9] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[9] .is_wysiwyg = "true";
defparam \CLKCount5[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N30
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( CLKCount5[10] ) + ( GND ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( CLKCount5[10] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(!CLKCount5[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N32
dffeas \CLKCount5[10] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[10] .is_wysiwyg = "true";
defparam \CLKCount5[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N33
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( CLKCount5[11] ) + ( GND ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( CLKCount5[11] ) + ( GND ) + ( \Add0~66  ))

	.dataa(!CLKCount5[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N35
dffeas \CLKCount5[11] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[11] .is_wysiwyg = "true";
defparam \CLKCount5[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N36
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( CLKCount5[12] ) + ( GND ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( CLKCount5[12] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N38
dffeas \CLKCount5[12] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[12] .is_wysiwyg = "true";
defparam \CLKCount5[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N39
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( CLKCount5[13] ) + ( GND ) + ( \Add0~58  ))
// \Add0~126  = CARRY(( CLKCount5[13] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(\Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N40
dffeas \CLKCount5[13] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[13] .is_wysiwyg = "true";
defparam \CLKCount5[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N42
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( CLKCount5[14] ) + ( GND ) + ( \Add0~126  ))
// \Add0~122  = CARRY(( CLKCount5[14] ) + ( GND ) + ( \Add0~126  ))

	.dataa(gnd),
	.datab(!CLKCount5[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N44
dffeas \CLKCount5[14] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[14] .is_wysiwyg = "true";
defparam \CLKCount5[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N45
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( CLKCount5[15] ) + ( GND ) + ( \Add0~122  ))
// \Add0~118  = CARRY(( CLKCount5[15] ) + ( GND ) + ( \Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N47
dffeas \CLKCount5[15] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[15] .is_wysiwyg = "true";
defparam \CLKCount5[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N48
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( CLKCount5[16] ) + ( GND ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( CLKCount5[16] ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N50
dffeas \CLKCount5[16] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[16] .is_wysiwyg = "true";
defparam \CLKCount5[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N51
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( CLKCount5[17] ) + ( GND ) + ( \Add0~114  ))
// \Add0~110  = CARRY(( CLKCount5[17] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N52
dffeas \CLKCount5[17] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[17] .is_wysiwyg = "true";
defparam \CLKCount5[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N54
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( CLKCount5[18] ) + ( GND ) + ( \Add0~110  ))
// \Add0~2  = CARRY(( CLKCount5[18] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(!CLKCount5[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N55
dffeas \CLKCount5[18] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[18] .is_wysiwyg = "true";
defparam \CLKCount5[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N57
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( CLKCount5[19] ) + ( GND ) + ( \Add0~2  ))
// \Add0~30  = CARRY(( CLKCount5[19] ) + ( GND ) + ( \Add0~2  ))

	.dataa(!CLKCount5[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N58
dffeas \CLKCount5[19] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[19] .is_wysiwyg = "true";
defparam \CLKCount5[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N0
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( CLKCount5[20] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( CLKCount5[20] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N2
dffeas \CLKCount5[20] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[20] .is_wysiwyg = "true";
defparam \CLKCount5[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N3
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( CLKCount5[21] ) + ( GND ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( CLKCount5[21] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!CLKCount5[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N5
dffeas \CLKCount5[21] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[21] .is_wysiwyg = "true";
defparam \CLKCount5[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N6
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( CLKCount5[22] ) + ( GND ) + ( \Add0~22  ))
// \Add0~86  = CARRY(( CLKCount5[22] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!CLKCount5[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N8
dffeas \CLKCount5[22] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[22] .is_wysiwyg = "true";
defparam \CLKCount5[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N9
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( CLKCount5[23] ) + ( GND ) + ( \Add0~86  ))
// \Add0~18  = CARRY(( CLKCount5[23] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N11
dffeas \CLKCount5[23] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[23] .is_wysiwyg = "true";
defparam \CLKCount5[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N12
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( CLKCount5[24] ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( CLKCount5[24] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!CLKCount5[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N14
dffeas \CLKCount5[24] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[24] .is_wysiwyg = "true";
defparam \CLKCount5[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N54
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !CLKCount5[20] & ( !CLKCount5[19] & ( (CLKCount5[0] & (!CLKCount5[24] & (!CLKCount5[21] & !CLKCount5[23]))) ) ) )

	.dataa(!CLKCount5[0]),
	.datab(!CLKCount5[24]),
	.datac(!CLKCount5[21]),
	.datad(!CLKCount5[23]),
	.datae(!CLKCount5[20]),
	.dataf(!CLKCount5[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h4000000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N15
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( CLKCount5[25] ) + ( GND ) + ( \Add0~14  ))
// \Add0~42  = CARRY(( CLKCount5[25] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N16
dffeas \CLKCount5[25] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[25] .is_wysiwyg = "true";
defparam \CLKCount5[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N0
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( CLKCount5[3] & ( !CLKCount5[25] & ( (CLKCount5[1] & (!CLKCount5[6] & (!CLKCount5[5] & CLKCount5[2]))) ) ) )

	.dataa(!CLKCount5[1]),
	.datab(!CLKCount5[6]),
	.datac(!CLKCount5[5]),
	.datad(!CLKCount5[2]),
	.datae(!CLKCount5[3]),
	.dataf(!CLKCount5[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000004000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N49
dffeas \CLKCount5[16]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount5[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[16]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount5[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N18
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( CLKCount5[26] ) + ( GND ) + ( \Add0~42  ))
// \Add0~106  = CARRY(( CLKCount5[26] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N20
dffeas \CLKCount5[26] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[26]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[26] .is_wysiwyg = "true";
defparam \CLKCount5[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N48
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( !CLKCount5[13] & ( !CLKCount5[26] & ( (!CLKCount5[17] & (\CLKCount5[16]~DUPLICATE_q  & (!CLKCount5[14] & CLKCount5[15]))) ) ) )

	.dataa(!CLKCount5[17]),
	.datab(!\CLKCount5[16]~DUPLICATE_q ),
	.datac(!CLKCount5[14]),
	.datad(!CLKCount5[15]),
	.datae(!CLKCount5[13]),
	.dataf(!CLKCount5[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h0020000000000000;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N21
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \CLKCount5[27]~DUPLICATE_q  ) + ( GND ) + ( \Add0~106  ))
// \Add0~102  = CARRY(( \CLKCount5[27]~DUPLICATE_q  ) + ( GND ) + ( \Add0~106  ))

	.dataa(!\CLKCount5[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N23
dffeas \CLKCount5[27]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount5[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[27]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount5[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N24
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( CLKCount5[28] ) + ( GND ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( CLKCount5[28] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N26
dffeas \CLKCount5[28] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[28]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[28] .is_wysiwyg = "true";
defparam \CLKCount5[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N27
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( CLKCount5[29] ) + ( GND ) + ( \Add0~98  ))
// \Add0~94  = CARRY(( CLKCount5[29] ) + ( GND ) + ( \Add0~98  ))

	.dataa(!CLKCount5[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N29
dffeas \CLKCount5[29] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[29]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[29] .is_wysiwyg = "true";
defparam \CLKCount5[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N30
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( CLKCount5[30] ) + ( GND ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( CLKCount5[30] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(!CLKCount5[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N32
dffeas \CLKCount5[30] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[30]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[30] .is_wysiwyg = "true";
defparam \CLKCount5[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N22
dffeas \CLKCount5[27] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[27]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[27] .is_wysiwyg = "true";
defparam \CLKCount5[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N18
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( !CLKCount5[22] & ( CLKCount5[4] & ( (!CLKCount5[29] & (!CLKCount5[28] & (!CLKCount5[30] & !CLKCount5[27]))) ) ) )

	.dataa(!CLKCount5[29]),
	.datab(!CLKCount5[28]),
	.datac(!CLKCount5[30]),
	.datad(!CLKCount5[27]),
	.datae(!CLKCount5[22]),
	.dataf(!CLKCount5[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0000000080000000;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( CLKCount5[31] ) + ( GND ) + ( \Add0~90  ))

	.dataa(!CLKCount5[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N35
dffeas \CLKCount5[31] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount5[31]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount5[31] .is_wysiwyg = "true";
defparam \CLKCount5[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N36
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !CLKCount5[18] & ( !CLKCount5[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount5[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!CLKCount5[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N6
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( CLKCount5[7] & ( !CLKCount5[11] & ( (CLKCount5[10] & (!CLKCount5[12] & (CLKCount5[9] & !CLKCount5[8]))) ) ) )

	.dataa(!CLKCount5[10]),
	.datab(!CLKCount5[12]),
	.datac(!CLKCount5[9]),
	.datad(!CLKCount5[8]),
	.datae(!CLKCount5[7]),
	.dataf(!CLKCount5[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0000040000000000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N42
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( \Equal0~0_combout  & ( \Equal0~3_combout  & ( (\Equal0~1_combout  & (\Equal0~2_combout  & (\Equal0~5_combout  & \Equal0~4_combout ))) ) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!\Equal0~2_combout ),
	.datac(!\Equal0~5_combout ),
	.datad(!\Equal0~4_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N48
cyclonev_lcell_comb \CLK_5~0 (
// Equation(s):
// \CLK_5~0_combout  = ( \CLK_5~q  & ( !\Equal0~6_combout  ) ) # ( !\CLK_5~q  & ( \Equal0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal0~6_combout ),
	.datad(gnd),
	.datae(!\CLK_5~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_5~0 .extended_lut = "off";
defparam \CLK_5~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \CLK_5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N24
cyclonev_lcell_comb \CLK_5~feeder (
// Equation(s):
// \CLK_5~feeder_combout  = ( \CLK_5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CLK_5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_5~feeder .extended_lut = "off";
defparam \CLK_5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CLK_5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y20_N26
dffeas CLK_5(
	.clk(\CLK_50~input_o ),
	.d(\CLK_5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLK_5.is_wysiwyg = "true";
defparam CLK_5.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N33
cyclonev_lcell_comb \CLKManual~0 (
// Equation(s):
// \CLKManual~0_combout  = ( !\CLKManual~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CLKManual~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLKManual~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLKManual~0 .extended_lut = "off";
defparam \CLKManual~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CLKManual~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N51
cyclonev_lcell_comb \CLKManual~feeder (
// Equation(s):
// \CLKManual~feeder_combout  = ( \CLKManual~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CLKManual~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLKManual~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLKManual~feeder .extended_lut = "off";
defparam \CLKManual~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CLKManual~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N53
dffeas CLKManual(
	.clk(\KEY[3]~input_o ),
	.d(\CLKManual~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKManual~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLKManual.is_wysiwyg = "true";
defparam CLKManual.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N21
cyclonev_lcell_comb \CLKSelectAuto~0 (
// Equation(s):
// \CLKSelectAuto~0_combout  = ( !\CLKSelectAuto~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CLKSelectAuto~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLKSelectAuto~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLKSelectAuto~0 .extended_lut = "off";
defparam \CLKSelectAuto~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CLKSelectAuto~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N20
dffeas CLKSelectAuto(
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\CLKSelectAuto~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKSelectAuto~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLKSelectAuto.is_wysiwyg = "true";
defparam CLKSelectAuto.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N0
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( CLKCount[0] ) + ( VCC ) + ( !VCC ))
// \Add1~30  = CARRY(( CLKCount[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N2
dffeas \CLKCount[0] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[0] .is_wysiwyg = "true";
defparam \CLKCount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N3
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( CLKCount[1] ) + ( GND ) + ( \Add1~30  ))
// \Add1~2  = CARRY(( CLKCount[1] ) + ( GND ) + ( \Add1~30  ))

	.dataa(!CLKCount[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N5
dffeas \CLKCount[1] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[1] .is_wysiwyg = "true";
defparam \CLKCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N6
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( CLKCount[2] ) + ( GND ) + ( \Add1~2  ))
// \Add1~82  = CARRY(( CLKCount[2] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N7
dffeas \CLKCount[2] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[2] .is_wysiwyg = "true";
defparam \CLKCount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N9
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( CLKCount[3] ) + ( GND ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( CLKCount[3] ) + ( GND ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N11
dffeas \CLKCount[3] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[3] .is_wysiwyg = "true";
defparam \CLKCount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \CLKCount[4]~DUPLICATE_q  ) + ( GND ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( \CLKCount[4]~DUPLICATE_q  ) + ( GND ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(!\CLKCount[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N14
dffeas \CLKCount[4]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N15
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( CLKCount[5] ) + ( GND ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( CLKCount[5] ) + ( GND ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N16
dffeas \CLKCount[5] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[5] .is_wysiwyg = "true";
defparam \CLKCount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N18
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( CLKCount[6] ) + ( GND ) + ( \Add1~94  ))
// \Add1~98  = CARRY(( CLKCount[6] ) + ( GND ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N20
dffeas \CLKCount[6] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[6] .is_wysiwyg = "true";
defparam \CLKCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N21
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( CLKCount[7] ) + ( GND ) + ( \Add1~98  ))
// \Add1~74  = CARRY(( CLKCount[7] ) + ( GND ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N22
dffeas \CLKCount[7] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[7] .is_wysiwyg = "true";
defparam \CLKCount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N24
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( CLKCount[8] ) + ( GND ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( CLKCount[8] ) + ( GND ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(!CLKCount[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N25
dffeas \CLKCount[8] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[8] .is_wysiwyg = "true";
defparam \CLKCount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N27
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( CLKCount[9] ) + ( GND ) + ( \Add1~78  ))
// \Add1~34  = CARRY(( CLKCount[9] ) + ( GND ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N28
dffeas \CLKCount[9] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[9] .is_wysiwyg = "true";
defparam \CLKCount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( CLKCount[10] ) + ( GND ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( CLKCount[10] ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(!CLKCount[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N32
dffeas \CLKCount[10] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[10] .is_wysiwyg = "true";
defparam \CLKCount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( CLKCount[11] ) + ( GND ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( CLKCount[11] ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N34
dffeas \CLKCount[11] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[11] .is_wysiwyg = "true";
defparam \CLKCount[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N36
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( CLKCount[12] ) + ( GND ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( CLKCount[12] ) + ( GND ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N38
dffeas \CLKCount[12] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[12] .is_wysiwyg = "true";
defparam \CLKCount[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N39
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \CLKCount[13]~DUPLICATE_q  ) + ( GND ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( \CLKCount[13]~DUPLICATE_q  ) + ( GND ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLKCount[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N41
dffeas \CLKCount[13]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[13]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N42
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( CLKCount[14] ) + ( GND ) + ( \Add1~50  ))
// \Add1~106  = CARRY(( CLKCount[14] ) + ( GND ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(!CLKCount[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N43
dffeas \CLKCount[14] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[14] .is_wysiwyg = "true";
defparam \CLKCount[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N45
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( CLKCount[15] ) + ( GND ) + ( \Add1~106  ))
// \Add1~10  = CARRY(( CLKCount[15] ) + ( GND ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N47
dffeas \CLKCount[15] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[15] .is_wysiwyg = "true";
defparam \CLKCount[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N48
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( CLKCount[16] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( CLKCount[16] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N50
dffeas \CLKCount[16] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[16] .is_wysiwyg = "true";
defparam \CLKCount[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N51
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( CLKCount[17] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( CLKCount[17] ) + ( GND ) + ( \Add1~14  ))

	.dataa(!CLKCount[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N53
dffeas \CLKCount[17] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[17] .is_wysiwyg = "true";
defparam \CLKCount[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( CLKCount[18] ) + ( GND ) + ( \Add1~18  ))
// \Add1~26  = CARRY(( CLKCount[18] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N56
dffeas \CLKCount[18] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[18] .is_wysiwyg = "true";
defparam \CLKCount[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N57
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( CLKCount[19] ) + ( GND ) + ( \Add1~26  ))
// \Add1~6  = CARRY(( CLKCount[19] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N59
dffeas \CLKCount[19] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[19] .is_wysiwyg = "true";
defparam \CLKCount[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( CLKCount[20] ) + ( GND ) + ( \Add1~6  ))
// \Add1~66  = CARRY(( CLKCount[20] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N2
dffeas \CLKCount[20] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[20] .is_wysiwyg = "true";
defparam \CLKCount[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( CLKCount[21] ) + ( GND ) + ( \Add1~66  ))
// \Add1~22  = CARRY(( CLKCount[21] ) + ( GND ) + ( \Add1~66  ))

	.dataa(!CLKCount[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N5
dffeas \CLKCount[21] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[21] .is_wysiwyg = "true";
defparam \CLKCount[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \CLKCount[22]~DUPLICATE_q  ) + ( GND ) + ( \Add1~22  ))
// \Add1~70  = CARRY(( \CLKCount[22]~DUPLICATE_q  ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!\CLKCount[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N8
dffeas \CLKCount[22]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[22]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N9
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( CLKCount[23] ) + ( GND ) + ( \Add1~70  ))
// \Add1~54  = CARRY(( CLKCount[23] ) + ( GND ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N11
dffeas \CLKCount[23] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[23] .is_wysiwyg = "true";
defparam \CLKCount[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( CLKCount[24] ) + ( GND ) + ( \Add1~54  ))
// \Add1~62  = CARRY(( CLKCount[24] ) + ( GND ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(!CLKCount[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N14
dffeas \CLKCount[24] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[24] .is_wysiwyg = "true";
defparam \CLKCount[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N15
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( CLKCount[25] ) + ( GND ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( CLKCount[25] ) + ( GND ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N17
dffeas \CLKCount[25] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[25] .is_wysiwyg = "true";
defparam \CLKCount[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( CLKCount[26] ) + ( GND ) + ( \Add1~58  ))
// \Add1~126  = CARRY(( CLKCount[26] ) + ( GND ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N20
dffeas \CLKCount[26] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[26]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[26] .is_wysiwyg = "true";
defparam \CLKCount[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N21
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( CLKCount[27] ) + ( GND ) + ( \Add1~126  ))
// \Add1~122  = CARRY(( CLKCount[27] ) + ( GND ) + ( \Add1~126  ))

	.dataa(!CLKCount[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N23
dffeas \CLKCount[27] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[27]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[27] .is_wysiwyg = "true";
defparam \CLKCount[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( CLKCount[28] ) + ( GND ) + ( \Add1~122  ))
// \Add1~118  = CARRY(( CLKCount[28] ) + ( GND ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(!CLKCount[28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N25
dffeas \CLKCount[28] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[28]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[28] .is_wysiwyg = "true";
defparam \CLKCount[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N27
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( CLKCount[29] ) + ( GND ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( CLKCount[29] ) + ( GND ) + ( \Add1~118  ))

	.dataa(!CLKCount[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N29
dffeas \CLKCount[29] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[29]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[29] .is_wysiwyg = "true";
defparam \CLKCount[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( CLKCount[30] ) + ( GND ) + ( \Add1~114  ))
// \Add1~110  = CARRY(( CLKCount[30] ) + ( GND ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(!CLKCount[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N32
dffeas \CLKCount[30] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[30]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[30] .is_wysiwyg = "true";
defparam \CLKCount[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = ( !CLKCount[27] & ( !CLKCount[14] & ( (!CLKCount[29] & (!CLKCount[30] & (!CLKCount[26] & !CLKCount[28]))) ) ) )

	.dataa(!CLKCount[29]),
	.datab(!CLKCount[30]),
	.datac(!CLKCount[26]),
	.datad(!CLKCount[28]),
	.datae(!CLKCount[27]),
	.dataf(!CLKCount[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5 .extended_lut = "off";
defparam \Equal1~5 .lut_mask = 64'h8000000000000000;
defparam \Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N39
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( CLKCount[1] & ( CLKCount[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount[19]),
	.datad(gnd),
	.datae(!CLKCount[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N54
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( CLKCount[0] & ( CLKCount[15] & ( (!CLKCount[17] & (!CLKCount[18] & (!CLKCount[21] & !CLKCount[16]))) ) ) )

	.dataa(!CLKCount[17]),
	.datab(!CLKCount[18]),
	.datac(!CLKCount[21]),
	.datad(!CLKCount[16]),
	.datae(!CLKCount[0]),
	.dataf(!CLKCount[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0000000000008000;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N40
dffeas \CLKCount[13] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[13] .is_wysiwyg = "true";
defparam \CLKCount[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N10
dffeas \CLKCount[23]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[23]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N48
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( !CLKCount[11] & ( CLKCount[9] & ( (CLKCount[10] & (CLKCount[12] & (!CLKCount[13] & \CLKCount[23]~DUPLICATE_q ))) ) ) )

	.dataa(!CLKCount[10]),
	.datab(!CLKCount[12]),
	.datac(!CLKCount[13]),
	.datad(!\CLKCount[23]~DUPLICATE_q ),
	.datae(!CLKCount[11]),
	.dataf(!CLKCount[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000000000100000;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N13
dffeas \CLKCount[4] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[4] .is_wysiwyg = "true";
defparam \CLKCount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N33
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( CLKCount[31] ) + ( GND ) + ( \Add1~110  ))

	.dataa(!CLKCount[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N35
dffeas \CLKCount[31] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[31]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[31] .is_wysiwyg = "true";
defparam \CLKCount[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( CLKCount[6] & ( !CLKCount[31] & ( (CLKCount[3] & (CLKCount[5] & (CLKCount[2] & CLKCount[4]))) ) ) )

	.dataa(!CLKCount[3]),
	.datab(!CLKCount[5]),
	.datac(!CLKCount[2]),
	.datad(!CLKCount[4]),
	.datae(!CLKCount[6]),
	.dataf(!CLKCount[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'h0000000100000000;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N7
dffeas \CLKCount[22] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount[22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount[22] .is_wysiwyg = "true";
defparam \CLKCount[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N48
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( !CLKCount[7] & ( !CLKCount[8] & ( (!CLKCount[22] & (!CLKCount[25] & (CLKCount[20] & !CLKCount[24]))) ) ) )

	.dataa(!CLKCount[22]),
	.datab(!CLKCount[25]),
	.datac(!CLKCount[20]),
	.datad(!CLKCount[24]),
	.datae(!CLKCount[7]),
	.dataf(!CLKCount[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h0800000000000000;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( \Equal1~4_combout  & ( \Equal1~3_combout  & ( (\Equal1~5_combout  & (\Equal1~0_combout  & (\Equal1~1_combout  & \Equal1~2_combout ))) ) ) )

	.dataa(!\Equal1~5_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\Equal1~1_combout ),
	.datad(!\Equal1~2_combout ),
	.datae(!\Equal1~4_combout ),
	.dataf(!\Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'h0000000000000001;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \CLKAutoSlow~0 (
// Equation(s):
// \CLKAutoSlow~0_combout  = ( !\CLKAutoSlow~q  & ( \Equal1~6_combout  ) ) # ( \CLKAutoSlow~q  & ( !\Equal1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CLKAutoSlow~q ),
	.dataf(!\Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLKAutoSlow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLKAutoSlow~0 .extended_lut = "off";
defparam \CLKAutoSlow~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \CLKAutoSlow~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N13
dffeas CLKAutoSlow(
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\CLKAutoSlow~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKAutoSlow~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLKAutoSlow.is_wysiwyg = "true";
defparam CLKAutoSlow.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N27
cyclonev_lcell_comb \CLKSelectFast~0 (
// Equation(s):
// \CLKSelectFast~0_combout  = !\CLKSelectFast~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLKSelectFast~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLKSelectFast~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLKSelectFast~0 .extended_lut = "off";
defparam \CLKSelectFast~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \CLKSelectFast~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N25
dffeas CLKSelectFast(
	.clk(\KEY[1]~input_o ),
	.d(gnd),
	.asdata(\CLKSelectFast~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKSelectFast~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLKSelectFast.is_wysiwyg = "true";
defparam CLKSelectFast.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( CLKCount2[0] ) + ( VCC ) + ( !VCC ))
// \Add2~14  = CARRY(( CLKCount2[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000000000000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N1
dffeas \CLKCount2[0] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[0] .is_wysiwyg = "true";
defparam \CLKCount2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N3
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( CLKCount2[1] ) + ( GND ) + ( \Add2~14  ))
// \Add2~78  = CARRY(( CLKCount2[1] ) + ( GND ) + ( \Add2~14  ))

	.dataa(!CLKCount2[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N4
dffeas \CLKCount2[1] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[1] .is_wysiwyg = "true";
defparam \CLKCount2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N6
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( CLKCount2[2] ) + ( GND ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( CLKCount2[2] ) + ( GND ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N7
dffeas \CLKCount2[2] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[2] .is_wysiwyg = "true";
defparam \CLKCount2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N9
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( CLKCount2[3] ) + ( GND ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( CLKCount2[3] ) + ( GND ) + ( \Add2~74  ))

	.dataa(!CLKCount2[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N10
dffeas \CLKCount2[3] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[3] .is_wysiwyg = "true";
defparam \CLKCount2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( CLKCount2[4] ) + ( GND ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( CLKCount2[4] ) + ( GND ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(!CLKCount2[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N13
dffeas \CLKCount2[4] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[4] .is_wysiwyg = "true";
defparam \CLKCount2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N15
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( CLKCount2[5] ) + ( GND ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( CLKCount2[5] ) + ( GND ) + ( \Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N17
dffeas \CLKCount2[5] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[5] .is_wysiwyg = "true";
defparam \CLKCount2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( CLKCount2[6] ) + ( GND ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( CLKCount2[6] ) + ( GND ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N20
dffeas \CLKCount2[6] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[6] .is_wysiwyg = "true";
defparam \CLKCount2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N21
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( CLKCount2[7] ) + ( GND ) + ( \Add2~58  ))
// \Add2~34  = CARRY(( CLKCount2[7] ) + ( GND ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N22
dffeas \CLKCount2[7] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[7] .is_wysiwyg = "true";
defparam \CLKCount2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( CLKCount2[8] ) + ( GND ) + ( \Add2~34  ))
// \Add2~126  = CARRY(( CLKCount2[8] ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(!CLKCount2[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N25
dffeas \CLKCount2[8] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[8] .is_wysiwyg = "true";
defparam \CLKCount2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N27
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( CLKCount2[9] ) + ( GND ) + ( \Add2~126  ))
// \Add2~122  = CARRY(( CLKCount2[9] ) + ( GND ) + ( \Add2~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N28
dffeas \CLKCount2[9] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[9] .is_wysiwyg = "true";
defparam \CLKCount2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( CLKCount2[10] ) + ( GND ) + ( \Add2~122  ))
// \Add2~118  = CARRY(( CLKCount2[10] ) + ( GND ) + ( \Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N31
dffeas \CLKCount2[10] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[10] .is_wysiwyg = "true";
defparam \CLKCount2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N33
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( \CLKCount2[11]~DUPLICATE_q  ) + ( GND ) + ( \Add2~118  ))
// \Add2~114  = CARRY(( \CLKCount2[11]~DUPLICATE_q  ) + ( GND ) + ( \Add2~118  ))

	.dataa(!\CLKCount2[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N35
dffeas \CLKCount2[11]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount2[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[11]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount2[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( CLKCount2[12] ) + ( GND ) + ( \Add2~114  ))
// \Add2~110  = CARRY(( CLKCount2[12] ) + ( GND ) + ( \Add2~114  ))

	.dataa(gnd),
	.datab(!CLKCount2[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N37
dffeas \CLKCount2[12] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[12] .is_wysiwyg = "true";
defparam \CLKCount2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N39
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \CLKCount2[13]~DUPLICATE_q  ) + ( GND ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( \CLKCount2[13]~DUPLICATE_q  ) + ( GND ) + ( \Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLKCount2[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N41
dffeas \CLKCount2[13]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount2[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[13]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount2[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( CLKCount2[14] ) + ( GND ) + ( \Add2~106  ))
// \Add2~102  = CARRY(( CLKCount2[14] ) + ( GND ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(!CLKCount2[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N43
dffeas \CLKCount2[14] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[14] .is_wysiwyg = "true";
defparam \CLKCount2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( CLKCount2[15] ) + ( GND ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( CLKCount2[15] ) + ( GND ) + ( \Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N47
dffeas \CLKCount2[15] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[15] .is_wysiwyg = "true";
defparam \CLKCount2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( CLKCount2[16] ) + ( GND ) + ( \Add2~98  ))
// \Add2~94  = CARRY(( CLKCount2[16] ) + ( GND ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(!CLKCount2[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N49
dffeas \CLKCount2[16] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[16] .is_wysiwyg = "true";
defparam \CLKCount2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N51
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( CLKCount2[17] ) + ( GND ) + ( \Add2~94  ))
// \Add2~90  = CARRY(( CLKCount2[17] ) + ( GND ) + ( \Add2~94  ))

	.dataa(!CLKCount2[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N53
dffeas \CLKCount2[17] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[17] .is_wysiwyg = "true";
defparam \CLKCount2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( CLKCount2[18] ) + ( GND ) + ( \Add2~90  ))
// \Add2~86  = CARRY(( CLKCount2[18] ) + ( GND ) + ( \Add2~90  ))

	.dataa(gnd),
	.datab(!CLKCount2[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N55
dffeas \CLKCount2[18] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[18] .is_wysiwyg = "true";
defparam \CLKCount2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N57
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( CLKCount2[19] ) + ( GND ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( CLKCount2[19] ) + ( GND ) + ( \Add2~86  ))

	.dataa(!CLKCount2[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N58
dffeas \CLKCount2[19] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[19] .is_wysiwyg = "true";
defparam \CLKCount2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( CLKCount2[20] ) + ( GND ) + ( \Add2~82  ))
// \Add2~6  = CARRY(( CLKCount2[20] ) + ( GND ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N2
dffeas \CLKCount2[20] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[20] .is_wysiwyg = "true";
defparam \CLKCount2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N3
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( CLKCount2[21] ) + ( GND ) + ( \Add2~6  ))
// \Add2~2  = CARRY(( CLKCount2[21] ) + ( GND ) + ( \Add2~6  ))

	.dataa(!CLKCount2[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N5
dffeas \CLKCount2[21] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[21] .is_wysiwyg = "true";
defparam \CLKCount2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!CLKCount2[20] & !CLKCount2[21])

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[20]),
	.datad(!CLKCount2[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'hF000F000F000F000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( CLKCount2[22] ) + ( GND ) + ( \Add2~2  ))
// \Add2~30  = CARRY(( CLKCount2[22] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N7
dffeas \CLKCount2[22] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[22] .is_wysiwyg = "true";
defparam \CLKCount2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N9
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( CLKCount2[23] ) + ( GND ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( CLKCount2[23] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N11
dffeas \CLKCount2[23] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[23] .is_wysiwyg = "true";
defparam \CLKCount2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( CLKCount2[24] ) + ( GND ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( CLKCount2[24] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(!CLKCount2[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N14
dffeas \CLKCount2[24] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[24] .is_wysiwyg = "true";
defparam \CLKCount2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N15
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( CLKCount2[25] ) + ( GND ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( CLKCount2[25] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N17
dffeas \CLKCount2[25] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[25] .is_wysiwyg = "true";
defparam \CLKCount2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( CLKCount2[26] ) + ( GND ) + ( \Add2~18  ))
// \Add2~38  = CARRY(( CLKCount2[26] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N20
dffeas \CLKCount2[26] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[26]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[26] .is_wysiwyg = "true";
defparam \CLKCount2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N21
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( CLKCount2[27] ) + ( GND ) + ( \Add2~38  ))
// \Add2~10  = CARRY(( CLKCount2[27] ) + ( GND ) + ( \Add2~38  ))

	.dataa(!CLKCount2[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N23
dffeas \CLKCount2[27] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[27]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[27] .is_wysiwyg = "true";
defparam \CLKCount2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( !CLKCount2[22] & ( !CLKCount2[23] & ( (CLKCount2[0] & (!CLKCount2[24] & (!CLKCount2[27] & !CLKCount2[25]))) ) ) )

	.dataa(!CLKCount2[0]),
	.datab(!CLKCount2[24]),
	.datac(!CLKCount2[27]),
	.datad(!CLKCount2[25]),
	.datae(!CLKCount2[22]),
	.dataf(!CLKCount2[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h4000000000000000;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( CLKCount2[28] ) + ( GND ) + ( \Add2~10  ))
// \Add2~54  = CARRY(( CLKCount2[28] ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!CLKCount2[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N26
dffeas \CLKCount2[28] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[28]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[28] .is_wysiwyg = "true";
defparam \CLKCount2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N27
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( CLKCount2[29] ) + ( GND ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( CLKCount2[29] ) + ( GND ) + ( \Add2~54  ))

	.dataa(!CLKCount2[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N29
dffeas \CLKCount2[29] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[29]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[29] .is_wysiwyg = "true";
defparam \CLKCount2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( CLKCount2[30] ) + ( GND ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( CLKCount2[30] ) + ( GND ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(!CLKCount2[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N32
dffeas \CLKCount2[30] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[30]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[30] .is_wysiwyg = "true";
defparam \CLKCount2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( CLKCount2[31] ) + ( GND ) + ( \Add2~46  ))

	.dataa(!CLKCount2[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N35
dffeas \CLKCount2[31] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[31]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[31] .is_wysiwyg = "true";
defparam \CLKCount2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( !CLKCount2[29] & ( !CLKCount2[28] & ( (!CLKCount2[26] & (!CLKCount2[30] & (!CLKCount2[31] & !CLKCount2[7]))) ) ) )

	.dataa(!CLKCount2[26]),
	.datab(!CLKCount2[30]),
	.datac(!CLKCount2[31]),
	.datad(!CLKCount2[7]),
	.datae(!CLKCount2[29]),
	.dataf(!CLKCount2[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h8000000000000000;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N19
dffeas \CLKCount2[6]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount2[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount2[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N16
dffeas \CLKCount2[5]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount2[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount2[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( CLKCount2[1] & ( CLKCount2[2] & ( (CLKCount2[3] & (!\CLKCount2[6]~DUPLICATE_q  & (CLKCount2[4] & \CLKCount2[5]~DUPLICATE_q ))) ) ) )

	.dataa(!CLKCount2[3]),
	.datab(!\CLKCount2[6]~DUPLICATE_q ),
	.datac(!CLKCount2[4]),
	.datad(!\CLKCount2[5]~DUPLICATE_q ),
	.datae(!CLKCount2[1]),
	.dataf(!CLKCount2[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h0000000000000004;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N34
dffeas \CLKCount2[11] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[11] .is_wysiwyg = "true";
defparam \CLKCount2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N40
dffeas \CLKCount2[13] (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CLKCount2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[13] .is_wysiwyg = "true";
defparam \CLKCount2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = ( CLKCount2[9] & ( !CLKCount2[13] & ( (!CLKCount2[12] & (!CLKCount2[11] & (!CLKCount2[10] & !CLKCount2[8]))) ) ) )

	.dataa(!CLKCount2[12]),
	.datab(!CLKCount2[11]),
	.datac(!CLKCount2[10]),
	.datad(!CLKCount2[8]),
	.datae(!CLKCount2[9]),
	.dataf(!CLKCount2[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~5 .extended_lut = "off";
defparam \Equal2~5 .lut_mask = 64'h0000800000000000;
defparam \Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N52
dffeas \CLKCount2[17]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount2[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[17]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount2[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N46
dffeas \CLKCount2[15]~DUPLICATE (
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKCount2[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLKCount2[15]~DUPLICATE .is_wysiwyg = "true";
defparam \CLKCount2[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N3
cyclonev_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = ( CLKCount2[19] & ( !\CLKCount2[15]~DUPLICATE_q  & ( (\CLKCount2[17]~DUPLICATE_q  & (CLKCount2[14] & (CLKCount2[16] & CLKCount2[18]))) ) ) )

	.dataa(!\CLKCount2[17]~DUPLICATE_q ),
	.datab(!CLKCount2[14]),
	.datac(!CLKCount2[16]),
	.datad(!CLKCount2[18]),
	.datae(!CLKCount2[19]),
	.dataf(!\CLKCount2[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~4 .extended_lut = "off";
defparam \Equal2~4 .lut_mask = 64'h0000000100000000;
defparam \Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = ( \Equal2~5_combout  & ( \Equal2~4_combout  & ( (\Equal2~0_combout  & (\Equal2~1_combout  & (\Equal2~2_combout  & \Equal2~3_combout ))) ) ) )

	.dataa(!\Equal2~0_combout ),
	.datab(!\Equal2~1_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\Equal2~3_combout ),
	.datae(!\Equal2~5_combout ),
	.dataf(!\Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~6 .extended_lut = "off";
defparam \Equal2~6 .lut_mask = 64'h0000000000000001;
defparam \Equal2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \CLKAutoFast~0 (
// Equation(s):
// \CLKAutoFast~0_combout  = !\Equal2~6_combout  $ (!\CLKAutoFast~q )

	.dataa(!\Equal2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLKAutoFast~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLKAutoFast~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLKAutoFast~0 .extended_lut = "off";
defparam \CLKAutoFast~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \CLKAutoFast~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N40
dffeas CLKAutoFast(
	.clk(\CLK_50~inputCLKENA0_outclk ),
	.d(\CLKAutoFast~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLKAutoFast~q ),
	.prn(vcc));
// synopsys translate_off
defparam CLKAutoFast.is_wysiwyg = "true";
defparam CLKAutoFast.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N24
cyclonev_lcell_comb \CLK~0 (
// Equation(s):
// \CLK~0_combout  = ( \CLKAutoFast~q  & ( (!\CLKAutoSlow~q  & !\CLKSelectFast~q ) ) ) # ( !\CLKAutoFast~q  & ( (!\CLKAutoSlow~q ) # (\CLKSelectFast~q ) ) )

	.dataa(gnd),
	.datab(!\CLKAutoSlow~q ),
	.datac(gnd),
	.datad(!\CLKSelectFast~q ),
	.datae(gnd),
	.dataf(!\CLKAutoFast~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK~0 .extended_lut = "off";
defparam \CLK~0 .lut_mask = 64'hCCFFCCFFCC00CC00;
defparam \CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N18
cyclonev_lcell_comb CLK(
// Equation(s):
// \CLK~combout  = LCELL(( \CLK~0_combout  & ( (\CLKManual~q  & !\CLKSelectAuto~q ) ) ) # ( !\CLK~0_combout  & ( (\CLKSelectAuto~q ) # (\CLKManual~q ) ) ))

	.dataa(gnd),
	.datab(!\CLKManual~q ),
	.datac(gnd),
	.datad(!\CLKSelectAuto~q ),
	.datae(gnd),
	.dataf(!\CLK~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam CLK.extended_lut = "off";
defparam CLK.lut_mask = 64'h33FF33FF33003300;
defparam CLK.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N30
cyclonev_lcell_comb \Datapath0|Add0~213 (
// Equation(s):
// \Datapath0|Add0~213_sumout  = SUM(( \Datapath0|PC [2] ) + ( VCC ) + ( !VCC ))
// \Datapath0|Add0~214  = CARRY(( \Datapath0|PC [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~213_sumout ),
	.cout(\Datapath0|Add0~214 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~213 .extended_lut = "off";
defparam \Datapath0|Add0~213 .lut_mask = 64'h0000000000003333;
defparam \Datapath0|Add0~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N15
cyclonev_lcell_comb \Datapath0|PC[2]~feeder (
// Equation(s):
// \Datapath0|PC[2]~feeder_combout  = ( \Datapath0|Add0~213_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Add0~213_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[2]~feeder .extended_lut = "off";
defparam \Datapath0|PC[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|PC[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N54
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~5 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~5_combout  = ( !\Datapath0|PC [13] & ( \Datapath0|PC [11] & ( (!\Datapath0|PC [14] & (!\Datapath0|PC [12] & !\Datapath0|PC [15])) ) ) ) # ( !\Datapath0|PC [13] & ( !\Datapath0|PC [11] & ( (!\Datapath0|PC [14] & 
// !\Datapath0|PC [15]) ) ) )

	.dataa(!\Datapath0|PC [14]),
	.datab(gnd),
	.datac(!\Datapath0|PC [12]),
	.datad(!\Datapath0|PC [15]),
	.datae(!\Datapath0|PC [13]),
	.dataf(!\Datapath0|PC [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~5 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~5 .lut_mask = 64'hAA000000A0000000;
defparam \Datapath0|memInstr|oMemData[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \Datapath0|Add0~149 (
// Equation(s):
// \Datapath0|Add0~149_sumout  = SUM(( \Datapath0|PC [39] ) + ( GND ) + ( \Datapath0|Add0~170  ))
// \Datapath0|Add0~150  = CARRY(( \Datapath0|PC [39] ) + ( GND ) + ( \Datapath0|Add0~170  ))

	.dataa(!\Datapath0|PC [39]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~149_sumout ),
	.cout(\Datapath0|Add0~150 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~149 .extended_lut = "off";
defparam \Datapath0|Add0~149 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \Datapath0|Add0~101 (
// Equation(s):
// \Datapath0|Add0~101_sumout  = SUM(( \Datapath0|PC [40] ) + ( GND ) + ( \Datapath0|Add0~150  ))
// \Datapath0|Add0~102  = CARRY(( \Datapath0|PC [40] ) + ( GND ) + ( \Datapath0|Add0~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [40]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~101_sumout ),
	.cout(\Datapath0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~101 .extended_lut = "off";
defparam \Datapath0|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N26
dffeas \Datapath0|PC[40] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [40]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[40] .is_wysiwyg = "true";
defparam \Datapath0|PC[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N27
cyclonev_lcell_comb \Datapath0|Add0~105 (
// Equation(s):
// \Datapath0|Add0~105_sumout  = SUM(( \Datapath0|PC [41] ) + ( GND ) + ( \Datapath0|Add0~102  ))
// \Datapath0|Add0~106  = CARRY(( \Datapath0|PC [41] ) + ( GND ) + ( \Datapath0|Add0~102  ))

	.dataa(!\Datapath0|PC [41]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~105_sumout ),
	.cout(\Datapath0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~105 .extended_lut = "off";
defparam \Datapath0|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N29
dffeas \Datapath0|PC[41] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [41]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[41] .is_wysiwyg = "true";
defparam \Datapath0|PC[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \Datapath0|Add0~109 (
// Equation(s):
// \Datapath0|Add0~109_sumout  = SUM(( \Datapath0|PC [42] ) + ( GND ) + ( \Datapath0|Add0~106  ))
// \Datapath0|Add0~110  = CARRY(( \Datapath0|PC [42] ) + ( GND ) + ( \Datapath0|Add0~106  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [42]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~109_sumout ),
	.cout(\Datapath0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~109 .extended_lut = "off";
defparam \Datapath0|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N32
dffeas \Datapath0|PC[42] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [42]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[42] .is_wysiwyg = "true";
defparam \Datapath0|PC[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb \Datapath0|Add0~189 (
// Equation(s):
// \Datapath0|Add0~189_sumout  = SUM(( \Datapath0|PC [43] ) + ( GND ) + ( \Datapath0|Add0~110  ))
// \Datapath0|Add0~190  = CARRY(( \Datapath0|PC [43] ) + ( GND ) + ( \Datapath0|Add0~110  ))

	.dataa(!\Datapath0|PC [43]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~189_sumout ),
	.cout(\Datapath0|Add0~190 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~189 .extended_lut = "off";
defparam \Datapath0|Add0~189 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N35
dffeas \Datapath0|PC[43] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~189_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [43]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[43] .is_wysiwyg = "true";
defparam \Datapath0|PC[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \Datapath0|Add0~113 (
// Equation(s):
// \Datapath0|Add0~113_sumout  = SUM(( \Datapath0|PC [44] ) + ( GND ) + ( \Datapath0|Add0~190  ))
// \Datapath0|Add0~114  = CARRY(( \Datapath0|PC [44] ) + ( GND ) + ( \Datapath0|Add0~190  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [44]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~113_sumout ),
	.cout(\Datapath0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~113 .extended_lut = "off";
defparam \Datapath0|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N38
dffeas \Datapath0|PC[44] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [44]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[44] .is_wysiwyg = "true";
defparam \Datapath0|PC[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N39
cyclonev_lcell_comb \Datapath0|Add0~117 (
// Equation(s):
// \Datapath0|Add0~117_sumout  = SUM(( \Datapath0|PC [45] ) + ( GND ) + ( \Datapath0|Add0~114  ))
// \Datapath0|Add0~118  = CARRY(( \Datapath0|PC [45] ) + ( GND ) + ( \Datapath0|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [45]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~117_sumout ),
	.cout(\Datapath0|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~117 .extended_lut = "off";
defparam \Datapath0|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N41
dffeas \Datapath0|PC[45] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [45]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[45] .is_wysiwyg = "true";
defparam \Datapath0|PC[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N42
cyclonev_lcell_comb \Datapath0|Add0~65 (
// Equation(s):
// \Datapath0|Add0~65_sumout  = SUM(( \Datapath0|PC [46] ) + ( GND ) + ( \Datapath0|Add0~118  ))
// \Datapath0|Add0~66  = CARRY(( \Datapath0|PC [46] ) + ( GND ) + ( \Datapath0|Add0~118  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [46]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~65_sumout ),
	.cout(\Datapath0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~65 .extended_lut = "off";
defparam \Datapath0|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N44
dffeas \Datapath0|PC[46] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [46]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[46] .is_wysiwyg = "true";
defparam \Datapath0|PC[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N45
cyclonev_lcell_comb \Datapath0|Add0~17 (
// Equation(s):
// \Datapath0|Add0~17_sumout  = SUM(( \Datapath0|PC [47] ) + ( GND ) + ( \Datapath0|Add0~66  ))
// \Datapath0|Add0~18  = CARRY(( \Datapath0|PC [47] ) + ( GND ) + ( \Datapath0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [47]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~17_sumout ),
	.cout(\Datapath0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~17 .extended_lut = "off";
defparam \Datapath0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N47
dffeas \Datapath0|PC[47] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [47]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[47] .is_wysiwyg = "true";
defparam \Datapath0|PC[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb \Datapath0|Add0~173 (
// Equation(s):
// \Datapath0|Add0~173_sumout  = SUM(( \Datapath0|PC [48] ) + ( GND ) + ( \Datapath0|Add0~18  ))
// \Datapath0|Add0~174  = CARRY(( \Datapath0|PC [48] ) + ( GND ) + ( \Datapath0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [48]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~173_sumout ),
	.cout(\Datapath0|Add0~174 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~173 .extended_lut = "off";
defparam \Datapath0|Add0~173 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N50
dffeas \Datapath0|PC[48] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~173_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [48]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[48] .is_wysiwyg = "true";
defparam \Datapath0|PC[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N51
cyclonev_lcell_comb \Datapath0|Add0~177 (
// Equation(s):
// \Datapath0|Add0~177_sumout  = SUM(( \Datapath0|PC [49] ) + ( GND ) + ( \Datapath0|Add0~174  ))
// \Datapath0|Add0~178  = CARRY(( \Datapath0|PC [49] ) + ( GND ) + ( \Datapath0|Add0~174  ))

	.dataa(!\Datapath0|PC [49]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~177_sumout ),
	.cout(\Datapath0|Add0~178 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~177 .extended_lut = "off";
defparam \Datapath0|Add0~177 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N53
dffeas \Datapath0|PC[49] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~177_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [49]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[49] .is_wysiwyg = "true";
defparam \Datapath0|PC[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N54
cyclonev_lcell_comb \Datapath0|Add0~181 (
// Equation(s):
// \Datapath0|Add0~181_sumout  = SUM(( \Datapath0|PC [50] ) + ( GND ) + ( \Datapath0|Add0~178  ))
// \Datapath0|Add0~182  = CARRY(( \Datapath0|PC [50] ) + ( GND ) + ( \Datapath0|Add0~178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [50]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~181_sumout ),
	.cout(\Datapath0|Add0~182 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~181 .extended_lut = "off";
defparam \Datapath0|Add0~181 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N56
dffeas \Datapath0|PC[50] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~181_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [50]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[50] .is_wysiwyg = "true";
defparam \Datapath0|PC[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \Datapath0|Add0~25 (
// Equation(s):
// \Datapath0|Add0~25_sumout  = SUM(( \Datapath0|PC [51] ) + ( GND ) + ( \Datapath0|Add0~182  ))
// \Datapath0|Add0~26  = CARRY(( \Datapath0|PC [51] ) + ( GND ) + ( \Datapath0|Add0~182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [51]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~25_sumout ),
	.cout(\Datapath0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~25 .extended_lut = "off";
defparam \Datapath0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N59
dffeas \Datapath0|PC[51] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [51]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[51] .is_wysiwyg = "true";
defparam \Datapath0|PC[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N0
cyclonev_lcell_comb \Datapath0|Add0~69 (
// Equation(s):
// \Datapath0|Add0~69_sumout  = SUM(( \Datapath0|PC [52] ) + ( GND ) + ( \Datapath0|Add0~26  ))
// \Datapath0|Add0~70  = CARRY(( \Datapath0|PC [52] ) + ( GND ) + ( \Datapath0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [52]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~69_sumout ),
	.cout(\Datapath0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~69 .extended_lut = "off";
defparam \Datapath0|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N2
dffeas \Datapath0|PC[52] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [52]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[52] .is_wysiwyg = "true";
defparam \Datapath0|PC[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N3
cyclonev_lcell_comb \Datapath0|Add0~81 (
// Equation(s):
// \Datapath0|Add0~81_sumout  = SUM(( \Datapath0|PC [53] ) + ( GND ) + ( \Datapath0|Add0~70  ))
// \Datapath0|Add0~82  = CARRY(( \Datapath0|PC [53] ) + ( GND ) + ( \Datapath0|Add0~70  ))

	.dataa(!\Datapath0|PC [53]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~81_sumout ),
	.cout(\Datapath0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~81 .extended_lut = "off";
defparam \Datapath0|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N5
dffeas \Datapath0|PC[53] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [53]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[53] .is_wysiwyg = "true";
defparam \Datapath0|PC[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N6
cyclonev_lcell_comb \Datapath0|Add0~61 (
// Equation(s):
// \Datapath0|Add0~61_sumout  = SUM(( \Datapath0|PC [54] ) + ( GND ) + ( \Datapath0|Add0~82  ))
// \Datapath0|Add0~62  = CARRY(( \Datapath0|PC [54] ) + ( GND ) + ( \Datapath0|Add0~82  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [54]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~61_sumout ),
	.cout(\Datapath0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~61 .extended_lut = "off";
defparam \Datapath0|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N8
dffeas \Datapath0|PC[54] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [54]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[54] .is_wysiwyg = "true";
defparam \Datapath0|PC[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N9
cyclonev_lcell_comb \Datapath0|Add0~57 (
// Equation(s):
// \Datapath0|Add0~57_sumout  = SUM(( \Datapath0|PC [55] ) + ( GND ) + ( \Datapath0|Add0~62  ))
// \Datapath0|Add0~58  = CARRY(( \Datapath0|PC [55] ) + ( GND ) + ( \Datapath0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [55]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~57_sumout ),
	.cout(\Datapath0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~57 .extended_lut = "off";
defparam \Datapath0|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N11
dffeas \Datapath0|PC[55] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [55]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[55] .is_wysiwyg = "true";
defparam \Datapath0|PC[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N12
cyclonev_lcell_comb \Datapath0|Add0~53 (
// Equation(s):
// \Datapath0|Add0~53_sumout  = SUM(( \Datapath0|PC [56] ) + ( GND ) + ( \Datapath0|Add0~58  ))
// \Datapath0|Add0~54  = CARRY(( \Datapath0|PC [56] ) + ( GND ) + ( \Datapath0|Add0~58  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [56]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~53_sumout ),
	.cout(\Datapath0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~53 .extended_lut = "off";
defparam \Datapath0|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N14
dffeas \Datapath0|PC[56] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [56]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[56] .is_wysiwyg = "true";
defparam \Datapath0|PC[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N15
cyclonev_lcell_comb \Datapath0|Add0~49 (
// Equation(s):
// \Datapath0|Add0~49_sumout  = SUM(( \Datapath0|PC [57] ) + ( GND ) + ( \Datapath0|Add0~54  ))
// \Datapath0|Add0~50  = CARRY(( \Datapath0|PC [57] ) + ( GND ) + ( \Datapath0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [57]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~49_sumout ),
	.cout(\Datapath0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~49 .extended_lut = "off";
defparam \Datapath0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N17
dffeas \Datapath0|PC[57] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [57]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[57] .is_wysiwyg = "true";
defparam \Datapath0|PC[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N18
cyclonev_lcell_comb \Datapath0|Add0~93 (
// Equation(s):
// \Datapath0|Add0~93_sumout  = SUM(( \Datapath0|PC [58] ) + ( GND ) + ( \Datapath0|Add0~50  ))
// \Datapath0|Add0~94  = CARRY(( \Datapath0|PC [58] ) + ( GND ) + ( \Datapath0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [58]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~93_sumout ),
	.cout(\Datapath0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~93 .extended_lut = "off";
defparam \Datapath0|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N20
dffeas \Datapath0|PC[58] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [58]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[58] .is_wysiwyg = "true";
defparam \Datapath0|PC[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N21
cyclonev_lcell_comb \Datapath0|Add0~89 (
// Equation(s):
// \Datapath0|Add0~89_sumout  = SUM(( \Datapath0|PC [59] ) + ( GND ) + ( \Datapath0|Add0~94  ))
// \Datapath0|Add0~90  = CARRY(( \Datapath0|PC [59] ) + ( GND ) + ( \Datapath0|Add0~94  ))

	.dataa(!\Datapath0|PC [59]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~89_sumout ),
	.cout(\Datapath0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~89 .extended_lut = "off";
defparam \Datapath0|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N23
dffeas \Datapath0|PC[59] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [59]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[59] .is_wysiwyg = "true";
defparam \Datapath0|PC[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N24
cyclonev_lcell_comb \Datapath0|Add0~85 (
// Equation(s):
// \Datapath0|Add0~85_sumout  = SUM(( \Datapath0|PC [60] ) + ( GND ) + ( \Datapath0|Add0~90  ))
// \Datapath0|Add0~86  = CARRY(( \Datapath0|PC [60] ) + ( GND ) + ( \Datapath0|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [60]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~85_sumout ),
	.cout(\Datapath0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~85 .extended_lut = "off";
defparam \Datapath0|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N26
dffeas \Datapath0|PC[60] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [60]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[60] .is_wysiwyg = "true";
defparam \Datapath0|PC[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N27
cyclonev_lcell_comb \Datapath0|Add0~97 (
// Equation(s):
// \Datapath0|Add0~97_sumout  = SUM(( \Datapath0|PC [61] ) + ( GND ) + ( \Datapath0|Add0~86  ))
// \Datapath0|Add0~98  = CARRY(( \Datapath0|PC [61] ) + ( GND ) + ( \Datapath0|Add0~86  ))

	.dataa(!\Datapath0|PC [61]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~97_sumout ),
	.cout(\Datapath0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~97 .extended_lut = "off";
defparam \Datapath0|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N29
dffeas \Datapath0|PC[61] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [61]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[61] .is_wysiwyg = "true";
defparam \Datapath0|PC[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N30
cyclonev_lcell_comb \Datapath0|Add0~77 (
// Equation(s):
// \Datapath0|Add0~77_sumout  = SUM(( \Datapath0|PC [62] ) + ( GND ) + ( \Datapath0|Add0~98  ))
// \Datapath0|Add0~78  = CARRY(( \Datapath0|PC [62] ) + ( GND ) + ( \Datapath0|Add0~98  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [62]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~77_sumout ),
	.cout(\Datapath0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~77 .extended_lut = "off";
defparam \Datapath0|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N32
dffeas \Datapath0|PC[62] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [62]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[62] .is_wysiwyg = "true";
defparam \Datapath0|PC[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N33
cyclonev_lcell_comb \Datapath0|Add0~73 (
// Equation(s):
// \Datapath0|Add0~73_sumout  = SUM(( \Datapath0|PC [63] ) + ( GND ) + ( \Datapath0|Add0~78  ))

	.dataa(!\Datapath0|PC [63]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~73 .extended_lut = "off";
defparam \Datapath0|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N35
dffeas \Datapath0|PC[63] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [63]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[63] .is_wysiwyg = "true";
defparam \Datapath0|PC[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N42
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~3 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~3_combout  = ( !\Datapath0|PC [59] & ( !\Datapath0|PC [60] & ( (!\Datapath0|PC [63] & (!\Datapath0|PC [62] & (!\Datapath0|PC [53] & !\Datapath0|PC [58]))) ) ) )

	.dataa(!\Datapath0|PC [63]),
	.datab(!\Datapath0|PC [62]),
	.datac(!\Datapath0|PC [53]),
	.datad(!\Datapath0|PC [58]),
	.datae(!\Datapath0|PC [59]),
	.dataf(!\Datapath0|PC [60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~3 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~3 .lut_mask = 64'h8000000000000000;
defparam \Datapath0|memInstr|oMemData[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~1 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~1_combout  = ( !\Datapath0|PC [32] & ( !\Datapath0|PC [33] & ( (!\Datapath0|PC [36] & (!\Datapath0|PC [51] & (!\Datapath0|PC [31] & !\Datapath0|PC [35]))) ) ) )

	.dataa(!\Datapath0|PC [36]),
	.datab(!\Datapath0|PC [51]),
	.datac(!\Datapath0|PC [31]),
	.datad(!\Datapath0|PC [35]),
	.datae(!\Datapath0|PC [32]),
	.dataf(!\Datapath0|PC [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~1 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~1 .lut_mask = 64'h8000000000000000;
defparam \Datapath0|memInstr|oMemData[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~2 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~2_combout  = ( !\Datapath0|PC [52] & ( !\Datapath0|PC [54] & ( (!\Datapath0|PC [57] & (!\Datapath0|PC [56] & (!\Datapath0|PC [46] & !\Datapath0|PC [55]))) ) ) )

	.dataa(!\Datapath0|PC [57]),
	.datab(!\Datapath0|PC [56]),
	.datac(!\Datapath0|PC [46]),
	.datad(!\Datapath0|PC [55]),
	.datae(!\Datapath0|PC [52]),
	.dataf(!\Datapath0|PC [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~2 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~2 .lut_mask = 64'h8000000000000000;
defparam \Datapath0|memInstr|oMemData[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~4 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~4_combout  = ( !\Datapath0|PC [41] & ( !\Datapath0|PC [40] & ( (!\Datapath0|PC [45] & (!\Datapath0|PC [42] & (!\Datapath0|PC [61] & !\Datapath0|PC [44]))) ) ) )

	.dataa(!\Datapath0|PC [45]),
	.datab(!\Datapath0|PC [42]),
	.datac(!\Datapath0|PC [61]),
	.datad(!\Datapath0|PC [44]),
	.datae(!\Datapath0|PC [41]),
	.dataf(!\Datapath0|PC [40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~4 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~4 .lut_mask = 64'h8000000000000000;
defparam \Datapath0|memInstr|oMemData[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~0 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~0_combout  = ( !\Datapath0|PC [20] & ( !\Datapath0|PC [37] & ( (!\Datapath0|PC [16] & (!\Datapath0|PC [47] & (!\Datapath0|PC [19] & !\Datapath0|PC [18]))) ) ) )

	.dataa(!\Datapath0|PC [16]),
	.datab(!\Datapath0|PC [47]),
	.datac(!\Datapath0|PC [19]),
	.datad(!\Datapath0|PC [18]),
	.datae(!\Datapath0|PC [20]),
	.dataf(!\Datapath0|PC [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~0 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~0 .lut_mask = 64'h8000000000000000;
defparam \Datapath0|memInstr|oMemData[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~6 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~6_combout  = ( \Datapath0|memInstr|oMemData[31]~4_combout  & ( \Datapath0|memInstr|oMemData[31]~0_combout  & ( (\Datapath0|memInstr|oMemData[31]~5_combout  & (\Datapath0|memInstr|oMemData[31]~3_combout  & 
// (\Datapath0|memInstr|oMemData[31]~1_combout  & \Datapath0|memInstr|oMemData[31]~2_combout ))) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~5_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~3_combout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~1_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~2_combout ),
	.datae(!\Datapath0|memInstr|oMemData[31]~4_combout ),
	.dataf(!\Datapath0|memInstr|oMemData[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~6 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~6 .lut_mask = 64'h0000000000000001;
defparam \Datapath0|memInstr|oMemData[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N33
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 (
// Equation(s):
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 .lut_mask = 64'h0000000300000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 29;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 29;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N45
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N46
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 31;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 31;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N15
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h330F330F270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~0_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 .lut_mask = 64'h5F5F5F5F7F7F7F7F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N17
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 30;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 30;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h332733270F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N14
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N29
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 28;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 28;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .lut_mask = 64'h554755470F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N26
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 27;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 27;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .lut_mask = 64'h27272727270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N44
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 26;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 26;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .lut_mask = 64'h27272727270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N14
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N3
cyclonev_lcell_comb \Datapath0|Controlunit|Equal2~0 (
// Equation(s):
// \Datapath0|Controlunit|Equal2~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ))) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal2~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal2~0 .lut_mask = 64'h0000000010001000;
defparam \Datapath0|Controlunit|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 25;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 25;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N5
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 24;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 24;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .lut_mask = 64'h554755470F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N20
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 23;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 23;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .lut_mask = 64'h332733270F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N20
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 22;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 22;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .lut_mask = 64'h332733270F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N2
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 21;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 21;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .lut_mask = 64'h47474747470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N39
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N41
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N33
cyclonev_lcell_comb \Datapath0|Controlunit|Equal0~0 (
// Equation(s):
// \Datapath0|Controlunit|Equal0~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ))) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal0~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal0~0 .lut_mask = 64'h0000000010001000;
defparam \Datapath0|Controlunit|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[25]~25 (
// Equation(s):
// \Datapath0|memInstr|oMemData[25]~25_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & \Datapath0|memInstr|oMemData[31]~6_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[25]~25 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[25]~25 .lut_mask = 64'h0000000011111111;
defparam \Datapath0|memInstr|oMemData[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[22]~21 (
// Equation(s):
// \Datapath0|memInstr|oMemData[22]~21_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[22]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[22]~21 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[22]~21 .lut_mask = 64'h0000000005050505;
defparam \Datapath0|memInstr|oMemData[22]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N24
cyclonev_lcell_comb \Datapath0|PC[61]~0 (
// Equation(s):
// \Datapath0|PC[61]~0_combout  = ( \Datapath0|Controlunit|Equal0~1_combout  & ( \Datapath0|memInstr|oMemData[22]~21_combout  & ( \KEY[0]~input_o  ) ) ) # ( !\Datapath0|Controlunit|Equal0~1_combout  & ( \Datapath0|memInstr|oMemData[22]~21_combout  & ( 
// \KEY[0]~input_o  ) ) ) # ( \Datapath0|Controlunit|Equal0~1_combout  & ( !\Datapath0|memInstr|oMemData[22]~21_combout  & ( ((\Datapath0|Controlunit|Equal2~0_combout  & (\Datapath0|Controlunit|Equal0~0_combout  & \Datapath0|memInstr|oMemData[25]~25_combout 
// ))) # (\KEY[0]~input_o ) ) ) ) # ( !\Datapath0|Controlunit|Equal0~1_combout  & ( !\Datapath0|memInstr|oMemData[22]~21_combout  & ( \KEY[0]~input_o  ) ) )

	.dataa(!\Datapath0|Controlunit|Equal2~0_combout ),
	.datab(!\Datapath0|Controlunit|Equal0~0_combout ),
	.datac(!\Datapath0|memInstr|oMemData[25]~25_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\Datapath0|Controlunit|Equal0~1_combout ),
	.dataf(!\Datapath0|memInstr|oMemData[22]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[61]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[61]~0 .extended_lut = "off";
defparam \Datapath0|PC[61]~0 .lut_mask = 64'h00FF01FF00FF00FF;
defparam \Datapath0|PC[61]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N17
dffeas \Datapath0|PC[2] (
	.clk(\CLK~combout ),
	.d(\Datapath0|PC[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[2] .is_wysiwyg = "true";
defparam \Datapath0|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N33
cyclonev_lcell_comb \Datapath0|Add0~217 (
// Equation(s):
// \Datapath0|Add0~217_sumout  = SUM(( \Datapath0|PC [3] ) + ( GND ) + ( \Datapath0|Add0~214  ))
// \Datapath0|Add0~218  = CARRY(( \Datapath0|PC [3] ) + ( GND ) + ( \Datapath0|Add0~214  ))

	.dataa(!\Datapath0|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~217_sumout ),
	.cout(\Datapath0|Add0~218 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~217 .extended_lut = "off";
defparam \Datapath0|Add0~217 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N18
cyclonev_lcell_comb \Datapath0|Controlunit|Equal2~1 (
// Equation(s):
// \Datapath0|Controlunit|Equal2~1_combout  = ( \Datapath0|memInstr|oMemData[25]~25_combout  & ( (!\Datapath0|memInstr|oMemData[22]~21_combout  & (\Datapath0|Controlunit|Equal0~0_combout  & (\Datapath0|Controlunit|Equal0~1_combout  & 
// \Datapath0|Controlunit|Equal2~0_combout ))) ) )

	.dataa(!\Datapath0|memInstr|oMemData[22]~21_combout ),
	.datab(!\Datapath0|Controlunit|Equal0~0_combout ),
	.datac(!\Datapath0|Controlunit|Equal0~1_combout ),
	.datad(!\Datapath0|Controlunit|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal2~1 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal2~1 .lut_mask = 64'h0000000000020002;
defparam \Datapath0|Controlunit|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N35
dffeas \Datapath0|PC[3] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~217_sumout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[3] .is_wysiwyg = "true";
defparam \Datapath0|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N36
cyclonev_lcell_comb \Datapath0|Add0~221 (
// Equation(s):
// \Datapath0|Add0~221_sumout  = SUM(( \Datapath0|PC [4] ) + ( GND ) + ( \Datapath0|Add0~218  ))
// \Datapath0|Add0~222  = CARRY(( \Datapath0|PC [4] ) + ( GND ) + ( \Datapath0|Add0~218  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~221_sumout ),
	.cout(\Datapath0|Add0~222 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~221 .extended_lut = "off";
defparam \Datapath0|Add0~221 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N38
dffeas \Datapath0|PC[4] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~221_sumout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[4] .is_wysiwyg = "true";
defparam \Datapath0|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N39
cyclonev_lcell_comb \Datapath0|Add0~225 (
// Equation(s):
// \Datapath0|Add0~225_sumout  = SUM(( \Datapath0|PC [5] ) + ( GND ) + ( \Datapath0|Add0~222  ))
// \Datapath0|Add0~226  = CARRY(( \Datapath0|PC [5] ) + ( GND ) + ( \Datapath0|Add0~222  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~225_sumout ),
	.cout(\Datapath0|Add0~226 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~225 .extended_lut = "off";
defparam \Datapath0|Add0~225 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N41
dffeas \Datapath0|PC[5] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~225_sumout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[5] .is_wysiwyg = "true";
defparam \Datapath0|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N42
cyclonev_lcell_comb \Datapath0|Add0~229 (
// Equation(s):
// \Datapath0|Add0~229_sumout  = SUM(( \Datapath0|PC [6] ) + ( GND ) + ( \Datapath0|Add0~226  ))
// \Datapath0|Add0~230  = CARRY(( \Datapath0|PC [6] ) + ( GND ) + ( \Datapath0|Add0~226  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~229_sumout ),
	.cout(\Datapath0|Add0~230 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~229 .extended_lut = "off";
defparam \Datapath0|Add0~229 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N44
dffeas \Datapath0|PC[6] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~229_sumout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[6] .is_wysiwyg = "true";
defparam \Datapath0|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N45
cyclonev_lcell_comb \Datapath0|Add0~233 (
// Equation(s):
// \Datapath0|Add0~233_sumout  = SUM(( \Datapath0|PC [7] ) + ( GND ) + ( \Datapath0|Add0~230  ))
// \Datapath0|Add0~234  = CARRY(( \Datapath0|PC [7] ) + ( GND ) + ( \Datapath0|Add0~230  ))

	.dataa(!\Datapath0|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~233_sumout ),
	.cout(\Datapath0|Add0~234 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~233 .extended_lut = "off";
defparam \Datapath0|Add0~233 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N26
dffeas \Datapath0|PC[7] (
	.clk(\CLK~combout ),
	.d(gnd),
	.asdata(\Datapath0|Add0~233_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[7] .is_wysiwyg = "true";
defparam \Datapath0|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N48
cyclonev_lcell_comb \Datapath0|Add0~237 (
// Equation(s):
// \Datapath0|Add0~237_sumout  = SUM(( \Datapath0|PC [8] ) + ( GND ) + ( \Datapath0|Add0~234  ))
// \Datapath0|Add0~238  = CARRY(( \Datapath0|PC [8] ) + ( GND ) + ( \Datapath0|Add0~234  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~237_sumout ),
	.cout(\Datapath0|Add0~238 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~237 .extended_lut = "off";
defparam \Datapath0|Add0~237 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N50
dffeas \Datapath0|PC[8] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~237_sumout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[8] .is_wysiwyg = "true";
defparam \Datapath0|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N51
cyclonev_lcell_comb \Datapath0|Add0~241 (
// Equation(s):
// \Datapath0|Add0~241_sumout  = SUM(( \Datapath0|PC [9] ) + ( GND ) + ( \Datapath0|Add0~238  ))
// \Datapath0|Add0~242  = CARRY(( \Datapath0|PC [9] ) + ( GND ) + ( \Datapath0|Add0~238  ))

	.dataa(!\Datapath0|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~241_sumout ),
	.cout(\Datapath0|Add0~242 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~241 .extended_lut = "off";
defparam \Datapath0|Add0~241 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N53
dffeas \Datapath0|PC[9] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~241_sumout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[9] .is_wysiwyg = "true";
defparam \Datapath0|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N54
cyclonev_lcell_comb \Datapath0|Add0~245 (
// Equation(s):
// \Datapath0|Add0~245_sumout  = SUM(( \Datapath0|PC [10] ) + ( GND ) + ( \Datapath0|Add0~242  ))
// \Datapath0|Add0~246  = CARRY(( \Datapath0|PC [10] ) + ( GND ) + ( \Datapath0|Add0~242  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~245_sumout ),
	.cout(\Datapath0|Add0~246 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~245 .extended_lut = "off";
defparam \Datapath0|Add0~245 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N56
dffeas \Datapath0|PC[10] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~245_sumout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[10] .is_wysiwyg = "true";
defparam \Datapath0|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N57
cyclonev_lcell_comb \Datapath0|Add0~137 (
// Equation(s):
// \Datapath0|Add0~137_sumout  = SUM(( \Datapath0|PC [11] ) + ( GND ) + ( \Datapath0|Add0~246  ))
// \Datapath0|Add0~138  = CARRY(( \Datapath0|PC [11] ) + ( GND ) + ( \Datapath0|Add0~246  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~137_sumout ),
	.cout(\Datapath0|Add0~138 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~137 .extended_lut = "off";
defparam \Datapath0|Add0~137 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N59
dffeas \Datapath0|PC[11] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~137_sumout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[11] .is_wysiwyg = "true";
defparam \Datapath0|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \Datapath0|Add0~133 (
// Equation(s):
// \Datapath0|Add0~133_sumout  = SUM(( \Datapath0|PC [12] ) + ( GND ) + ( \Datapath0|Add0~138  ))
// \Datapath0|Add0~134  = CARRY(( \Datapath0|PC [12] ) + ( GND ) + ( \Datapath0|Add0~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~133_sumout ),
	.cout(\Datapath0|Add0~134 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~133 .extended_lut = "off";
defparam \Datapath0|Add0~133 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N9
cyclonev_lcell_comb \Datapath0|PC[12]~feeder (
// Equation(s):
// \Datapath0|PC[12]~feeder_combout  = ( \Datapath0|Add0~133_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Add0~133_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[12]~feeder .extended_lut = "off";
defparam \Datapath0|PC[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|PC[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N11
dffeas \Datapath0|PC[12] (
	.clk(\CLK~combout ),
	.d(\Datapath0|PC[12]~feeder_combout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[12] .is_wysiwyg = "true";
defparam \Datapath0|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \Datapath0|Add0~125 (
// Equation(s):
// \Datapath0|Add0~125_sumout  = SUM(( \Datapath0|PC [13] ) + ( GND ) + ( \Datapath0|Add0~134  ))
// \Datapath0|Add0~126  = CARRY(( \Datapath0|PC [13] ) + ( GND ) + ( \Datapath0|Add0~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~125_sumout ),
	.cout(\Datapath0|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~125 .extended_lut = "off";
defparam \Datapath0|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N0
cyclonev_lcell_comb \Datapath0|PC[13]~feeder (
// Equation(s):
// \Datapath0|PC[13]~feeder_combout  = ( \Datapath0|Add0~125_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[13]~feeder .extended_lut = "off";
defparam \Datapath0|PC[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|PC[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N2
dffeas \Datapath0|PC[13] (
	.clk(\CLK~combout ),
	.d(\Datapath0|PC[13]~feeder_combout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[13] .is_wysiwyg = "true";
defparam \Datapath0|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \Datapath0|Add0~121 (
// Equation(s):
// \Datapath0|Add0~121_sumout  = SUM(( \Datapath0|PC [14] ) + ( GND ) + ( \Datapath0|Add0~126  ))
// \Datapath0|Add0~122  = CARRY(( \Datapath0|PC [14] ) + ( GND ) + ( \Datapath0|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~121_sumout ),
	.cout(\Datapath0|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~121 .extended_lut = "off";
defparam \Datapath0|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N3
cyclonev_lcell_comb \Datapath0|PC[14]~feeder (
// Equation(s):
// \Datapath0|PC[14]~feeder_combout  = ( \Datapath0|Add0~121_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[14]~feeder .extended_lut = "off";
defparam \Datapath0|PC[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|PC[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N5
dffeas \Datapath0|PC[14] (
	.clk(\CLK~combout ),
	.d(\Datapath0|PC[14]~feeder_combout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[14] .is_wysiwyg = "true";
defparam \Datapath0|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \Datapath0|Add0~129 (
// Equation(s):
// \Datapath0|Add0~129_sumout  = SUM(( \Datapath0|PC [15] ) + ( GND ) + ( \Datapath0|Add0~122  ))
// \Datapath0|Add0~130  = CARRY(( \Datapath0|PC [15] ) + ( GND ) + ( \Datapath0|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~129_sumout ),
	.cout(\Datapath0|Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~129 .extended_lut = "off";
defparam \Datapath0|Add0~129 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N6
cyclonev_lcell_comb \Datapath0|PC[15]~feeder (
// Equation(s):
// \Datapath0|PC[15]~feeder_combout  = \Datapath0|Add0~129_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|Add0~129_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|PC[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|PC[15]~feeder .extended_lut = "off";
defparam \Datapath0|PC[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Datapath0|PC[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N8
dffeas \Datapath0|PC[15] (
	.clk(\CLK~combout ),
	.d(\Datapath0|PC[15]~feeder_combout ),
	.asdata(\Datapath0|memReg|Mux60~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\KEY[0]~input_o ),
	.sload(\Datapath0|Controlunit|Equal2~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[15] .is_wysiwyg = "true";
defparam \Datapath0|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \Datapath0|Add0~1 (
// Equation(s):
// \Datapath0|Add0~1_sumout  = SUM(( \Datapath0|PC [16] ) + ( GND ) + ( \Datapath0|Add0~130  ))
// \Datapath0|Add0~2  = CARRY(( \Datapath0|PC [16] ) + ( GND ) + ( \Datapath0|Add0~130  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~1_sumout ),
	.cout(\Datapath0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~1 .extended_lut = "off";
defparam \Datapath0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N14
dffeas \Datapath0|PC[16] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[16] .is_wysiwyg = "true";
defparam \Datapath0|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \Datapath0|Add0~205 (
// Equation(s):
// \Datapath0|Add0~205_sumout  = SUM(( \Datapath0|PC [17] ) + ( GND ) + ( \Datapath0|Add0~2  ))
// \Datapath0|Add0~206  = CARRY(( \Datapath0|PC [17] ) + ( GND ) + ( \Datapath0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~205_sumout ),
	.cout(\Datapath0|Add0~206 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~205 .extended_lut = "off";
defparam \Datapath0|Add0~205 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \Datapath0|PC[17] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~205_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[17] .is_wysiwyg = "true";
defparam \Datapath0|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \Datapath0|Add0~5 (
// Equation(s):
// \Datapath0|Add0~5_sumout  = SUM(( \Datapath0|PC [18] ) + ( GND ) + ( \Datapath0|Add0~206  ))
// \Datapath0|Add0~6  = CARRY(( \Datapath0|PC [18] ) + ( GND ) + ( \Datapath0|Add0~206  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~5_sumout ),
	.cout(\Datapath0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~5 .extended_lut = "off";
defparam \Datapath0|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N20
dffeas \Datapath0|PC[18] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[18] .is_wysiwyg = "true";
defparam \Datapath0|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \Datapath0|Add0~9 (
// Equation(s):
// \Datapath0|Add0~9_sumout  = SUM(( \Datapath0|PC [19] ) + ( GND ) + ( \Datapath0|Add0~6  ))
// \Datapath0|Add0~10  = CARRY(( \Datapath0|PC [19] ) + ( GND ) + ( \Datapath0|Add0~6  ))

	.dataa(!\Datapath0|PC [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~9_sumout ),
	.cout(\Datapath0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~9 .extended_lut = "off";
defparam \Datapath0|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \Datapath0|PC[19] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[19] .is_wysiwyg = "true";
defparam \Datapath0|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \Datapath0|Add0~13 (
// Equation(s):
// \Datapath0|Add0~13_sumout  = SUM(( \Datapath0|PC [20] ) + ( GND ) + ( \Datapath0|Add0~10  ))
// \Datapath0|Add0~14  = CARRY(( \Datapath0|PC [20] ) + ( GND ) + ( \Datapath0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~13_sumout ),
	.cout(\Datapath0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~13 .extended_lut = "off";
defparam \Datapath0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N26
dffeas \Datapath0|PC[20] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[20] .is_wysiwyg = "true";
defparam \Datapath0|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \Datapath0|Add0~193 (
// Equation(s):
// \Datapath0|Add0~193_sumout  = SUM(( \Datapath0|PC [21] ) + ( GND ) + ( \Datapath0|Add0~14  ))
// \Datapath0|Add0~194  = CARRY(( \Datapath0|PC [21] ) + ( GND ) + ( \Datapath0|Add0~14  ))

	.dataa(!\Datapath0|PC [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~193_sumout ),
	.cout(\Datapath0|Add0~194 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~193 .extended_lut = "off";
defparam \Datapath0|Add0~193 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N29
dffeas \Datapath0|PC[21] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~193_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[21] .is_wysiwyg = "true";
defparam \Datapath0|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \Datapath0|Add0~197 (
// Equation(s):
// \Datapath0|Add0~197_sumout  = SUM(( \Datapath0|PC [22] ) + ( GND ) + ( \Datapath0|Add0~194  ))
// \Datapath0|Add0~198  = CARRY(( \Datapath0|PC [22] ) + ( GND ) + ( \Datapath0|Add0~194  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~197_sumout ),
	.cout(\Datapath0|Add0~198 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~197 .extended_lut = "off";
defparam \Datapath0|Add0~197 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N32
dffeas \Datapath0|PC[22] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~197_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[22] .is_wysiwyg = "true";
defparam \Datapath0|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \Datapath0|Add0~201 (
// Equation(s):
// \Datapath0|Add0~201_sumout  = SUM(( \Datapath0|PC [23] ) + ( GND ) + ( \Datapath0|Add0~198  ))
// \Datapath0|Add0~202  = CARRY(( \Datapath0|PC [23] ) + ( GND ) + ( \Datapath0|Add0~198  ))

	.dataa(!\Datapath0|PC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~201_sumout ),
	.cout(\Datapath0|Add0~202 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~201 .extended_lut = "off";
defparam \Datapath0|Add0~201 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N35
dffeas \Datapath0|PC[23] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~201_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[23] .is_wysiwyg = "true";
defparam \Datapath0|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \Datapath0|Add0~209 (
// Equation(s):
// \Datapath0|Add0~209_sumout  = SUM(( \Datapath0|PC [24] ) + ( GND ) + ( \Datapath0|Add0~202  ))
// \Datapath0|Add0~210  = CARRY(( \Datapath0|PC [24] ) + ( GND ) + ( \Datapath0|Add0~202  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~209_sumout ),
	.cout(\Datapath0|Add0~210 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~209 .extended_lut = "off";
defparam \Datapath0|Add0~209 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N38
dffeas \Datapath0|PC[24] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~209_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[24] .is_wysiwyg = "true";
defparam \Datapath0|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \Datapath0|Add0~145 (
// Equation(s):
// \Datapath0|Add0~145_sumout  = SUM(( \Datapath0|PC [25] ) + ( GND ) + ( \Datapath0|Add0~210  ))
// \Datapath0|Add0~146  = CARRY(( \Datapath0|PC [25] ) + ( GND ) + ( \Datapath0|Add0~210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~145_sumout ),
	.cout(\Datapath0|Add0~146 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~145 .extended_lut = "off";
defparam \Datapath0|Add0~145 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N41
dffeas \Datapath0|PC[25] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~145_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[25] .is_wysiwyg = "true";
defparam \Datapath0|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \Datapath0|Add0~153 (
// Equation(s):
// \Datapath0|Add0~153_sumout  = SUM(( \Datapath0|PC [26] ) + ( GND ) + ( \Datapath0|Add0~146  ))
// \Datapath0|Add0~154  = CARRY(( \Datapath0|PC [26] ) + ( GND ) + ( \Datapath0|Add0~146  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~153_sumout ),
	.cout(\Datapath0|Add0~154 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~153 .extended_lut = "off";
defparam \Datapath0|Add0~153 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N44
dffeas \Datapath0|PC[26] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~153_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[26] .is_wysiwyg = "true";
defparam \Datapath0|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \Datapath0|Add0~157 (
// Equation(s):
// \Datapath0|Add0~157_sumout  = SUM(( \Datapath0|PC [27] ) + ( GND ) + ( \Datapath0|Add0~154  ))
// \Datapath0|Add0~158  = CARRY(( \Datapath0|PC [27] ) + ( GND ) + ( \Datapath0|Add0~154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~157_sumout ),
	.cout(\Datapath0|Add0~158 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~157 .extended_lut = "off";
defparam \Datapath0|Add0~157 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N47
dffeas \Datapath0|PC[27] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~157_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[27] .is_wysiwyg = "true";
defparam \Datapath0|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \Datapath0|Add0~161 (
// Equation(s):
// \Datapath0|Add0~161_sumout  = SUM(( \Datapath0|PC [28] ) + ( GND ) + ( \Datapath0|Add0~158  ))
// \Datapath0|Add0~162  = CARRY(( \Datapath0|PC [28] ) + ( GND ) + ( \Datapath0|Add0~158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~161_sumout ),
	.cout(\Datapath0|Add0~162 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~161 .extended_lut = "off";
defparam \Datapath0|Add0~161 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N50
dffeas \Datapath0|PC[28] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~161_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[28] .is_wysiwyg = "true";
defparam \Datapath0|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \Datapath0|Add0~165 (
// Equation(s):
// \Datapath0|Add0~165_sumout  = SUM(( \Datapath0|PC [29] ) + ( GND ) + ( \Datapath0|Add0~162  ))
// \Datapath0|Add0~166  = CARRY(( \Datapath0|PC [29] ) + ( GND ) + ( \Datapath0|Add0~162  ))

	.dataa(!\Datapath0|PC [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~165_sumout ),
	.cout(\Datapath0|Add0~166 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~165 .extended_lut = "off";
defparam \Datapath0|Add0~165 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N53
dffeas \Datapath0|PC[29] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~165_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[29] .is_wysiwyg = "true";
defparam \Datapath0|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \Datapath0|Add0~185 (
// Equation(s):
// \Datapath0|Add0~185_sumout  = SUM(( \Datapath0|PC [30] ) + ( GND ) + ( \Datapath0|Add0~166  ))
// \Datapath0|Add0~186  = CARRY(( \Datapath0|PC [30] ) + ( GND ) + ( \Datapath0|Add0~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~185_sumout ),
	.cout(\Datapath0|Add0~186 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~185 .extended_lut = "off";
defparam \Datapath0|Add0~185 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N56
dffeas \Datapath0|PC[30] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~185_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[30] .is_wysiwyg = "true";
defparam \Datapath0|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \Datapath0|Add0~29 (
// Equation(s):
// \Datapath0|Add0~29_sumout  = SUM(( \Datapath0|PC [31] ) + ( GND ) + ( \Datapath0|Add0~186  ))
// \Datapath0|Add0~30  = CARRY(( \Datapath0|PC [31] ) + ( GND ) + ( \Datapath0|Add0~186  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~29_sumout ),
	.cout(\Datapath0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~29 .extended_lut = "off";
defparam \Datapath0|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N59
dffeas \Datapath0|PC[31] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[31] .is_wysiwyg = "true";
defparam \Datapath0|PC[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \Datapath0|Add0~33 (
// Equation(s):
// \Datapath0|Add0~33_sumout  = SUM(( \Datapath0|PC [32] ) + ( GND ) + ( \Datapath0|Add0~30  ))
// \Datapath0|Add0~34  = CARRY(( \Datapath0|PC [32] ) + ( GND ) + ( \Datapath0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~33_sumout ),
	.cout(\Datapath0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~33 .extended_lut = "off";
defparam \Datapath0|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N2
dffeas \Datapath0|PC[32] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[32] .is_wysiwyg = "true";
defparam \Datapath0|PC[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \Datapath0|Add0~37 (
// Equation(s):
// \Datapath0|Add0~37_sumout  = SUM(( \Datapath0|PC [33] ) + ( GND ) + ( \Datapath0|Add0~34  ))
// \Datapath0|Add0~38  = CARRY(( \Datapath0|PC [33] ) + ( GND ) + ( \Datapath0|Add0~34  ))

	.dataa(!\Datapath0|PC [33]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~37_sumout ),
	.cout(\Datapath0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~37 .extended_lut = "off";
defparam \Datapath0|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N5
dffeas \Datapath0|PC[33] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[33] .is_wysiwyg = "true";
defparam \Datapath0|PC[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \Datapath0|Add0~141 (
// Equation(s):
// \Datapath0|Add0~141_sumout  = SUM(( \Datapath0|PC [34] ) + ( GND ) + ( \Datapath0|Add0~38  ))
// \Datapath0|Add0~142  = CARRY(( \Datapath0|PC [34] ) + ( GND ) + ( \Datapath0|Add0~38  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [34]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~141_sumout ),
	.cout(\Datapath0|Add0~142 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~141 .extended_lut = "off";
defparam \Datapath0|Add0~141 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N8
dffeas \Datapath0|PC[34] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~141_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [34]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[34] .is_wysiwyg = "true";
defparam \Datapath0|PC[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N9
cyclonev_lcell_comb \Datapath0|Add0~41 (
// Equation(s):
// \Datapath0|Add0~41_sumout  = SUM(( \Datapath0|PC [35] ) + ( GND ) + ( \Datapath0|Add0~142  ))
// \Datapath0|Add0~42  = CARRY(( \Datapath0|PC [35] ) + ( GND ) + ( \Datapath0|Add0~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~41_sumout ),
	.cout(\Datapath0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~41 .extended_lut = "off";
defparam \Datapath0|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N11
dffeas \Datapath0|PC[35] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [35]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[35] .is_wysiwyg = "true";
defparam \Datapath0|PC[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \Datapath0|Add0~45 (
// Equation(s):
// \Datapath0|Add0~45_sumout  = SUM(( \Datapath0|PC [36] ) + ( GND ) + ( \Datapath0|Add0~42  ))
// \Datapath0|Add0~46  = CARRY(( \Datapath0|PC [36] ) + ( GND ) + ( \Datapath0|Add0~42  ))

	.dataa(gnd),
	.datab(!\Datapath0|PC [36]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~45_sumout ),
	.cout(\Datapath0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~45 .extended_lut = "off";
defparam \Datapath0|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N14
dffeas \Datapath0|PC[36] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [36]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[36] .is_wysiwyg = "true";
defparam \Datapath0|PC[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N15
cyclonev_lcell_comb \Datapath0|Add0~21 (
// Equation(s):
// \Datapath0|Add0~21_sumout  = SUM(( \Datapath0|PC [37] ) + ( GND ) + ( \Datapath0|Add0~46  ))
// \Datapath0|Add0~22  = CARRY(( \Datapath0|PC [37] ) + ( GND ) + ( \Datapath0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [37]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~21_sumout ),
	.cout(\Datapath0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~21 .extended_lut = "off";
defparam \Datapath0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N17
dffeas \Datapath0|PC[37] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [37]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[37] .is_wysiwyg = "true";
defparam \Datapath0|PC[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \Datapath0|Add0~169 (
// Equation(s):
// \Datapath0|Add0~169_sumout  = SUM(( \Datapath0|PC [38] ) + ( GND ) + ( \Datapath0|Add0~22  ))
// \Datapath0|Add0~170  = CARRY(( \Datapath0|PC [38] ) + ( GND ) + ( \Datapath0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|PC [38]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|Add0~169_sumout ),
	.cout(\Datapath0|Add0~170 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Add0~169 .extended_lut = "off";
defparam \Datapath0|Add0~169 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath0|Add0~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N20
dffeas \Datapath0|PC[38] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~169_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [38]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[38] .is_wysiwyg = "true";
defparam \Datapath0|PC[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N23
dffeas \Datapath0|PC[39] (
	.clk(\CLK~combout ),
	.d(\Datapath0|Add0~149_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Datapath0|PC[61]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|PC [39]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|PC[39] .is_wysiwyg = "true";
defparam \Datapath0|PC[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N24
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~7 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~7_combout  = ( !\Datapath0|PC [38] & ( !\Datapath0|PC [27] & ( (!\Datapath0|PC [26] & (!\Datapath0|PC [28] & !\Datapath0|PC [29])) ) ) )

	.dataa(!\Datapath0|PC [26]),
	.datab(!\Datapath0|PC [28]),
	.datac(!\Datapath0|PC [29]),
	.datad(gnd),
	.datae(!\Datapath0|PC [38]),
	.dataf(!\Datapath0|PC [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~7 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~7 .lut_mask = 64'h8080000000000000;
defparam \Datapath0|memInstr|oMemData[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N36
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~8 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~8_combout  = ( !\Datapath0|PC [50] & ( !\Datapath0|PC [43] & ( (!\Datapath0|PC [30] & (!\Datapath0|PC [48] & !\Datapath0|PC [49])) ) ) )

	.dataa(!\Datapath0|PC [30]),
	.datab(!\Datapath0|PC [48]),
	.datac(!\Datapath0|PC [49]),
	.datad(gnd),
	.datae(!\Datapath0|PC [50]),
	.dataf(!\Datapath0|PC [43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~8 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~8 .lut_mask = 64'h8080000000000000;
defparam \Datapath0|memInstr|oMemData[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~9 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~9_combout  = ( !\Datapath0|PC [21] & ( !\Datapath0|PC [22] & ( (!\Datapath0|PC [23] & (!\Datapath0|PC [17] & !\Datapath0|PC [24])) ) ) )

	.dataa(!\Datapath0|PC [23]),
	.datab(!\Datapath0|PC [17]),
	.datac(!\Datapath0|PC [24]),
	.datad(gnd),
	.datae(!\Datapath0|PC [21]),
	.dataf(!\Datapath0|PC [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~9 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~9 .lut_mask = 64'h8080000000000000;
defparam \Datapath0|memInstr|oMemData[31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~10 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~10_combout  = ( \Datapath0|memInstr|oMemData[31]~8_combout  & ( \Datapath0|memInstr|oMemData[31]~9_combout  & ( (!\Datapath0|PC [39] & (!\Datapath0|PC [34] & (\Datapath0|memInstr|oMemData[31]~7_combout  & !\Datapath0|PC 
// [25]))) ) ) )

	.dataa(!\Datapath0|PC [39]),
	.datab(!\Datapath0|PC [34]),
	.datac(!\Datapath0|memInstr|oMemData[31]~7_combout ),
	.datad(!\Datapath0|PC [25]),
	.datae(!\Datapath0|memInstr|oMemData[31]~8_combout ),
	.dataf(!\Datapath0|memInstr|oMemData[31]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~10 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~10 .lut_mask = 64'h0000000000000800;
defparam \Datapath0|memInstr|oMemData[31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \Datapath0|Controlunit|Equal0~1 (
// Equation(s):
// \Datapath0|Controlunit|Equal0~1_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ))) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal0~1 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal0~1 .lut_mask = 64'h0000000001000100;
defparam \Datapath0|Controlunit|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \Datapath0|Controlunit|Equal0~2 (
// Equation(s):
// \Datapath0|Controlunit|Equal0~2_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & (\Datapath0|memInstr|oMemData[31]~10_combout  & 
// \Datapath0|memInstr|oMemData[31]~6_combout ))) ) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal0~2 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal0~2 .lut_mask = 64'h0000000200000000;
defparam \Datapath0|Controlunit|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N12
cyclonev_lcell_comb \Datapath0|Controlunit|WideNor0~0 (
// Equation(s):
// \Datapath0|Controlunit|WideNor0~0_combout  = ( \Datapath0|Controlunit|Equal0~2_combout  & ( (!\Datapath0|Controlunit|Equal0~1_combout ) # (!\Datapath0|Controlunit|Equal0~0_combout ) ) ) # ( !\Datapath0|Controlunit|Equal0~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|Controlunit|Equal0~1_combout ),
	.datad(!\Datapath0|Controlunit|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|WideNor0~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|WideNor0~0 .lut_mask = 64'hFFFFFFFFFFF0FFF0;
defparam \Datapath0|Controlunit|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 19;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 19;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 20;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 20;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h01EF01EF0F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N26
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h03CF03CF078F078F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N15
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N17
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 18;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 18;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N3
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h554755470F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N44
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 17;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 17;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N39
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h550F550F470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N41
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 16;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 16;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N57
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h550F550F470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N59
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h03CF03CF078F078F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N14
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h332733270F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N32
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h332733270F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N50
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h47474747470F470F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N41
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h03CF03CF078F078F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N38
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h05AF05AF078F078F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N50
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N12
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N14
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N18
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h332733270F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N20
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N9
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h330F330F270F270F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N11
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .lut_mask = 64'h332733270F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N26
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .lut_mask = 64'h332733270F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N8
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N38
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N50
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .lut_mask = 64'h05070507AF8FAF8F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N27
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N29
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .lut_mask = 64'h332733270F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N56
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\Datapath0|PC [13],\Datapath0|PC [12],\Datapath0|PC [11],\Datapath0|PC [10],\Datapath0|PC [9],\Datapath0|PC [8],\Datapath0|PC [7],\Datapath0|PC [6],\Datapath0|PC [5],\Datapath0|PC [4],\Datapath0|PC [3],\Datapath0|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../../testeTipoRMIF_text.mif";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .lut_mask = 64'h05AF05AF078F078F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N17
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \Datapath0|memReg|Mux60~1 (
// Equation(s):
// \Datapath0|memReg|Mux60~1_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux60~1 .extended_lut = "off";
defparam \Datapath0|memReg|Mux60~1 .lut_mask = 64'h0010001000000000;
defparam \Datapath0|memReg|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \Datapath0|memReg|Mux60~2 (
// Equation(s):
// \Datapath0|memReg|Mux60~2_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux60~2 .extended_lut = "off";
defparam \Datapath0|memReg|Mux60~2 .lut_mask = 64'h0000000000200020;
defparam \Datapath0|memReg|Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \Datapath0|memReg|Mux60~4 (
// Equation(s):
// \Datapath0|memReg|Mux60~4_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout )) ) ) ) # ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & 
// (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )) ) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux60~4 .extended_lut = "off";
defparam \Datapath0|memReg|Mux60~4 .lut_mask = 64'h4040440000000000;
defparam \Datapath0|memReg|Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \Datapath0|memReg|Mux60~5 (
// Equation(s):
// \Datapath0|memReg|Mux60~5_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ) ) )

	.dataa(gnd),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux60~5 .extended_lut = "off";
defparam \Datapath0|memReg|Mux60~5 .lut_mask = 64'h00000000C0C0C0C0;
defparam \Datapath0|memReg|Mux60~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \Datapath0|memReg|Mux60~0 (
// Equation(s):
// \Datapath0|memReg|Mux60~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// (\Datapath0|memReg|Mux60~4_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memReg|Mux60~5_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ))) ) ) )

	.dataa(!\Datapath0|memReg|Mux60~4_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\Datapath0|memReg|Mux60~5_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux60~0 .extended_lut = "off";
defparam \Datapath0|memReg|Mux60~0 .lut_mask = 64'h0000000100000000;
defparam \Datapath0|memReg|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N15
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~11 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~11_combout  = (\Datapath0|memInstr|oMemData[31]~10_combout  & \Datapath0|memInstr|oMemData[31]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~11 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~11 .lut_mask = 64'h000F000F000F000F;
defparam \Datapath0|memInstr|oMemData[31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N42
cyclonev_lcell_comb \Datapath0|memReg|Mux60~3 (
// Equation(s):
// \Datapath0|memReg|Mux60~3_combout  = ( \Datapath0|memReg|Mux60~0_combout  & ( \Datapath0|memInstr|oMemData[31]~11_combout  & ( \Datapath0|memReg|Mux60~2_combout  ) ) ) # ( !\Datapath0|memReg|Mux60~0_combout  & ( \Datapath0|memInstr|oMemData[31]~11_combout 
//  & ( (!\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|memReg|Mux60~1_combout )) # (\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|Controlunit|Equal2~1_combout  & ((\Datapath0|memReg|Mux60~2_combout ))) # 
// (\Datapath0|Controlunit|Equal2~1_combout  & (\Datapath0|memReg|Mux60~1_combout )))) ) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|memReg|Mux60~1_combout ),
	.datac(!\Datapath0|memReg|Mux60~2_combout ),
	.datad(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datae(!\Datapath0|memReg|Mux60~0_combout ),
	.dataf(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux60~3 .extended_lut = "off";
defparam \Datapath0|memReg|Mux60~3 .lut_mask = 64'h0000000027330F0F;
defparam \Datapath0|memReg|Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \Datapath0|ALUControlunit|Decoder0~0 (
// Equation(s):
// \Datapath0|ALUControlunit|Decoder0~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  
// & (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & (\Datapath0|memInstr|oMemData[31]~10_combout  & \Datapath0|memInstr|oMemData[31]~6_combout ))) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUControlunit|Decoder0~0 .extended_lut = "off";
defparam \Datapath0|ALUControlunit|Decoder0~0 .lut_mask = 64'h0000000000040004;
defparam \Datapath0|ALUControlunit|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N15
cyclonev_lcell_comb \Datapath0|ALUControlunit|Mux2~0 (
// Equation(s):
// \Datapath0|ALUControlunit|Mux2~0_combout  = ( \Datapath0|Controlunit|Equal2~1_combout  & ( (\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|ALUControlunit|Decoder0~0_combout ) ) ) # ( !\Datapath0|Controlunit|Equal2~1_combout  & ( 
// (\Datapath0|memReg|Mux60~0_combout  & (\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|ALUControlunit|Decoder0~0_combout )) ) )

	.dataa(!\Datapath0|memReg|Mux60~0_combout ),
	.datab(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datac(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUControlunit|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUControlunit|Mux2~0 .extended_lut = "off";
defparam \Datapath0|ALUControlunit|Mux2~0 .lut_mask = 64'h0101010103030303;
defparam \Datapath0|ALUControlunit|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N6
cyclonev_lcell_comb \Datapath0|memReg|Mux28~0 (
// Equation(s):
// \Datapath0|memReg|Mux28~0_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & (\Datapath0|memInstr|oMemData[31]~11_combout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux28~0 .extended_lut = "off";
defparam \Datapath0|memReg|Mux28~0 .lut_mask = 64'h0000000000020000;
defparam \Datapath0|memReg|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[8]~32 (
// Equation(s):
// \Datapath0|memInstr|oMemData[8]~32_combout  = (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & \Datapath0|memInstr|oMemData[31]~6_combout ))

	.dataa(gnd),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[8]~32 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[8]~32 .lut_mask = 64'h0003000300030003;
defparam \Datapath0|memInstr|oMemData[8]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N3
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[6]~31 (
// Equation(s):
// \Datapath0|memInstr|oMemData[6]~31_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[6]~31 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[6]~31 .lut_mask = 64'h0000000005050505;
defparam \Datapath0|memInstr|oMemData[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[5]~30 (
// Equation(s):
// \Datapath0|memInstr|oMemData[5]~30_combout  = (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memInstr|oMemData[31]~10_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[5]~30 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[5]~30 .lut_mask = 64'h0101010101010101;
defparam \Datapath0|memInstr|oMemData[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[4]~29 (
// Equation(s):
// \Datapath0|memInstr|oMemData[4]~29_combout  = (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & \Datapath0|memInstr|oMemData[31]~10_combout ))

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[4]~29 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[4]~29 .lut_mask = 64'h0005000500050005;
defparam \Datapath0|memInstr|oMemData[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N18
cyclonev_lcell_comb \Datapath0|Controlunit|WideOr3~0 (
// Equation(s):
// \Datapath0|Controlunit|WideOr3~0_combout  = ( \Datapath0|Controlunit|Equal2~1_combout  & ( \Datapath0|Controlunit|WideNor0~0_combout  ) ) # ( !\Datapath0|Controlunit|Equal2~1_combout  & ( (\Datapath0|Controlunit|WideNor0~0_combout  & 
// \Datapath0|memReg|Mux60~0_combout ) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memReg|Mux60~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|WideOr3~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|WideOr3~0 .lut_mask = 64'h0055005555555555;
defparam \Datapath0|Controlunit|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N51
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[3]~28 (
// Equation(s):
// \Datapath0|memInstr|oMemData[3]~28_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[3]~28 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[3]~28 .lut_mask = 64'h0000000011111111;
defparam \Datapath0|memInstr|oMemData[3]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N21
cyclonev_lcell_comb \Datapath0|Mux4~0 (
// Equation(s):
// \Datapath0|Mux4~0_combout  = ( \Datapath0|memInstr|oMemData[3]~28_combout  & ( (!\Datapath0|Controlunit|WideNor0~0_combout ) # (\Datapath0|memReg|Mux60~3_combout ) ) ) # ( !\Datapath0|memInstr|oMemData[3]~28_combout  & ( 
// (\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memReg|Mux60~3_combout ) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memReg|Mux60~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[3]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Mux4~0 .extended_lut = "off";
defparam \Datapath0|Mux4~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Datapath0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[2]~13 (
// Equation(s):
// \Datapath0|memInstr|oMemData[2]~13_combout  = (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ))

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[2]~13 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[2]~13 .lut_mask = 64'h0005000500050005;
defparam \Datapath0|memInstr|oMemData[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N27
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[1]~27 (
// Equation(s):
// \Datapath0|memInstr|oMemData[1]~27_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[1]~27 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[1]~27 .lut_mask = 64'h0000000000550055;
defparam \Datapath0|memInstr|oMemData[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[0]~26 (
// Equation(s):
// \Datapath0|memInstr|oMemData[0]~26_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[0]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[0]~26 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[0]~26 .lut_mask = 64'h0000000005050505;
defparam \Datapath0|memInstr|oMemData[0]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N0
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~70 (
// Equation(s):
// \Datapath0|ALUunit|Add0~70_cout  = CARRY(( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[0]~26_combout )))) # (\Datapath0|ALUControlunit|Decoder0~0_combout  & 
// (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[0]~26_combout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( (\Datapath0|ALUControlunit|Decoder0~0_combout  & \Datapath0|Controlunit|WideOr3~0_combout ) ) + ( !VCC ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memInstr|oMemData[0]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Datapath0|ALUunit|Add0~70_cout ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~70 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~70 .lut_mask = 64'h0000EEEE000011F1;
defparam \Datapath0|ALUunit|Add0~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N3
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~66 (
// Equation(s):
// \Datapath0|ALUunit|Add0~66_cout  = CARRY(( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((\Datapath0|memInstr|oMemData[1]~27_combout  & !\Datapath0|Controlunit|WideNor0~0_combout )))) # (\Datapath0|ALUControlunit|Decoder0~0_combout  & 
// (((\Datapath0|memInstr|oMemData[1]~27_combout  & !\Datapath0|Controlunit|WideNor0~0_combout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( GND ) + ( \Datapath0|ALUunit|Add0~70_cout  ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|memInstr|oMemData[1]~27_combout ),
	.datad(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Datapath0|ALUunit|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~66 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~66 .lut_mask = 64'h0000FFFF00001F11;
defparam \Datapath0|ALUunit|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N6
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~5 (
// Equation(s):
// \Datapath0|ALUunit|Add0~5_sumout  = SUM(( GND ) + ( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[2]~13_combout )))) # (\Datapath0|ALUControlunit|Decoder0~0_combout  & 
// (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[2]~13_combout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( \Datapath0|ALUunit|Add0~66_cout  ))
// \Datapath0|ALUunit|Add0~6  = CARRY(( GND ) + ( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[2]~13_combout )))) # (\Datapath0|ALUControlunit|Decoder0~0_combout  & 
// (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[2]~13_combout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( \Datapath0|ALUunit|Add0~66_cout  ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[2]~13_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~5_sumout ),
	.cout(\Datapath0|ALUunit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~5 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~5 .lut_mask = 64'h0000EE0E00000000;
defparam \Datapath0|ALUunit|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N9
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~9 (
// Equation(s):
// \Datapath0|ALUunit|Add0~9_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|Mux4~0_combout  $ (((!\Datapath0|ALUControlunit|Decoder0~0_combout ) # (!\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( \Datapath0|ALUunit|Add0~6  ))
// \Datapath0|ALUunit|Add0~10  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|Mux4~0_combout  $ (((!\Datapath0|ALUControlunit|Decoder0~0_combout ) # (!\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( \Datapath0|ALUunit|Add0~6  ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(gnd),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|Mux4~0_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~9_sumout ),
	.cout(\Datapath0|ALUunit|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~9 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~9 .lut_mask = 64'h0000EE11000000FF;
defparam \Datapath0|ALUunit|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N12
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~13 (
// Equation(s):
// \Datapath0|ALUunit|Add0~13_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[4]~29_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~10  ))
// \Datapath0|ALUunit|Add0~14  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[4]~29_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~10  ))

	.dataa(!\Datapath0|memReg|Mux60~3_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[4]~29_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~13_sumout ),
	.cout(\Datapath0|ALUunit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~13 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~13 .lut_mask = 64'h0000C939000000FF;
defparam \Datapath0|ALUunit|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N15
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~17 (
// Equation(s):
// \Datapath0|ALUunit|Add0~17_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[5]~30_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~14  ))
// \Datapath0|ALUunit|Add0~18  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[5]~30_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~14  ))

	.dataa(!\Datapath0|memReg|Mux60~3_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[5]~30_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~17_sumout ),
	.cout(\Datapath0|ALUunit|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~17 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~17 .lut_mask = 64'h0000C939000000FF;
defparam \Datapath0|ALUunit|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N18
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~21 (
// Equation(s):
// \Datapath0|ALUunit|Add0~21_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[6]~31_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~18  ))
// \Datapath0|ALUunit|Add0~22  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[6]~31_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~18  ))

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|memReg|Mux60~3_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[6]~31_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~21_sumout ),
	.cout(\Datapath0|ALUunit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~21 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~21 .lut_mask = 64'h0000C963000000FF;
defparam \Datapath0|ALUunit|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N21
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~25 (
// Equation(s):
// \Datapath0|ALUunit|Add0~25_sumout  = SUM(( GND ) + ( ((!\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|memInstr|oMemData[31]~11_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # 
// (\Datapath0|ALUControlunit|Mux2~0_combout ) ) + ( \Datapath0|ALUunit|Add0~22  ))
// \Datapath0|ALUunit|Add0~26  = CARRY(( GND ) + ( ((!\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|memInstr|oMemData[31]~11_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # 
// (\Datapath0|ALUControlunit|Mux2~0_combout ) ) + ( \Datapath0|ALUunit|Add0~22  ))

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~25_sumout ),
	.cout(\Datapath0|ALUunit|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~25 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~25 .lut_mask = 64'h0000CCC400000000;
defparam \Datapath0|ALUunit|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N24
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~29 (
// Equation(s):
// \Datapath0|ALUunit|Add0~29_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~26  ))
// \Datapath0|ALUunit|Add0~30  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~26  ))

	.dataa(!\Datapath0|memReg|Mux60~3_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~29_sumout ),
	.cout(\Datapath0|ALUunit|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~29 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~29 .lut_mask = 64'h0000C939000000FF;
defparam \Datapath0|ALUunit|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N27
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~33 (
// Equation(s):
// \Datapath0|ALUunit|Add0~33_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~30  ))
// \Datapath0|ALUunit|Add0~34  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~30  ))

	.dataa(!\Datapath0|memReg|Mux60~3_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~33_sumout ),
	.cout(\Datapath0|ALUunit|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~33 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~33 .lut_mask = 64'h0000C939000000FF;
defparam \Datapath0|ALUunit|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N30
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~37 (
// Equation(s):
// \Datapath0|ALUunit|Add0~37_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~34  ))
// \Datapath0|ALUunit|Add0~38  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~34  ))

	.dataa(!\Datapath0|memReg|Mux60~3_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~37_sumout ),
	.cout(\Datapath0|ALUunit|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~37 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~37 .lut_mask = 64'h0000C939000000FF;
defparam \Datapath0|ALUunit|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N33
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~41 (
// Equation(s):
// \Datapath0|ALUunit|Add0~41_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~38  ))
// \Datapath0|ALUunit|Add0~42  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~38  ))

	.dataa(!\Datapath0|memReg|Mux60~3_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~41_sumout ),
	.cout(\Datapath0|ALUunit|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~41 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~41 .lut_mask = 64'h0000C939000000FF;
defparam \Datapath0|ALUunit|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N36
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~45 (
// Equation(s):
// \Datapath0|ALUunit|Add0~45_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~42  ))
// \Datapath0|ALUunit|Add0~46  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~42  ))

	.dataa(!\Datapath0|memReg|Mux60~3_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~45_sumout ),
	.cout(\Datapath0|ALUunit|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~45 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~45 .lut_mask = 64'h0000C939000000FF;
defparam \Datapath0|ALUunit|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N39
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~49 (
// Equation(s):
// \Datapath0|ALUunit|Add0~49_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~46  ))
// \Datapath0|ALUunit|Add0~50  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~46  ))

	.dataa(!\Datapath0|memReg|Mux60~3_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~49_sumout ),
	.cout(\Datapath0|ALUunit|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~49 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~49 .lut_mask = 64'h0000C939000000FF;
defparam \Datapath0|ALUunit|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N42
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~53 (
// Equation(s):
// \Datapath0|ALUunit|Add0~53_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~50  ))
// \Datapath0|ALUunit|Add0~54  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~50  ))

	.dataa(!\Datapath0|memReg|Mux60~3_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~53_sumout ),
	.cout(\Datapath0|ALUunit|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~53 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~53 .lut_mask = 64'h0000C939000000FF;
defparam \Datapath0|ALUunit|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N45
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~1 (
// Equation(s):
// \Datapath0|ALUunit|Add0~1_sumout  = SUM(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~54  ))
// \Datapath0|ALUunit|Add0~2  = CARRY(( \Datapath0|memReg|Mux28~0_combout  ) + ( !\Datapath0|ALUControlunit|Mux2~0_combout  $ (((!\Datapath0|Controlunit|WideNor0~0_combout  & ((!\Datapath0|memInstr|oMemData[8]~32_combout ))) # 
// (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memReg|Mux60~3_combout )))) ) + ( \Datapath0|ALUunit|Add0~54  ))

	.dataa(!\Datapath0|memReg|Mux60~3_combout ),
	.datab(!\Datapath0|ALUControlunit|Mux2~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memReg|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~1_sumout ),
	.cout(\Datapath0|ALUunit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~1 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~1 .lut_mask = 64'h0000C939000000FF;
defparam \Datapath0|ALUunit|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N57
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[24]~22 (
// Equation(s):
// \Datapath0|memInstr|oMemData[24]~22_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[24]~22 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[24]~22 .lut_mask = 64'h0000000011111111;
defparam \Datapath0|memInstr|oMemData[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N54
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[29]~23 (
// Equation(s):
// \Datapath0|memInstr|oMemData[29]~23_combout  = (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memInstr|oMemData[31]~10_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ))

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[29]~23 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[29]~23 .lut_mask = 64'h0101010101010101;
defparam \Datapath0|memInstr|oMemData[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N27
cyclonev_lcell_comb \Datapath0|ALUunit|Mux40~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux40~0_combout  = ( \Datapath0|memInstr|oMemData[29]~23_combout  & ( (\Datapath0|Controlunit|WideNor0~0_combout  & ((\Datapath0|memReg|Mux60~0_combout ) # (\Datapath0|Controlunit|Equal2~1_combout ))) ) ) # ( 
// !\Datapath0|memInstr|oMemData[29]~23_combout  & ( (\Datapath0|Controlunit|WideNor0~0_combout  & (!\Datapath0|memInstr|oMemData[24]~22_combout  & ((\Datapath0|memReg|Mux60~0_combout ) # (\Datapath0|Controlunit|Equal2~1_combout )))) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datac(!\Datapath0|memInstr|oMemData[24]~22_combout ),
	.datad(!\Datapath0|memReg|Mux60~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux40~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux40~0 .lut_mask = 64'h1050105011551155;
defparam \Datapath0|ALUunit|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \Datapath0|Controlunit|Equal6~0 (
// Equation(s):
// \Datapath0|Controlunit|Equal6~0_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( (!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ))) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal6~0 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal6~0 .lut_mask = 64'h0002000200000000;
defparam \Datapath0|Controlunit|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N24
cyclonev_lcell_comb \Datapath0|ALUunit|Mux60~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux60~0_combout  = ( \Datapath0|Controlunit|Equal6~0_combout  & ( (\Datapath0|memReg|Mux28~0_combout  & ((!\Datapath0|Controlunit|WideNor0~0_combout ) # ((\Datapath0|memReg|Mux60~0_combout ) # (\Datapath0|Controlunit|Equal2~1_combout 
// )))) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|memReg|Mux60~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux60~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux60~0 .lut_mask = 64'h000000000B0F0B0F;
defparam \Datapath0|ALUunit|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N6
cyclonev_lcell_comb \Datapath0|ALUunit|Mux49~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux49~0_combout  = ( \Datapath0|memReg|Mux60~0_combout  & ( \Datapath0|Controlunit|WideNor0~0_combout  & ( (!\Datapath0|Controlunit|Equal6~0_combout  & ((!\Datapath0|memReg|Mux28~0_combout ) # 
// (\Datapath0|ALUControlunit|Decoder0~0_combout ))) ) ) ) # ( !\Datapath0|memReg|Mux60~0_combout  & ( \Datapath0|Controlunit|WideNor0~0_combout  & ( (!\Datapath0|Controlunit|Equal2~1_combout  & (((!\Datapath0|memReg|Mux28~0_combout )))) # 
// (\Datapath0|Controlunit|Equal2~1_combout  & (!\Datapath0|Controlunit|Equal6~0_combout  & ((!\Datapath0|memReg|Mux28~0_combout ) # (\Datapath0|ALUControlunit|Decoder0~0_combout )))) ) ) ) # ( \Datapath0|memReg|Mux60~0_combout  & ( 
// !\Datapath0|Controlunit|WideNor0~0_combout  & ( (!\Datapath0|Controlunit|Equal6~0_combout  & !\Datapath0|memReg|Mux28~0_combout ) ) ) ) # ( !\Datapath0|memReg|Mux60~0_combout  & ( !\Datapath0|Controlunit|WideNor0~0_combout  & ( 
// (!\Datapath0|Controlunit|Equal6~0_combout  & !\Datapath0|memReg|Mux28~0_combout ) ) ) )

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|Equal6~0_combout ),
	.datac(!\Datapath0|memReg|Mux28~0_combout ),
	.datad(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datae(!\Datapath0|memReg|Mux60~0_combout ),
	.dataf(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux49~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux49~0 .lut_mask = 64'hC0C0C0C0F0C4C4C4;
defparam \Datapath0|ALUunit|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N24
cyclonev_lcell_comb \Datapath0|ALUunit|Mux49~1 (
// Equation(s):
// \Datapath0|ALUunit|Mux49~1_combout  = ( \Datapath0|ALUunit|Mux60~0_combout  & ( \Datapath0|ALUunit|Mux49~0_combout  & ( \Datapath0|ALUunit|Mux40~0_combout  ) ) ) # ( \Datapath0|ALUunit|Mux60~0_combout  & ( !\Datapath0|ALUunit|Mux49~0_combout  & ( 
// \Datapath0|ALUunit|Mux40~0_combout  ) ) ) # ( !\Datapath0|ALUunit|Mux60~0_combout  & ( !\Datapath0|ALUunit|Mux49~0_combout  & ( (\Datapath0|ALUunit|Mux40~0_combout  & ((!\Datapath0|Controlunit|WideNor0~0_combout  & 
// (\Datapath0|memInstr|oMemData[8]~32_combout )) # (\Datapath0|Controlunit|WideNor0~0_combout  & ((\Datapath0|memReg|Mux60~3_combout ))))) ) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datad(!\Datapath0|memReg|Mux60~3_combout ),
	.datae(!\Datapath0|ALUunit|Mux60~0_combout ),
	.dataf(!\Datapath0|ALUunit|Mux49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux49~1 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux49~1 .lut_mask = 64'h0213333300003333;
defparam \Datapath0|ALUunit|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N9
cyclonev_lcell_comb \Datapath0|ALUunit|Mux48~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux48~0_combout  = ( \Datapath0|ALUunit|Mux49~1_combout  ) # ( !\Datapath0|ALUunit|Mux49~1_combout  & ( (\Datapath0|ALUunit|Add0~1_sumout  & !\Datapath0|ALUunit|Mux40~0_combout ) ) )

	.dataa(!\Datapath0|ALUunit|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux48~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux48~0 .lut_mask = 64'h50505050FFFFFFFF;
defparam \Datapath0|ALUunit|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N54
cyclonev_lcell_comb \Datapath0|ALUunit|Mux61~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux61~0_combout  = ( \Datapath0|memInstr|oMemData[2]~13_combout  & ( (!\Datapath0|ALUunit|Mux40~0_combout  & (((\Datapath0|ALUunit|Add0~5_sumout )))) # (\Datapath0|ALUunit|Mux40~0_combout  & (\Datapath0|Controlunit|Equal6~0_combout  & 
// ((!\Datapath0|Controlunit|WideNor0~0_combout )))) ) ) # ( !\Datapath0|memInstr|oMemData[2]~13_combout  & ( (!\Datapath0|ALUunit|Mux40~0_combout  & \Datapath0|ALUunit|Add0~5_sumout ) ) )

	.dataa(!\Datapath0|Controlunit|Equal6~0_combout ),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(!\Datapath0|ALUunit|Add0~5_sumout ),
	.datad(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux61~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux61~0 .lut_mask = 64'h0C0C0C0C1D0C1D0C;
defparam \Datapath0|ALUunit|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N12
cyclonev_lcell_comb \Datapath0|ALUunit|Mux60~1 (
// Equation(s):
// \Datapath0|ALUunit|Mux60~1_combout  = ( \Datapath0|ALUunit|Mux60~0_combout  & ( (\Datapath0|ALUunit|Mux40~0_combout ) # (\Datapath0|ALUunit|Add0~9_sumout ) ) ) # ( !\Datapath0|ALUunit|Mux60~0_combout  & ( (!\Datapath0|ALUunit|Mux40~0_combout  & 
// (\Datapath0|ALUunit|Add0~9_sumout )) # (\Datapath0|ALUunit|Mux40~0_combout  & (((!\Datapath0|ALUunit|Mux49~0_combout  & \Datapath0|Mux4~0_combout )))) ) )

	.dataa(!\Datapath0|ALUunit|Add0~9_sumout ),
	.datab(!\Datapath0|ALUunit|Mux49~0_combout ),
	.datac(!\Datapath0|Mux4~0_combout ),
	.datad(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Mux60~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux60~1 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux60~1 .lut_mask = 64'h550C550C55FF55FF;
defparam \Datapath0|ALUunit|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N51
cyclonev_lcell_comb \Datapath0|ALUunit|Mux59~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux59~0_combout  = ( !\Datapath0|ALUunit|Mux49~0_combout  & ( (!\Datapath0|Controlunit|WideNor0~0_combout  & (\Datapath0|memInstr|oMemData[4]~29_combout )) # (\Datapath0|Controlunit|WideNor0~0_combout  & 
// ((\Datapath0|memReg|Mux60~3_combout ))) ) )

	.dataa(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[4]~29_combout ),
	.datad(!\Datapath0|memReg|Mux60~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Mux49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux59~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux59~0 .lut_mask = 64'h0A5F0A5F00000000;
defparam \Datapath0|ALUunit|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N48
cyclonev_lcell_comb \Datapath0|ALUunit|Mux59~1 (
// Equation(s):
// \Datapath0|ALUunit|Mux59~1_combout  = ( \Datapath0|ALUunit|Mux59~0_combout  & ( (\Datapath0|ALUunit|Add0~13_sumout ) # (\Datapath0|ALUunit|Mux40~0_combout ) ) ) # ( !\Datapath0|ALUunit|Mux59~0_combout  & ( (!\Datapath0|ALUunit|Mux40~0_combout  & 
// (\Datapath0|ALUunit|Add0~13_sumout )) # (\Datapath0|ALUunit|Mux40~0_combout  & ((\Datapath0|ALUunit|Mux60~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(!\Datapath0|ALUunit|Add0~13_sumout ),
	.datad(!\Datapath0|ALUunit|Mux60~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Mux59~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux59~1 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux59~1 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \Datapath0|ALUunit|Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N39
cyclonev_lcell_comb \Datapath0|ALUunit|Mux58~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux58~0_combout  = ( \Datapath0|memReg|Mux60~3_combout  & ( (!\Datapath0|ALUunit|Mux49~0_combout  & ((\Datapath0|Controlunit|WideNor0~0_combout ) # (\Datapath0|memInstr|oMemData[5]~30_combout ))) ) ) # ( 
// !\Datapath0|memReg|Mux60~3_combout  & ( (\Datapath0|memInstr|oMemData[5]~30_combout  & (!\Datapath0|ALUunit|Mux49~0_combout  & !\Datapath0|Controlunit|WideNor0~0_combout )) ) )

	.dataa(!\Datapath0|memInstr|oMemData[5]~30_combout ),
	.datab(gnd),
	.datac(!\Datapath0|ALUunit|Mux49~0_combout ),
	.datad(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memReg|Mux60~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux58~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux58~0 .lut_mask = 64'h5000500050F050F0;
defparam \Datapath0|ALUunit|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N36
cyclonev_lcell_comb \Datapath0|ALUunit|Mux58~1 (
// Equation(s):
// \Datapath0|ALUunit|Mux58~1_combout  = ( \Datapath0|ALUunit|Mux58~0_combout  & ( (\Datapath0|ALUunit|Add0~17_sumout ) # (\Datapath0|ALUunit|Mux40~0_combout ) ) ) # ( !\Datapath0|ALUunit|Mux58~0_combout  & ( (!\Datapath0|ALUunit|Mux40~0_combout  & 
// ((\Datapath0|ALUunit|Add0~17_sumout ))) # (\Datapath0|ALUunit|Mux40~0_combout  & (\Datapath0|ALUunit|Mux60~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(!\Datapath0|ALUunit|Mux60~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Mux58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux58~1 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux58~1 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \Datapath0|ALUunit|Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N30
cyclonev_lcell_comb \Datapath0|ALUunit|Mux57~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux57~0_combout  = ( \Datapath0|memReg|Mux60~3_combout  & ( (!\Datapath0|ALUunit|Mux49~0_combout  & ((\Datapath0|memInstr|oMemData[6]~31_combout ) # (\Datapath0|Controlunit|WideNor0~0_combout ))) ) ) # ( 
// !\Datapath0|memReg|Mux60~3_combout  & ( (!\Datapath0|ALUunit|Mux49~0_combout  & (!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[6]~31_combout )) ) )

	.dataa(gnd),
	.datab(!\Datapath0|ALUunit|Mux49~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memInstr|oMemData[6]~31_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memReg|Mux60~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux57~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux57~0 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \Datapath0|ALUunit|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N33
cyclonev_lcell_comb \Datapath0|ALUunit|Mux57~1 (
// Equation(s):
// \Datapath0|ALUunit|Mux57~1_combout  = ( \Datapath0|ALUunit|Mux60~0_combout  & ( (\Datapath0|ALUunit|Add0~21_sumout ) # (\Datapath0|ALUunit|Mux40~0_combout ) ) ) # ( !\Datapath0|ALUunit|Mux60~0_combout  & ( (!\Datapath0|ALUunit|Mux40~0_combout  & 
// ((\Datapath0|ALUunit|Add0~21_sumout ))) # (\Datapath0|ALUunit|Mux40~0_combout  & (\Datapath0|ALUunit|Mux57~0_combout )) ) )

	.dataa(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datab(gnd),
	.datac(!\Datapath0|ALUunit|Mux57~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Mux60~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux57~1 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux57~1 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \Datapath0|ALUunit|Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[7]~15 (
// Equation(s):
// \Datapath0|memInstr|oMemData[7]~15_combout  = ( \Datapath0|memInstr|oMemData[31]~6_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( \Datapath0|memInstr|oMemData[31]~10_combout  ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[7]~15 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[7]~15 .lut_mask = 64'h0000000000005555;
defparam \Datapath0|memInstr|oMemData[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N57
cyclonev_lcell_comb \Datapath0|ALUunit|Mux56~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux56~0_combout  = ( \Datapath0|memInstr|oMemData[7]~15_combout  & ( (!\Datapath0|ALUunit|Mux40~0_combout  & (((\Datapath0|ALUunit|Add0~25_sumout )))) # (\Datapath0|ALUunit|Mux40~0_combout  & (\Datapath0|Controlunit|Equal6~0_combout  & 
// (!\Datapath0|Controlunit|WideNor0~0_combout ))) ) ) # ( !\Datapath0|memInstr|oMemData[7]~15_combout  & ( (!\Datapath0|ALUunit|Mux40~0_combout  & \Datapath0|ALUunit|Add0~25_sumout ) ) )

	.dataa(!\Datapath0|Controlunit|Equal6~0_combout ),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|ALUunit|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|oMemData[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux56~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux56~0 .lut_mask = 64'h00CC00CC10DC10DC;
defparam \Datapath0|ALUunit|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N33
cyclonev_lcell_comb \Datapath0|ALUunit|Mux55~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux55~0_combout  = ( \Datapath0|ALUunit|Mux49~1_combout  ) # ( !\Datapath0|ALUunit|Mux49~1_combout  & ( (!\Datapath0|ALUunit|Mux40~0_combout  & \Datapath0|ALUunit|Add0~29_sumout ) ) )

	.dataa(gnd),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(!\Datapath0|ALUunit|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux55~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux55~0 .lut_mask = 64'h0C0C0C0CFFFFFFFF;
defparam \Datapath0|ALUunit|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N12
cyclonev_lcell_comb \Datapath0|ALUunit|Mux54~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux54~0_combout  = ((!\Datapath0|ALUunit|Mux40~0_combout  & \Datapath0|ALUunit|Add0~33_sumout )) # (\Datapath0|ALUunit|Mux49~1_combout )

	.dataa(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(!\Datapath0|ALUunit|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux54~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux54~0 .lut_mask = 64'h5D5D5D5D5D5D5D5D;
defparam \Datapath0|ALUunit|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N15
cyclonev_lcell_comb \Datapath0|ALUunit|Mux53~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux53~0_combout  = ( \Datapath0|ALUunit|Add0~37_sumout  & ( (!\Datapath0|ALUunit|Mux40~0_combout ) # (\Datapath0|ALUunit|Mux49~1_combout ) ) ) # ( !\Datapath0|ALUunit|Add0~37_sumout  & ( \Datapath0|ALUunit|Mux49~1_combout  ) )

	.dataa(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux53~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux53~0 .lut_mask = 64'h55555555DDDDDDDD;
defparam \Datapath0|ALUunit|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N42
cyclonev_lcell_comb \Datapath0|ALUunit|Mux52~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux52~0_combout  = ((!\Datapath0|ALUunit|Mux40~0_combout  & \Datapath0|ALUunit|Add0~41_sumout )) # (\Datapath0|ALUunit|Mux49~1_combout )

	.dataa(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(gnd),
	.datad(!\Datapath0|ALUunit|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux52~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux52~0 .lut_mask = 64'h55DD55DD55DD55DD;
defparam \Datapath0|ALUunit|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N45
cyclonev_lcell_comb \Datapath0|ALUunit|Mux51~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux51~0_combout  = ( \Datapath0|ALUunit|Add0~45_sumout  & ( (!\Datapath0|ALUunit|Mux40~0_combout ) # (\Datapath0|ALUunit|Mux49~1_combout ) ) ) # ( !\Datapath0|ALUunit|Add0~45_sumout  & ( \Datapath0|ALUunit|Mux49~1_combout  ) )

	.dataa(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux51~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux51~0 .lut_mask = 64'h55555555DDDDDDDD;
defparam \Datapath0|ALUunit|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N36
cyclonev_lcell_comb \Datapath0|ALUunit|Mux50~0 (
// Equation(s):
// \Datapath0|ALUunit|Mux50~0_combout  = ( \Datapath0|ALUunit|Mux49~1_combout  ) # ( !\Datapath0|ALUunit|Mux49~1_combout  & ( (!\Datapath0|ALUunit|Mux40~0_combout  & \Datapath0|ALUunit|Add0~49_sumout ) ) )

	.dataa(gnd),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(!\Datapath0|ALUunit|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux50~0 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux50~0 .lut_mask = 64'h0C0C0C0CFFFFFFFF;
defparam \Datapath0|ALUunit|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N18
cyclonev_lcell_comb \Datapath0|ALUunit|Mux49~2 (
// Equation(s):
// \Datapath0|ALUunit|Mux49~2_combout  = ( \Datapath0|ALUunit|Add0~53_sumout  & ( \Datapath0|ALUunit|Mux49~1_combout  ) ) # ( !\Datapath0|ALUunit|Add0~53_sumout  & ( \Datapath0|ALUunit|Mux49~1_combout  ) ) # ( \Datapath0|ALUunit|Add0~53_sumout  & ( 
// !\Datapath0|ALUunit|Mux49~1_combout  & ( !\Datapath0|ALUunit|Mux40~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|ALUunit|Add0~53_sumout ),
	.dataf(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|ALUunit|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Mux49~2 .extended_lut = "off";
defparam \Datapath0|ALUunit|Mux49~2 .lut_mask = 64'h0000CCCCFFFFFFFF;
defparam \Datapath0|ALUunit|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 4;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 4;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N48
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~57 (
// Equation(s):
// \Datapath0|ALUunit|Add0~57_sumout  = SUM(( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[8]~32_combout )))) # (\Datapath0|ALUControlunit|Decoder0~0_combout  & 
// (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[8]~32_combout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( GND ) + ( \Datapath0|ALUunit|Add0~2  ))
// \Datapath0|ALUunit|Add0~58  = CARRY(( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[8]~32_combout )))) # (\Datapath0|ALUControlunit|Decoder0~0_combout  & 
// (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[8]~32_combout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( GND ) + ( \Datapath0|ALUunit|Add0~2  ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~57_sumout ),
	.cout(\Datapath0|ALUunit|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~57 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~57 .lut_mask = 64'h0000FFFF000011F1;
defparam \Datapath0|ALUunit|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N51
cyclonev_lcell_comb \Datapath0|ALUunit|Add0~61 (
// Equation(s):
// \Datapath0|ALUunit|Add0~61_sumout  = SUM(( (!\Datapath0|ALUControlunit|Decoder0~0_combout  & (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[8]~32_combout )))) # (\Datapath0|ALUControlunit|Decoder0~0_combout  & 
// (((!\Datapath0|Controlunit|WideNor0~0_combout  & \Datapath0|memInstr|oMemData[8]~32_combout )) # (\Datapath0|Controlunit|WideOr3~0_combout ))) ) + ( GND ) + ( \Datapath0|ALUunit|Add0~58  ))

	.dataa(!\Datapath0|ALUControlunit|Decoder0~0_combout ),
	.datab(!\Datapath0|Controlunit|WideOr3~0_combout ),
	.datac(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datad(!\Datapath0|memInstr|oMemData[8]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath0|ALUunit|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath0|ALUunit|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|ALUunit|Add0~61 .extended_lut = "off";
defparam \Datapath0|ALUunit|Add0~61 .lut_mask = 64'h0000FFFF000011F1;
defparam \Datapath0|ALUunit|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N21
cyclonev_lcell_comb \Datapath0|Controlunit|Equal0~3 (
// Equation(s):
// \Datapath0|Controlunit|Equal0~3_combout  = ( \Datapath0|Controlunit|Equal0~2_combout  & ( (!\Datapath0|memInstr|oMemData[22]~21_combout  & (\Datapath0|Controlunit|Equal0~0_combout  & \Datapath0|Controlunit|Equal0~1_combout )) ) )

	.dataa(!\Datapath0|memInstr|oMemData[22]~21_combout ),
	.datab(!\Datapath0|Controlunit|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\Datapath0|Controlunit|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|Equal0~3 .extended_lut = "off";
defparam \Datapath0|Controlunit|Equal0~3 .lut_mask = 64'h0000000000220022;
defparam \Datapath0|Controlunit|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0 (
// Equation(s):
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout  = ( \Datapath0|Controlunit|Equal0~3_combout  & ( !\Datapath0|ALUunit|Mux49~1_combout  & ( (!\CLK~combout  & ((!\Datapath0|ALUunit|Add0~53_sumout ) # 
// (\Datapath0|ALUunit|Mux40~0_combout ))) ) ) )

	.dataa(!\CLK~combout ),
	.datab(!\Datapath0|ALUunit|Add0~53_sumout ),
	.datac(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datad(gnd),
	.datae(!\Datapath0|Controlunit|Equal0~3_combout ),
	.dataf(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0 .lut_mask = 64'h00008A8A00000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] (
// Equation(s):
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0] = ( \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout  & ( !\Datapath0|ALUunit|Mux49~1_combout  & ( 
// (!\Datapath0|ALUunit|Add0~57_sumout  & (!\Datapath0|ALUunit|Add0~61_sumout  & ((!\Datapath0|ALUunit|Add0~1_sumout ) # (\Datapath0|ALUunit|Mux40~0_combout )))) ) ) )

	.dataa(!\Datapath0|ALUunit|Add0~1_sumout ),
	.datab(!\Datapath0|ALUunit|Add0~57_sumout ),
	.datac(!\Datapath0|ALUunit|Add0~61_sumout ),
	.datad(!\Datapath0|ALUunit|Mux40~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout ),
	.dataf(!\Datapath0|ALUunit|Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] .lut_mask = 64'h000080C000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 (
// Equation(s):
// \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// !\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .lut_mask = 64'h0000100000001000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 6;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 6;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h00005555AAAAFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 8;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 8;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 10;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 10;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 16;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 16;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 19;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 19;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h2222222277777777;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 22;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 22;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 23;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 23;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 27;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 27;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 28;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 28;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h5500550055FF55FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 33;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 33;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 33;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 33;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 39;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 39;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 39;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 39;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 44;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 44;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 44;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 44;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .lut_mask = 64'h333300003333FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 45;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 45;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 45;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 45;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 46;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 46;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 46;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 46;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .lut_mask = 64'h333300003333FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 47;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 47;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 47;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 47;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 .lut_mask = 64'h555555550F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 48;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 48;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 48;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 48;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 51;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 51;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 51;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 51;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 62;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 62;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 62;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 62;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 63;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 63;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 63;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 63;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129 .lut_mask = 64'h444477774440777F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~2_combout ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3 .lut_mask = 64'h33FF33FF37FF37FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 .lut_mask = 64'h3355335533553555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N44
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 61;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 61;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 61;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 61;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 .lut_mask = 64'h333300FF323700FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N35
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 60;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 60;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 60;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 60;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N59
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 59;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 59;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 59;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 59;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 58;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 58;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 58;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 58;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N32
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 57;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 57;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 57;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 57;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N35
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 56;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 56;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 56;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 56;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y14_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y14_N44
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 54;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 54;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 54;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 54;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .lut_mask = 64'h00005555AAAAFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 .lut_mask = 64'h0C0C0C083F3F3F7F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N20
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 53;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 53;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 53;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 53;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 .lut_mask = 64'h555555550F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N59
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 52;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 52;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 52;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 52;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N20
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 .lut_mask = 64'h0055FF550155FD55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N26
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 50;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 50;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 50;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 50;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 .lut_mask = 64'h00CC33FF00C837FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 49;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 49;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 49;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 49;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 .lut_mask = 64'h555555550000FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 .lut_mask = 64'h00CC33FF00C837FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N53
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 .lut_mask = 64'h1111DDDD1115DDD5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N20
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 .lut_mask = 64'h00000F1FF0E0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N41
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 .lut_mask = 64'h0F330F330F331B33;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N8
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y10_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 .lut_mask = 64'h0055FF550155FD55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y10_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 .lut_mask = 64'h00000F1FF0E0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 43;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 43;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 43;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 43;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 .lut_mask = 64'h303F303F303F207F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N35
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 42;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 42;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 42;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 42;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N38
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 41;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 41;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 41;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 41;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N21
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 .lut_mask = 64'h0C0C3F3F0C083F7F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 40;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 40;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 40;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 40;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .lut_mask = 64'h303030303F3F3F3F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N53
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .lut_mask = 64'h3535353535353555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N41
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 38;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 38;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 38;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 38;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .lut_mask = 64'h0000AAA85557FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N20
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 37;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 37;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 37;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 37;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 36;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 36;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 36;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 36;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N8
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 35;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 35;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 35;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 35;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .lut_mask = 64'h333300003333FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 34;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 34;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 34;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 34;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .lut_mask = 64'h303F303F303F207F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N53
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .lut_mask = 64'h00550155FF55FD55;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N44
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 32;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 32;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 32;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 32;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h550055FF550055FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .lut_mask = 64'h333233370000FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y14_N53
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 31;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 31;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .lut_mask = 64'h33330F0F33330F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .lut_mask = 64'h3300320033FF37FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N50
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 30;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 30;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X22_Y17_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .lut_mask = 64'h00F00FFF00E01FFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y14_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y14_N50
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 29;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 29;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N45
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .lut_mask = 64'h00000F1FF0E0FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y14_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y14_N38
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .lut_mask = 64'h3355335533553555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 26;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 26;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y14_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .lut_mask = 64'h333233370000FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 25;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 25;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .lut_mask = 64'h333300FF323700FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 24;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 24;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .lut_mask = 64'h33330F0F33270F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N44
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .lut_mask = 64'h00003337CCC8FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 64'h00003337CCC8FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N2
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 21;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 21;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h00003333FFFF3333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 20;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 20;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N50
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N57
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h00330037CCFFC8FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N59
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 18;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 18;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h3300320033FF37FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N26
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 17;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 17;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h0A0A0A085F5F5F7F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h11111115DDDDDDD5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 15;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 15;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N8
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 14;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 14;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h00AA55FF00AA55FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N26
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 12;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 12;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 11;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 11;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h30303F3F30303F3F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h0000F0E00F1FFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N11
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h00FF01FB33333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N35
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 9;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 9;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h0000FE0001FFFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h0001FFFD55555555;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N50
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 7;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 7;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h0C0C0C083F3F3F7F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h00003337CCC8FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N44
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h00003337CCC8FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N11
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h0303CFCF0307CF8F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N20
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath0|memReg|Mux60~3_combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h505050505F5F5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h5353535353535333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N41
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N15
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h5533553355335333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h0F0F0F0F33333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h0000CCC83337FFFF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N41
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(!\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_5~q ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Datapath0|ALUunit|Mux48~0_combout ),
	.ena1(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Datapath0|ALUunit|Mux49~2_combout ,\Datapath0|ALUunit|Mux50~0_combout ,\Datapath0|ALUunit|Mux51~0_combout ,\Datapath0|ALUunit|Mux52~0_combout ,\Datapath0|ALUunit|Mux53~0_combout ,\Datapath0|ALUunit|Mux54~0_combout ,\Datapath0|ALUunit|Mux55~0_combout ,
\Datapath0|ALUunit|Mux56~0_combout ,\Datapath0|ALUunit|Mux57~1_combout ,\Datapath0|ALUunit|Mux58~1_combout ,\Datapath0|ALUunit|Mux59~1_combout ,\Datapath0|ALUunit|Mux60~1_combout ,\Datapath0|ALUunit|Mux61~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "Datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "clock0";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 16384;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 64;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N27
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h330033FF320037FF;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N26
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .lut_mask = 64'h111111111D111D11;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N59
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N46
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h3C283C2800000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N47
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h3336333600000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N17
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h3030301030303060;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~feeder (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~feeder .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N14
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datae(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h55555A1A00000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N56
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000000004000400;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(gnd),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hCCC0CCC000000000;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N58
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N13
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h00020002F4F0F4F0;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h80018001AA00AA00;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datad(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h858F858F33703370;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h000F000F000A000A;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .lut_mask = 64'h111111111DDD1DDD;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N40
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h330F330F220A220A;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N37
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N36
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h33220F0A33220F0A;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N37
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h5555333350503030;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N25
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N41
dffeas \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13130F0FB3130F0F;
defparam \Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h00E000E0E000E000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N27
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 .lut_mask = 64'h000000AA0F0F0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N50
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N30
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h3636000036000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N14
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h5555565655005600;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N35
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0000000000050005;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N15
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h6666000060600000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N11
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N57
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0002000200000000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N51
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hA0A0A0A0A000A000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N26
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h02020202DFCCDFCC;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h91339133044C044C;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h0000000054545454;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N36
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 64'h111D111D1D1D1D1D;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N4
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h0A080A085F4C5F4C;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N1
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N45
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hB080B0803A043A04;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h3333330055555500;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h5555505033333030;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N55
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h0000FFFF33333333;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N23
dffeas \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h00800F0F5FDF0F0F;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datac(!\Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h00550F0F03030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h1103110300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h0080808080808080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h00FF00FF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000200000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0000000000A000A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000400040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h050505050505FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hC3C3C3C3FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h8888888888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h55FF55FFFF55FF55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h33993399FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h5FD75FD75F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h0A50505AA0000AAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'hC120C120E300E300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h1030103031003100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h10DC13DF10DC13DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h0505555505055555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'hE868E86880488048;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h4744474447774777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h3333505F3333505F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h00003355FFFF3355;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h4747474747474747;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hFF000000FE00BA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hFFFFFFFF13331333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000400000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N6
cyclonev_lcell_comb \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 (
// Equation(s):
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout  = ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q )) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 .extended_lut = "off";
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 .lut_mask = 64'h0000000000220000;
defparam \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N18
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( \SW[2]~input_o  & ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & 
// (\SW[0]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & !\SW[1]~input_o ))) ) ) ) # ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( \SW[2]~input_o  & ( 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & (\SW[0]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & !\SW[1]~input_o ))) ) ) ) # ( 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( !\SW[2]~input_o  & ( (\Datapath0|memInstr|oMemData[31]~11_combout  & (\SW[1]~input_o  & ((\SW[0]~input_o ) # 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout )))) ) ) ) # ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( !\SW[2]~input_o  & ( 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & (!\SW[0]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & \SW[1]~input_o ))) ) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h0004000701000100;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N48
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[23]~12 (
// Equation(s):
// \Datapath0|memInstr|oMemData[23]~12_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( \Datapath0|memInstr|oMemData[31]~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[23]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[23]~12 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[23]~12 .lut_mask = 64'h0000000000003333;
defparam \Datapath0|memInstr|oMemData[23]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N30
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( !\SW[1]~input_o  & ( \SW[2]~input_o  & ( (\Datapath0|memInstr|oMemData[23]~12_combout  & \SW[0]~input_o ) ) ) ) # ( \SW[1]~input_o  & ( !\SW[2]~input_o  & ( (!\SW[0]~input_o  & (\Datapath0|memInstr|oMemData[23]~12_combout )) # 
// (\SW[0]~input_o  & ((\Datapath0|memInstr|oMemData[2]~13_combout ))) ) ) ) # ( !\SW[1]~input_o  & ( !\SW[2]~input_o  & ( (\SW[0]~input_o  & \Datapath0|PC [2]) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[23]~12_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Datapath0|memInstr|oMemData[2]~13_combout ),
	.datad(!\Datapath0|PC [2]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h0033474711110000;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \SW[0]~input_o  & ( (\SW[1]~input_o  & !\SW[2]~input_o ) ) ) # ( !\SW[0]~input_o  & ( \SW[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h00FF00FF0F000F00;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( \SW[1]~input_o  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// (!\SW[0]~input_o  $ (!\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h0000000000000102;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( !\SW[1]~input_o  & ( (\Datapath0|PC [3] & (!\SW[0]~input_o  $ (!\SW[2]~input_o ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(!\Datapath0|PC [3]),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h0066006600000000;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N12
cyclonev_lcell_comb \Datapath0|memReg|Mux92~0 (
// Equation(s):
// \Datapath0|memReg|Mux92~0_combout  = ( !\SW[4]~input_o  & ( !\SW[3]~input_o  & ( (\SW[6]~input_o  & (\SW[7]~input_o  & \SW[5]~input_o )) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memReg|Mux92~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memReg|Mux92~0 .extended_lut = "off";
defparam \Datapath0|memReg|Mux92~0 .lut_mask = 64'h0101000000000000;
defparam \Datapath0|memReg|Mux92~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N36
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & ((!\SW[2]~input_o  $ 
// (\SW[0]~input_o )) # (\SW[1]~input_o ))) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.dataf(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h0000000000004515;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \SW[1]~input_o  & ( \SW[2]~input_o  ) ) # ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'hF000F0000F0F0F0F;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \Mux28~2_combout  & ( \Mux25~0_combout  & ( !\Datapath0|memReg|Mux92~0_combout  ) ) ) # ( !\Mux28~2_combout  & ( \Mux25~0_combout  & ( !\Datapath0|memReg|Mux92~0_combout  ) ) ) # ( \Mux28~2_combout  & ( !\Mux25~0_combout  & ( 
// (\Mux25~1_combout  & !\Mux28~0_combout ) ) ) ) # ( !\Mux28~2_combout  & ( !\Mux25~0_combout  & ( (!\Mux28~0_combout  & ((!\Mux28~1_combout ) # (\Mux25~1_combout ))) ) ) )

	.dataa(!\Mux25~1_combout ),
	.datab(!\Mux28~0_combout ),
	.datac(!\Mux28~1_combout ),
	.datad(!\Datapath0|memReg|Mux92~0_combout ),
	.datae(!\Mux28~2_combout ),
	.dataf(!\Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'hC4C44444FF00FF00;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N24
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \SW[1]~input_o  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~11_combout  & (!\SW[2]~input_o  & ((\SW[0]~input_o ) # 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout )))) ) ) ) # ( !\SW[1]~input_o  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & (\SW[0]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & \SW[2]~input_o ))) ) ) ) # ( \SW[1]~input_o  & ( 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & (!\SW[0]~input_o  & 
// (\Datapath0|memInstr|oMemData[31]~11_combout  & !\SW[2]~input_o ))) ) ) ) # ( !\SW[1]~input_o  & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & (\SW[0]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & \SW[2]~input_o ))) ) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h0001040000010700;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N0
cyclonev_lcell_comb \Dec0|WideOr6~0 (
// Equation(s):
// \Dec0|WideOr6~0_combout  = ( \Mux31~0_combout  & ( (!\Mux30~0_combout  & (!\Mux29~0_combout  $ (!\Mux28~3_combout ))) # (\Mux30~0_combout  & (!\Mux29~0_combout  & !\Mux28~3_combout )) ) ) # ( !\Mux31~0_combout  & ( (!\Mux30~0_combout  & (\Mux29~0_combout  
// & \Mux28~3_combout )) ) )

	.dataa(!\Mux30~0_combout ),
	.datab(!\Mux29~0_combout ),
	.datac(!\Mux28~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec0|WideOr6~0 .extended_lut = "off";
defparam \Dec0|WideOr6~0 .lut_mask = 64'h0202020268686868;
defparam \Dec0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N42
cyclonev_lcell_comb \Dec0|WideOr5~0 (
// Equation(s):
// \Dec0|WideOr5~0_combout  = ( \Mux31~0_combout  & ( (!\Mux30~0_combout  & (\Mux29~0_combout  & \Mux28~3_combout )) # (\Mux30~0_combout  & ((!\Mux28~3_combout ))) ) ) # ( !\Mux31~0_combout  & ( (\Mux29~0_combout  & ((!\Mux28~3_combout ) # (\Mux30~0_combout 
// ))) ) )

	.dataa(!\Mux30~0_combout ),
	.datab(!\Mux29~0_combout ),
	.datac(!\Mux28~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec0|WideOr5~0 .extended_lut = "off";
defparam \Dec0|WideOr5~0 .lut_mask = 64'h3131313152525252;
defparam \Dec0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N12
cyclonev_lcell_comb \Dec0|WideOr4~0 (
// Equation(s):
// \Dec0|WideOr4~0_combout  = ( \Mux30~0_combout  & ( (!\Mux29~0_combout  & (!\Mux31~0_combout  & \Mux28~3_combout )) # (\Mux29~0_combout  & ((!\Mux28~3_combout ))) ) ) # ( !\Mux30~0_combout  & ( (!\Mux31~0_combout  & (\Mux29~0_combout  & !\Mux28~3_combout 
// )) ) )

	.dataa(!\Mux31~0_combout ),
	.datab(!\Mux29~0_combout ),
	.datac(!\Mux28~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec0|WideOr4~0 .extended_lut = "off";
defparam \Dec0|WideOr4~0 .lut_mask = 64'h2020202038383838;
defparam \Dec0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N57
cyclonev_lcell_comb \Dec0|WideOr3~0 (
// Equation(s):
// \Dec0|WideOr3~0_combout  = ( \Mux31~0_combout  & ( (!\Mux29~0_combout  & (\Mux28~3_combout  & !\Mux30~0_combout )) # (\Mux29~0_combout  & ((\Mux30~0_combout ))) ) ) # ( !\Mux31~0_combout  & ( (!\Mux28~3_combout  & (!\Mux29~0_combout  & \Mux30~0_combout )) 
// # (\Mux28~3_combout  & (\Mux29~0_combout  & !\Mux30~0_combout )) ) )

	.dataa(!\Mux28~3_combout ),
	.datab(gnd),
	.datac(!\Mux29~0_combout ),
	.datad(!\Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec0|WideOr3~0 .extended_lut = "off";
defparam \Dec0|WideOr3~0 .lut_mask = 64'h05A005A0500F500F;
defparam \Dec0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N15
cyclonev_lcell_comb \Dec0|WideOr2~0 (
// Equation(s):
// \Dec0|WideOr2~0_combout  = ( \Mux30~0_combout  & ( (\Mux31~0_combout  & \Mux28~3_combout ) ) ) # ( !\Mux30~0_combout  & ( (!\Mux29~0_combout  & (\Mux31~0_combout )) # (\Mux29~0_combout  & ((\Mux28~3_combout ))) ) )

	.dataa(!\Mux31~0_combout ),
	.datab(!\Mux29~0_combout ),
	.datac(!\Mux28~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec0|WideOr2~0 .extended_lut = "off";
defparam \Dec0|WideOr2~0 .lut_mask = 64'h4747474705050505;
defparam \Dec0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N36
cyclonev_lcell_comb \Dec0|WideOr1~0 (
// Equation(s):
// \Dec0|WideOr1~0_combout  = ( \Mux30~0_combout  & ( (\Mux28~3_combout  & ((!\Mux29~0_combout ) # (\Mux31~0_combout ))) ) ) # ( !\Mux30~0_combout  & ( (\Mux31~0_combout  & (!\Mux29~0_combout  $ (!\Mux28~3_combout ))) ) )

	.dataa(!\Mux31~0_combout ),
	.datab(!\Mux29~0_combout ),
	.datac(!\Mux28~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec0|WideOr1~0 .extended_lut = "off";
defparam \Dec0|WideOr1~0 .lut_mask = 64'h141414140D0D0D0D;
defparam \Dec0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N39
cyclonev_lcell_comb \Dec0|WideOr0~0 (
// Equation(s):
// \Dec0|WideOr0~0_combout  = ( \Mux30~0_combout  & ( (!\Mux31~0_combout ) # ((!\Mux29~0_combout ) # (!\Mux28~3_combout )) ) ) # ( !\Mux30~0_combout  & ( (!\Mux29~0_combout  & ((!\Mux28~3_combout ))) # (\Mux29~0_combout  & ((\Mux28~3_combout ) # 
// (\Mux31~0_combout ))) ) )

	.dataa(!\Mux31~0_combout ),
	.datab(!\Mux29~0_combout ),
	.datac(!\Mux28~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec0|WideOr0~0 .extended_lut = "off";
defparam \Dec0|WideOr0~0 .lut_mask = 64'hD3D3D3D3FEFEFEFE;
defparam \Dec0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & ((!\SW[0]~input_o  $ 
// (\SW[2]~input_o )) # (\SW[1]~input_o ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h00000000000000B7;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \SW[0]~input_o  & ( (!\SW[2]~input_o  & (!\SW[1]~input_o  & \Datapath0|PC [4])) ) ) # ( !\SW[0]~input_o  & ( (\SW[2]~input_o  & (!\SW[1]~input_o  & \Datapath0|PC [4])) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\Datapath0|PC [4]),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h0044004400880088;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \SW[1]~input_o  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memInstr|oMemData[31]~10_combout  & 
// (!\SW[0]~input_o  $ (!\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h0000000000000012;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = ( \Mux27~1_combout  & ( \Mux27~0_combout  & ( (\Mux25~0_combout  & !\Datapath0|memReg|Mux92~0_combout ) ) ) ) # ( !\Mux27~1_combout  & ( \Mux27~0_combout  & ( (\Mux25~0_combout  & !\Datapath0|memReg|Mux92~0_combout ) ) ) ) # ( 
// \Mux27~1_combout  & ( !\Mux27~0_combout  & ( (!\Mux25~0_combout  & (\Mux25~1_combout )) # (\Mux25~0_combout  & ((!\Datapath0|memReg|Mux92~0_combout ))) ) ) ) # ( !\Mux27~1_combout  & ( !\Mux27~0_combout  & ( (!\Mux25~0_combout  & ((!\Mux27~2_combout ) # 
// ((\Mux25~1_combout )))) # (\Mux25~0_combout  & (((!\Datapath0|memReg|Mux92~0_combout )))) ) ) )

	.dataa(!\Mux25~0_combout ),
	.datab(!\Mux27~2_combout ),
	.datac(!\Mux25~1_combout ),
	.datad(!\Datapath0|memReg|Mux92~0_combout ),
	.datae(!\Mux27~1_combout ),
	.dataf(!\Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~3 .extended_lut = "off";
defparam \Mux27~3 .lut_mask = 64'hDF8A5F0A55005500;
defparam \Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( \SW[1]~input_o  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// (!\SW[0]~input_o  $ (!\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h0000000000000012;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N45
cyclonev_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & ((!\SW[0]~input_o  $ 
// (\SW[2]~input_o )) # (\SW[1]~input_o ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~4 .extended_lut = "off";
defparam \Mux25~4 .lut_mask = 64'h0000000000000B07;
defparam \Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N39
cyclonev_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = ( \SW[0]~input_o  & ( (!\SW[2]~input_o  & (!\SW[1]~input_o  & \Datapath0|PC [6])) ) ) # ( !\SW[0]~input_o  & ( (\SW[2]~input_o  & (!\SW[1]~input_o  & \Datapath0|PC [6])) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\Datapath0|PC [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~3 .extended_lut = "off";
defparam \Mux25~3 .lut_mask = 64'h0404040408080808;
defparam \Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \Mux25~5 (
// Equation(s):
// \Mux25~5_combout  = ( \Mux25~1_combout  & ( \Mux25~3_combout  & ( (!\Mux25~0_combout  & (!\Mux25~2_combout )) # (\Mux25~0_combout  & ((!\Datapath0|memReg|Mux92~0_combout ))) ) ) ) # ( !\Mux25~1_combout  & ( \Mux25~3_combout  & ( (\Mux25~0_combout  & 
// !\Datapath0|memReg|Mux92~0_combout ) ) ) ) # ( \Mux25~1_combout  & ( !\Mux25~3_combout  & ( (!\Mux25~0_combout  & (!\Mux25~2_combout )) # (\Mux25~0_combout  & ((!\Datapath0|memReg|Mux92~0_combout ))) ) ) ) # ( !\Mux25~1_combout  & ( !\Mux25~3_combout  & ( 
// (!\Mux25~0_combout  & (!\Mux25~2_combout  & (!\Mux25~4_combout ))) # (\Mux25~0_combout  & (((!\Datapath0|memReg|Mux92~0_combout )))) ) ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Mux25~4_combout ),
	.datac(!\Mux25~0_combout ),
	.datad(!\Datapath0|memReg|Mux92~0_combout ),
	.datae(!\Mux25~1_combout ),
	.dataf(!\Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~5 .extended_lut = "off";
defparam \Mux25~5 .lut_mask = 64'h8F80AFA00F00AFA0;
defparam \Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N21
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( \SW[1]~input_o  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memInstr|oMemData[31]~10_combout  & 
// (!\SW[0]~input_o  $ (!\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h0000000000000102;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N27
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \Datapath0|PC [5] & ( (!\SW[1]~input_o  & (!\SW[2]~input_o  $ (!\SW[0]~input_o ))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|PC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'h0000000048484848;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & ((!\SW[2]~input_o  $ 
// (\SW[0]~input_o )) # (\SW[1]~input_o ))) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'h0000000000004155;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = ( \Mux25~0_combout  & ( \Mux26~2_combout  & ( !\Datapath0|memReg|Mux92~0_combout  ) ) ) # ( !\Mux25~0_combout  & ( \Mux26~2_combout  & ( (!\Mux26~0_combout  & \Mux25~1_combout ) ) ) ) # ( \Mux25~0_combout  & ( !\Mux26~2_combout  & ( 
// !\Datapath0|memReg|Mux92~0_combout  ) ) ) # ( !\Mux25~0_combout  & ( !\Mux26~2_combout  & ( (!\Mux26~0_combout  & ((!\Mux26~1_combout ) # (\Mux25~1_combout ))) ) ) )

	.dataa(!\Mux26~0_combout ),
	.datab(!\Datapath0|memReg|Mux92~0_combout ),
	.datac(!\Mux25~1_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\Mux25~0_combout ),
	.dataf(!\Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~3 .extended_lut = "off";
defparam \Mux26~3 .lut_mask = 64'hAA0ACCCC0A0ACCCC;
defparam \Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N21
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[28]~14 (
// Equation(s):
// \Datapath0|memInstr|oMemData[28]~14_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[28]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[28]~14 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[28]~14 .lut_mask = 64'h0000000000550055;
defparam \Datapath0|memInstr|oMemData[28]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \SW[2]~input_o  & ( \Datapath0|memInstr|oMemData[7]~15_combout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & \Datapath0|memInstr|oMemData[28]~14_combout )) ) ) ) # ( !\SW[2]~input_o  & ( \Datapath0|memInstr|oMemData[7]~15_combout  & ( 
// (!\SW[1]~input_o  & (\SW[0]~input_o  & ((\Datapath0|PC [7])))) # (\SW[1]~input_o  & (((\Datapath0|memInstr|oMemData[28]~14_combout )) # (\SW[0]~input_o ))) ) ) ) # ( \SW[2]~input_o  & ( !\Datapath0|memInstr|oMemData[7]~15_combout  & ( (!\SW[1]~input_o  & 
// (\SW[0]~input_o  & \Datapath0|memInstr|oMemData[28]~14_combout )) ) ) ) # ( !\SW[2]~input_o  & ( !\Datapath0|memInstr|oMemData[7]~15_combout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & ((\Datapath0|PC [7])))) # (\SW[1]~input_o  & (!\SW[0]~input_o  & 
// (\Datapath0|memInstr|oMemData[28]~14_combout ))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Datapath0|memInstr|oMemData[28]~14_combout ),
	.datad(!\Datapath0|PC [7]),
	.datae(!\SW[2]~input_o ),
	.dataf(!\Datapath0|memInstr|oMemData[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h0426020215370202;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \Dec1|WideOr6~0 (
// Equation(s):
// \Dec1|WideOr6~0_combout  = ( \Mux24~0_combout  & ( (!\Mux27~3_combout  & (!\Mux25~5_combout  $ (!\Mux26~3_combout ))) ) ) # ( !\Mux24~0_combout  & ( (\Mux26~3_combout  & (!\Mux27~3_combout  $ (!\Mux25~5_combout ))) ) )

	.dataa(!\Mux27~3_combout ),
	.datab(!\Mux25~5_combout ),
	.datac(!\Mux26~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec1|WideOr6~0 .extended_lut = "off";
defparam \Dec1|WideOr6~0 .lut_mask = 64'h0606060628282828;
defparam \Dec1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \Dec1|WideOr5~0 (
// Equation(s):
// \Dec1|WideOr5~0_combout  = ( \Mux27~3_combout  & ( (!\Mux25~5_combout  & ((!\Mux26~3_combout ) # (\Mux24~0_combout ))) ) ) # ( !\Mux27~3_combout  & ( (!\Mux24~0_combout  & (!\Mux25~5_combout  & \Mux26~3_combout )) # (\Mux24~0_combout  & 
// ((!\Mux26~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mux25~5_combout ),
	.datac(!\Mux24~0_combout ),
	.datad(!\Mux26~3_combout ),
	.datae(gnd),
	.dataf(!\Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec1|WideOr5~0 .extended_lut = "off";
defparam \Dec1|WideOr5~0 .lut_mask = 64'h0FC00FC0CC0CCC0C;
defparam \Dec1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \Dec1|WideOr4~0 (
// Equation(s):
// \Dec1|WideOr4~0_combout  = ( \Mux24~0_combout  & ( (!\Mux25~5_combout  & ((!\Mux26~3_combout ) # (\Mux27~3_combout ))) ) ) # ( !\Mux24~0_combout  & ( (\Mux27~3_combout  & (\Mux25~5_combout  & !\Mux26~3_combout )) ) )

	.dataa(!\Mux27~3_combout ),
	.datab(!\Mux25~5_combout ),
	.datac(!\Mux26~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec1|WideOr4~0 .extended_lut = "off";
defparam \Dec1|WideOr4~0 .lut_mask = 64'h10101010C4C4C4C4;
defparam \Dec1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \Dec1|WideOr3~0 (
// Equation(s):
// \Dec1|WideOr3~0_combout  = ( \Mux27~3_combout  & ( (!\Mux25~5_combout  & (!\Mux24~0_combout  & \Mux26~3_combout )) # (\Mux25~5_combout  & (\Mux24~0_combout  & !\Mux26~3_combout )) ) ) # ( !\Mux27~3_combout  & ( (!\Mux25~5_combout  & ((!\Mux26~3_combout 
// ))) # (\Mux25~5_combout  & (!\Mux24~0_combout  & \Mux26~3_combout )) ) )

	.dataa(gnd),
	.datab(!\Mux25~5_combout ),
	.datac(!\Mux24~0_combout ),
	.datad(!\Mux26~3_combout ),
	.datae(gnd),
	.dataf(!\Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec1|WideOr3~0 .extended_lut = "off";
defparam \Dec1|WideOr3~0 .lut_mask = 64'hCC30CC3003C003C0;
defparam \Dec1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \Dec1|WideOr2~0 (
// Equation(s):
// \Dec1|WideOr2~0_combout  = ( \Mux24~0_combout  & ( (!\Mux27~3_combout  & (\Mux25~5_combout  & \Mux26~3_combout )) ) ) # ( !\Mux24~0_combout  & ( (!\Mux27~3_combout ) # ((!\Mux25~5_combout  & \Mux26~3_combout )) ) )

	.dataa(!\Mux27~3_combout ),
	.datab(!\Mux25~5_combout ),
	.datac(!\Mux26~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec1|WideOr2~0 .extended_lut = "off";
defparam \Dec1|WideOr2~0 .lut_mask = 64'hAEAEAEAE02020202;
defparam \Dec1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \Dec1|WideOr1~0 (
// Equation(s):
// \Dec1|WideOr1~0_combout  = ( \Mux24~0_combout  & ( (!\Mux27~3_combout  & (!\Mux25~5_combout  & \Mux26~3_combout )) ) ) # ( !\Mux24~0_combout  & ( (!\Mux27~3_combout  & ((!\Mux26~3_combout ) # (\Mux25~5_combout ))) # (\Mux27~3_combout  & (\Mux25~5_combout  
// & !\Mux26~3_combout )) ) )

	.dataa(!\Mux27~3_combout ),
	.datab(!\Mux25~5_combout ),
	.datac(!\Mux26~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec1|WideOr1~0 .extended_lut = "off";
defparam \Dec1|WideOr1~0 .lut_mask = 64'hB2B2B2B208080808;
defparam \Dec1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \Dec1|WideOr0~0 (
// Equation(s):
// \Dec1|WideOr0~0_combout  = ( \Mux24~0_combout  & ( (!\Mux27~3_combout ) # ((!\Mux26~3_combout ) # (\Mux25~5_combout )) ) ) # ( !\Mux24~0_combout  & ( (!\Mux25~5_combout  & ((\Mux26~3_combout ) # (\Mux27~3_combout ))) # (\Mux25~5_combout  & 
// ((!\Mux26~3_combout ))) ) )

	.dataa(!\Mux27~3_combout ),
	.datab(!\Mux25~5_combout ),
	.datac(gnd),
	.datad(!\Mux26~3_combout ),
	.datae(gnd),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec1|WideOr0~0 .extended_lut = "off";
defparam \Dec1|WideOr0~0 .lut_mask = 64'h77CC77CCFFBBFFBB;
defparam \Dec1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \Datapath0|PC [10] & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  $ (!\SW[2]~input_o ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|PC [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h0000000060606060;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & ((!\SW[0]~input_o  $ 
// (\SW[2]~input_o )) # (\SW[1]~input_o ))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h0000000000003113;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (\SW[1]~input_o  & (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// (!\SW[0]~input_o  $ (!\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h0000000000000110;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = ( \Mux21~2_combout  & ( \Mux21~0_combout  & ( (\Mux25~0_combout  & !\Datapath0|memReg|Mux92~0_combout ) ) ) ) # ( !\Mux21~2_combout  & ( \Mux21~0_combout  & ( (\Mux25~0_combout  & !\Datapath0|memReg|Mux92~0_combout ) ) ) ) # ( 
// \Mux21~2_combout  & ( !\Mux21~0_combout  & ( (!\Mux25~0_combout  & (\Mux25~1_combout )) # (\Mux25~0_combout  & ((!\Datapath0|memReg|Mux92~0_combout ))) ) ) ) # ( !\Mux21~2_combout  & ( !\Mux21~0_combout  & ( (!\Mux25~0_combout  & ((!\Mux21~1_combout ) # 
// ((\Mux25~1_combout )))) # (\Mux25~0_combout  & (((!\Datapath0|memReg|Mux92~0_combout )))) ) ) )

	.dataa(!\Mux21~1_combout ),
	.datab(!\Mux25~0_combout ),
	.datac(!\Mux25~1_combout ),
	.datad(!\Datapath0|memReg|Mux92~0_combout ),
	.datae(!\Mux21~2_combout ),
	.dataf(!\Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3 .extended_lut = "off";
defparam \Mux21~3 .lut_mask = 64'hBF8C3F0C33003300;
defparam \Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N9
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & ((!\SW[2]~input_o  $ 
// (\SW[0]~input_o )) # (\SW[1]~input_o ))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h00000000000000D7;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( \SW[1]~input_o  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// (!\SW[0]~input_o  $ (!\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h0000000000000012;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N27
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \SW[0]~input_o  & ( \Datapath0|PC [9] & ( (!\SW[2]~input_o  & !\SW[1]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( \Datapath0|PC [9] & ( (\SW[2]~input_o  & !\SW[1]~input_o ) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\Datapath0|PC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h000000005050A0A0;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ( \Mux22~1_combout  & ( \Mux25~1_combout  & ( (!\Mux25~0_combout  & (!\Mux22~0_combout )) # (\Mux25~0_combout  & ((!\Datapath0|memReg|Mux92~0_combout ))) ) ) ) # ( !\Mux22~1_combout  & ( \Mux25~1_combout  & ( (!\Mux25~0_combout  & 
// (!\Mux22~0_combout )) # (\Mux25~0_combout  & ((!\Datapath0|memReg|Mux92~0_combout ))) ) ) ) # ( \Mux22~1_combout  & ( !\Mux25~1_combout  & ( (\Mux25~0_combout  & !\Datapath0|memReg|Mux92~0_combout ) ) ) ) # ( !\Mux22~1_combout  & ( !\Mux25~1_combout  & ( 
// (!\Mux25~0_combout  & (!\Mux22~2_combout  & (!\Mux22~0_combout ))) # (\Mux25~0_combout  & (((!\Datapath0|memReg|Mux92~0_combout )))) ) ) )

	.dataa(!\Mux22~2_combout ),
	.datab(!\Mux22~0_combout ),
	.datac(!\Mux25~0_combout ),
	.datad(!\Datapath0|memReg|Mux92~0_combout ),
	.datae(!\Mux22~1_combout ),
	.dataf(!\Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~3 .extended_lut = "off";
defparam \Mux22~3 .lut_mask = 64'h8F800F00CFC0CFC0;
defparam \Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( \SW[1]~input_o  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & (\Datapath0|memInstr|oMemData[31]~6_combout  & 
// (!\SW[0]~input_o  $ (!\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h0000000000000102;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \Datapath0|PC [8] & ( (!\SW[1]~input_o  & (!\SW[2]~input_o  $ (!\SW[0]~input_o ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\Datapath0|PC [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h000000000AA00AA0;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & ((!\SW[2]~input_o  $ 
// (\SW[0]~input_o )) # (\SW[1]~input_o ))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.dataf(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h0000000000000D07;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = ( \Mux23~1_combout  & ( \Mux23~2_combout  & ( (!\Mux25~0_combout  & (!\Mux23~0_combout  & (\Mux25~1_combout ))) # (\Mux25~0_combout  & (((!\Datapath0|memReg|Mux92~0_combout )))) ) ) ) # ( !\Mux23~1_combout  & ( \Mux23~2_combout  & ( 
// (!\Mux25~0_combout  & (!\Mux23~0_combout  & (\Mux25~1_combout ))) # (\Mux25~0_combout  & (((!\Datapath0|memReg|Mux92~0_combout )))) ) ) ) # ( \Mux23~1_combout  & ( !\Mux23~2_combout  & ( (!\Mux25~0_combout  & (!\Mux23~0_combout  & (\Mux25~1_combout ))) # 
// (\Mux25~0_combout  & (((!\Datapath0|memReg|Mux92~0_combout )))) ) ) ) # ( !\Mux23~1_combout  & ( !\Mux23~2_combout  & ( (!\Mux25~0_combout  & (!\Mux23~0_combout )) # (\Mux25~0_combout  & ((!\Datapath0|memReg|Mux92~0_combout ))) ) ) )

	.dataa(!\Mux23~0_combout ),
	.datab(!\Mux25~0_combout ),
	.datac(!\Mux25~1_combout ),
	.datad(!\Datapath0|memReg|Mux92~0_combout ),
	.datae(!\Mux23~1_combout ),
	.dataf(!\Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~3 .extended_lut = "off";
defparam \Mux23~3 .lut_mask = 64'hBB883B083B083B08;
defparam \Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[11]~16 (
// Equation(s):
// \Datapath0|memInstr|oMemData[11]~16_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( \Datapath0|memInstr|oMemData[31]~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[11]~16 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[11]~16 .lut_mask = 64'h0000000000000F0F;
defparam \Datapath0|memInstr|oMemData[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \SW[0]~input_o  & ( \Datapath0|memInstr|oMemData[11]~16_combout  & ( (!\SW[1]~input_o  & (\Datapath0|PC [11] & (!\SW[2]~input_o ))) # (\SW[1]~input_o  & (((!\SW[2]~input_o ) # (\Datapath0|memReg|Mux92~0_combout )))) ) ) ) # ( 
// !\SW[0]~input_o  & ( \Datapath0|memInstr|oMemData[11]~16_combout  & ( (\Datapath0|memReg|Mux92~0_combout  & (!\SW[1]~input_o  $ (\SW[2]~input_o ))) ) ) ) # ( \SW[0]~input_o  & ( !\Datapath0|memInstr|oMemData[11]~16_combout  & ( (!\SW[1]~input_o  & 
// (\Datapath0|PC [11] & (!\SW[2]~input_o ))) # (\SW[1]~input_o  & (((\SW[2]~input_o  & \Datapath0|memReg|Mux92~0_combout )))) ) ) ) # ( !\SW[0]~input_o  & ( !\Datapath0|memInstr|oMemData[11]~16_combout  & ( (\Datapath0|memReg|Mux92~0_combout  & 
// (!\SW[1]~input_o  $ (\SW[2]~input_o ))) ) ) )

	.dataa(!\Datapath0|PC [11]),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Datapath0|memReg|Mux92~0_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\Datapath0|memInstr|oMemData[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h00C3404300C37073;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N45
cyclonev_lcell_comb \Dec2|WideOr6~0 (
// Equation(s):
// \Dec2|WideOr6~0_combout  = ( !\Mux23~3_combout  & ( \Mux20~0_combout  & ( !\Mux21~3_combout  $ (!\Mux22~3_combout ) ) ) ) # ( \Mux23~3_combout  & ( !\Mux20~0_combout  & ( (!\Mux21~3_combout  & \Mux22~3_combout ) ) ) ) # ( !\Mux23~3_combout  & ( 
// !\Mux20~0_combout  & ( (\Mux21~3_combout  & \Mux22~3_combout ) ) ) )

	.dataa(!\Mux21~3_combout ),
	.datab(gnd),
	.datac(!\Mux22~3_combout ),
	.datad(gnd),
	.datae(!\Mux23~3_combout ),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec2|WideOr6~0 .extended_lut = "off";
defparam \Dec2|WideOr6~0 .lut_mask = 64'h05050A0A5A5A0000;
defparam \Dec2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \Dec2|WideOr5~0 (
// Equation(s):
// \Dec2|WideOr5~0_combout  = ( \Mux23~3_combout  & ( (!\Mux21~3_combout  & ((!\Mux22~3_combout ) # (\Mux20~0_combout ))) ) ) # ( !\Mux23~3_combout  & ( (!\Mux22~3_combout  & ((\Mux20~0_combout ))) # (\Mux22~3_combout  & (!\Mux21~3_combout  & 
// !\Mux20~0_combout )) ) )

	.dataa(!\Mux21~3_combout ),
	.datab(!\Mux22~3_combout ),
	.datac(!\Mux20~0_combout ),
	.datad(gnd),
	.datae(!\Mux23~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec2|WideOr5~0 .extended_lut = "off";
defparam \Dec2|WideOr5~0 .lut_mask = 64'h2C2C8A8A2C2C8A8A;
defparam \Dec2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N57
cyclonev_lcell_comb \Dec2|WideOr4~0 (
// Equation(s):
// \Dec2|WideOr4~0_combout  = ( \Mux23~3_combout  & ( \Mux20~0_combout  & ( !\Mux21~3_combout  ) ) ) # ( !\Mux23~3_combout  & ( \Mux20~0_combout  & ( (!\Mux21~3_combout  & !\Mux22~3_combout ) ) ) ) # ( \Mux23~3_combout  & ( !\Mux20~0_combout  & ( 
// (\Mux21~3_combout  & !\Mux22~3_combout ) ) ) )

	.dataa(!\Mux21~3_combout ),
	.datab(gnd),
	.datac(!\Mux22~3_combout ),
	.datad(gnd),
	.datae(!\Mux23~3_combout ),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec2|WideOr4~0 .extended_lut = "off";
defparam \Dec2|WideOr4~0 .lut_mask = 64'h00005050A0A0AAAA;
defparam \Dec2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \Dec2|WideOr3~0 (
// Equation(s):
// \Dec2|WideOr3~0_combout  = ( \Mux23~3_combout  & ( (!\Mux21~3_combout  & (\Mux22~3_combout  & !\Mux20~0_combout )) # (\Mux21~3_combout  & (!\Mux22~3_combout  & \Mux20~0_combout )) ) ) # ( !\Mux23~3_combout  & ( (!\Mux21~3_combout  & (!\Mux22~3_combout )) 
// # (\Mux21~3_combout  & (\Mux22~3_combout  & !\Mux20~0_combout )) ) )

	.dataa(!\Mux21~3_combout ),
	.datab(!\Mux22~3_combout ),
	.datac(!\Mux20~0_combout ),
	.datad(gnd),
	.datae(!\Mux23~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec2|WideOr3~0 .extended_lut = "off";
defparam \Dec2|WideOr3~0 .lut_mask = 64'h9898242498982424;
defparam \Dec2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N33
cyclonev_lcell_comb \Dec2|WideOr2~0 (
// Equation(s):
// \Dec2|WideOr2~0_combout  = ( !\Mux23~3_combout  & ( \Mux20~0_combout  & ( (\Mux21~3_combout  & \Mux22~3_combout ) ) ) ) # ( \Mux23~3_combout  & ( !\Mux20~0_combout  & ( (!\Mux21~3_combout  & \Mux22~3_combout ) ) ) ) # ( !\Mux23~3_combout  & ( 
// !\Mux20~0_combout  ) )

	.dataa(!\Mux21~3_combout ),
	.datab(gnd),
	.datac(!\Mux22~3_combout ),
	.datad(gnd),
	.datae(!\Mux23~3_combout ),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec2|WideOr2~0 .extended_lut = "off";
defparam \Dec2|WideOr2~0 .lut_mask = 64'hFFFF0A0A05050000;
defparam \Dec2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \Dec2|WideOr1~0 (
// Equation(s):
// \Dec2|WideOr1~0_combout  = ( \Mux20~0_combout  & ( (\Mux22~3_combout  & (!\Mux21~3_combout  & !\Mux23~3_combout )) ) ) # ( !\Mux20~0_combout  & ( (!\Mux22~3_combout  & ((!\Mux23~3_combout ) # (\Mux21~3_combout ))) # (\Mux22~3_combout  & (\Mux21~3_combout  
// & !\Mux23~3_combout )) ) )

	.dataa(gnd),
	.datab(!\Mux22~3_combout ),
	.datac(!\Mux21~3_combout ),
	.datad(!\Mux23~3_combout ),
	.datae(gnd),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec2|WideOr1~0 .extended_lut = "off";
defparam \Dec2|WideOr1~0 .lut_mask = 64'hCF0CCF0C30003000;
defparam \Dec2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \Dec2|WideOr0~0 (
// Equation(s):
// \Dec2|WideOr0~0_combout  = ( \Mux21~3_combout  & ( (!\Mux22~3_combout ) # (\Mux20~0_combout ) ) ) # ( !\Mux21~3_combout  & ( (!\Mux20~0_combout  & ((\Mux23~3_combout ) # (\Mux22~3_combout ))) # (\Mux20~0_combout  & ((!\Mux22~3_combout ) # 
// (!\Mux23~3_combout ))) ) )

	.dataa(!\Mux20~0_combout ),
	.datab(!\Mux22~3_combout ),
	.datac(gnd),
	.datad(!\Mux23~3_combout ),
	.datae(gnd),
	.dataf(!\Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec2|WideOr0~0 .extended_lut = "off";
defparam \Dec2|WideOr0~0 .lut_mask = 64'h77EE77EEDDDDDDDD;
defparam \Dec2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N54
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[14]~19 (
// Equation(s):
// \Datapath0|memInstr|oMemData[14]~19_combout  = (!\Datapath0|memInstr|oMemData[31]~6_combout ) # ((!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ) # (!\Datapath0|memInstr|oMemData[31]~10_combout ))

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[14]~19 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[14]~19 .lut_mask = 64'hFFFAFFFAFFFAFFFA;
defparam \Datapath0|memInstr|oMemData[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \SW[2]~input_o  & ( \Datapath0|memReg|Mux92~0_combout  & ( \SW[1]~input_o  ) ) ) # ( !\SW[2]~input_o  & ( \Datapath0|memReg|Mux92~0_combout  & ( (!\SW[0]~input_o  & (((!\SW[1]~input_o )))) # (\SW[0]~input_o  & ((!\SW[1]~input_o  & 
// ((\Datapath0|PC [14]))) # (\SW[1]~input_o  & (!\Datapath0|memInstr|oMemData[14]~19_combout )))) ) ) ) # ( !\SW[2]~input_o  & ( !\Datapath0|memReg|Mux92~0_combout  & ( (\SW[0]~input_o  & ((!\SW[1]~input_o  & ((\Datapath0|PC [14]))) # (\SW[1]~input_o  & 
// (!\Datapath0|memInstr|oMemData[14]~19_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[14]~19_combout ),
	.datac(!\Datapath0|PC [14]),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[2]~input_o ),
	.dataf(!\Datapath0|memReg|Mux92~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h05440000AF4400FF;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N57
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[13]~18 (
// Equation(s):
// \Datapath0|memInstr|oMemData[13]~18_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[13]~18 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[13]~18 .lut_mask = 64'h0000000000550055;
defparam \Datapath0|memInstr|oMemData[13]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \Datapath0|PC [13] & ( \Datapath0|memInstr|oMemData[13]~18_combout  & ( (!\SW[2]~input_o  & (((\Datapath0|memReg|Mux92~0_combout  & !\SW[1]~input_o )) # (\SW[0]~input_o ))) # (\SW[2]~input_o  & (\Datapath0|memReg|Mux92~0_combout  & 
// ((\SW[1]~input_o )))) ) ) ) # ( !\Datapath0|PC [13] & ( \Datapath0|memInstr|oMemData[13]~18_combout  & ( (!\SW[2]~input_o  & ((!\SW[0]~input_o  & (\Datapath0|memReg|Mux92~0_combout  & !\SW[1]~input_o )) # (\SW[0]~input_o  & ((\SW[1]~input_o ))))) # 
// (\SW[2]~input_o  & (\Datapath0|memReg|Mux92~0_combout  & ((\SW[1]~input_o )))) ) ) ) # ( \Datapath0|PC [13] & ( !\Datapath0|memInstr|oMemData[13]~18_combout  & ( (!\SW[2]~input_o  & (!\SW[1]~input_o  & ((\SW[0]~input_o ) # 
// (\Datapath0|memReg|Mux92~0_combout )))) # (\SW[2]~input_o  & (\Datapath0|memReg|Mux92~0_combout  & ((\SW[1]~input_o )))) ) ) ) # ( !\Datapath0|PC [13] & ( !\Datapath0|memInstr|oMemData[13]~18_combout  & ( (\Datapath0|memReg|Mux92~0_combout  & 
// ((!\SW[2]~input_o  & (!\SW[0]~input_o  & !\SW[1]~input_o )) # (\SW[2]~input_o  & ((\SW[1]~input_o ))))) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\Datapath0|memReg|Mux92~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\Datapath0|PC [13]),
	.dataf(!\Datapath0|memInstr|oMemData[13]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h20112A11201B2A1B;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N21
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[15]~20 (
// Equation(s):
// \Datapath0|memInstr|oMemData[15]~20_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & \Datapath0|memInstr|oMemData[31]~6_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[15]~20 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[15]~20 .lut_mask = 64'h0000000005050505;
defparam \Datapath0|memInstr|oMemData[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N27
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \SW[0]~input_o  & ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (\Datapath0|memInstr|oMemData[15]~20_combout )) # (\SW[2]~input_o  & ((\Datapath0|memReg|Mux92~0_combout ))) ) ) ) # ( !\SW[0]~input_o  & ( \SW[1]~input_o  & ( 
// (\Datapath0|memReg|Mux92~0_combout  & \SW[2]~input_o ) ) ) ) # ( \SW[0]~input_o  & ( !\SW[1]~input_o  & ( (\Datapath0|PC [15] & !\SW[2]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( !\SW[1]~input_o  & ( (\Datapath0|memReg|Mux92~0_combout  & !\SW[2]~input_o ) ) 
// ) )

	.dataa(!\Datapath0|PC [15]),
	.datab(!\Datapath0|memInstr|oMemData[15]~20_combout ),
	.datac(!\Datapath0|memReg|Mux92~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h0F005500000F330F;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N48
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[12]~17 (
// Equation(s):
// \Datapath0|memInstr|oMemData[12]~17_combout  = ( \Datapath0|memInstr|oMemData[31]~6_combout  & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( \Datapath0|memInstr|oMemData[31]~10_combout  ) ) )

	.dataa(gnd),
	.datab(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[12]~17 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[12]~17 .lut_mask = 64'h0000000000003333;
defparam \Datapath0|memInstr|oMemData[12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N21
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \Datapath0|memReg|Mux92~0_combout  & ( \Datapath0|memInstr|oMemData[12]~17_combout  & ( (!\SW[1]~input_o  & (!\SW[2]~input_o  & ((!\SW[0]~input_o ) # (\Datapath0|PC [12])))) # (\SW[1]~input_o  & (((\SW[2]~input_o ) # (\SW[0]~input_o 
// )))) ) ) ) # ( !\Datapath0|memReg|Mux92~0_combout  & ( \Datapath0|memInstr|oMemData[12]~17_combout  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & ((\SW[1]~input_o ) # (\Datapath0|PC [12])))) ) ) ) # ( \Datapath0|memReg|Mux92~0_combout  & ( 
// !\Datapath0|memInstr|oMemData[12]~17_combout  & ( (!\SW[1]~input_o  & (!\SW[2]~input_o  & ((!\SW[0]~input_o ) # (\Datapath0|PC [12])))) # (\SW[1]~input_o  & (((\SW[2]~input_o )))) ) ) ) # ( !\Datapath0|memReg|Mux92~0_combout  & ( 
// !\Datapath0|memInstr|oMemData[12]~17_combout  & ( (\Datapath0|PC [12] & (!\SW[1]~input_o  & (\SW[0]~input_o  & !\SW[2]~input_o ))) ) ) )

	.dataa(!\Datapath0|PC [12]),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|memReg|Mux92~0_combout ),
	.dataf(!\Datapath0|memInstr|oMemData[12]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h0400C4330700C733;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N45
cyclonev_lcell_comb \Dec3|WideOr6~0 (
// Equation(s):
// \Dec3|WideOr6~0_combout  = ( \Mux19~0_combout  & ( (!\Mux17~0_combout  & (!\Mux18~0_combout  $ (\Mux16~0_combout ))) # (\Mux17~0_combout  & (!\Mux18~0_combout  & \Mux16~0_combout )) ) ) # ( !\Mux19~0_combout  & ( (\Mux17~0_combout  & (!\Mux18~0_combout  & 
// !\Mux16~0_combout )) ) )

	.dataa(!\Mux17~0_combout ),
	.datab(!\Mux18~0_combout ),
	.datac(gnd),
	.datad(!\Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec3|WideOr6~0 .extended_lut = "off";
defparam \Dec3|WideOr6~0 .lut_mask = 64'h4400440088668866;
defparam \Dec3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \Dec3|WideOr5~0 (
// Equation(s):
// \Dec3|WideOr5~0_combout  = ( \Mux19~0_combout  & ( (!\Mux18~0_combout  & (\Mux17~0_combout  & !\Mux16~0_combout )) # (\Mux18~0_combout  & ((\Mux16~0_combout ))) ) ) # ( !\Mux19~0_combout  & ( (\Mux17~0_combout  & ((\Mux16~0_combout ) # (\Mux18~0_combout 
// ))) ) )

	.dataa(!\Mux17~0_combout ),
	.datab(!\Mux18~0_combout ),
	.datac(!\Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec3|WideOr5~0 .extended_lut = "off";
defparam \Dec3|WideOr5~0 .lut_mask = 64'h1515151543434343;
defparam \Dec3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \Dec3|WideOr4~0 (
// Equation(s):
// \Dec3|WideOr4~0_combout  = ( \Mux19~0_combout  & ( (\Mux17~0_combout  & (\Mux18~0_combout  & \Mux16~0_combout )) ) ) # ( !\Mux19~0_combout  & ( (!\Mux17~0_combout  & (\Mux18~0_combout  & !\Mux16~0_combout )) # (\Mux17~0_combout  & ((\Mux16~0_combout ))) ) 
// )

	.dataa(!\Mux17~0_combout ),
	.datab(!\Mux18~0_combout ),
	.datac(gnd),
	.datad(!\Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec3|WideOr4~0 .extended_lut = "off";
defparam \Dec3|WideOr4~0 .lut_mask = 64'h2255225500110011;
defparam \Dec3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N30
cyclonev_lcell_comb \Dec3|WideOr3~0 (
// Equation(s):
// \Dec3|WideOr3~0_combout  = ( \Mux19~0_combout  & ( (!\Mux17~0_combout  & (!\Mux18~0_combout  & !\Mux16~0_combout )) # (\Mux17~0_combout  & (\Mux18~0_combout )) ) ) # ( !\Mux19~0_combout  & ( (!\Mux17~0_combout  & (\Mux18~0_combout  & \Mux16~0_combout )) # 
// (\Mux17~0_combout  & (!\Mux18~0_combout  & !\Mux16~0_combout )) ) )

	.dataa(!\Mux17~0_combout ),
	.datab(!\Mux18~0_combout ),
	.datac(!\Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec3|WideOr3~0 .extended_lut = "off";
defparam \Dec3|WideOr3~0 .lut_mask = 64'h4242424291919191;
defparam \Dec3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \Dec3|WideOr2~0 (
// Equation(s):
// \Dec3|WideOr2~0_combout  = ( \Mux19~0_combout  & ( (!\Mux16~0_combout ) # ((!\Mux17~0_combout  & !\Mux18~0_combout )) ) ) # ( !\Mux19~0_combout  & ( (\Mux17~0_combout  & (!\Mux18~0_combout  & !\Mux16~0_combout )) ) )

	.dataa(!\Mux17~0_combout ),
	.datab(!\Mux18~0_combout ),
	.datac(gnd),
	.datad(!\Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec3|WideOr2~0 .extended_lut = "off";
defparam \Dec3|WideOr2~0 .lut_mask = 64'h44004400FF88FF88;
defparam \Dec3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \Dec3|WideOr1~0 (
// Equation(s):
// \Dec3|WideOr1~0_combout  = ( \Mux18~0_combout  & ( (!\Mux16~0_combout  & ((!\Mux17~0_combout ) # (\Mux19~0_combout ))) ) ) # ( !\Mux18~0_combout  & ( (\Mux19~0_combout  & (!\Mux17~0_combout  $ (\Mux16~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mux19~0_combout ),
	.datac(!\Mux17~0_combout ),
	.datad(!\Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec3|WideOr1~0 .extended_lut = "off";
defparam \Dec3|WideOr1~0 .lut_mask = 64'h30033003F300F300;
defparam \Dec3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N42
cyclonev_lcell_comb \Dec3|WideOr0~0 (
// Equation(s):
// \Dec3|WideOr0~0_combout  = ( \Mux19~0_combout  & ( (!\Mux17~0_combout  $ (!\Mux18~0_combout )) # (\Mux16~0_combout ) ) ) # ( !\Mux19~0_combout  & ( (!\Mux17~0_combout  $ (!\Mux16~0_combout )) # (\Mux18~0_combout ) ) )

	.dataa(!\Mux17~0_combout ),
	.datab(!\Mux18~0_combout ),
	.datac(!\Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec3|WideOr0~0 .extended_lut = "off";
defparam \Dec3|WideOr0~0 .lut_mask = 64'h7B7B7B7B6F6F6F6F;
defparam \Dec3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N0
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \Datapath0|PC [16] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|PC [16] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( (\SW[1]~input_o  & (\SW[0]~input_o  & (!\SW[2]~input_o  & \Datapath0|memInstr|oMemData[31]~11_combout ))) ) ) ) 
// # ( \Datapath0|PC [16] & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & !\SW[2]~input_o )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datae(!\Datapath0|PC [16]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h0000202000102030;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N51
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \Datapath0|PC [19] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|PC [19] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (\SW[1]~input_o  & (\SW[0]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & !\SW[2]~input_o ))) ) ) ) 
// # ( \Datapath0|PC [19] & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & !\SW[2]~input_o )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|PC [19]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h0000220001002300;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N3
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \Datapath0|PC [17] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|PC [17] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (\SW[1]~input_o  & (\SW[0]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & !\SW[2]~input_o ))) ) ) ) 
// # ( \Datapath0|PC [17] & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & !\SW[2]~input_o )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|PC [17]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h0000220001002300;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N33
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \Datapath0|PC [18] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|PC [18] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( (\SW[1]~input_o  & (\SW[0]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & !\SW[2]~input_o ))) ) ) ) 
// # ( \Datapath0|PC [18] & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & !\SW[2]~input_o )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|PC [18]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h0000220001002300;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N45
cyclonev_lcell_comb \Dec4|WideOr6~0 (
// Equation(s):
// \Dec4|WideOr6~0_combout  = ( \Mux13~0_combout  & ( (!\Mux14~0_combout  & (!\Mux15~0_combout  $ (\Mux12~0_combout ))) ) ) # ( !\Mux13~0_combout  & ( (\Mux15~0_combout  & (!\Mux12~0_combout  $ (\Mux14~0_combout ))) ) )

	.dataa(!\Mux15~0_combout ),
	.datab(gnd),
	.datac(!\Mux12~0_combout ),
	.datad(!\Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec4|WideOr6~0 .extended_lut = "off";
defparam \Dec4|WideOr6~0 .lut_mask = 64'h50055005A500A500;
defparam \Dec4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N12
cyclonev_lcell_comb \Dec4|WideOr5~0 (
// Equation(s):
// \Dec4|WideOr5~0_combout  = ( \Mux12~0_combout  & ( (!\Mux15~0_combout  & (\Mux13~0_combout )) # (\Mux15~0_combout  & ((\Mux14~0_combout ))) ) ) # ( !\Mux12~0_combout  & ( (\Mux13~0_combout  & (!\Mux15~0_combout  $ (!\Mux14~0_combout ))) ) )

	.dataa(!\Mux15~0_combout ),
	.datab(gnd),
	.datac(!\Mux13~0_combout ),
	.datad(!\Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec4|WideOr5~0 .extended_lut = "off";
defparam \Dec4|WideOr5~0 .lut_mask = 64'h050A050A0A5F0A5F;
defparam \Dec4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N15
cyclonev_lcell_comb \Dec4|WideOr4~0 (
// Equation(s):
// \Dec4|WideOr4~0_combout  = ( \Mux13~0_combout  & ( (\Mux12~0_combout  & ((!\Mux15~0_combout ) # (\Mux14~0_combout ))) ) ) # ( !\Mux13~0_combout  & ( (!\Mux15~0_combout  & (!\Mux12~0_combout  & \Mux14~0_combout )) ) )

	.dataa(!\Mux15~0_combout ),
	.datab(!\Mux12~0_combout ),
	.datac(gnd),
	.datad(!\Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec4|WideOr4~0 .extended_lut = "off";
defparam \Dec4|WideOr4~0 .lut_mask = 64'h0088008822332233;
defparam \Dec4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N54
cyclonev_lcell_comb \Dec4|WideOr3~0 (
// Equation(s):
// \Dec4|WideOr3~0_combout  = ( \Mux12~0_combout  & ( (\Mux14~0_combout  & (!\Mux15~0_combout  $ (\Mux13~0_combout ))) ) ) # ( !\Mux12~0_combout  & ( (!\Mux15~0_combout  & (\Mux13~0_combout  & !\Mux14~0_combout )) # (\Mux15~0_combout  & (!\Mux13~0_combout  $ 
// (\Mux14~0_combout ))) ) )

	.dataa(!\Mux15~0_combout ),
	.datab(gnd),
	.datac(!\Mux13~0_combout ),
	.datad(!\Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec4|WideOr3~0 .extended_lut = "off";
defparam \Dec4|WideOr3~0 .lut_mask = 64'h5A055A0500A500A5;
defparam \Dec4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N57
cyclonev_lcell_comb \Dec4|WideOr2~0 (
// Equation(s):
// \Dec4|WideOr2~0_combout  = ( \Mux13~0_combout  & ( (!\Mux12~0_combout  & ((!\Mux14~0_combout ) # (\Mux15~0_combout ))) ) ) # ( !\Mux13~0_combout  & ( (\Mux15~0_combout  & ((!\Mux12~0_combout ) # (!\Mux14~0_combout ))) ) )

	.dataa(!\Mux15~0_combout ),
	.datab(!\Mux12~0_combout ),
	.datac(gnd),
	.datad(!\Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec4|WideOr2~0 .extended_lut = "off";
defparam \Dec4|WideOr2~0 .lut_mask = 64'h55445544CC44CC44;
defparam \Dec4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N36
cyclonev_lcell_comb \Dec4|WideOr1~0 (
// Equation(s):
// \Dec4|WideOr1~0_combout  = ( \Mux13~0_combout  & ( (\Mux15~0_combout  & (!\Mux12~0_combout  $ (!\Mux14~0_combout ))) ) ) # ( !\Mux13~0_combout  & ( (!\Mux12~0_combout  & ((\Mux14~0_combout ) # (\Mux15~0_combout ))) ) )

	.dataa(!\Mux15~0_combout ),
	.datab(gnd),
	.datac(!\Mux12~0_combout ),
	.datad(!\Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec4|WideOr1~0 .extended_lut = "off";
defparam \Dec4|WideOr1~0 .lut_mask = 64'h50F050F005500550;
defparam \Dec4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N39
cyclonev_lcell_comb \Dec4|WideOr0~0 (
// Equation(s):
// \Dec4|WideOr0~0_combout  = ( \Mux13~0_combout  & ( (!\Mux15~0_combout  & ((!\Mux12~0_combout ) # (\Mux14~0_combout ))) # (\Mux15~0_combout  & ((!\Mux14~0_combout ) # (\Mux12~0_combout ))) ) ) # ( !\Mux13~0_combout  & ( (\Mux14~0_combout ) # 
// (\Mux12~0_combout ) ) )

	.dataa(!\Mux15~0_combout ),
	.datab(!\Mux12~0_combout ),
	.datac(gnd),
	.datad(!\Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec4|WideOr0~0 .extended_lut = "off";
defparam \Dec4|WideOr0~0 .lut_mask = 64'h33FF33FFDDBBDDBB;
defparam \Dec4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N48
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \Datapath0|PC [20] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|PC [20] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( (\SW[1]~input_o  & (\SW[0]~input_o  & (!\SW[2]~input_o  & \Datapath0|memInstr|oMemData[31]~11_combout ))) ) ) ) 
// # ( \Datapath0|PC [20] & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & !\SW[2]~input_o )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datae(!\Datapath0|PC [20]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h0000202000102030;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N30
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \Datapath0|PC [21] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|PC [21] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( (\SW[1]~input_o  & (\SW[0]~input_o  & (!\SW[2]~input_o  & \Datapath0|memInstr|oMemData[31]~11_combout ))) ) ) ) 
// # ( \Datapath0|PC [21] & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & !\SW[2]~input_o )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datae(!\Datapath0|PC [21]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h0000202000102030;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N6
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \Datapath0|PC [23] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|PC [23] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~11_combout  & (!\SW[2]~input_o  & (\SW[1]~input_o  & \SW[0]~input_o ))) ) ) ) 
// # ( \Datapath0|PC [23] & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( (!\SW[2]~input_o  & (!\SW[1]~input_o  & \SW[0]~input_o )) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\Datapath0|PC [23]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h000000C0000400C4;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N9
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \Datapath0|PC [22] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|PC [22] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~11_combout  & (!\SW[2]~input_o  & (\SW[0]~input_o  & \SW[1]~input_o ))) ) ) ) 
// # ( \Datapath0|PC [22] & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & !\SW[1]~input_o )) ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\Datapath0|PC [22]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h00000C0000040C04;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N9
cyclonev_lcell_comb \Dec5|WideOr6~0 (
// Equation(s):
// \Dec5|WideOr6~0_combout  = ( \Mux9~0_combout  & ( (!\Mux10~0_combout  & (!\Mux11~0_combout  $ (\Mux8~0_combout ))) ) ) # ( !\Mux9~0_combout  & ( (\Mux11~0_combout  & (!\Mux10~0_combout  $ (\Mux8~0_combout ))) ) )

	.dataa(!\Mux11~0_combout ),
	.datab(!\Mux10~0_combout ),
	.datac(gnd),
	.datad(!\Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec5|WideOr6~0 .extended_lut = "off";
defparam \Dec5|WideOr6~0 .lut_mask = 64'h4411441188448844;
defparam \Dec5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N24
cyclonev_lcell_comb \Dec5|WideOr5~0 (
// Equation(s):
// \Dec5|WideOr5~0_combout  = ( \Mux9~0_combout  & ( (!\Mux11~0_combout  & ((\Mux8~0_combout ) # (\Mux10~0_combout ))) # (\Mux11~0_combout  & (!\Mux10~0_combout  $ (\Mux8~0_combout ))) ) ) # ( !\Mux9~0_combout  & ( (\Mux11~0_combout  & (\Mux10~0_combout  & 
// \Mux8~0_combout )) ) )

	.dataa(!\Mux11~0_combout ),
	.datab(!\Mux10~0_combout ),
	.datac(!\Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec5|WideOr5~0 .extended_lut = "off";
defparam \Dec5|WideOr5~0 .lut_mask = 64'h010101016B6B6B6B;
defparam \Dec5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N27
cyclonev_lcell_comb \Dec5|WideOr4~0 (
// Equation(s):
// \Dec5|WideOr4~0_combout  = ( \Mux9~0_combout  & ( (\Mux8~0_combout  & ((!\Mux11~0_combout ) # (\Mux10~0_combout ))) ) ) # ( !\Mux9~0_combout  & ( (!\Mux11~0_combout  & (\Mux10~0_combout  & !\Mux8~0_combout )) ) )

	.dataa(!\Mux11~0_combout ),
	.datab(!\Mux10~0_combout ),
	.datac(gnd),
	.datad(!\Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec5|WideOr4~0 .extended_lut = "off";
defparam \Dec5|WideOr4~0 .lut_mask = 64'h2200220000BB00BB;
defparam \Dec5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N18
cyclonev_lcell_comb \Dec5|WideOr3~0 (
// Equation(s):
// \Dec5|WideOr3~0_combout  = ( \Mux9~0_combout  & ( (!\Mux11~0_combout  & (!\Mux10~0_combout  & !\Mux8~0_combout )) # (\Mux11~0_combout  & (\Mux10~0_combout )) ) ) # ( !\Mux9~0_combout  & ( (!\Mux11~0_combout  & (\Mux10~0_combout  & \Mux8~0_combout )) # 
// (\Mux11~0_combout  & (!\Mux10~0_combout  & !\Mux8~0_combout )) ) )

	.dataa(!\Mux11~0_combout ),
	.datab(!\Mux10~0_combout ),
	.datac(!\Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec5|WideOr3~0 .extended_lut = "off";
defparam \Dec5|WideOr3~0 .lut_mask = 64'h4242424291919191;
defparam \Dec5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N21
cyclonev_lcell_comb \Dec5|WideOr2~0 (
// Equation(s):
// \Dec5|WideOr2~0_combout  = ( \Mux9~0_combout  & ( (!\Mux8~0_combout  & ((!\Mux10~0_combout ) # (\Mux11~0_combout ))) ) ) # ( !\Mux9~0_combout  & ( (\Mux11~0_combout  & ((!\Mux10~0_combout ) # (!\Mux8~0_combout ))) ) )

	.dataa(!\Mux11~0_combout ),
	.datab(!\Mux10~0_combout ),
	.datac(gnd),
	.datad(!\Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec5|WideOr2~0 .extended_lut = "off";
defparam \Dec5|WideOr2~0 .lut_mask = 64'h55445544DD00DD00;
defparam \Dec5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N42
cyclonev_lcell_comb \Dec5|WideOr1~0 (
// Equation(s):
// \Dec5|WideOr1~0_combout  = ( \Mux11~0_combout  & ( !\Mux8~0_combout  $ (((!\Mux10~0_combout  & \Mux9~0_combout ))) ) ) # ( !\Mux11~0_combout  & ( (\Mux10~0_combout  & (!\Mux8~0_combout  & !\Mux9~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Mux10~0_combout ),
	.datac(!\Mux8~0_combout ),
	.datad(!\Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec5|WideOr1~0 .extended_lut = "off";
defparam \Dec5|WideOr1~0 .lut_mask = 64'h30003000F03CF03C;
defparam \Dec5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N6
cyclonev_lcell_comb \Dec5|WideOr0~0 (
// Equation(s):
// \Dec5|WideOr0~0_combout  = ( \Mux9~0_combout  & ( (!\Mux11~0_combout  & ((!\Mux8~0_combout ) # (\Mux10~0_combout ))) # (\Mux11~0_combout  & ((!\Mux10~0_combout ) # (\Mux8~0_combout ))) ) ) # ( !\Mux9~0_combout  & ( (\Mux8~0_combout ) # (\Mux10~0_combout ) 
// ) )

	.dataa(!\Mux11~0_combout ),
	.datab(!\Mux10~0_combout ),
	.datac(!\Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec5|WideOr0~0 .extended_lut = "off";
defparam \Dec5|WideOr0~0 .lut_mask = 64'h3F3F3F3FE7E7E7E7;
defparam \Dec5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N21
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \Datapath0|PC [27] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|PC [27] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & \SW[1]~input_o ))) ) ) ) 
// # ( \Datapath0|PC [27] & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & !\SW[1]~input_o )) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\Datapath0|PC [27]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h0000220000022202;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( !\SW[2]~input_o  & ( \Datapath0|memInstr|oMemData[31]~11_combout  & ( (\SW[0]~input_o  & ((!\SW[1]~input_o  & (\Datapath0|PC [24])) # (\SW[1]~input_o  & 
// ((\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ))))) ) ) ) # ( !\SW[2]~input_o  & ( !\Datapath0|memInstr|oMemData[31]~11_combout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & \Datapath0|PC [24])) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Datapath0|PC [24]),
	.datad(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datae(!\SW[2]~input_o ),
	.dataf(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h0202000002130000;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N3
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( \Datapath0|PC [25] & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( \Datapath0|PC [25] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & !\SW[2]~input_o )) ) ) ) # ( 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( !\Datapath0|PC [25] & ( (\SW[1]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & (\SW[0]~input_o  & !\SW[2]~input_o ))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.dataf(!\Datapath0|PC [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h000001000A000B00;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \Datapath0|PC [26] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & ((!\SW[1]~input_o ) # (\Datapath0|memInstr|oMemData[31]~11_combout 
// )))) ) ) ) # ( !\Datapath0|PC [26] & ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & (\SW[1]~input_o  & \Datapath0|memInstr|oMemData[31]~11_combout ))) ) ) ) 
// # ( \Datapath0|PC [26] & ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & !\SW[1]~input_o )) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datae(!\Datapath0|PC [26]),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h0000202000022022;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N27
cyclonev_lcell_comb \Dec6|WideOr6~0 (
// Equation(s):
// \Dec6|WideOr6~0_combout  = ( \Mux5~0_combout  & ( (!\Mux6~0_combout  & (!\Mux4~0_combout  $ (\Mux7~0_combout ))) ) ) # ( !\Mux5~0_combout  & ( (\Mux7~0_combout  & (!\Mux4~0_combout  $ (\Mux6~0_combout ))) ) )

	.dataa(!\Mux4~0_combout ),
	.datab(!\Mux7~0_combout ),
	.datac(gnd),
	.datad(!\Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec6|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec6|WideOr6~0 .extended_lut = "off";
defparam \Dec6|WideOr6~0 .lut_mask = 64'h2211221199009900;
defparam \Dec6|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \Dec6|WideOr5~0 (
// Equation(s):
// \Dec6|WideOr5~0_combout  = ( \Mux5~0_combout  & ( (!\Mux4~0_combout  & (!\Mux7~0_combout  $ (!\Mux6~0_combout ))) # (\Mux4~0_combout  & ((!\Mux7~0_combout ) # (\Mux6~0_combout ))) ) ) # ( !\Mux5~0_combout  & ( (\Mux4~0_combout  & (\Mux7~0_combout  & 
// \Mux6~0_combout )) ) )

	.dataa(!\Mux4~0_combout ),
	.datab(!\Mux7~0_combout ),
	.datac(!\Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec6|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec6|WideOr5~0 .extended_lut = "off";
defparam \Dec6|WideOr5~0 .lut_mask = 64'h010101016D6D6D6D;
defparam \Dec6|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N45
cyclonev_lcell_comb \Dec6|WideOr4~0 (
// Equation(s):
// \Dec6|WideOr4~0_combout  = ( \Mux5~0_combout  & ( (\Mux4~0_combout  & ((!\Mux7~0_combout ) # (\Mux6~0_combout ))) ) ) # ( !\Mux5~0_combout  & ( (!\Mux4~0_combout  & (!\Mux7~0_combout  & \Mux6~0_combout )) ) )

	.dataa(!\Mux4~0_combout ),
	.datab(!\Mux7~0_combout ),
	.datac(gnd),
	.datad(!\Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec6|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec6|WideOr4~0 .extended_lut = "off";
defparam \Dec6|WideOr4~0 .lut_mask = 64'h0088008844554455;
defparam \Dec6|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \Dec6|WideOr3~0 (
// Equation(s):
// \Dec6|WideOr3~0_combout  = ( \Mux5~0_combout  & ( (!\Mux7~0_combout  & (!\Mux4~0_combout  & !\Mux6~0_combout )) # (\Mux7~0_combout  & ((\Mux6~0_combout ))) ) ) # ( !\Mux5~0_combout  & ( (!\Mux4~0_combout  & (\Mux7~0_combout  & !\Mux6~0_combout )) # 
// (\Mux4~0_combout  & (!\Mux7~0_combout  & \Mux6~0_combout )) ) )

	.dataa(!\Mux4~0_combout ),
	.datab(!\Mux7~0_combout ),
	.datac(!\Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec6|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec6|WideOr3~0 .extended_lut = "off";
defparam \Dec6|WideOr3~0 .lut_mask = 64'h2424242483838383;
defparam \Dec6|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N39
cyclonev_lcell_comb \Dec6|WideOr2~0 (
// Equation(s):
// \Dec6|WideOr2~0_combout  = ( \Mux5~0_combout  & ( (!\Mux4~0_combout  & ((!\Mux6~0_combout ) # (\Mux7~0_combout ))) ) ) # ( !\Mux5~0_combout  & ( (\Mux7~0_combout  & ((!\Mux4~0_combout ) # (!\Mux6~0_combout ))) ) )

	.dataa(!\Mux4~0_combout ),
	.datab(!\Mux7~0_combout ),
	.datac(gnd),
	.datad(!\Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec6|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec6|WideOr2~0 .extended_lut = "off";
defparam \Dec6|WideOr2~0 .lut_mask = 64'h33223322AA22AA22;
defparam \Dec6|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \Dec6|WideOr1~0 (
// Equation(s):
// \Dec6|WideOr1~0_combout  = ( \Mux6~0_combout  & ( \Mux7~0_combout  & ( !\Mux4~0_combout  ) ) ) # ( !\Mux6~0_combout  & ( \Mux7~0_combout  & ( !\Mux5~0_combout  $ (\Mux4~0_combout ) ) ) ) # ( \Mux6~0_combout  & ( !\Mux7~0_combout  & ( (!\Mux5~0_combout  & 
// !\Mux4~0_combout ) ) ) )

	.dataa(!\Mux5~0_combout ),
	.datab(gnd),
	.datac(!\Mux4~0_combout ),
	.datad(gnd),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec6|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec6|WideOr1~0 .extended_lut = "off";
defparam \Dec6|WideOr1~0 .lut_mask = 64'h0000A0A0A5A5F0F0;
defparam \Dec6|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \Dec6|WideOr0~0 (
// Equation(s):
// \Dec6|WideOr0~0_combout  = ( \Mux5~0_combout  & ( (!\Mux4~0_combout  & ((!\Mux7~0_combout ) # (!\Mux6~0_combout ))) # (\Mux4~0_combout  & ((\Mux6~0_combout ) # (\Mux7~0_combout ))) ) ) # ( !\Mux5~0_combout  & ( (\Mux6~0_combout ) # (\Mux4~0_combout ) ) )

	.dataa(!\Mux4~0_combout ),
	.datab(!\Mux7~0_combout ),
	.datac(!\Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec6|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec6|WideOr0~0 .extended_lut = "off";
defparam \Dec6|WideOr0~0 .lut_mask = 64'h5F5F5F5FBDBDBDBD;
defparam \Dec6|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N30
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( !\SW[2]~input_o  & ( \Datapath0|memInstr|oMemData[31]~11_combout  & ( (\SW[0]~input_o  & ((!\SW[1]~input_o  & ((\Datapath0|PC [31]))) # (\SW[1]~input_o  & 
// (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout )))) ) ) ) # ( !\SW[2]~input_o  & ( !\Datapath0|memInstr|oMemData[31]~11_combout  & ( (\Datapath0|PC [31] & (\SW[0]~input_o  & !\SW[1]~input_o )) ) ) )

	.dataa(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datab(!\Datapath0|PC [31]),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[2]~input_o ),
	.dataf(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h0300000003050000;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N12
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (\Datapath0|memInstr|oMemData[31]~11_combout  & \SW[0]~input_o )) ) ) ) # ( 
// \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & \Datapath0|PC [30])) ) ) ) # ( 
// !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & (\SW[0]~input_o  & \Datapath0|PC [30])) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\Datapath0|PC [30]),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h000A000A00000202;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N21
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \Datapath0|PC [29] & ( \SW[1]~input_o  & ( (\SW[0]~input_o  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & (\Datapath0|memInstr|oMemData[31]~11_combout  & !\SW[2]~input_o ))) ) 
// ) ) # ( !\Datapath0|PC [29] & ( \SW[1]~input_o  & ( (\SW[0]~input_o  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & (\Datapath0|memInstr|oMemData[31]~11_combout  & !\SW[2]~input_o ))) ) ) ) # ( 
// \Datapath0|PC [29] & ( !\SW[1]~input_o  & ( (\SW[0]~input_o  & !\SW[2]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datac(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|PC [29]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0000550001000100;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N51
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( \SW[0]~input_o  & ( (!\SW[2]~input_o  & ((!\SW[1]~input_o  & (\Datapath0|PC [28])) # (\SW[1]~input_o  & 
// ((\Datapath0|memInstr|oMemData[31]~11_combout ))))) ) ) ) # ( !\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( \SW[0]~input_o  & ( (\Datapath0|PC [28] & (!\SW[1]~input_o  & !\SW[2]~input_o )) ) ) )

	.dataa(!\Datapath0|PC [28]),
	.datab(!\Datapath0|memInstr|oMemData[31]~11_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h0000000050005300;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N27
cyclonev_lcell_comb \Dec7|WideOr6~0 (
// Equation(s):
// \Dec7|WideOr6~0_combout  = ( \Mux2~0_combout  & ( \Mux3~0_combout  & ( (\Mux0~0_combout  & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( \Mux3~0_combout  & ( !\Mux0~0_combout  $ (\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\Mux3~0_combout  & ( 
// (!\Mux0~0_combout  & \Mux1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux0~0_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec7|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec7|WideOr6~0 .extended_lut = "off";
defparam \Dec7|WideOr6~0 .lut_mask = 64'h0C0C0000C3C33030;
defparam \Dec7|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N6
cyclonev_lcell_comb \Dec7|WideOr5~0 (
// Equation(s):
// \Dec7|WideOr5~0_combout  = ( \Mux2~0_combout  & ( \Mux0~0_combout  & ( (\Mux3~0_combout ) # (\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( \Mux0~0_combout  & ( (\Mux1~0_combout  & !\Mux3~0_combout ) ) ) ) # ( \Mux2~0_combout  & ( !\Mux0~0_combout  & ( 
// (\Mux1~0_combout  & !\Mux3~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\Mux0~0_combout  & ( (\Mux1~0_combout  & \Mux3~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux1~0_combout ),
	.datac(!\Mux3~0_combout ),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec7|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec7|WideOr5~0 .extended_lut = "off";
defparam \Dec7|WideOr5~0 .lut_mask = 64'h0303303030303F3F;
defparam \Dec7|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N3
cyclonev_lcell_comb \Dec7|WideOr4~0 (
// Equation(s):
// \Dec7|WideOr4~0_combout  = ( \Mux2~0_combout  & ( \Mux3~0_combout  & ( (\Mux0~0_combout  & \Mux1~0_combout ) ) ) ) # ( \Mux2~0_combout  & ( !\Mux3~0_combout  & ( !\Mux0~0_combout  $ (\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\Mux3~0_combout  & ( 
// (\Mux0~0_combout  & \Mux1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux0~0_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec7|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec7|WideOr4~0 .extended_lut = "off";
defparam \Dec7|WideOr4~0 .lut_mask = 64'h0303C3C300000303;
defparam \Dec7|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N42
cyclonev_lcell_comb \Dec7|WideOr3~0 (
// Equation(s):
// \Dec7|WideOr3~0_combout  = ( \Mux1~0_combout  & ( (!\Mux3~0_combout  & (!\Mux0~0_combout  & !\Mux2~0_combout )) # (\Mux3~0_combout  & ((\Mux2~0_combout ))) ) ) # ( !\Mux1~0_combout  & ( (!\Mux3~0_combout  & (\Mux0~0_combout  & \Mux2~0_combout )) # 
// (\Mux3~0_combout  & (!\Mux0~0_combout  & !\Mux2~0_combout )) ) )

	.dataa(!\Mux3~0_combout ),
	.datab(!\Mux0~0_combout ),
	.datac(!\Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec7|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec7|WideOr3~0 .extended_lut = "off";
defparam \Dec7|WideOr3~0 .lut_mask = 64'h4242424285858585;
defparam \Dec7|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N45
cyclonev_lcell_comb \Dec7|WideOr2~0 (
// Equation(s):
// \Dec7|WideOr2~0_combout  = (!\Mux2~0_combout  & ((!\Mux1~0_combout  & (\Mux3~0_combout )) # (\Mux1~0_combout  & ((!\Mux0~0_combout ))))) # (\Mux2~0_combout  & (\Mux3~0_combout  & (!\Mux0~0_combout )))

	.dataa(!\Mux3~0_combout ),
	.datab(!\Mux0~0_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(!\Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec7|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec7|WideOr2~0 .extended_lut = "off";
defparam \Dec7|WideOr2~0 .lut_mask = 64'h5C445C445C445C44;
defparam \Dec7|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N36
cyclonev_lcell_comb \Dec7|WideOr1~0 (
// Equation(s):
// \Dec7|WideOr1~0_combout  = ( \Mux1~0_combout  & ( (\Mux3~0_combout  & (!\Mux0~0_combout  $ (!\Mux2~0_combout ))) ) ) # ( !\Mux1~0_combout  & ( (!\Mux0~0_combout  & ((\Mux2~0_combout ) # (\Mux3~0_combout ))) ) )

	.dataa(!\Mux3~0_combout ),
	.datab(!\Mux0~0_combout ),
	.datac(!\Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec7|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec7|WideOr1~0 .extended_lut = "off";
defparam \Dec7|WideOr1~0 .lut_mask = 64'h4C4C4C4C14141414;
defparam \Dec7|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N39
cyclonev_lcell_comb \Dec7|WideOr0~0 (
// Equation(s):
// \Dec7|WideOr0~0_combout  = (!\Mux3~0_combout  & ((!\Mux0~0_combout  $ (!\Mux1~0_combout )) # (\Mux2~0_combout ))) # (\Mux3~0_combout  & ((!\Mux1~0_combout  $ (!\Mux2~0_combout )) # (\Mux0~0_combout )))

	.dataa(!\Mux3~0_combout ),
	.datab(!\Mux0~0_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(!\Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dec7|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dec7|WideOr0~0 .extended_lut = "off";
defparam \Dec7|WideOr0~0 .lut_mask = 64'h3DFB3DFB3DFB3DFB;
defparam \Dec7|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N0
cyclonev_lcell_comb \Datapath0|Controlunit|WideOr1 (
// Equation(s):
// \Datapath0|Controlunit|WideOr1~combout  = ( \Datapath0|Controlunit|Equal2~1_combout  ) # ( !\Datapath0|Controlunit|Equal2~1_combout  & ( (\Datapath0|Controlunit|WideNor0~0_combout ) # (\Datapath0|memReg|Mux60~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Datapath0|memReg|Mux60~0_combout ),
	.datac(gnd),
	.datad(!\Datapath0|Controlunit|WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|Controlunit|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|Controlunit|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|Controlunit|WideOr1 .extended_lut = "off";
defparam \Datapath0|Controlunit|WideOr1 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \Datapath0|Controlunit|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[9]~33 (
// Equation(s):
// \Datapath0|memInstr|oMemData[9]~33_combout  = (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & \Datapath0|memInstr|oMemData[31]~10_combout ))

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[9]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[9]~33 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[9]~33 .lut_mask = 64'h0005000500050005;
defparam \Datapath0|memInstr|oMemData[9]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[10]~34 (
// Equation(s):
// \Datapath0|memInstr|oMemData[10]~34_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[10]~34 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[10]~34 .lut_mask = 64'h0000000005050505;
defparam \Datapath0|memInstr|oMemData[10]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N33
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[16]~35 (
// Equation(s):
// \Datapath0|memInstr|oMemData[16]~35_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[16]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[16]~35 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[16]~35 .lut_mask = 64'h0000000000550055;
defparam \Datapath0|memInstr|oMemData[16]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N39
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[17]~36 (
// Equation(s):
// \Datapath0|memInstr|oMemData[17]~36_combout  = (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & \Datapath0|memInstr|oMemData[31]~10_combout ))

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[17]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[17]~36 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[17]~36 .lut_mask = 64'h0005000500050005;
defparam \Datapath0|memInstr|oMemData[17]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N42
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[18]~37 (
// Equation(s):
// \Datapath0|memInstr|oMemData[18]~37_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[18]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[18]~37 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[18]~37 .lut_mask = 64'h0000000005050505;
defparam \Datapath0|memInstr|oMemData[18]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N45
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[19]~38 (
// Equation(s):
// \Datapath0|memInstr|oMemData[19]~38_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[19]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[19]~38 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[19]~38 .lut_mask = 64'h0000000000550055;
defparam \Datapath0|memInstr|oMemData[19]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[20]~39 (
// Equation(s):
// \Datapath0|memInstr|oMemData[20]~39_combout  = (\Datapath0|memInstr|oMemData[31]~6_combout  & (\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & \Datapath0|memInstr|oMemData[31]~10_combout ))

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[20]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[20]~39 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[20]~39 .lut_mask = 64'h0005000500050005;
defparam \Datapath0|memInstr|oMemData[20]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N51
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[21]~40 (
// Equation(s):
// \Datapath0|memInstr|oMemData[21]~40_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[21]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[21]~40 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[21]~40 .lut_mask = 64'h0000000000550055;
defparam \Datapath0|memInstr|oMemData[21]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N15
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[26]~41 (
// Equation(s):
// \Datapath0|memInstr|oMemData[26]~41_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[26]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[26]~41 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[26]~41 .lut_mask = 64'h0000000000550055;
defparam \Datapath0|memInstr|oMemData[26]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N36
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[27]~42 (
// Equation(s):
// \Datapath0|memInstr|oMemData[27]~42_combout  = ( \Datapath0|memInstr|oMemData[31]~10_combout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ) ) )

	.dataa(gnd),
	.datab(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datac(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[27]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[27]~42 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[27]~42 .lut_mask = 64'h0000030300000303;
defparam \Datapath0|memInstr|oMemData[27]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[30]~24 (
// Equation(s):
// \Datapath0|memInstr|oMemData[30]~24_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~6_combout  & \Datapath0|memInstr|oMemData[31]~10_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[30]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[30]~24 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[30]~24 .lut_mask = 64'h0000000005050505;
defparam \Datapath0|memInstr|oMemData[30]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N57
cyclonev_lcell_comb \Datapath0|memInstr|oMemData[31]~43 (
// Equation(s):
// \Datapath0|memInstr|oMemData[31]~43_combout  = ( \Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (\Datapath0|memInstr|oMemData[31]~10_combout  & \Datapath0|memInstr|oMemData[31]~6_combout ) ) )

	.dataa(!\Datapath0|memInstr|oMemData[31]~10_combout ),
	.datab(gnd),
	.datac(!\Datapath0|memInstr|oMemData[31]~6_combout ),
	.datad(gnd),
	.datae(!\Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath0|memInstr|oMemData[31]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath0|memInstr|oMemData[31]~43 .extended_lut = "off";
defparam \Datapath0|memInstr|oMemData[31]~43 .lut_mask = 64'h0000050500000505;
defparam \Datapath0|memInstr|oMemData[31]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N3
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
