Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 22 21:35:43 2023
| Host         : DESKTOP-V1DGMLK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab12_timing_summary_routed.rpt -pb lab12_timing_summary_routed.pb -rpx lab12_timing_summary_routed.rpx -warn_on_violation
| Design       : lab12
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2298)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (480)
5. checking no_input_delay (4)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2298)
---------------------------
 There are 174 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: myclk_10k/clkout_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: myclk_1s/clkout_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/nextpc1/curPC_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (480)
--------------------------------------------------
 There are 480 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.668        0.000                      0                 4625        0.035        0.000                      0                 4625        3.000        0.000                       0                   614  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
myvgaclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myvgaclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         3.668        0.000                      0                 4625        0.035        0.000                      0                 4625       18.750        0.000                       0                   610  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myvgaclk/inst/clk_in1
  To Clock:  myvgaclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myvgaclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myvgaclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.458ns  (logic 4.010ns (21.725%)  route 14.448ns (78.275%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 24.331 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.662     1.664    imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.118 r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=167, routed)         2.991     7.109    mycpu/myregfile/regs_reg_r1_0_31_30_31_i_11[0]
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.261 r  mycpu/myregfile/aluresult0_carry__0_i_14/O
                         net (fo=1, routed)           0.644     7.905    mycpu/myregfile/aluresult0_carry__0_i_14_n_1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.326     8.231 r  mycpu/myregfile/aluresult0_carry__0_i_13/O
                         net (fo=97, routed)          1.519     9.749    mycpu/myregfile/PC[31]_i_4[3]
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.152     9.901 f  mycpu/myregfile/dmem_i_196/O
                         net (fo=2, routed)           0.675    10.576    mycpu/myregfile/dmem_i_196_n_1
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.326    10.902 f  mycpu/myregfile/dmem_i_111/O
                         net (fo=2, routed)           0.656    11.558    mycpu/myregfile/dmem_i_111_n_1
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.150    11.708 f  mycpu/myregfile/dmem_i_24/O
                         net (fo=1, routed)           0.803    12.511    mycpu/myregfile/dmem_i_24_n_1
    SLICE_X34Y94         LUT6 (Prop_lut6_I1_O)        0.326    12.837 f  mycpu/myregfile/dmem_i_5/O
                         net (fo=67, routed)          1.692    14.529    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=4, routed)           5.469    20.122    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y38         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.897    21.900    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    22.000 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    22.511    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.602 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         1.730    24.331    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y38         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    24.330    
                         clock uncertainty           -0.098    24.233    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.790    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.790    
                         arrival time                         -20.122    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.140ns  (logic 3.701ns (20.402%)  route 14.439ns (79.598%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        2.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 24.330 - 20.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.655     1.657    imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.111 r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=45, routed)          2.420     6.531    mycpu/myregfile/regs_reg_r2_0_31_0_5/ADDRB0
    SLICE_X46Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.655 r  mycpu/myregfile/regs_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          0.789     7.444    mycpu/myregfile/doutb[3]
    SLICE_X41Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.568 f  mycpu/myregfile/aluresult0_carry_i_16/O
                         net (fo=1, routed)           0.433     8.001    mycpu/myregfile/aluresult0_carry_i_16_n_1
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  mycpu/myregfile/aluresult0_carry_i_13/O
                         net (fo=123, routed)         1.454     9.579    mycpu/myregfile/PC[31]_i_4[2]
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.703 f  mycpu/myregfile/dmem_i_220/O
                         net (fo=2, routed)           0.993    10.696    mycpu/myregfile/dmem_i_220_n_1
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.820 f  mycpu/myregfile/dmem_i_136/O
                         net (fo=2, routed)           1.008    11.828    mycpu/myregfile/dmem_i_136_n_1
    SLICE_X31Y92         LUT4 (Prop_lut4_I2_O)        0.152    11.980 r  mycpu/myregfile/dmem_i_41/O
                         net (fo=1, routed)           0.597    12.578    mycpu/myregfile/dmem_i_41_n_1
    SLICE_X34Y92         LUT5 (Prop_lut5_I2_O)        0.326    12.904 f  mycpu/myregfile/dmem_i_8/O
                         net (fo=68, routed)          1.807    14.711    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/addrb[13]
    SLICE_X62Y92         LUT5 (Prop_lut5_I3_O)        0.149    14.860 r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=4, routed)           4.937    19.797    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y2          RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.897    21.900    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    22.000 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    22.511    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.602 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         1.728    24.330    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    24.329    
                         clock uncertainty           -0.098    24.231    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.674    23.557    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.557    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 4.010ns (21.916%)  route 14.287ns (78.084%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 24.322 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.662     1.664    imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.118 r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=167, routed)         2.991     7.109    mycpu/myregfile/regs_reg_r1_0_31_30_31_i_11[0]
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.261 r  mycpu/myregfile/aluresult0_carry__0_i_14/O
                         net (fo=1, routed)           0.644     7.905    mycpu/myregfile/aluresult0_carry__0_i_14_n_1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.326     8.231 r  mycpu/myregfile/aluresult0_carry__0_i_13/O
                         net (fo=97, routed)          1.519     9.749    mycpu/myregfile/PC[31]_i_4[3]
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.152     9.901 f  mycpu/myregfile/dmem_i_196/O
                         net (fo=2, routed)           0.675    10.576    mycpu/myregfile/dmem_i_196_n_1
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.326    10.902 f  mycpu/myregfile/dmem_i_111/O
                         net (fo=2, routed)           0.656    11.558    mycpu/myregfile/dmem_i_111_n_1
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.150    11.708 f  mycpu/myregfile/dmem_i_24/O
                         net (fo=1, routed)           0.803    12.511    mycpu/myregfile/dmem_i_24_n_1
    SLICE_X34Y94         LUT6 (Prop_lut6_I1_O)        0.326    12.837 f  mycpu/myregfile/dmem_i_5/O
                         net (fo=67, routed)          1.870    14.707    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addrb[16]
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.124    14.831 r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=4, routed)           5.130    19.961    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y36         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.897    21.900    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    22.000 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    22.511    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.602 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         1.721    24.322    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    24.321    
                         clock uncertainty           -0.098    24.224    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.781    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.781    
                         arrival time                         -19.961    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.068ns  (logic 4.038ns (22.349%)  route 14.030ns (77.651%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 24.316 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.662     1.664    imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.118 r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=167, routed)         2.991     7.109    mycpu/myregfile/regs_reg_r1_0_31_30_31_i_11[0]
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.261 f  mycpu/myregfile/aluresult0_carry__0_i_14/O
                         net (fo=1, routed)           0.644     7.905    mycpu/myregfile/aluresult0_carry__0_i_14_n_1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.326     8.231 f  mycpu/myregfile/aluresult0_carry__0_i_13/O
                         net (fo=97, routed)          1.519     9.749    mycpu/myregfile/PC[31]_i_4[3]
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.152     9.901 r  mycpu/myregfile/dmem_i_196/O
                         net (fo=2, routed)           0.675    10.576    mycpu/myregfile/dmem_i_196_n_1
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.326    10.902 r  mycpu/myregfile/dmem_i_111/O
                         net (fo=2, routed)           0.656    11.558    mycpu/myregfile/dmem_i_111_n_1
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.150    11.708 r  mycpu/myregfile/dmem_i_24/O
                         net (fo=1, routed)           0.803    12.511    mycpu/myregfile/dmem_i_24_n_1
    SLICE_X34Y94         LUT6 (Prop_lut6_I1_O)        0.326    12.837 r  mycpu/myregfile/dmem_i_5/O
                         net (fo=67, routed)          2.037    14.874    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/addrb[16]
    SLICE_X63Y91         LUT5 (Prop_lut5_I0_O)        0.152    15.026 r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=4, routed)           4.706    19.732    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X1Y39         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.897    21.900    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    22.000 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    22.511    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.602 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         1.715    24.316    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    24.315    
                         clock uncertainty           -0.098    24.218    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    23.573    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.573    
                         arrival time                         -19.732    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.073ns  (logic 4.038ns (22.342%)  route 14.035ns (77.658%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 24.334 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.662     1.664    imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.118 r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=167, routed)         2.991     7.109    mycpu/myregfile/regs_reg_r1_0_31_30_31_i_11[0]
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.261 f  mycpu/myregfile/aluresult0_carry__0_i_14/O
                         net (fo=1, routed)           0.644     7.905    mycpu/myregfile/aluresult0_carry__0_i_14_n_1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.326     8.231 f  mycpu/myregfile/aluresult0_carry__0_i_13/O
                         net (fo=97, routed)          1.519     9.749    mycpu/myregfile/PC[31]_i_4[3]
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.152     9.901 r  mycpu/myregfile/dmem_i_196/O
                         net (fo=2, routed)           0.675    10.576    mycpu/myregfile/dmem_i_196_n_1
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.326    10.902 r  mycpu/myregfile/dmem_i_111/O
                         net (fo=2, routed)           0.656    11.558    mycpu/myregfile/dmem_i_111_n_1
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.150    11.708 r  mycpu/myregfile/dmem_i_24/O
                         net (fo=1, routed)           0.803    12.511    mycpu/myregfile/dmem_i_24_n_1
    SLICE_X34Y94         LUT6 (Prop_lut6_I1_O)        0.326    12.837 r  mycpu/myregfile/dmem_i_5/O
                         net (fo=67, routed)          1.904    14.741    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/addrb[16]
    SLICE_X61Y92         LUT5 (Prop_lut5_I0_O)        0.152    14.893 r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           4.844    19.737    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y0          RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.897    21.900    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    22.000 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    22.511    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.602 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         1.732    24.334    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    24.333    
                         clock uncertainty           -0.098    24.235    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    23.590    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.590    
                         arrival time                         -19.737    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.919ns  (logic 3.806ns (21.240%)  route 14.113ns (78.760%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 24.366 - 20.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.738     1.740    imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.194 r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=38, routed)          2.724     6.918    mycpu/myregfile/regs_reg_r1_0_31_24_29/ADDRA1
    SLICE_X46Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.064 f  mycpu/myregfile/regs_reg_r1_0_31_24_29/RAMA/O
                         net (fo=15, routed)          1.184     8.248    mycpu/nextpc1/regs_reg_r1_0_31_30_31_i_7[24]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.356     8.604 r  mycpu/nextpc1/i__carry__1_i_5/O
                         net (fo=11, routed)          1.219     9.824    mycpu/nextpc1/curPC_reg[24]_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I4_O)        0.326    10.150 f  mycpu/nextpc1/dmem_i_200/O
                         net (fo=2, routed)           0.431    10.581    mycpu/myregfile/dmem_i_25_1
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.124    10.705 f  mycpu/myregfile/dmem_i_113/O
                         net (fo=2, routed)           0.597    11.302    mycpu/myregfile/dmem_i_113_n_1
    SLICE_X32Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.426 r  mycpu/myregfile/dmem_i_31/O
                         net (fo=1, routed)           0.920    12.346    mycpu/myregfile/dmem_i_31_n_1
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124    12.470 f  mycpu/myregfile/dmem_i_6/O
                         net (fo=67, routed)          2.413    14.883    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addrb[15]
    SLICE_X63Y93         LUT5 (Prop_lut5_I1_O)        0.152    15.035 r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=4, routed)           4.623    19.658    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addrb_16_sn_1
    RAMB36_X2Y38         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.897    21.900    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    22.000 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    22.511    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.602 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         1.765    24.366    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    24.365    
                         clock uncertainty           -0.098    24.268    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    23.623    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                         -19.658    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.889ns  (logic 4.038ns (22.572%)  route 13.851ns (77.428%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 24.315 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.662     1.664    imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.118 r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=167, routed)         2.991     7.109    mycpu/myregfile/regs_reg_r1_0_31_30_31_i_11[0]
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.261 f  mycpu/myregfile/aluresult0_carry__0_i_14/O
                         net (fo=1, routed)           0.644     7.905    mycpu/myregfile/aluresult0_carry__0_i_14_n_1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.326     8.231 f  mycpu/myregfile/aluresult0_carry__0_i_13/O
                         net (fo=97, routed)          1.519     9.749    mycpu/myregfile/PC[31]_i_4[3]
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.152     9.901 r  mycpu/myregfile/dmem_i_196/O
                         net (fo=2, routed)           0.675    10.576    mycpu/myregfile/dmem_i_196_n_1
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.326    10.902 r  mycpu/myregfile/dmem_i_111/O
                         net (fo=2, routed)           0.656    11.558    mycpu/myregfile/dmem_i_111_n_1
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.150    11.708 r  mycpu/myregfile/dmem_i_24/O
                         net (fo=1, routed)           0.803    12.511    mycpu/myregfile/dmem_i_24_n_1
    SLICE_X34Y94         LUT6 (Prop_lut6_I1_O)        0.326    12.837 r  mycpu/myregfile/dmem_i_5/O
                         net (fo=67, routed)          2.037    14.874    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/addrb[16]
    SLICE_X63Y91         LUT5 (Prop_lut5_I0_O)        0.152    15.026 r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=4, routed)           4.527    19.553    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/addrb_16_sn_1
    RAMB36_X1Y38         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.897    21.900    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    22.000 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    22.511    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.602 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         1.714    24.315    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    24.314    
                         clock uncertainty           -0.098    24.217    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    23.572    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.572    
                         arrival time                         -19.553    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.930ns  (logic 3.894ns (21.717%)  route 14.036ns (78.283%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 24.366 - 20.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.738     1.740    imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.194 r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=38, routed)          2.802     6.996    mycpu/myregfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X42Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.146 r  mycpu/myregfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=10, routed)          1.367     8.514    mycpu/nextpc1/regs_reg_r1_0_31_30_31_i_7[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.356     8.870 f  mycpu/nextpc1/i__carry_i_6/O
                         net (fo=8, routed)           1.314    10.184    mycpu/nextpc1/curPC_reg[0]_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.332    10.516 f  mycpu/nextpc1/dmem_i_240/O
                         net (fo=2, routed)           0.818    11.334    mycpu/nextpc1/curPC_reg[0]_1
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.152    11.486 f  mycpu/nextpc1/dmem_i_154/O
                         net (fo=2, routed)           0.462    11.948    mycpu/myregfile/dmem_i_13_3
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.326    12.274 r  mycpu/myregfile/dmem_i_62/O
                         net (fo=1, routed)           0.640    12.914    mycpu/myregfile/dmem_i_62_n_1
    SLICE_X28Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.038 r  mycpu/myregfile/dmem_i_12/O
                         net (fo=259, routed)         6.633    19.670    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y38         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.897    21.900    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    22.000 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    22.511    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.602 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         1.765    24.366    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    24.365    
                         clock uncertainty           -0.098    24.268    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    23.702    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.702    
                         arrival time                         -19.670    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.914ns  (logic 3.889ns (21.709%)  route 14.025ns (78.291%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 24.316 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.662     1.664    imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.118 r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=39, routed)          2.557     6.675    mycpu/ALU1/douta[4]
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.152     6.827 r  mycpu/ALU1/aluresult0_carry_i_9/O
                         net (fo=310, routed)         1.427     8.254    mycpu/nextpc1/myvgaram_i_36
    SLICE_X40Y92         LUT3 (Prop_lut3_I1_O)        0.356     8.610 f  mycpu/nextpc1/less0_carry__1_i_9/O
                         net (fo=7, routed)           1.099     9.709    mycpu/nextpc1/curPC_reg[23]_1
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.327    10.036 r  mycpu/nextpc1/dmem_i_227/O
                         net (fo=4, routed)           0.819    10.855    mycpu/nextpc1/curPC_reg[23]_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.979 r  mycpu/nextpc1/dmem_i_161/O
                         net (fo=2, routed)           0.948    11.927    mycpu/nextpc1/dmem_i_233_0
    SLICE_X28Y89         LUT2 (Prop_lut2_I0_O)        0.150    12.077 r  mycpu/nextpc1/dmem_i_75/O
                         net (fo=1, routed)           0.793    12.870    mycpu/nextpc1/dmem_i_75_n_1
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.326    13.196 r  mycpu/nextpc1/dmem_i_15/O
                         net (fo=259, routed)         6.382    19.578    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y39         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.897    21.900    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    22.000 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    22.511    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.602 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         1.715    24.316    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    24.315    
                         clock uncertainty           -0.098    24.218    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    23.652    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.652    
                         arrival time                         -19.578    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.813ns  (logic 4.036ns (22.657%)  route 13.777ns (77.343%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 24.325 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.662     1.664    imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.118 r  imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=167, routed)         2.991     7.109    mycpu/myregfile/regs_reg_r1_0_31_30_31_i_11[0]
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.261 r  mycpu/myregfile/aluresult0_carry__0_i_14/O
                         net (fo=1, routed)           0.644     7.905    mycpu/myregfile/aluresult0_carry__0_i_14_n_1
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.326     8.231 r  mycpu/myregfile/aluresult0_carry__0_i_13/O
                         net (fo=97, routed)          1.519     9.749    mycpu/myregfile/PC[31]_i_4[3]
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.152     9.901 f  mycpu/myregfile/dmem_i_196/O
                         net (fo=2, routed)           0.675    10.576    mycpu/myregfile/dmem_i_196_n_1
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.326    10.902 f  mycpu/myregfile/dmem_i_111/O
                         net (fo=2, routed)           0.656    11.558    mycpu/myregfile/dmem_i_111_n_1
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.150    11.708 f  mycpu/myregfile/dmem_i_24/O
                         net (fo=1, routed)           0.803    12.511    mycpu/myregfile/dmem_i_24_n_1
    SLICE_X34Y94         LUT6 (Prop_lut6_I1_O)        0.326    12.837 f  mycpu/myregfile/dmem_i_5/O
                         net (fo=67, routed)          1.983    14.820    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/addrb[16]
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.150    14.970 r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=4, routed)           4.508    19.477    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y33         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    21.683    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.897    21.900    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    22.000 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    22.511    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.602 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         1.724    24.325    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y33         RAMB36E1                                     r  dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    24.324    
                         clock uncertainty           -0.098    24.227    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    23.580    dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.580    
                         arrival time                         -19.477    
  -------------------------------------------------------------------
                         slack                                  4.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mykbdbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mykbdbuffer/buffer_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 22.179 - 20.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 21.567 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624    20.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         0.722    20.724    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.769 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    20.983    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.009 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.559    21.567    mykbdbuffer/CLK
    SLICE_X57Y84         FDRE                                         r  mykbdbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141    21.708 r  mykbdbuffer/head_reg[0]/Q
                         net (fo=21, routed)          0.217    21.925    mykbdbuffer/buffer_reg_0_15_0_5/ADDRD0
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.028    21.030    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.086 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    21.324    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.353 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.827    22.179    mykbdbuffer/buffer_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.599    21.580    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    21.890    mykbdbuffer/buffer_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                        -21.890    
                         arrival time                          21.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mykbdbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mykbdbuffer/buffer_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 22.179 - 20.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 21.567 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624    20.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         0.722    20.724    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.769 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    20.983    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.009 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.559    21.567    mykbdbuffer/CLK
    SLICE_X57Y84         FDRE                                         r  mykbdbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141    21.708 r  mykbdbuffer/head_reg[0]/Q
                         net (fo=21, routed)          0.217    21.925    mykbdbuffer/buffer_reg_0_15_0_5/ADDRD0
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.028    21.030    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.086 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    21.324    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.353 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.827    22.179    mykbdbuffer/buffer_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.599    21.580    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    21.890    mykbdbuffer/buffer_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -21.890    
                         arrival time                          21.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mykbdbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mykbdbuffer/buffer_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 22.179 - 20.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 21.567 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624    20.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         0.722    20.724    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.769 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    20.983    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.009 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.559    21.567    mykbdbuffer/CLK
    SLICE_X57Y84         FDRE                                         r  mykbdbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141    21.708 r  mykbdbuffer/head_reg[0]/Q
                         net (fo=21, routed)          0.217    21.925    mykbdbuffer/buffer_reg_0_15_0_5/ADDRD0
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.028    21.030    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.086 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    21.324    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.353 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.827    22.179    mykbdbuffer/buffer_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.599    21.580    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    21.890    mykbdbuffer/buffer_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                        -21.890    
                         arrival time                          21.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mykbdbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mykbdbuffer/buffer_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 22.179 - 20.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 21.567 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624    20.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         0.722    20.724    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.769 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    20.983    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.009 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.559    21.567    mykbdbuffer/CLK
    SLICE_X57Y84         FDRE                                         r  mykbdbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141    21.708 r  mykbdbuffer/head_reg[0]/Q
                         net (fo=21, routed)          0.217    21.925    mykbdbuffer/buffer_reg_0_15_0_5/ADDRD0
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.028    21.030    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.086 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    21.324    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.353 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.827    22.179    mykbdbuffer/buffer_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.599    21.580    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    21.890    mykbdbuffer/buffer_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -21.890    
                         arrival time                          21.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mykbdbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mykbdbuffer/buffer_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 22.179 - 20.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 21.567 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624    20.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         0.722    20.724    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.769 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    20.983    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.009 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.559    21.567    mykbdbuffer/CLK
    SLICE_X57Y84         FDRE                                         r  mykbdbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141    21.708 r  mykbdbuffer/head_reg[0]/Q
                         net (fo=21, routed)          0.217    21.925    mykbdbuffer/buffer_reg_0_15_0_5/ADDRD0
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.028    21.030    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.086 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    21.324    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.353 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.827    22.179    mykbdbuffer/buffer_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.599    21.580    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    21.890    mykbdbuffer/buffer_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                        -21.890    
                         arrival time                          21.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mykbdbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mykbdbuffer/buffer_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 22.179 - 20.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 21.567 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624    20.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         0.722    20.724    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.769 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    20.983    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.009 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.559    21.567    mykbdbuffer/CLK
    SLICE_X57Y84         FDRE                                         r  mykbdbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141    21.708 r  mykbdbuffer/head_reg[0]/Q
                         net (fo=21, routed)          0.217    21.925    mykbdbuffer/buffer_reg_0_15_0_5/ADDRD0
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.028    21.030    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.086 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    21.324    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.353 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.827    22.179    mykbdbuffer/buffer_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.599    21.580    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    21.890    mykbdbuffer/buffer_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -21.890    
                         arrival time                          21.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mykbdbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mykbdbuffer/buffer_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 22.179 - 20.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 21.567 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624    20.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         0.722    20.724    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.769 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    20.983    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.009 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.559    21.567    mykbdbuffer/CLK
    SLICE_X57Y84         FDRE                                         r  mykbdbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141    21.708 r  mykbdbuffer/head_reg[0]/Q
                         net (fo=21, routed)          0.217    21.925    mykbdbuffer/buffer_reg_0_15_0_5/ADDRD0
    SLICE_X56Y84         RAMS32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.028    21.030    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.086 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    21.324    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.353 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.827    22.179    mykbdbuffer/buffer_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMS32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.599    21.580    
    SLICE_X56Y84         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    21.890    mykbdbuffer/buffer_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                        -21.890    
                         arrival time                          21.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mykbdbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mykbdbuffer/buffer_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 22.179 - 20.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 21.567 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624    20.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         0.722    20.724    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.769 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    20.983    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.009 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.559    21.567    mykbdbuffer/CLK
    SLICE_X57Y84         FDRE                                         r  mykbdbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141    21.708 r  mykbdbuffer/head_reg[0]/Q
                         net (fo=21, routed)          0.217    21.925    mykbdbuffer/buffer_reg_0_15_0_5/ADDRD0
    SLICE_X56Y84         RAMS32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.028    21.030    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.086 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    21.324    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.353 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.827    22.179    mykbdbuffer/buffer_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMS32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.599    21.580    
    SLICE_X56Y84         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    21.890    mykbdbuffer/buffer_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                        -21.890    
                         arrival time                          21.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mykbdbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mykbdbuffer/buffer_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.271%)  route 0.225ns (63.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 22.179 - 20.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 21.567 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624    20.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         0.722    20.724    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.769 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    20.983    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.009 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.559    21.567    mykbdbuffer/CLK
    SLICE_X57Y84         FDRE                                         r  mykbdbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.128    21.695 r  mykbdbuffer/head_reg[1]/Q
                         net (fo=20, routed)          0.225    21.920    mykbdbuffer/buffer_reg_0_15_0_5/ADDRD1
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.028    21.030    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.086 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    21.324    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.353 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.827    22.179    mykbdbuffer/buffer_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.599    21.580    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    21.835    mykbdbuffer/buffer_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                        -21.835    
                         arrival time                          21.920    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mykbdbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mykbdbuffer/buffer_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.271%)  route 0.225ns (63.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 22.179 - 20.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 21.567 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624    20.624    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         0.722    20.724    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.769 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    20.983    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.009 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.559    21.567    mykbdbuffer/CLK
    SLICE_X57Y84         FDRE                                         r  mykbdbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.128    21.695 r  mykbdbuffer/head_reg[1]/Q
                         net (fo=20, routed)          0.225    21.920    mykbdbuffer/buffer_reg_0_15_0_5/ADDRD1
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898    20.898    myvgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    myvgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  myvgaclk/inst/clkout1_buf/O
                         net (fo=401, routed)         1.028    21.030    clk25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.086 r  dmemrdclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    21.324    dmemrdclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.353 r  dmemrdclk_BUFG_inst/O
                         net (fo=207, routed)         0.827    22.179    mykbdbuffer/buffer_reg_0_15_0_5/WCLK
    SLICE_X56Y84         RAMD32                                       r  mykbdbuffer/buffer_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.599    21.580    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    21.835    mykbdbuffer/buffer_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -21.835    
                         arrival time                          21.920    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { myvgaclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y18     dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y18     dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y35     dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y35     dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y22     dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y22     dmem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y93     mycpu/myregfile/regs_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y93     mycpu/myregfile/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y93     mycpu/myregfile/regs_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y93     mycpu/myregfile/regs_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y93     mycpu/myregfile/regs_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y93     mycpu/myregfile/regs_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y93     mycpu/myregfile/regs_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y93     mycpu/myregfile/regs_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y92     mycpu/myregfile/regs_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y92     mycpu/myregfile/regs_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y84     mykbdbuffer/buffer_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y84     mykbdbuffer/buffer_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y84     mykbdbuffer/buffer_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y84     mykbdbuffer/buffer_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y84     mykbdbuffer/buffer_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y84     mykbdbuffer/buffer_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y84     mykbdbuffer/buffer_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y84     mykbdbuffer/buffer_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y85     mycpu/myregfile/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y85     mycpu/myregfile/regs_reg_r1_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myvgaclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    myvgaclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  myvgaclk/inst/mmcm_adv_inst/CLKFBOUT



