Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "processor"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/register.v" into library work
Parsing module <register>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux32to1.v" into library work
Parsing module <mux32to1>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/rom.v" into library work
Parsing module <rom>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/PCregister.v" into library work
Parsing module <PCregister>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1_5bit.v" into library work
Parsing module <mux2to1_5bit>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1.v" into library work
Parsing module <mux2to1>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/memstage.v" into library work
Parsing module <memstage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage.v" into library work
Parsing module <ifstage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decstage.v" into library work
Parsing module <decstage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alustage.v" into library work
Parsing module <alustage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/datapath.v" into library work
Parsing module <datapath>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/control.v" into library work
Parsing module <control>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/processor.v" into library work
Parsing module <processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <processor>.

Elaborating module <datapath>.

Elaborating module <ifstage>.

Elaborating module <mux2to1>.

Elaborating module <PCregister>.

Elaborating module <rom>.
Reading initialization file \"rom3.data\".

Elaborating module <decstage>.

Elaborating module <mux2to1_5bit>.

Elaborating module <regfile>.

Elaborating module <decoder>.

Elaborating module <register>.

Elaborating module <mux32to1>.

Elaborating module <alustage>.

Elaborating module <alu>.

Elaborating module <memstage>.

Elaborating module <ram>.

Elaborating module <control>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <processor>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/processor.v".
    Summary:
	no macro.
Unit <processor> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/datapath.v".
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <ifstage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage.v".
    Found 32-bit adder for signal <PCplus4> created at line 40.
    Found 32-bit adder for signal <adder> created at line 41.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ifstage> synthesized.

Synthesizing Unit <mux2to1>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1> synthesized.

Synthesizing Unit <PCregister>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/PCregister.v".
    Found 32-bit register for signal <res>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PCregister> synthesized.

Synthesizing Unit <rom>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/rom.v".
WARNING:Xst:2999 - Signal 'ROM', unconnected in block 'rom', is tied to its initial value.
    Found 1024x32-bit single-port Read Only RAM <Mram_ROM> for signal <ROM>.
    Found 32-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <rom> synthesized.

Synthesizing Unit <decstage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decstage.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <decstage> synthesized.

Synthesizing Unit <mux2to1_5bit>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1_5bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1_5bit> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/regfile.v".
    Summary:
	no macro.
Unit <regfile> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decoder.v".
    Found 32x32-bit Read Only RAM for signal <res>
    Summary:
	inferred   1 RAM(s).
Unit <decoder> synthesized.

Synthesizing Unit <register>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/register.v".
    Found 32-bit register for signal <res>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <register> synthesized.

Synthesizing Unit <mux32to1>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux32to1.v".
    Found 32-bit 32-to-1 multiplexer for signal <res> created at line 62.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32to1> synthesized.

Synthesizing Unit <alustage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alustage.v".
    Summary:
	no macro.
Unit <alustage> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alu.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_3_OUT> created at line 38.
    Found 32-bit adder for signal <A[31]_B[31]_add_6_OUT> created at line 55.
    Found 32-bit 14-to-1 multiplexer for signal <Res> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <memstage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/memstage.v".
WARNING:Xst:647 - Input <ALU_MEM_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALU_MEM_Addr<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <memstage> synthesized.

Synthesizing Unit <ram>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ram.v".
    Found 1024x32-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <ram> synthesized.

Synthesizing Unit <control>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/control.v".
WARNING:Xst:647 - Input <Instr<25:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <opcode>.
    Found 1-bit register for signal <rPC_Sel>.
    Found 1-bit register for signal <rReset>.
    Found 1-bit register for signal <rRF_WrEn>.
    Found 1-bit register for signal <rRF_WrData_sel>.
    Found 1-bit register for signal <rRF_B_sel>.
    Found 1-bit register for signal <rALU_Bin_sel>.
    Found 4-bit register for signal <rALU_func>.
    Found 1-bit register for signal <rMem_WrEn>.
    Found 10-bit register for signal <rInstr>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x32-bit single-port RAM                           : 1
 1024x32-bit single-port Read Only RAM                 : 1
 32x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 44
 1-bit register                                        : 7
 10-bit register                                       : 1
 32-bit register                                       : 34
 4-bit register                                        : 1
 6-bit register                                        : 1
# Multiplexers                                         : 15
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <decoder>.
INFO:Xst:3231 - The small RAM <Mram_res> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Awr>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <res>           |          |
    -----------------------------------------------------------------------
Unit <decoder> synthesized (advanced).

Synthesizing (advanced) Unit <ifstage>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <PC/res> prevents it from being combined with the RAM <memRom/Mram_ROM> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PCout<11:2>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <memRom/Mram_ROM> will be implemented as a BLOCK RAM, absorbing the following register(s): <memRom/dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PCout<11:2>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Instr>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ifstage> synthesized (advanced).

Synthesizing (advanced) Unit <ram>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x32-bit single-port block RAM                     : 1
 1024x32-bit single-port block Read Only RAM           : 1
 32x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 1051
 Flip-Flops                                            : 1051
# Multiplexers                                         : 15
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <PC/res_12> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_13> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_14> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_15> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_16> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_17> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_18> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_19> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_20> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_21> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_22> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_23> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_24> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_25> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_26> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_27> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_28> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_29> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_30> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_31> of sequential type is unconnected in block <ifstage>.

Optimizing unit <processor> ...

Optimizing unit <alu> ...

Optimizing unit <ifstage> ...

Optimizing unit <decstage> ...

Optimizing unit <regfile> ...

Optimizing unit <control> ...
WARNING:Xst:1710 - FF/Latch <rMem_WrEn> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rMem_WrEn> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block processor, actual ratio is 7.

Final Macro Processing ...

Processing Unit <processor> :
	Found 2-bit shift register for signal <ctrl/opcode_5>.
	Found 2-bit shift register for signal <ctrl/opcode_4>.
	Found 2-bit shift register for signal <ctrl/opcode_3>.
	Found 2-bit shift register for signal <ctrl/opcode_2>.
	Found 2-bit shift register for signal <ctrl/opcode_1>.
	Found 2-bit shift register for signal <ctrl/opcode_0>.
Unit <processor> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1018
 Flip-Flops                                            : 1018
# Shift Registers                                      : 6
 2-bit shift register                                  : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1291
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 8
#      LUT2                        : 3
#      LUT3                        : 108
#      LUT4                        : 55
#      LUT5                        : 122
#      LUT6                        : 750
#      MUXCY                       : 82
#      MUXF7                       : 74
#      VCC                         : 1
#      XORCY                       : 86
# FlipFlops/Latches                : 1024
#      FD                          : 14
#      FDE                         : 998
#      FDRE                        : 12
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Shift Registers                  : 6
#      SRLC16E                     : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 96
#      OBUF                        : 96

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1024  out of  54576     1%  
 Number of Slice LUTs:                 1053  out of  27288     3%  
    Number used as Logic:              1047  out of  27288     3%  
    Number used as Memory:                6  out of   6408     0%  
       Number used as SRL:                6

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2005
   Number with an unused Flip Flop:     981  out of   2005    48%  
   Number with an unused LUT:           952  out of   2005    47%  
   Number of fully used LUT-FF pairs:    72  out of   2005     3%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                          97
 Number of bonded IOBs:                  97  out of    296    32%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    116     3%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 1034  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.703ns (Maximum Frequency: 85.446MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 13.528ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 11.703ns (frequency: 85.446MHz)
  Total number of paths / destination ports: 7279314 / 2106
-------------------------------------------------------------------------
Delay:               11.703ns (Levels of Logic = 11)
  Source:            datap/ifs_memRom/Mram_ROM1 (RAM)
  Destination:       ctrl/rPC_Sel (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: datap/ifs_memRom/Mram_ROM1 to ctrl/rPC_Sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOPA0   55   1.850   1.581  datap/ifs_memRom/Mram_ROM1 (wInstr<16>)
     LUT3:I2->O           12   0.205   1.013  datap/decs/mux0/Mmux_res11_11 (datap/decs/mux0/Mmux_res11_1)
     LUT6:I4->O            1   0.203   0.827  datap/decs/RF/mux2/Mmux_res_10 (datap/decs/RF/mux2/Mmux_res_10)
     LUT6:I2->O            1   0.203   0.000  datap/decs/RF/mux2/Mmux_res_2_f7_G (N63)
     MUXF7:I1->O           7   0.140   0.774  datap/decs/RF/mux2/Mmux_res_2_f7 (datap/rfb<0>)
     LUT4:I3->O            1   0.205   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<0> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<0>)
     XORCY:LI->O           2   0.136   0.721  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_xor<0> (datap/alus/alu/A[31]_B[31]_sub_3_OUT<0>)
     LUT6:I4->O            3   0.203   0.879  datap/alus/alu/Mmux_Res24 (ALU_Out_0_OBUF)
     LUT6:I3->O            1   0.205   0.684  ctrl/opcode[5]_GND_17_o_Select_16_o2_SW0 (N16)
     LUT6:I4->O            1   0.203   0.580  ctrl/opcode[5]_GND_17_o_Select_16_o2 (ctrl/opcode[5]_GND_17_o_Select_16_o2)
     LUT6:I5->O            1   0.205   0.580  ctrl/opcode[5]_GND_17_o_Select_16_o4 (ctrl/opcode[5]_GND_17_o_Select_16_o4)
     LUT6:I5->O            1   0.205   0.000  ctrl/opcode[5]_GND_17_o_Select_16_o10 (ctrl/opcode[5]_GND_17_o_Select_16_o)
     FD:D                      0.102          ctrl/rPC_Sel
    ----------------------------------------
    Total                     11.703ns (4.065ns logic, 7.638ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 449170 / 96
-------------------------------------------------------------------------
Offset:              13.528ns (Levels of Logic = 40)
  Source:            datap/ifs_memRom/Mram_ROM1 (RAM)
  Destination:       RFrd<31> (PAD)
  Source Clock:      Clk rising

  Data Path: datap/ifs_memRom/Mram_ROM1 to RFrd<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOPA0   55   1.850   1.581  datap/ifs_memRom/Mram_ROM1 (wInstr<16>)
     LUT3:I2->O           12   0.205   1.013  datap/decs/mux0/Mmux_res11_11 (datap/decs/mux0/Mmux_res11_1)
     LUT6:I4->O            1   0.203   0.827  datap/decs/RF/mux2/Mmux_res_10 (datap/decs/RF/mux2/Mmux_res_10)
     LUT6:I2->O            1   0.203   0.000  datap/decs/RF/mux2/Mmux_res_2_f7_G (N63)
     MUXF7:I1->O           7   0.140   0.774  datap/decs/RF/mux2/Mmux_res_2_f7 (datap/rfb<0>)
     LUT4:I3->O            1   0.205   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<0> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<0> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<1> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<2> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<3> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<4> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<5> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<6> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<7> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<8> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<9> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<10> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<11> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<12> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<13> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<14> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<15> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_xor<31> (datap/alus/alu/A[31]_B[31]_sub_3_OUT<31>)
     LUT6:I5->O            3   0.205   0.755  datap/alus/alu/Mmux_Res502 (datap/alus/alu/Mmux_Res502)
     LUT5:I3->O           32   0.203   1.291  datap/decs/mux1/Mmux_res251 (RFrd_31_OBUF)
     OBUF:I->O                 2.571          RFrd_31_OBUF (RFrd<31>)
    ----------------------------------------
    Total                     13.528ns (6.707ns logic, 6.821ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   11.703|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 22.11 secs
 
--> 


Total memory usage is 487992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    4 (   0 filtered)

