\begin{table}
\begin{tabular}{|c|l|} \hline
\verb+0xC000+ & \multirows{2}{*}{Gamma Table Blue} \\ \cline{1-1}
\verb+0xC3FF+ & \\ \hline
\verb+0xC400+ & \multirows{2}{*}{Gamma Table Green} \\ \cline{1-1}
\verb+0xC7FF+ & \\ \hline
\verb+0xC800+ & \multirows{2}{*}{Gamma Table Red} \\ \cline{1-1}
\verb+0xCBFF+ & \\ \hline
\verb+0xCC00+ & \multirows{2}{*}{Reserved} \\ \cline{1-1}
\verb+0xCFFF+ & \\ \hline
\verb+0xD000+ & \multirows{2}{*}{VICKY Master Control Registers} \\ \cline{1-1}
\verb+0xD0FF+ & \\ \hline
\verb+0xD100+ & \multirows{2}{*}{VICKY Bitmap Control Registers} \\ \cline{1-1}
\verb+0xD1FF+ & \\ \hline
\verb+0xD200+ & \multirows{2}{*}{VICKY Tile Control Registers} \\ \cline{1-1}
\verb+0xD2FF+ & \\ \hline
\verb+0xD300+ & \multirows{2}{*}{Reserved} \\ \cline{1-1}
\verb+0xD3FF+ & \\ \hline
\verb+0xD400+ & \multirows{2}{*}{SID Left} \\ \cline{1-1}
\verb+0xD4FF+ & \\ \hline
\verb+0xD500+ & \multirows{2}{*}{SID Right} \\ \cline{1-1}
\verb+0xD4FF+ & \\ \hline
\verb+0xD600+ & \multirows{2}{*}{PSG Left} \\ \cline{1-1}
\verb+0xD60F+ & \\ \hline
\verb+0xD610+ & \multirows{2}{*}{PSG Right} \\ \cline{1-1}
\verb+0xD61F+ & \\ \hline
\verb+0xD620+ & \multirows{2}{*}{CODEC} \\ \cline{1-1}
\verb+0xD62F+ & \\ \hline
\verb+0xD630+ & \multirows{2}{*}{UART} \\ \cline{1-1}
\verb+0xD63F+ & \\ \hline
\verb+0xD640+ & \multirows{2}{*}{PS/2 Interface} \\ \cline{1-1}
\verb+0xD64F+ & \\ \hline
\verb+0xD650+ & \multirows{2}{*}{Timers} \\ \cline{1-1}
\verb+0xD65F+ & \\ \hline
\verb+0xD660+ & \multirows{2}{*}{Interrupt Controller} \\ \cline{1-1}
\verb+0xD66F+ & \\ \hline
\verb+0xD670+ & \multirows{2}{*}{DIP Switch} \\ \cline{1-1}
\verb+0xD67F+ & \\ \hline
\verb+0xD680+ & \multirows{2}{*}{IEC Controller} \\ \cline{1-1}
\verb+0xD68F+ & \\ \hline
\verb+0xD690+ & \multirows{2}{*}{Real Time Clock} \\ \cline{1-1}
\verb+0xD69F+ & \\ \hline
\verb+0xD6A0+ & \multirows{2}{*}{System Control Registers} \\ \cline{1-1}
\verb+0xD6AF+ & \\ \hline
\verb+0xD6B0+ & \multirows{2}{*}{Reserved} \\ \cline{1-1}
\verb+0xD7FF+ & \\ \hline
\verb+0xD800+ & \multirows{2}{*}{Text Foreground Color LUT} \\ \cline{1-1}
\verb+0xD83F+ & \\ \hline
\verb+0xD840+ & \multirows{2}{*}{Text Background Color LUT} \\ \cline{1-1}
\verb+0xD87F+ & \\ \hline
\verb+0xD880+ & \multirows{2}{*}{Reserved} \\ \cline{1-1}
\verb+0xD8FF+ & \\ \hline
\verb+0xD900+ & \multirows{2}{*}{VICKY Sprite Control Registers} \\ \cline{1-1}
\verb+0xDAFF+ & \\ \hline
\verb+0xDB00+ & \multirows{2}{*}{Reserved} \\ \cline{1-1}
\verb+0xDBFF+ & \\ \hline
\verb+0xDC00+ & \multirows{2}{*}{65C22 VIA Control Registers} \\ \cline{1-1}
\verb+0xDCFF+ & \\ \hline
\verb+0xDD00+ & \multirows{2}{*}{SD Card Controller} \\ \cline{1-1}
\verb+0xDDFF+ & \\ \hline
\verb+0xDE00+ & \multirows{2}{*}{Integer Math Coprocessor} \\ \cline{1-1}
\verb+0xDEFF+ & \\ \hline
\verb+0xDF00+ & \multirows{2}{*}{DMA Controller} \\ \cline{1-1}
\verb+0xDFFF+ & \\ \hline
\caption{I/O Page 1 Addresses}
\label{tab:io_page_1}
\end{tabular}
\end{table}
