Information: License queuing is enabled. (ICCSH-001)

                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)

         Version F-2011.09-ICC-SP4 for amd64 -- Feb 29, 2012

Zroute is the default router for ICC, ICC-PC and ICC-DP in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
# Setting target libraries / path
set v_path    ../../lib/synopsys/lib/ami05/osu05_stdcells
../../lib/synopsys/lib/ami05/osu05_stdcells
set db_path   ../../lib/synopsys/lib/ami05/
../../lib/synopsys/lib/ami05/
set lef_path  ../../lib/back_end/lef/
../../lib/back_end/lef/
set tf_path   ../../lib/synopsys/flow/ami05/
../../lib/synopsys/flow/ami05/
set search_path [concat $search_path $db_path $lef_path $tf_path $v_path]
. /usr/class/ee/synopsys/icc/F-2011.09-SP4/libraries/syn /usr/class/ee/synopsys/icc/F-2011.09-SP4/minpower/syn /usr/class/ee/synopsys/icc/F-2011.09-SP4/dw/syn_ver /usr/class/ee/synopsys/icc/F-2011.09-SP4/dw/sim_ver ../../lib/synopsys/lib/ami05/ ../../lib/back_end/lef/ ../../lib/synopsys/flow/ami05/ ../../lib/synopsys/lib/ami05/osu05_stdcells
set target_library osu05_stdcells.db
osu05_stdcells.db
set link_library   osu05_stdcells.db
osu05_stdcells.db
# Custom
set tf_name tech.tf
tech.tf
set tf_lib  $tf_path$tf_name
../../lib/synopsys/flow/ami05/tech.tf
# Grabbing source files
set src_list [list router_wrap.out.synth.v]
router_wrap.out.synth.v
create_mw_lib -technology $tf_lib -mw_reference_library {../../lib/synopsys/lib/ami05/osu05_stdcells} "router_lib"
Error: Library 'router_lib' already exists. (MWUI-004)
0
open_mw_lib "router_lib"
{router_lib}
# Iterating over each file
foreach path $src_list {
  set file_name [lindex [split $path /] end]
  set design_name [lindex [split $file_name .] 0]


  import_designs $file_name -format v -top $design_name -cell $design_name
  
  derive_pg_connection -create_nets
  
  create_floorplan     -control_type      "aspect_ratio"     -core_aspect_ratio "1"       -core_utilization  "0.7"     -row_core_ratio    "1"

  create_fp_placement

  route_zrt_global -effort minimum 
  route_zrt_track

  change_names -rule verilog -hierarchy
  write_verilog [join [list $design_name ".out.place.v"  ] ""] 
  write_sdc     [join [list $design_name ".out.place.sdc"] ""] 

  report_timing -nosplit
  report_area   -nosplit
  report_power  -nosplit
}
Loading db file '/afs/.ir.stanford.edu/users/o/j/ojin/ee382c/project/ee382c_final_project/router/lib/synopsys/lib/ami05/osu05_stdcells.db'
Warning: Conflict unit found: MW tech file power unit is mW; Main Library power unit is nW. (IFS-007)
Warning: Conflict unit found: MW tech file current unit is mA; Main Library current unit is uA. (IFS-007)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Compiling source file /afs/.ir.stanford.edu/users/o/j/ojin/ee382c/project/ee382c_final_project/router/src/synth/router_wrap.out.synth.v

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:01

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Compiling source file /afs/.ir.stanford.edu/users/o/j/ojin/ee382c/project/ee382c_final_project/router/src/synth/router_wrap.out.synth.v

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:02, CPU =    0:00:01
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'router_wrap.CEL' now...
Total number of cell instances: 43584
Total number of nets: 44098
Total number of ports: 989 (include 0 PG ports)
Total number of hierarchical cell instances: 8

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:01, CPU =    0:00:00
Information: Read verilog completed successfully.
Loading db file '/usr/class/ee/synopsys/icc/F-2011.09-SP4/libraries/syn/gtech.db'
Loading db file '/usr/class/ee/synopsys/icc/F-2011.09-SP4/libraries/syn/standard.sldb'
Information: linking reference library : /afs/.ir.stanford.edu/users/o/j/ojin/ee382c/project/ee382c_final_project/router/lib/synopsys/lib/ami05/osu05_stdcells. (PSYN-878)

  Linking design 'router_wrap'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               router_wrap.CEL, etc
  osu05_stdcells (library)    /afs/.ir.stanford.edu/users/o/j/ojin/ee382c/project/ee382c_final_project/router/lib/synopsys/lib/ami05/osu05_stdcells.db

Load global CTS reference options from NID to stack
Information: Total 0 power/ground net(s) have been created.
There are 989 pins in total
Start to create wire tracks ...
WARNING : No routing direction for layer metal3, set to H
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance genblk1_vcr_ips_6__ipc_fco_genblk1_genblk1_cred_vcq_q_reg_0_ is not completely placed inside top block router_wrap (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 989.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name          Original Ports
router_wrap              989
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Aspect Ratio
	Core Utilization = 0.701
	Number Of Rows = 169
	Core Width = 5073.6
	Core Height = 5070
	Aspect Ratio = 0.999
	Double Back ON
	Flip First Row = NO
	Start From First Row = NO
Planner run through successfully.
Reference Point: Lower Left-hand corner of Core Base Array
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
block genblk1_vcr_ips_6__ipc_fb_genblk4_bf
block genblk1_vcr_ips_5__ipc_fb_genblk4_bf
block genblk1_vcr_ips_4__ipc_fb_genblk4_bf
block genblk1_vcr_ips_3__ipc_fb_genblk4_bf
block genblk1_vcr_ips_2__ipc_fb_genblk4_bf
block genblk1_vcr_ips_1__ipc_fb_genblk4_bf
block genblk1_vcr_ips_0__ipc_fb_genblk4_bf
Above hierarchy nodes are selected for grouping
  31 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 43584 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 44088
Num     zero wt nets = 0
A net with highest fanout (51) is n16203
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : router_wrap
Version    : F-2011.09-ICC-SP4
Date       : Mon May 30 16:21:26 2016
*********************************************

Total wirelength: 11935481.91
Number of 100x100 tracks cell density regions: 256
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 81.28% (at 3581 2087 3879 2385)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI22X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI22X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master BUFX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master XOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master MUX2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master XNOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master BUFX4: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX4: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFSR: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 169 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : router_wrap
  Version: F-2011.09-ICC-SP4
  Date   : Mon May 30 16:21:28 2016
****************************************
Std cell utilization: 70.08%  (250369/(357266-0))
(Non-fixed + Fixed)
Std cell utilization: 70.08%  (250369/(357266-0))
(Non-fixed only)
Chip area:            357266   sites, bbox (0.00 0.00 5073.60 5070.00) um
Std cell area:        250369   sites, (non-fixed:250369 fixed:0)
                      43584    cells, (non-fixed:43584  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       21 
Avg. std cell width:  12.80 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 169)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : router_wrap
  Version: F-2011.09-ICC-SP4
  Date   : Mon May 30 16:21:28 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 43584 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Legalization complete (2 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : router_wrap
  Version: F-2011.09-ICC-SP4
  Date   : Mon May 30 16:21:31 2016
****************************************

avg cell displacement:    7.505 um ( 0.25 row height)
max cell displacement:   29.435 um ( 0.98 row height)
std deviation:            4.490 um ( 0.15 row height)
number of cell moved:     43584 cells (out of 43584 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    0  Alloctr    0  Proc  608 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:03 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Read DB] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc  608 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,5073.60,5070.00)
Number of routing layers = 3
layer metal1, dir Hor, min width = 0.90, min space = 0.90 pitch = 3.00
layer metal2, dir Ver, min width = 0.90, min space = 0.90 pitch = 2.40
layer metal3, dir Hor, min width = 1.50, min space = 0.90 pitch = 3.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc  608 
Net statistics:
Total number of nets     = 44098
Number of nets to route  = 44098
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used   40  Alloctr   40  Proc  608 
Average gCell capacity  0.00	 on layer (1)	 metal1
Average gCell capacity  20.94	 on layer (2)	 metal2
Average gCell capacity  19.80	 on layer (3)	 metal3
Average number of tracks per gCell 19.93	 on layer (1)	 metal1
Average number of tracks per gCell 25.21	 on layer (2)	 metal2
Average number of tracks per gCell 19.93	 on layer (3)	 metal3
Number of gCells = 21420
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   40  Alloctr   40  Proc  608 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   15  Alloctr   14  Proc    0 
[End of Build Data] Total (MB): Used   45  Alloctr   45  Proc  609 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Initial Routing] Total (MB): Used   63  Alloctr   63  Proc  609 
Initial. Routing result:
Initial. Both Dirs: Overflow = 140978 Max = 65 GRCs = 13246 (90.60%)
Initial. H routing: Overflow = 71227 Max = 65 (GRCs =  2) GRCs =  6397 (87.51%)
Initial. V routing: Overflow = 69751 Max = 35 (GRCs =  1) GRCs =  6849 (93.69%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow = 69751 Max = 35 (GRCs =  1) GRCs =  6849 (93.69%)
Initial. metal3     Overflow = 71227 Max = 65 (GRCs =  2) GRCs =  6397 (87.51%)

Initial. Total Wire Length = 17380988.00
Initial. Layer metal1 wire length = 25.20
Initial. Layer metal2 wire length = 7399617.50
Initial. Layer metal3 wire length = 9981346.00
Initial. Total Number of Contacts = 204276
Initial. Via M2_M1 count = 112167
Initial. Via M3_M2 count = 92109
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   63  Alloctr   63  Proc  609 

Congestion utilization per direction:
Average vertical track utilization   = 143.69 %
Peak    vertical track utilization   = 325.00 %
Average horizontal track utilization = 148.28 %
Peak    horizontal track utilization = 750.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   63  Alloctr   64  Proc  609 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:09 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[GR: Done] Stage (MB): Used   62  Alloctr   63  Proc    0 
[GR: Done] Total (MB): Used   63  Alloctr   64  Proc  609 
Updating the database ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    0  Alloctr    1  Proc  609 
Information: RC extraction has been freed. (PSYN-503)

Start track assignment

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:02 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Read routes] Stage (MB): Used   65  Alloctr   66  Proc    0 
[Track Assign: Read routes] Total (MB): Used   65  Alloctr   68  Proc  609 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 378778 of 458363


[Track Assign: Iteration 0] Elapsed real time: 0:00:09 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Track Assign: Iteration 0] Stage (MB): Used   66  Alloctr   69  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   66  Alloctr   70  Proc  609 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:44 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:44
[Track Assign: Iteration 1] Stage (MB): Used   66  Alloctr   69  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   67  Alloctr   71  Proc  609 

Number of wires with overlap after iteration 1 = 297840 of 403556


Wire length and via report:
---------------------------
Number of metal1 wires: 47018 		 M1_POLY: 0
Number of metal2 wires: 221433 		 M2_M1: 169654
Number of metal3 wires: 135105 		 M3_M2: 212968
Total number of wires: 403556 		 vias: 382622

Total metal1 wire length: 248076.0
Total metal2 wire length: 8329103.5
Total metal3 wire length: 10800495.0
Total wire length: 19377674.0

Longest metal1 wire length: 84.9
Longest metal2 wire length: 4701.0
Longest metal3 wire length: 5004.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:46 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:46
[Track Assign: Done] Stage (MB): Used    0  Alloctr   14  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr   16  Proc  609 
Information: RC extraction has been freed. (PSYN-503)
Information: linking reference library : /afs/.ir.stanford.edu/users/o/j/ojin/ee382c/project/ee382c_final_project/router/lib/synopsys/lib/ami05/osu05_stdcells. (PSYN-878)

  Linking design 'router_wrap'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               router_wrap.CEL, etc
  osu05_stdcells (library)    /afs/.ir.stanford.edu/users/o/j/ojin/ee382c/project/ee382c_final_project/router/lib/synopsys/lib/ami05/osu05_stdcells.db

Load global CTS reference options from NID to stack
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Updating database...
Information: Updating top database 'router_wrap.CEL;12'. (MWDC-255)
Generating description for top level cell.
Processing module c_regfile_depth16_width64_num_read_ports2_regfile_type0_1
Processing module c_regfile_depth16_width64_num_read_ports2_regfile_type0_2
Processing module c_regfile_depth16_width64_num_read_ports2_regfile_type0_3
Processing module c_regfile_depth16_width64_num_read_ports2_regfile_type0_4
Processing module c_regfile_depth16_width64_num_read_ports2_regfile_type0_5
Processing module c_regfile_depth16_width64_num_read_ports2_regfile_type0_6
Processing module c_regfile_depth16_width64_num_read_ports2_regfile_type0_0
Processing module router_wrap
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.

Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI22X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI22X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master BUFX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master XOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master MUX2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master XNOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master BUFX4: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX4: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFSR: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'router_wrap'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Using pre-route resistance and capacitance estimation during extraction. (RCEX-022)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 2.9e-05 2.9e-05 (RCEX-011)
Information: Library Derived Res for layer metal1 : 0.0001 0.0001 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Res for layer metal2 : 0.0001 0.0001 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 1.5e-05 1.5e-05 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.3e-05 3.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-05 2.2e-05 (RCEX-011)
Information: Library Derived Horizontal Res : 6.7e-05 6.7e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Vertical Res : 0.0001 0.0001 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0 0 (RCEX-011)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Error: No TLU+ is found. Please set TLU+ and rerun. (RCEX-207)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Warning: Design 'router_wrap' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'router_wrap' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : router_wrap
Version: F-2011.09-ICC-SP4
Date   : Mon May 30 16:22:41 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu05_stdcells

  Startpoint: genblk1_vcr_ops_5__opc_flit_validq_q_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: channel_out_op[340]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  genblk1_vcr_ops_5__opc_flit_validq_q_reg_0_/CLK (DFFSR)     0.00 #     0.00 r
  genblk1_vcr_ops_5__opc_flit_validq_q_reg_0_/Q (DFFSR)     0.64     0.64 r
  U17483/Y (INVX2)                                        0.75       1.40 f
  U18702/Y (BUFX2)                                        1.19       2.59 f
  U20311/Y (NAND2X1)                                      0.36       2.95 r
  channel_out_op[340] (out)                               0.00       2.95 r
  data arrival time                                                  2.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


 
****************************************
Report : area
Design : router_wrap
Version: F-2011.09-ICC-SP4
Date   : Mon May 30 16:22:41 2016
****************************************

Library(s) Used:

    osu05_stdcells (File: /afs/.ir.stanford.edu/users/o/j/ojin/ee382c/project/ee382c_final_project/router/lib/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                          989
Number of nets:                         14621
Number of cells:                        13617
Number of combinational cells:          11277
Number of sequential cells:              2333
Number of buf/inv:                       2457
Number of references:                      28

Combinational area:       8163918.000000
Noncombinational area:    8625744.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:          16789662.000000
Total area:                 undefined
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : router_wrap
Version: F-2011.09-ICC-SP4
Date   : Mon May 30 16:22:45 2016
****************************************


Library(s) Used:

    osu05_stdcells (File: /afs/.ir.stanford.edu/users/o/j/ojin/ee382c/project/ee382c_final_project/router/lib/synopsys/lib/ami05/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 842.7360 mW   (92%)
  Net Switching Power  =  76.8710 mW    (8%)
                         ---------
Total Dynamic Power    = 919.6070 mW  (100%)

Cell Leakage Power     =   4.8512 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential       793.2394            1.8991        2.4790e+03          795.1465  (  86.46%)
combinational     49.5462           74.9721        2.3725e+03          124.5208  (  13.54%)
--------------------------------------------------------------------------------------------------
Total            842.7856 mW        76.8712 mW     4.8515e+03 nW       919.6673 mW
exit

Thank you...
Exit IC Compiler!
