// Seed: 1992578794
module module_0 (
    output tri id_0,
    output supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    input uwire id_4,
    output wire id_5,
    input wand id_6
);
  assign id_2 = (id_4);
  logic id_8 = -1;
  assign id_8 = id_6;
  wire id_9, id_10;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input supply1 id_4
);
  tri0 id_6 = 1;
  assign id_6 = id_6;
  assign id_3 = -1'b0 ? id_0 : id_6;
  reg id_7;
  assign (strong1, weak0) id_3 = id_4;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_0,
      id_4,
      id_3,
      id_4
  );
  always id_7 <= ~id_7 + -1;
  parameter id_8 = 1;
  assign id_7 = 1;
  localparam id_9 = 1;
endmodule
