\doxysection{Referencia de la estructura PWR\+\_\+\+Type\+Def}
\hypertarget{structPWR__TypeDef}{}\label{structPWR__TypeDef}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32f439xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a876dd0a8546697065f406b7543e27af2}{CSR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
Power Control. 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structPWR__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structPWR__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR@{CR}}
\index{CR@{CR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

PWR power control register, Address offset\+: 0x00 \Hypertarget{structPWR__TypeDef_a876dd0a8546697065f406b7543e27af2}\label{structPWR__TypeDef_a876dd0a8546697065f406b7543e27af2} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

PWR power control/status register, Address offset\+: 0x04 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\end{DoxyCompactItemize}
