#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Oct 20 01:06:17 2017
# Process ID: 976
# Current directory: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11500 C:\Users\egk69\Documents\Development\EDAC_SDRAM_Controller\Xilinx\artix_sdram_demo\artix_sdram_demo.xpr
# Log file: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/vivado.log
# Journal file: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.xpr
remove_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/blaze_src/ublaze_sdram_demo/Debug/ublaze_sdram_demo.elf
update_ip_catalog -rebuild
update_ip_catalog -add_ip C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/component.xml -repo_path c:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src
update_ip_catalog -add_ip C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/xilinx/ekyr.kth.se_user_sdram_ctrl_tmr_xilinx_1.0.zip -repo_path c:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src [current_project]
update_ip_catalog
update_ip_catalog -add_ip C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/xilinx/ekyr.kth.se_user_sdram_ctrl_tmr_xilinx_1.0.zip -repo_path c:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src
open_bd_design {C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {DemoSDRAM_sdram_ctrl_tmr_avalon_0_0 avs_testbench_sdram_ctrl_tmr_avalon_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {DemoSDRAM_sdram_ctrl_tmr_avalon_0_0 avs_testbench_sdram_ctrl_tmr_avalon_0_0}] -no_script -sync -force -quiet
close_bd_design [get_bd_designs avs_testbench]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip [get_ips  {DemoSDRAM_sdram_ctrl_tmr_avalon_0_0 avs_testbench_sdram_ctrl_tmr_avalon_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {DemoSDRAM_sdram_ctrl_tmr_avalon_0_0 avs_testbench_sdram_ctrl_tmr_avalon_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property used_in_implementation false [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd]
set_property used_in_simulation false [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd]
set_property used_in_simulation true [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd]
set_property used_in_synthesis false [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd]
set_property used_in_synthesis true [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd]
set_property used_in_implementation true [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd]
set_property used_in_synthesis false [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/hdl/avs_testbench_wrapper.vhd]
set_property used_in_synthesis false [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/avs_testbench.bd]
set_property used_in_implementation false [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/avs_testbench.bd]
remove_files  -fileset sim_1 C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/blaze_src/ublaze_sdram_demo/Debug/ublaze_sdram_demo.elf
add_files -fileset sim_1 -norecurse C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/hdl/avs_testbench_wrapper.vhd
import_files -fileset sim_1 -force -norecurse C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/hdl/avs_testbench_wrapper.vhd
remove_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/hdl/avs_testbench_wrapper.vhd
file delete -force C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/hdl/avs_testbench_wrapper.vhd
update_files -from_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/xilinx/sdram_ctrl_tmr.vhd -to_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src/xilinx/sdram_ctrl_tmr.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/xilinx/sdram_ctrl_tmr_avs_interface.vhd -to_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src/xilinx/sdram_ctrl_tmr_avs_interface.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_healer.vhd -to_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src/sdram_ctrl_tmr_healer.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_scrubber.vhd -to_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src/sdram_ctrl_tmr_scrubber.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_top.vhd -to_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src/sdram_ctrl_tmr_top.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/tmr_address_mask.vhd -to_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src/tmr_address_mask.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/tmr_error_generator.vhd -to_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src/tmr_error_generator.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/tmr_voter.vhd -to_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src/tmr_voter.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/utils_pack.vhd -to_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/controller_src/utils_pack.vhd -filesets [get_filesets *]
reset_target all [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd]
close_bd_design [get_bd_designs avs_testbench]
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd]
catch { config_ip_cache -export [get_ips -all DemoSDRAM_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_axi_amm_bridge_0_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_sdram_ctrl_tmr_avalon_0_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_xlconstant_0_2] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_xbar_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_ila_0_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_axi_traffic_gen_0_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_axi_protocol_converter_0_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_axi_crossbar_0_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all DemoSDRAM_s00_mmu_0] }
export_ip_user_files -of_objects [get_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd]
launch_runs -jobs 4 {DemoSDRAM_dlmb_bram_if_cntlr_0_synth_1 DemoSDRAM_mdm_1_0_synth_1 DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_synth_1 DemoSDRAM_xbar_0_synth_1 DemoSDRAM_axi_traffic_gen_0_0_synth_1 DemoSDRAM_axi_protocol_converter_0_0_synth_1 DemoSDRAM_axi_crossbar_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/DemoSDRAM.bd] -directory C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.ip_user_files -ipstatic_source_dir C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.cache/compile_simlib/modelsim} {questa=C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.cache/compile_simlib/questa} {riviera=C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.cache/compile_simlib/riviera} {activehdl=C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
assign_bd_address
save_bd_design
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
