// Seed: 401149699
module module_0 ();
  generate
    assign id_1 = 1'b0;
  endgenerate
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output wand id_2,
    output wire id_3,
    output wire id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri0 id_10
);
  assign id_9 = id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0
    , id_5,
    output supply1 id_1,
    input supply0 id_2,
    output wor id_3
);
  assign id_5 = {id_0{{1, 1}}};
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
