Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\91947\Desktop\final\soc_axilite\pico_qsys.qsys --block-symbol-file --output-directory=C:\Users\91947\Desktop\final\soc_axilite\pico_qsys --family="MAX 10" --part=10M08SAM153I7G
Progress: Loading soc_axilite/pico_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding pico_axilite_0 [pico_axilite 1.0]
Progress: Parameterizing module pico_axilite_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module rom
Progress: Adding seg1 [altera_avalon_pio 18.1]
Progress: Parameterizing module seg1
Progress: Adding seg2 [altera_avalon_pio 18.1]
Progress: Parameterizing module seg2
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pico_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\91947\Desktop\final\soc_axilite\pico_qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\91947\Desktop\final\soc_axilite\pico_qsys\synthesis --family="MAX 10" --part=10M08SAM153I7G
Progress: Loading soc_axilite/pico_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding pico_axilite_0 [pico_axilite 1.0]
Progress: Parameterizing module pico_axilite_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module rom
Progress: Adding seg1 [altera_avalon_pio 18.1]
Progress: Parameterizing module seg1
Progress: Adding seg2 [altera_avalon_pio 18.1]
Progress: Parameterizing module seg2
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pico_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: pico_qsys: Generating pico_qsys "pico_qsys" for QUARTUS_SYNTH
Info: led: Starting RTL generation for module 'pico_qsys_led'
Info: led:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_led --dir=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0002_led_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0002_led_gen//pico_qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'pico_qsys_led'
Info: led: "pico_qsys" instantiated altera_avalon_pio "led"
Info: pico_axilite_0: "pico_qsys" instantiated pico_axilite "pico_axilite_0"
Info: ram: Starting RTL generation for module 'pico_qsys_ram'
Info: ram:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_ram --dir=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0004_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0004_ram_gen//pico_qsys_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'pico_qsys_ram'
Info: ram: "pico_qsys" instantiated altera_avalon_onchip_memory2 "ram"
Info: rom: Starting RTL generation for module 'pico_qsys_rom'
Info: rom:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_rom --dir=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0005_rom_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0005_rom_gen//pico_qsys_rom_component_configuration.pl  --do_build_sim=0  ]
Info: rom: Done RTL generation for module 'pico_qsys_rom'
Info: rom: "pico_qsys" instantiated altera_avalon_onchip_memory2 "rom"
Info: seg1: Starting RTL generation for module 'pico_qsys_seg1'
Info: seg1:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_seg1 --dir=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0006_seg1_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0006_seg1_gen//pico_qsys_seg1_component_configuration.pl  --do_build_sim=0  ]
Info: seg1: Done RTL generation for module 'pico_qsys_seg1'
Info: seg1: "pico_qsys" instantiated altera_avalon_pio "seg1"
Info: sw: Starting RTL generation for module 'pico_qsys_sw'
Info: sw:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_sw --dir=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0007_sw_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0007_sw_gen//pico_qsys_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'pico_qsys_sw'
Info: sw: "pico_qsys" instantiated altera_avalon_pio "sw"
Info: uart_0: Starting RTL generation for module 'pico_qsys_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=pico_qsys_uart_0 --dir=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0008_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/91947/AppData/Local/Temp/alt7976_3311873638730835981.dir/0008_uart_0_gen//pico_qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'pico_qsys_uart_0'
Info: uart_0: "pico_qsys" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "pico_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "pico_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "pico_qsys" instantiated altera_reset_controller "rst_controller"
Info: rom_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "rom_s1_translator"
Info: pico_axilite_0_altera_axi4lite_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "pico_axilite_0_altera_axi4lite_master_agent"
Info: rom_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "rom_s1_agent"
Info: rom_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "rom_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/91947/Desktop/final/soc_axilite/pico_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: pico_qsys: Done "pico_qsys" with 23 modules, 30 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
