\doxysection{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+ctrl Union Reference}
\label{unionhello__fpga_1_1he__rd__addr__table__ctrl}\index{hello\_fpga::he\_rd\_addr\_table\_ctrl@{hello\_fpga::he\_rd\_addr\_table\_ctrl}}


{\ttfamily \#include $<$/root/samples/cxl\+\_\+hello\+\_\+fpga/cxl\+\_\+hello\+\_\+fpga.\+h$>$}

\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \{ \mbox{\hyperlink{unionhello__fpga_1_1he__rd__addr__table__ctrl_a5855fbcc8aacb9b96f2225ada7e2a54daf7ecf42606a9afad01107894e4ba26b6}{offset}} = HE\+\_\+\+RD\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+CTRL
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint64\+\_\+t \mbox{\hyperlink{unionhello__fpga_1_1he__rd__addr__table__ctrl_a2ec99e5ce2be359668401c3fc202b69a}{value}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
uint64\_t {\bfseries enable\_address\_table}: 1\\
uint64\_t {\bfseries enable\_address\_stride}: 1\\
uint64\_t {\bfseries stride}: 2\\
uint64\_t {\bfseries reserved}: 60\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 234 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Member Enumeration Documentation}
\mbox{\label{unionhello__fpga_1_1he__rd__addr__table__ctrl_a5855fbcc8aacb9b96f2225ada7e2a54d}} 
\doxysubsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{offset@{offset}!hello\_fpga::he\_rd\_addr\_table\_ctrl@{hello\_fpga::he\_rd\_addr\_table\_ctrl}}\index{hello\_fpga::he\_rd\_addr\_table\_ctrl@{hello\_fpga::he\_rd\_addr\_table\_ctrl}!offset@{offset}}}\mbox{\label{unionhello__fpga_1_1he__rd__addr__table__ctrl_a5855fbcc8aacb9b96f2225ada7e2a54daf7ecf42606a9afad01107894e4ba26b6}} 
offset&\\
\hline

\end{DoxyEnumFields}


Definition at line 235 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{unionhello__fpga_1_1he__rd__addr__table__ctrl_a2ec99e5ce2be359668401c3fc202b69a}} 
\index{hello\_fpga::he\_rd\_addr\_table\_ctrl@{hello\_fpga::he\_rd\_addr\_table\_ctrl}!value@{value}}
\index{value@{value}!hello\_fpga::he\_rd\_addr\_table\_ctrl@{hello\_fpga::he\_rd\_addr\_table\_ctrl}}
\doxysubsubsection{\texorpdfstring{value}{value}}
{\footnotesize\ttfamily uint64\+\_\+t hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+ctrl\+::value}



Definition at line 236 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+cmd().

\mbox{\label{unionhello__fpga_1_1he__rd__addr__table__ctrl_a834cba84b5d31fd19f1ede2f0866abf5}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \} }

