Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May 22 07:34:15 2018
| Host         : Lenovo-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            1 |
|     12 |            1 |
|     13 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |              68 |           29 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------------+------------------+------------------+----------------+
|  clk_div2er/I1       |                                               | CPU_RESETN_IBUF  |                1 |              1 |
|  JA_OBUF_BUFG[4]     | refComp1/FSM_onehot_current_state[3]_i_1_n_0  | CPU_RESETN_IBUF  |                1 |              3 |
|  JA_OBUF_BUFG[4]     | refComp1/FSM_onehot_current_state_reg_n_0_[1] |                  |                2 |              4 |
|  JA_OBUF_BUFG[4]     | refComp1/temp2_0                              |                  |                3 |             12 |
|  clk_div1er/clk      |                                               |                  |                4 |             13 |
|  JA_OBUF_BUFG[4]     | refComp1/FSM_onehot_current_state_reg_n_0_[1] | refComp1/SR[0]   |                5 |             23 |
|  CLK100MHZ_IBUF_BUFG |                                               | CPU_RESETN_IBUF  |               28 |             67 |
+----------------------+-----------------------------------------------+------------------+------------------+----------------+


