// Seed: 2253521108
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout reg id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*) begin : LABEL_0
    return id_2;
  end
  wire id_7;
  always @(*) begin : LABEL_1
    $unsigned(38);
    ;
    assume (id_2);
    id_3 <= id_6;
  end
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  output wand id_4;
  input wire id_3;
  input wire id_2;
  inout reg id_1;
  assign id_4 = 1;
  logic id_6;
  logic id_7 = 1'd0;
  initial begin : LABEL_0
    id_1 = 1 < id_5[1];
  end
  assign id_4 = 1;
  parameter id_8 = -1;
  localparam id_9 = 1'b0;
  assign id_5[{1{-1}}] = id_3;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_1,
      id_9,
      id_6,
      id_6
  );
endmodule
