
*** Running vivado
    with args -log electricity_cipher.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source electricity_cipher.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source electricity_cipher.tcl -notrace
Command: synth_design -top electricity_cipher -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 949.668 ; gain = 234.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'electricity_cipher' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/encryption.vhd:17]
INFO: [Synth 8-3491] module 'memory_randnum' declared at 'C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_randnum.vhd:7' bound to instance 'rannum_mem' of component 'memory_randnum' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/encryption.vhd:91]
INFO: [Synth 8-638] synthesizing module 'memory_randnum' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_randnum.vhd:17]
WARNING: [Synth 8-614] signal 'Rst' is read in the process but is not in the sensitivity list [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_randnum.vhd:24]
WARNING: [Synth 8-614] signal 'Target_ADDR_rannum' is read in the process but is not in the sensitivity list [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_randnum.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'memory_randnum' (1#1) [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_randnum.vhd:17]
INFO: [Synth 8-3491] module 'memory_target' declared at 'C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_target.vhd:7' bound to instance 'target_mem_E' of component 'memory_target' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/encryption.vhd:102]
INFO: [Synth 8-638] synthesizing module 'memory_target' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_target.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'memory_target' (2#1) [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_target.vhd:15]
INFO: [Synth 8-3491] module 'memory_source' declared at 'C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_source.vhd:5' bound to instance 'source_mem_E' of component 'memory_source' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/encryption.vhd:111]
INFO: [Synth 8-638] synthesizing module 'memory_source' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_source.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'memory_source' (3#1) [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_source.vhd:11]
INFO: [Synth 8-3491] module 'Random_Number_8' declared at 'C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd:5' bound to instance 'RanNumber' of component 'Random_Number_8' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/encryption.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Random_Number_8' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd:16]
WARNING: [Synth 8-614] signal 'KeyIn' is read in the process but is not in the sensitivity list [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd:20]
WARNING: [Synth 8-614] signal 'reset_Number' is read in the process but is not in the sensitivity list [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd:20]
WARNING: [Synth 8-614] signal 'Target_ADDR' is read in the process but is not in the sensitivity list [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd:20]
WARNING: [Synth 8-614] signal 'RanNumReg' is read in the process but is not in the sensitivity list [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Random_Number_8' (4#1) [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd:16]
	Parameter L_BITS bound to: 8 - type: integer 
	Parameter M_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Key' declared at 'C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Key.vhd:5' bound to instance 'ROMKey_mem' of component 'Key' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/encryption.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Key' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Key.vhd:14]
	Parameter L_BITS bound to: 8 - type: integer 
	Parameter M_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Key' (5#1) [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Key.vhd:14]
WARNING: [Synth 8-614] signal 'fullcounter' is read in the process but is not in the sensitivity list [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/encryption.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'electricity_cipher' (6#1) [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/encryption.vhd:17]
WARNING: [Synth 8-3331] design memory_target has unconnected port output_addr[7]
WARNING: [Synth 8-3331] design memory_target has unconnected port output_addr[6]
WARNING: [Synth 8-3331] design memory_randnum has unconnected port Output_ADDR_rannum[7]
WARNING: [Synth 8-3331] design memory_randnum has unconnected port Output_ADDR_rannum[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1022.391 ; gain = 306.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.391 ; gain = 306.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.391 ; gain = 306.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1022.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_A'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_A'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[6]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[6]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[5]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[5]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[4]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[4]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[3]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[3]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[2]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[2]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[1]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[1]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[0]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[0]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[7]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DigitOut[7]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[0]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[0]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[1]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[1]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[2]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[2]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[3]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MUXOut[3]'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rs'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rs'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Rst_IBUF'. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/electricity_cipher_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/electricity_cipher_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1114.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1114.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1114.973 ; gain = 399.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1114.973 ; gain = 399.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1114.973 ; gain = 399.426
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory_source_ENCR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'fullcounter_reg' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_randnum.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'RanNum_reg' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'RanNum_ADDR_out_reg' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd:38]
WARNING: [Synth 8-327] inferring latch for variable 'reset_Number_reg' [C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/encryption.vhd:123]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1114.973 ; gain = 399.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 4     
+---RAMs : 
	              512 Bit         RAMs := 2     
+---Muxes : 
	  65 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	 257 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module electricity_cipher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module memory_randnum 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module memory_target 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module memory_source 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  65 Input      8 Bit        Muxes := 1     
Module Random_Number_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module Key 
Detailed RTL Component Info : 
+---Muxes : 
	 257 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reset_Number_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RanNumber/Target_ADDR_reg[7] )
INFO: [Synth 8-3886] merging instance 'source_mem_E/CDOUT_reg[7]' (FD) to 'source_mem_E/CDOUT_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (LED_B_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RanNumber/RanNum_ADDR_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (RanNumber/RanNum_ADDR_out_reg[7]) is unused and will be removed from module electricity_cipher.
WARNING: [Synth 8-3332] Sequential element (reset_Number_reg) is unused and will be removed from module electricity_cipher.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.973 ; gain = 399.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------+--------------------------------------+-----------+----------------------+-------------+
|Module Name        | RTL Object                           | Inference | Size (Depth x Width) | Primitives  | 
+-------------------+--------------------------------------+-----------+----------------------+-------------+
|electricity_cipher | rannum_mem/memory_target_randnum_reg | Implied   | 64 x 8               | RAM64M x 3	 | 
|electricity_cipher | target_mem_E/memory_target_ENCR_reg  | Implied   | 64 x 8               | RAM64M x 3	 | 
+-------------------+--------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.973 ; gain = 399.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.973 ; gain = 399.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-------------------+--------------------------------------+-----------+----------------------+-------------+
|Module Name        | RTL Object                           | Inference | Size (Depth x Width) | Primitives  | 
+-------------------+--------------------------------------+-----------+----------------------+-------------+
|electricity_cipher | rannum_mem/memory_target_randnum_reg | Implied   | 64 x 8               | RAM64M x 3	 | 
|electricity_cipher | target_mem_E/memory_target_ENCR_reg  | Implied   | 64 x 8               | RAM64M x 3	 | 
+-------------------+--------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1118.957 ; gain = 403.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop RanNumber/Target_ADDR_reg[6] is being inverted and renamed to RanNumber/Target_ADDR_reg[6]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.762 ; gain = 408.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.762 ; gain = 408.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.762 ; gain = 408.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.762 ; gain = 408.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.762 ; gain = 408.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.762 ; gain = 408.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    45|
|3     |LUT1   |     9|
|4     |LUT2   |   153|
|5     |LUT3   |    16|
|6     |LUT4   |    12|
|7     |LUT5   |    10|
|8     |LUT6   |    30|
|9     |RAM64M |     6|
|10    |FDCE   |   132|
|11    |FDPE   |     9|
|12    |FDRE   |    57|
|13    |LD     |    14|
|14    |LDC    |     8|
|15    |LDP    |     1|
|16    |IBUF   |    11|
|17    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------------+----------------+------+
|      |Instance       |Module          |Cells |
+------+---------------+----------------+------+
|1     |top            |                |   518|
|2     |  RanNumber    |Random_Number_8 |    80|
|3     |  rannum_mem   |memory_randnum  |    15|
|4     |  source_mem_E |memory_source   |    22|
|5     |  target_mem_E |memory_target   |    21|
+------+---------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.762 ; gain = 408.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1123.762 ; gain = 315.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.762 ; gain = 408.215
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1135.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1141.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  LD => LDCE: 14 instances
  LDC => LDCE: 8 instances
  LDP => LDPE (inverted pins: G): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 58 Warnings, 41 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1141.750 ; gain = 717.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1141.750 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/robin/AppData/Roaming/Xilinx/Vivado/Val_Emitter/Val_Emitter.runs/synth_1/electricity_cipher.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file electricity_cipher_utilization_synth.rpt -pb electricity_cipher_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 17 16:59:56 2021...
