#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Feb 14 21:15:52 2015
# Process ID: 9484
# Log file: C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ip_repo/ECG_Detector_1.0/vivado.log
# Journal file: C:/Users/Antti/Documents/GitHub/Thesis/Vivado/ip_repo/ECG_Detector_1.0\vivado.jou
#-----------------------------------------------------------
source build.tcl
# set origin_dir [file dirname [info script]]
# create_project ECG_Detector_v1_0 $origin_dir/../../../../../VivadoProjects/IP_projects/ecg_detector_v1_0_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set proj_dir [get_property directory [current_project]]
# set obj [get_projects ECG_Detector_v1_0]
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "part" "xc7z020clg484-1" $obj
# set_property "simulator_language" "Mixed" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize "$origin_dir/../"] [file normalize "$origin_dir/../"]" $obj
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "$origin_dir/hdl/ECG_Detector_v1_0_CTRL_AXI.vhd"]"\
#  "[file normalize "$origin_dir/hdl/ECG_Detector_v1_0_DE_NSD_IN_AXIS.vhd"]"\
#  "[file normalize "$origin_dir/hdl/ECG_Detector_v1_0_NSY_IN_AXIS.vhd"]"\
#  "[file normalize "$origin_dir/hdl/ECG_Detector_v1_0_SQR_IN_AXIS.vhd"]"\
#  "[file normalize "$origin_dir/hdl/ECG_Detector_v1_0_DIFF_IN_AXIS.vhd"]"\
#  "[file normalize "$origin_dir/hdl/ECG_Detector_v1_0_INTEG_IN_AXIS.vhd"]"\
#  "[file normalize "$origin_dir/hdl/ECG_Detector_v1_0_TX_SMP_01_AXIS.vhd"]"\
#  "[file normalize "$origin_dir/hdl/ECG_Detector_v1_0_TX_SMP_02_AXIS.vhd"]"\
#  "[file normalize "$origin_dir/hdl/ECG_Detector_v1_0_S_AXI_INTR.vhd"]"\
#  "[file normalize "$origin_dir/hdl/ECG_Detector_v1_0.vhd"]"\
#  "[file normalize "$origin_dir/component.xml"]"\
# ]
# add_files -norecurse -fileset $obj $files
# set file "hdl/ECG_Detector_v1_0_CTRL_AXI.vhd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "VHDL" $file_obj
# set file "hdl/ECG_Detector_v1_0_DE_NSD_IN_AXIS.vhd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "VHDL" $file_obj
# set file "hdl/ECG_Detector_v1_0_NSY_IN_AXIS.vhd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "VHDL" $file_obj
# set file "hdl/ECG_Detector_v1_0_SQR_IN_AXIS.vhd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "VHDL" $file_obj
# set file "hdl/ECG_Detector_v1_0_DIFF_IN_AXIS.vhd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "VHDL" $file_obj
# set file "hdl/ECG_Detector_v1_0_INTEG_IN_AXIS.vhd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "VHDL" $file_obj
# set file "hdl/ECG_Detector_v1_0_TX_SMP_01_AXIS.vhd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "VHDL" $file_obj
# set file "hdl/ECG_Detector_v1_0_TX_SMP_02_AXIS.vhd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "VHDL" $file_obj
# set file "hdl/ECG_Detector_v1_0_S_AXI_INTR.vhd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "VHDL" $file_obj
# set file "hdl/ECG_Detector_v1_0.vhd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "VHDL" $file_obj
# set file "ECG_Detector_1.0/component.xml"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property "file_type" "IP-XACT" $file_obj
# set obj [get_filesets sources_1]
# set_property "top" "ECG_Detector_v1_0" $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set_property "top" "ECG_Detector_v1_0" $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#   create_run -name synth_1 -part xc7z020clg484-1 -flow {Vivado Synthesis 2014} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2014" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property "part" "xc7z020clg484-1" $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#   create_run -name impl_1 -part xc7z020clg484-1 -flow {Vivado Implementation 2014} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2014" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property "part" "xc7z020clg484-1" $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:ECG_Detector_v1_0"
INFO: Project created:ECG_Detector_v1_0
INFO: [Common 17-206] Exiting Vivado at Sat Feb 14 21:15:55 2015...
