\hypertarget{struct_l_p_c___s_d_m_m_c___t}{}\section{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T Struct Reference}
\label{struct_l_p_c___s_d_m_m_c___t}\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}


S\+D/\+M\+MC \& S\+D\+IO register block structure.  




{\ttfamily \#include $<$sdif\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a2fbfe51e11aa29e544779fde6ed3efcc}{C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a3add899c23e19943d9bb861e82674a43}{P\+W\+R\+EN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a99aeeb0c8295abf54c9d3edbc3dce2f8}{C\+L\+K\+D\+IV}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_acee37fc97f323d4690407086a1634e1a}{C\+L\+K\+S\+RC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a987dfd7301dc03ee1d6cca4605eab8d6}{C\+L\+K\+E\+NA}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a50ffd2ff08194cbaafdfe96a58a813df}{T\+M\+O\+UT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a90b46bdd4bcf06d7f722a35c07113346}{C\+T\+Y\+PE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a66f261cc56afffc8214127f088645bb7}{B\+L\+K\+S\+IZ}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a09af8ae4bca60a2ff93096b8b28be553}{B\+Y\+T\+C\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_ac9490973ed0dba888c9c93fc9468211f}{I\+N\+T\+M\+A\+SK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a24c0d4af8466eff44d5ae689ac8d4957}{C\+M\+D\+A\+RG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a796e22cdf6036df55137c9dcd3cb4c36}{C\+MD}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_acaf083451ec2e8b3c66b0acd0924d877}{R\+E\+S\+P0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_aa3173bbae375110ec8b251ede0b9b7bd}{R\+E\+S\+P1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a7870ca2182f0b9b6350937286ecc45f3}{R\+E\+S\+P2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_abed7fd55f021ad496ccb486c2186aba1}{R\+E\+S\+P3}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a31e290eb9859754f735bf9fa36e507ca}{M\+I\+N\+T\+S\+TS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a6936fd41c2791363d8d59f4230875d11}{R\+I\+N\+T\+S\+TS}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_ac601b7aab46dc89b9c8ba8524ddb9dde}{S\+T\+A\+T\+US}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_ac14e3c24d4fca64a99b41d7cf2dd90b5}{F\+I\+F\+O\+TH}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a3f78743fc8e1f904189132191b1244ed}{C\+D\+E\+T\+E\+CT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a0ac56ebd69913582f1b0d650b920df3b}{W\+R\+T\+P\+RT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a814abc329cc5252e3c7e3b50a5d0a570}{G\+P\+IO}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a07c77ca70a78e8a1341742afed786af1}{T\+C\+B\+C\+NT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a011a776be042ec0a3ab8b44e49241d5f}{T\+B\+B\+C\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a7abb45941fcf29af71b0bd3f290e2ffe}{D\+E\+B\+N\+CE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a5c82387f2d3171cbecf00f1c0f7577e2}{U\+S\+R\+ID}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_acb3ae0051d072537ba2c3ae418e3ad12}{V\+E\+R\+ID}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_ab91d39cf78b049bc2d822071fffe2816}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a205f9feb5039bd83958cc7de2e237444}{U\+H\+S\+\_\+\+R\+EG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_afdf5907d942f58974faed2744cb24cb0}{R\+S\+T\+\_\+N}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_ac8f26f070fd32056ffe8c7a9f9532055}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a31d2a920d865a8fb0905448222ec8d6e}{B\+M\+OD}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_aaf0203775caca284444c5fca1c385224}{P\+L\+D\+M\+ND}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a674862ec48e5b392ff81b620fda3da62}{D\+B\+A\+D\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_ad50c21091e980af7e8dd0a5eb4f75d4c}{I\+D\+S\+TS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_adff53d66e2137fb0569e46d5c771822e}{I\+D\+I\+N\+T\+EN}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a7d53c194e4929800bd724142ba2aa949}{D\+S\+C\+A\+D\+DR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_d_m_m_c___t_a330db89ebea4b6cfbdfa440390361a8a}{B\+U\+F\+A\+D\+DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+D/\+M\+MC \& S\+D\+IO register block structure. 

Definition at line 47 of file sdif\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a66f261cc56afffc8214127f088645bb7}\label{struct_l_p_c___s_d_m_m_c___t_a66f261cc56afffc8214127f088645bb7}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!B\+L\+K\+S\+IZ@{B\+L\+K\+S\+IZ}}
\index{B\+L\+K\+S\+IZ@{B\+L\+K\+S\+IZ}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{B\+L\+K\+S\+IZ}{BLKSIZ}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+B\+L\+K\+S\+IZ}

Block Size Register 

Definition at line 55 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a31d2a920d865a8fb0905448222ec8d6e}\label{struct_l_p_c___s_d_m_m_c___t_a31d2a920d865a8fb0905448222ec8d6e}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!B\+M\+OD@{B\+M\+OD}}
\index{B\+M\+OD@{B\+M\+OD}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{B\+M\+OD}{BMOD}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+B\+M\+OD}

Bus Mode Register 

Definition at line 80 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a330db89ebea4b6cfbdfa440390361a8a}\label{struct_l_p_c___s_d_m_m_c___t_a330db89ebea4b6cfbdfa440390361a8a}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!B\+U\+F\+A\+D\+DR@{B\+U\+F\+A\+D\+DR}}
\index{B\+U\+F\+A\+D\+DR@{B\+U\+F\+A\+D\+DR}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{B\+U\+F\+A\+D\+DR}{BUFADDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+B\+U\+F\+A\+D\+DR}

Current Buffer Descriptor Address Register 

Definition at line 86 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a09af8ae4bca60a2ff93096b8b28be553}\label{struct_l_p_c___s_d_m_m_c___t_a09af8ae4bca60a2ff93096b8b28be553}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!B\+Y\+T\+C\+NT@{B\+Y\+T\+C\+NT}}
\index{B\+Y\+T\+C\+NT@{B\+Y\+T\+C\+NT}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{B\+Y\+T\+C\+NT}{BYTCNT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+B\+Y\+T\+C\+NT}

Byte Count Register 

Definition at line 56 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a3f78743fc8e1f904189132191b1244ed}\label{struct_l_p_c___s_d_m_m_c___t_a3f78743fc8e1f904189132191b1244ed}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!C\+D\+E\+T\+E\+CT@{C\+D\+E\+T\+E\+CT}}
\index{C\+D\+E\+T\+E\+CT@{C\+D\+E\+T\+E\+CT}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+D\+E\+T\+E\+CT}{CDETECT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+C\+D\+E\+T\+E\+CT}

Card Detect Register 

Definition at line 68 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a99aeeb0c8295abf54c9d3edbc3dce2f8}\label{struct_l_p_c___s_d_m_m_c___t_a99aeeb0c8295abf54c9d3edbc3dce2f8}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!C\+L\+K\+D\+IV@{C\+L\+K\+D\+IV}}
\index{C\+L\+K\+D\+IV@{C\+L\+K\+D\+IV}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+L\+K\+D\+IV}{CLKDIV}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+C\+L\+K\+D\+IV}

Clock Divider Register 

Definition at line 50 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a987dfd7301dc03ee1d6cca4605eab8d6}\label{struct_l_p_c___s_d_m_m_c___t_a987dfd7301dc03ee1d6cca4605eab8d6}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!C\+L\+K\+E\+NA@{C\+L\+K\+E\+NA}}
\index{C\+L\+K\+E\+NA@{C\+L\+K\+E\+NA}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+L\+K\+E\+NA}{CLKENA}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+C\+L\+K\+E\+NA}

Clock Enable Register 

Definition at line 52 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_acee37fc97f323d4690407086a1634e1a}\label{struct_l_p_c___s_d_m_m_c___t_acee37fc97f323d4690407086a1634e1a}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!C\+L\+K\+S\+RC@{C\+L\+K\+S\+RC}}
\index{C\+L\+K\+S\+RC@{C\+L\+K\+S\+RC}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+L\+K\+S\+RC}{CLKSRC}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+C\+L\+K\+S\+RC}

SD Clock Source Register 

Definition at line 51 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a796e22cdf6036df55137c9dcd3cb4c36}\label{struct_l_p_c___s_d_m_m_c___t_a796e22cdf6036df55137c9dcd3cb4c36}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!C\+MD@{C\+MD}}
\index{C\+MD@{C\+MD}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+MD}{CMD}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+C\+MD}

Command Register 

Definition at line 59 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a24c0d4af8466eff44d5ae689ac8d4957}\label{struct_l_p_c___s_d_m_m_c___t_a24c0d4af8466eff44d5ae689ac8d4957}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!C\+M\+D\+A\+RG@{C\+M\+D\+A\+RG}}
\index{C\+M\+D\+A\+RG@{C\+M\+D\+A\+RG}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+M\+D\+A\+RG}{CMDARG}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+C\+M\+D\+A\+RG}

Command Argument Register 

Definition at line 58 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a2fbfe51e11aa29e544779fde6ed3efcc}\label{struct_l_p_c___s_d_m_m_c___t_a2fbfe51e11aa29e544779fde6ed3efcc}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+C\+T\+RL}

$<$ S\+D\+M\+MC Structure Control Register 

Definition at line 48 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a90b46bdd4bcf06d7f722a35c07113346}\label{struct_l_p_c___s_d_m_m_c___t_a90b46bdd4bcf06d7f722a35c07113346}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!C\+T\+Y\+PE@{C\+T\+Y\+PE}}
\index{C\+T\+Y\+PE@{C\+T\+Y\+PE}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+T\+Y\+PE}{CTYPE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+C\+T\+Y\+PE}

Card Type Register 

Definition at line 54 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a674862ec48e5b392ff81b620fda3da62}\label{struct_l_p_c___s_d_m_m_c___t_a674862ec48e5b392ff81b620fda3da62}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!D\+B\+A\+D\+DR@{D\+B\+A\+D\+DR}}
\index{D\+B\+A\+D\+DR@{D\+B\+A\+D\+DR}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+B\+A\+D\+DR}{DBADDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+D\+B\+A\+D\+DR}

Descriptor List Base Address Register 

Definition at line 82 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a7abb45941fcf29af71b0bd3f290e2ffe}\label{struct_l_p_c___s_d_m_m_c___t_a7abb45941fcf29af71b0bd3f290e2ffe}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!D\+E\+B\+N\+CE@{D\+E\+B\+N\+CE}}
\index{D\+E\+B\+N\+CE@{D\+E\+B\+N\+CE}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+E\+B\+N\+CE}{DEBNCE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+D\+E\+B\+N\+CE}

Debounce Count Register 

Definition at line 73 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a7d53c194e4929800bd724142ba2aa949}\label{struct_l_p_c___s_d_m_m_c___t_a7d53c194e4929800bd724142ba2aa949}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!D\+S\+C\+A\+D\+DR@{D\+S\+C\+A\+D\+DR}}
\index{D\+S\+C\+A\+D\+DR@{D\+S\+C\+A\+D\+DR}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+S\+C\+A\+D\+DR}{DSCADDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+D\+S\+C\+A\+D\+DR}

Current Host Descriptor Address Register 

Definition at line 85 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_ac14e3c24d4fca64a99b41d7cf2dd90b5}\label{struct_l_p_c___s_d_m_m_c___t_ac14e3c24d4fca64a99b41d7cf2dd90b5}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!F\+I\+F\+O\+TH@{F\+I\+F\+O\+TH}}
\index{F\+I\+F\+O\+TH@{F\+I\+F\+O\+TH}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{F\+I\+F\+O\+TH}{FIFOTH}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+F\+I\+F\+O\+TH}

F\+I\+FO Threshold Watermark Register 

Definition at line 67 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a814abc329cc5252e3c7e3b50a5d0a570}\label{struct_l_p_c___s_d_m_m_c___t_a814abc329cc5252e3c7e3b50a5d0a570}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!G\+P\+IO@{G\+P\+IO}}
\index{G\+P\+IO@{G\+P\+IO}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{G\+P\+IO}{GPIO}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+G\+P\+IO}

General Purpose Input/\+Output Register 

Definition at line 70 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_adff53d66e2137fb0569e46d5c771822e}\label{struct_l_p_c___s_d_m_m_c___t_adff53d66e2137fb0569e46d5c771822e}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!I\+D\+I\+N\+T\+EN@{I\+D\+I\+N\+T\+EN}}
\index{I\+D\+I\+N\+T\+EN@{I\+D\+I\+N\+T\+EN}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{I\+D\+I\+N\+T\+EN}{IDINTEN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+I\+D\+I\+N\+T\+EN}

Internal D\+M\+AC Interrupt Enable Register 

Definition at line 84 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_ad50c21091e980af7e8dd0a5eb4f75d4c}\label{struct_l_p_c___s_d_m_m_c___t_ad50c21091e980af7e8dd0a5eb4f75d4c}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!I\+D\+S\+TS@{I\+D\+S\+TS}}
\index{I\+D\+S\+TS@{I\+D\+S\+TS}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{I\+D\+S\+TS}{IDSTS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+I\+D\+S\+TS}

Internal D\+M\+AC Status Register 

Definition at line 83 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_ac9490973ed0dba888c9c93fc9468211f}\label{struct_l_p_c___s_d_m_m_c___t_ac9490973ed0dba888c9c93fc9468211f}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!I\+N\+T\+M\+A\+SK@{I\+N\+T\+M\+A\+SK}}
\index{I\+N\+T\+M\+A\+SK@{I\+N\+T\+M\+A\+SK}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{I\+N\+T\+M\+A\+SK}{INTMASK}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+I\+N\+T\+M\+A\+SK}

Interrupt Mask Register 

Definition at line 57 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a31e290eb9859754f735bf9fa36e507ca}\label{struct_l_p_c___s_d_m_m_c___t_a31e290eb9859754f735bf9fa36e507ca}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!M\+I\+N\+T\+S\+TS@{M\+I\+N\+T\+S\+TS}}
\index{M\+I\+N\+T\+S\+TS@{M\+I\+N\+T\+S\+TS}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{M\+I\+N\+T\+S\+TS}{MINTSTS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+M\+I\+N\+T\+S\+TS}

Masked Interrupt Status Register 

Definition at line 64 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_aaf0203775caca284444c5fca1c385224}\label{struct_l_p_c___s_d_m_m_c___t_aaf0203775caca284444c5fca1c385224}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!P\+L\+D\+M\+ND@{P\+L\+D\+M\+ND}}
\index{P\+L\+D\+M\+ND@{P\+L\+D\+M\+ND}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{P\+L\+D\+M\+ND}{PLDMND}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+P\+L\+D\+M\+ND}

Poll Demand Register 

Definition at line 81 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a3add899c23e19943d9bb861e82674a43}\label{struct_l_p_c___s_d_m_m_c___t_a3add899c23e19943d9bb861e82674a43}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!P\+W\+R\+EN@{P\+W\+R\+EN}}
\index{P\+W\+R\+EN@{P\+W\+R\+EN}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{P\+W\+R\+EN}{PWREN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+P\+W\+R\+EN}

Power Enable Register 

Definition at line 49 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_ab91d39cf78b049bc2d822071fffe2816}\label{struct_l_p_c___s_d_m_m_c___t_ab91d39cf78b049bc2d822071fffe2816}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0}



Definition at line 76 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_ac8f26f070fd32056ffe8c7a9f9532055}\label{struct_l_p_c___s_d_m_m_c___t_ac8f26f070fd32056ffe8c7a9f9532055}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D1}



Definition at line 79 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_acaf083451ec2e8b3c66b0acd0924d877}\label{struct_l_p_c___s_d_m_m_c___t_acaf083451ec2e8b3c66b0acd0924d877}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!R\+E\+S\+P0@{R\+E\+S\+P0}}
\index{R\+E\+S\+P0@{R\+E\+S\+P0}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+P0}{RESP0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+R\+E\+S\+P0}

Response Register 0 

Definition at line 60 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_aa3173bbae375110ec8b251ede0b9b7bd}\label{struct_l_p_c___s_d_m_m_c___t_aa3173bbae375110ec8b251ede0b9b7bd}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!R\+E\+S\+P1@{R\+E\+S\+P1}}
\index{R\+E\+S\+P1@{R\+E\+S\+P1}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+P1}{RESP1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+R\+E\+S\+P1}

Response Register 1 

Definition at line 61 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a7870ca2182f0b9b6350937286ecc45f3}\label{struct_l_p_c___s_d_m_m_c___t_a7870ca2182f0b9b6350937286ecc45f3}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!R\+E\+S\+P2@{R\+E\+S\+P2}}
\index{R\+E\+S\+P2@{R\+E\+S\+P2}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+P2}{RESP2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+R\+E\+S\+P2}

Response Register 2 

Definition at line 62 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_abed7fd55f021ad496ccb486c2186aba1}\label{struct_l_p_c___s_d_m_m_c___t_abed7fd55f021ad496ccb486c2186aba1}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!R\+E\+S\+P3@{R\+E\+S\+P3}}
\index{R\+E\+S\+P3@{R\+E\+S\+P3}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+P3}{RESP3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+R\+E\+S\+P3}

Response Register 3 

Definition at line 63 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a6936fd41c2791363d8d59f4230875d11}\label{struct_l_p_c___s_d_m_m_c___t_a6936fd41c2791363d8d59f4230875d11}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!R\+I\+N\+T\+S\+TS@{R\+I\+N\+T\+S\+TS}}
\index{R\+I\+N\+T\+S\+TS@{R\+I\+N\+T\+S\+TS}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+I\+N\+T\+S\+TS}{RINTSTS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+R\+I\+N\+T\+S\+TS}

Raw Interrupt Status Register 

Definition at line 65 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_afdf5907d942f58974faed2744cb24cb0}\label{struct_l_p_c___s_d_m_m_c___t_afdf5907d942f58974faed2744cb24cb0}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!R\+S\+T\+\_\+N@{R\+S\+T\+\_\+N}}
\index{R\+S\+T\+\_\+N@{R\+S\+T\+\_\+N}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+S\+T\+\_\+N}{RST\_N}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+R\+S\+T\+\_\+N}

Hardware Reset 

Definition at line 78 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_ac601b7aab46dc89b9c8ba8524ddb9dde}\label{struct_l_p_c___s_d_m_m_c___t_ac601b7aab46dc89b9c8ba8524ddb9dde}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!S\+T\+A\+T\+US@{S\+T\+A\+T\+US}}
\index{S\+T\+A\+T\+US@{S\+T\+A\+T\+US}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+US}{STATUS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+US}

Status Register 

Definition at line 66 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a011a776be042ec0a3ab8b44e49241d5f}\label{struct_l_p_c___s_d_m_m_c___t_a011a776be042ec0a3ab8b44e49241d5f}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!T\+B\+B\+C\+NT@{T\+B\+B\+C\+NT}}
\index{T\+B\+B\+C\+NT@{T\+B\+B\+C\+NT}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{T\+B\+B\+C\+NT}{TBBCNT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+T\+B\+B\+C\+NT}

Transferred Host to B\+I\+U-\/\+F\+I\+FO Byte Count Register 

Definition at line 72 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a07c77ca70a78e8a1341742afed786af1}\label{struct_l_p_c___s_d_m_m_c___t_a07c77ca70a78e8a1341742afed786af1}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!T\+C\+B\+C\+NT@{T\+C\+B\+C\+NT}}
\index{T\+C\+B\+C\+NT@{T\+C\+B\+C\+NT}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{T\+C\+B\+C\+NT}{TCBCNT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+T\+C\+B\+C\+NT}

Transferred C\+IU Card Byte Count Register 

Definition at line 71 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a50ffd2ff08194cbaafdfe96a58a813df}\label{struct_l_p_c___s_d_m_m_c___t_a50ffd2ff08194cbaafdfe96a58a813df}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!T\+M\+O\+UT@{T\+M\+O\+UT}}
\index{T\+M\+O\+UT@{T\+M\+O\+UT}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{T\+M\+O\+UT}{TMOUT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+T\+M\+O\+UT}

Timeout Register 

Definition at line 53 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a205f9feb5039bd83958cc7de2e237444}\label{struct_l_p_c___s_d_m_m_c___t_a205f9feb5039bd83958cc7de2e237444}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!U\+H\+S\+\_\+\+R\+EG@{U\+H\+S\+\_\+\+R\+EG}}
\index{U\+H\+S\+\_\+\+R\+EG@{U\+H\+S\+\_\+\+R\+EG}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{U\+H\+S\+\_\+\+R\+EG}{UHS\_REG}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+U\+H\+S\+\_\+\+R\+EG}

U\+H\+S-\/1 Register 

Definition at line 77 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a5c82387f2d3171cbecf00f1c0f7577e2}\label{struct_l_p_c___s_d_m_m_c___t_a5c82387f2d3171cbecf00f1c0f7577e2}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!U\+S\+R\+ID@{U\+S\+R\+ID}}
\index{U\+S\+R\+ID@{U\+S\+R\+ID}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{U\+S\+R\+ID}{USRID}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+U\+S\+R\+ID}

User ID Register 

Definition at line 74 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_acb3ae0051d072537ba2c3ae418e3ad12}\label{struct_l_p_c___s_d_m_m_c___t_acb3ae0051d072537ba2c3ae418e3ad12}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!V\+E\+R\+ID@{V\+E\+R\+ID}}
\index{V\+E\+R\+ID@{V\+E\+R\+ID}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{V\+E\+R\+ID}{VERID}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+V\+E\+R\+ID}

Version ID Register 

Definition at line 75 of file sdif\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_d_m_m_c___t_a0ac56ebd69913582f1b0d650b920df3b}\label{struct_l_p_c___s_d_m_m_c___t_a0ac56ebd69913582f1b0d650b920df3b}} 
\index{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}!W\+R\+T\+P\+RT@{W\+R\+T\+P\+RT}}
\index{W\+R\+T\+P\+RT@{W\+R\+T\+P\+RT}!L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{W\+R\+T\+P\+RT}{WRTPRT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+::\+W\+R\+T\+P\+RT}

Write Protect Register 

Definition at line 69 of file sdif\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{sdif__18xx__43xx_8h}{sdif\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
