{:input (genetic.crossover/dumb-crossover 224147149 (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing_9 , wire2_6, \\wire:missing_edge , wire25_43);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire10_11_13_14;\n  wire wire10_17;\n  wire \\wire12_:missing_6 ;\n  wire \\wire13_:missing ;\n  wire wire15_16_19_22;\n  wire wire15_18;\n  wire wire15_23;\n  wire wire15_39;\n  wire wire15_40;\n  wire wire15_42;\n  wire \\wire15_:missing ;\n  wire \\wire15_:missing_35 ;\n  wire \\wire15_:missing_9 ;\n  wire wire16;\n  wire wire19;\n  input \\wire1_:missing_9 ;\n  wire \\wire1_:missing_9 ;\n  wire wire21_24;\n  wire wire22;\n  wire wire23;\n  output wire25_43;\n  wire wire25_43;\n  wire \\wire27_:missing_44 ;\n  wire \\wire28_:missing_45_47 ;\n  wire wire29;\n  output wire2_6;\n  wire wire2_6;\n  wire wire30_6;\n  wire \\wire30_:missing ;\n  wire wire31_6_49;\n  wire \\wire31_:missing ;\n  wire wire32_46;\n  wire \\wire32_:missing ;\n  wire wire33_36;\n  wire wire33_37;\n  wire wire34_6_48;\n  wire \\wire37_:missing_6 ;\n  wire \\wire38_:missing ;\n  wire wire46_49;\n  wire \\wire4_:missing_20 ;\n  wire wire5_6;\n  wire \\wire5_:missing ;\n  wire wire7_21;\n  wire \\wire7_:missing ;\n  wire wire8_11;\n  wire wire8_12;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_36_38_39 ;\n  wire \\wire:missing_36_38_40 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_6_24 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> wire5_6;\n  assign wire5_6 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire30_:missing  = 2'h1 >> wire30_6;\n  assign \\wire31_:missing  = 2'h1 >> wire31_6_49;\n  assign \\wire32_:missing  = 2'h1 >> wire32_46;\n  assign wire33_37 = 2'h1 >> wire33_36;\n  assign \\wire:missing_edge  = 2'h1 >> wire34_6_48;\n  assign \\wire:missing_35  = 4'h8 >> { \\wire15_:missing_35 , \\wire15_:missing_35  };\n  assign wire33_36 = 4'h8 >> { \\wire:missing_36_38_40 , \\wire:missing_36_38_39  };\n  assign \\wire:missing_37  = 4'h6 >> { wire33_37, \\wire37_:missing_6  };\n  assign \\wire38_:missing  = 4'h8 >> { \\wire:missing_36_38_40 , \\wire:missing_36_38_39  };\n  assign \\wire7_:missing  = 2'h1 >> wire7_21;\n  assign \\wire:missing_edge  = 2'hx >> \\wire28_:missing_45_47 ;\n  assign wire8_12 = 2'h1 >> wire8_11;\n  assign \\wire:missing_9  = 4'h8 >> { \\wire15_:missing_9 , \\wire1_:missing_9  };\n  assign wire10_17 = 4'h2 >> { \\wire:missing_edge , wire10_11_13_14 };\n  assign wire8_11 = 4'h8 >> { \\wire:missing_edge , wire10_11_13_14 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire8_12, \\wire12_:missing_6  };\n  assign \\wire13_:missing  = 4'h8 >> { \\wire:missing_edge , wire10_11_13_14 };\n  assign \\wire4_:missing_20  = 1'h1;\n  assign \\wire27_:missing_44  = 1'h0;\n  assign \\wire28_:missing_45_47  = 1'h1;\n  assign wire29 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire46_49 = wire31_6_49;\n  assign \\wire:missing_edge  = wire34_6_48;\n  assign wire32_46 = wire46_49;\n  assign \\wire:missing_edge  = \\wire28_:missing_45_47 ;\n  assign \\wire:missing_edge  = \\wire27_:missing_44 ;\n  assign wire25_43 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire15_42;\n  assign \\wire:missing_41  = \\wire:missing_edge ;\n  assign \\wire:missing_36_38_40  = wire15_40;\n  assign \\wire:missing_36_38_39  = wire15_39;\n  assign wire21_24 = \\wire:missing_6_24 ;\n  assign wire23 = wire15_23;\n  assign wire22 = wire15_16_19_22;\n  assign wire7_21 = wire21_24;\n  assign \\wire:missing_edge  = \\wire4_:missing_20 ;\n  assign wire19 = wire15_16_19_22;\n  assign \\wire:missing_18  = wire15_18;\n  assign \\wire:missing_edge  = wire10_17;\n  assign wire16 = wire15_16_19_22;\n  assign \\wire15_:missing  = \\wire:missing_edge ;\n  assign wire10_11_13_14 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:3.1-108.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing_9 , wire2_6, \\wire:missing_edge , wire25_43);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:7.8-7.23\" *)\n  wire wire10_11_13_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:8.8-8.17\" *)\n  wire wire10_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:10.8-10.24\" *)\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:16.8-16.17\" *)\n  wire wire15_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:17.8-17.24\" *)\n  wire \\wire15_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:22.9-22.26\" *)\n  input \\wire1_:missing_9 ;\n  wire \\wire1_:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:27.10-27.19\" *)\n  output wire25_43;\n  wire wire25_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:29.8-29.27\" *)\n  wire \\wire27_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:30.8-30.30\" *)\n  wire \\wire28_:missing_45_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:31.8-31.14\" *)\n  wire wire29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:32.10-32.17\" *)\n  output wire2_6;\n  wire wire2_6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:42.8-42.19\" *)\n  wire wire34_6_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:46.8-46.26\" *)\n  wire \\wire4_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:47.8-47.15\" *)\n  wire wire5_6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:48.8-48.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:51.8-51.16\" *)\n  wire wire8_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:52.8-52.16\" *)\n  wire wire8_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:58.8-58.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B35D768B.v:61.10-61.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_11_13_14 = 1'h1;\n  assign wire10_17 = 1'h1;\n  assign \\wire13_:missing  = 1'h1;\n  assign wire15_42 = 1'h1;\n  assign \\wire15_:missing  = 1'h1;\n  assign wire25_43 = 1'h1;\n  assign \\wire27_:missing_44  = 1'h0;\n  assign \\wire28_:missing_45_47  = 1'h1;\n  assign wire29 = 1'h0;\n  assign wire2_6 = 1'hx;\n  assign wire34_6_48 = 1'h1;\n  assign \\wire4_:missing_20  = 1'h1;\n  assign wire5_6 = 1'h0;\n  assign \\wire5_:missing  = 1'h1;\n  assign wire8_11 = 1'h1;\n  assign wire8_12 = 1'h0;\n  assign \\wire:missing_41  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:34:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8/src/top.v'.\nSBY  2:34:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] Copy '/tmp/fuzzmount2DDF5D8C/B35D768B.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8/src/B35D768B.v'.\nSBY  2:34:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] Copy '/tmp/fuzzmount2DDF5D8C/B35D768B.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8/src/B35D768B.post.v'.\nSBY  2:34:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] engine_0: abc pdr\nSBY  2:34:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:34:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B35D768B.v:80$47_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B35D768B.v:80$47.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:34:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] base: Warning: Wire presynth.\\wire2_6 is used but has no driver.\nSBY  2:34:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  2:34:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  2:34:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] base: finished (returncode=0)\nSBY  2:34:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:34:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] aig: Warning: Wire presynth.\\wire2_6 is used but has no driver.\nSBY  2:34:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  2:34:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] aig: finished (returncode=0)\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] engine_0: Warning: The network has no constraints.\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] engine_0: finished (returncode=0)\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] engine_0: Status returned by engine: FAIL\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8'.\nSBY  2:34:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc5989fd8] DONE (FAIL, rc=2)\n", :err ""}}}