# 64_bit_SRAM
Designed a 64-bit SRAM memory using 6-transistor (6T) cells in Cadence Virtuoso. Developed detailed schematics and layouts for 6T SRAM cells, focusing on maximizing performance and area efficiency.
