xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc.v,verilog,xil_defaultlib,../../../bd/Uart_xadc/sim/Uart_xadc.v,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
microblaze_v11_0_vh_rfs.vhd,vhdl,microblaze_v11_0_2,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/f871/hdl/microblaze_v11_0_vh_rfs.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_microblaze_0_0/sim/Uart_xadc_microblaze_0_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
lmb_v10_v3_0_vh_rfs.vhd,vhdl,lmb_v10_v3_0_10,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_dlmb_v10_0/sim/Uart_xadc_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_ilmb_v10_0/sim/Uart_xadc_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,vhdl,lmb_bram_if_cntlr_v4_0_17,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_dlmb_bram_if_cntlr_0/sim/Uart_xadc_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_ilmb_bram_if_cntlr_0/sim/Uart_xadc_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_lmb_bram_0/sim/Uart_xadc_lmb_bram_0.v,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
mdm_v3_2_vh_rfs.vhd,vhdl,mdm_v3_2_17,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_mdm_1_0/sim/Uart_xadc_mdm_1_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_clk_wiz_1_0/Uart_xadc_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_clk_wiz_1_0/Uart_xadc_clk_wiz_1_0.v,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_rst_clk_wiz_1_100M_0/sim/Uart_xadc_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
axi_uartlite_v2_0_vh_rfs.vhd,vhdl,axi_uartlite_v2_0_24,../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_axi_uartlite_0_1.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_axi_uartlite_0_1/sim/Uart_xadc_axi_uartlite_0_1.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
