ARM GAS  /tmp/ccE7rVqD.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM1_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM1_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  /tmp/ccE7rVqD.s 			page 2


  33:Core/Src/tim.c **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 8DB0     		sub	sp, sp, #52
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 56
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 27 is_stmt 0 view .LVU2
  40 0004 2422     		movs	r2, #36
  41 0006 0021     		movs	r1, #0
  42 0008 03A8     		add	r0, sp, #12
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 27 is_stmt 0 view .LVU4
  47 000e 0023     		movs	r3, #0
  48 0010 0193     		str	r3, [sp, #4]
  49 0012 0293     		str	r3, [sp, #8]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  50              		.loc 1 45 3 is_stmt 1 view .LVU5
  51              		.loc 1 45 18 is_stmt 0 view .LVU6
  52 0014 1248     		ldr	r0, .L7
  53 0016 134A     		ldr	r2, .L7+4
  54 0018 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  55              		.loc 1 46 3 is_stmt 1 view .LVU7
  56              		.loc 1 46 24 is_stmt 0 view .LVU8
  57 001a 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 47 3 is_stmt 1 view .LVU9
  59              		.loc 1 47 26 is_stmt 0 view .LVU10
  60 001c 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  61              		.loc 1 48 3 is_stmt 1 view .LVU11
  62              		.loc 1 48 21 is_stmt 0 view .LVU12
  63 001e 4FF6FF72 		movw	r2, #65535
  64 0022 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 49 3 is_stmt 1 view .LVU13
  66              		.loc 1 49 28 is_stmt 0 view .LVU14
ARM GAS  /tmp/ccE7rVqD.s 			page 3


  67 0024 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  68              		.loc 1 50 3 is_stmt 1 view .LVU15
  69              		.loc 1 50 32 is_stmt 0 view .LVU16
  70 0026 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 51 3 is_stmt 1 view .LVU17
  72              		.loc 1 51 32 is_stmt 0 view .LVU18
  73 0028 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  74              		.loc 1 52 3 is_stmt 1 view .LVU19
  75              		.loc 1 52 23 is_stmt 0 view .LVU20
  76 002a 0323     		movs	r3, #3
  77 002c 0393     		str	r3, [sp, #12]
  53:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  78              		.loc 1 53 3 is_stmt 1 view .LVU21
  54:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  79              		.loc 1 54 3 view .LVU22
  80              		.loc 1 54 24 is_stmt 0 view .LVU23
  81 002e 0123     		movs	r3, #1
  82 0030 0593     		str	r3, [sp, #20]
  55:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  83              		.loc 1 55 3 is_stmt 1 view .LVU24
  56:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  84              		.loc 1 56 3 view .LVU25
  57:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  85              		.loc 1 57 3 view .LVU26
  58:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  86              		.loc 1 58 3 view .LVU27
  87              		.loc 1 58 24 is_stmt 0 view .LVU28
  88 0032 0993     		str	r3, [sp, #36]
  59:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  89              		.loc 1 59 3 is_stmt 1 view .LVU29
  60:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  90              		.loc 1 60 3 view .LVU30
  61:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
  91              		.loc 1 61 3 view .LVU31
  92              		.loc 1 61 7 is_stmt 0 view .LVU32
  93 0034 03A9     		add	r1, sp, #12
  94 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  95              	.LVL1:
  96              		.loc 1 61 6 view .LVU33
  97 003a 50B9     		cbnz	r0, .L5
  98              	.L2:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  99              		.loc 1 65 3 is_stmt 1 view .LVU34
 100              		.loc 1 65 37 is_stmt 0 view .LVU35
 101 003c 0023     		movs	r3, #0
 102 003e 0193     		str	r3, [sp, #4]
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 103              		.loc 1 66 3 is_stmt 1 view .LVU36
 104              		.loc 1 66 33 is_stmt 0 view .LVU37
 105 0040 0293     		str	r3, [sp, #8]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/ccE7rVqD.s 			page 4


 106              		.loc 1 67 3 is_stmt 1 view .LVU38
 107              		.loc 1 67 7 is_stmt 0 view .LVU39
 108 0042 01A9     		add	r1, sp, #4
 109 0044 0648     		ldr	r0, .L7
 110 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 111              	.LVL2:
 112              		.loc 1 67 6 view .LVU40
 113 004a 28B9     		cbnz	r0, .L6
 114              	.L1:
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c **** }
 115              		.loc 1 75 1 view .LVU41
 116 004c 0DB0     		add	sp, sp, #52
 117              	.LCFI2:
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 4
 120              		@ sp needed
 121 004e 5DF804FB 		ldr	pc, [sp], #4
 122              	.L5:
 123              	.LCFI3:
 124              		.cfi_restore_state
  63:Core/Src/tim.c ****   }
 125              		.loc 1 63 5 is_stmt 1 view .LVU42
 126 0052 FFF7FEFF 		bl	Error_Handler
 127              	.LVL3:
 128 0056 F1E7     		b	.L2
 129              	.L6:
  69:Core/Src/tim.c ****   }
 130              		.loc 1 69 5 view .LVU43
 131 0058 FFF7FEFF 		bl	Error_Handler
 132              	.LVL4:
 133              		.loc 1 75 1 is_stmt 0 view .LVU44
 134 005c F6E7     		b	.L1
 135              	.L8:
 136 005e 00BF     		.align	2
 137              	.L7:
 138 0060 00000000 		.word	.LANCHOR0
 139 0064 002C0140 		.word	1073818624
 140              		.cfi_endproc
 141              	.LFE65:
 143              		.section	.text.MX_TIM2_Init,"ax",%progbits
 144              		.align	1
 145              		.global	MX_TIM2_Init
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu softvfp
 151              	MX_TIM2_Init:
 152              	.LFB66:
  76:Core/Src/tim.c **** /* TIM2 init function */
  77:Core/Src/tim.c **** void MX_TIM2_Init(void)
ARM GAS  /tmp/ccE7rVqD.s 			page 5


  78:Core/Src/tim.c **** {
 153              		.loc 1 78 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 48
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 00B5     		push	{lr}
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 4
 160              		.cfi_offset 14, -4
 161 0002 8DB0     		sub	sp, sp, #52
 162              	.LCFI5:
 163              		.cfi_def_cfa_offset 56
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 164              		.loc 1 84 3 view .LVU46
 165              		.loc 1 84 27 is_stmt 0 view .LVU47
 166 0004 2422     		movs	r2, #36
 167 0006 0021     		movs	r1, #0
 168 0008 03A8     		add	r0, sp, #12
 169 000a FFF7FEFF 		bl	memset
 170              	.LVL5:
  85:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 171              		.loc 1 85 3 is_stmt 1 view .LVU48
 172              		.loc 1 85 27 is_stmt 0 view .LVU49
 173 000e 0023     		movs	r3, #0
 174 0010 0193     		str	r3, [sp, #4]
 175 0012 0293     		str	r3, [sp, #8]
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  90:Core/Src/tim.c ****   htim2.Instance = TIM2;
 176              		.loc 1 90 3 is_stmt 1 view .LVU50
 177              		.loc 1 90 18 is_stmt 0 view .LVU51
 178 0014 1248     		ldr	r0, .L15
 179 0016 4FF08042 		mov	r2, #1073741824
 180 001a 0260     		str	r2, [r0]
  91:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 181              		.loc 1 91 3 is_stmt 1 view .LVU52
 182              		.loc 1 91 24 is_stmt 0 view .LVU53
 183 001c 4360     		str	r3, [r0, #4]
  92:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 184              		.loc 1 92 3 is_stmt 1 view .LVU54
 185              		.loc 1 92 26 is_stmt 0 view .LVU55
 186 001e 8360     		str	r3, [r0, #8]
  93:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 187              		.loc 1 93 3 is_stmt 1 view .LVU56
 188              		.loc 1 93 21 is_stmt 0 view .LVU57
 189 0020 4FF6FF72 		movw	r2, #65535
 190 0024 C260     		str	r2, [r0, #12]
  94:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 191              		.loc 1 94 3 is_stmt 1 view .LVU58
 192              		.loc 1 94 28 is_stmt 0 view .LVU59
ARM GAS  /tmp/ccE7rVqD.s 			page 6


 193 0026 0361     		str	r3, [r0, #16]
  95:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 194              		.loc 1 95 3 is_stmt 1 view .LVU60
 195              		.loc 1 95 32 is_stmt 0 view .LVU61
 196 0028 8361     		str	r3, [r0, #24]
  96:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 197              		.loc 1 96 3 is_stmt 1 view .LVU62
 198              		.loc 1 96 23 is_stmt 0 view .LVU63
 199 002a 0323     		movs	r3, #3
 200 002c 0393     		str	r3, [sp, #12]
  97:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 201              		.loc 1 97 3 is_stmt 1 view .LVU64
  98:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 202              		.loc 1 98 3 view .LVU65
 203              		.loc 1 98 24 is_stmt 0 view .LVU66
 204 002e 0123     		movs	r3, #1
 205 0030 0593     		str	r3, [sp, #20]
  99:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 206              		.loc 1 99 3 is_stmt 1 view .LVU67
 100:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 207              		.loc 1 100 3 view .LVU68
 101:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 208              		.loc 1 101 3 view .LVU69
 102:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 209              		.loc 1 102 3 view .LVU70
 210              		.loc 1 102 24 is_stmt 0 view .LVU71
 211 0032 0993     		str	r3, [sp, #36]
 103:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 212              		.loc 1 103 3 is_stmt 1 view .LVU72
 104:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 213              		.loc 1 104 3 view .LVU73
 105:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 214              		.loc 1 105 3 view .LVU74
 215              		.loc 1 105 7 is_stmt 0 view .LVU75
 216 0034 03A9     		add	r1, sp, #12
 217 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 218              	.LVL6:
 219              		.loc 1 105 6 view .LVU76
 220 003a 50B9     		cbnz	r0, .L13
 221              	.L10:
 106:Core/Src/tim.c ****   {
 107:Core/Src/tim.c ****     Error_Handler();
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 222              		.loc 1 109 3 is_stmt 1 view .LVU77
 223              		.loc 1 109 37 is_stmt 0 view .LVU78
 224 003c 0023     		movs	r3, #0
 225 003e 0193     		str	r3, [sp, #4]
 110:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 226              		.loc 1 110 3 is_stmt 1 view .LVU79
 227              		.loc 1 110 33 is_stmt 0 view .LVU80
 228 0040 0293     		str	r3, [sp, #8]
 111:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 229              		.loc 1 111 3 is_stmt 1 view .LVU81
 230              		.loc 1 111 7 is_stmt 0 view .LVU82
 231 0042 01A9     		add	r1, sp, #4
 232 0044 0648     		ldr	r0, .L15
ARM GAS  /tmp/ccE7rVqD.s 			page 7


 233 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 234              	.LVL7:
 235              		.loc 1 111 6 view .LVU83
 236 004a 28B9     		cbnz	r0, .L14
 237              	.L9:
 112:Core/Src/tim.c ****   {
 113:Core/Src/tim.c ****     Error_Handler();
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c **** }
 238              		.loc 1 119 1 view .LVU84
 239 004c 0DB0     		add	sp, sp, #52
 240              	.LCFI6:
 241              		.cfi_remember_state
 242              		.cfi_def_cfa_offset 4
 243              		@ sp needed
 244 004e 5DF804FB 		ldr	pc, [sp], #4
 245              	.L13:
 246              	.LCFI7:
 247              		.cfi_restore_state
 107:Core/Src/tim.c ****   }
 248              		.loc 1 107 5 is_stmt 1 view .LVU85
 249 0052 FFF7FEFF 		bl	Error_Handler
 250              	.LVL8:
 251 0056 F1E7     		b	.L10
 252              	.L14:
 113:Core/Src/tim.c ****   }
 253              		.loc 1 113 5 view .LVU86
 254 0058 FFF7FEFF 		bl	Error_Handler
 255              	.LVL9:
 256              		.loc 1 119 1 is_stmt 0 view .LVU87
 257 005c F6E7     		b	.L9
 258              	.L16:
 259 005e 00BF     		.align	2
 260              	.L15:
 261 0060 00000000 		.word	.LANCHOR1
 262              		.cfi_endproc
 263              	.LFE66:
 265              		.section	.text.MX_TIM3_Init,"ax",%progbits
 266              		.align	1
 267              		.global	MX_TIM3_Init
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 271              		.fpu softvfp
 273              	MX_TIM3_Init:
 274              	.LFB67:
 120:Core/Src/tim.c **** /* TIM3 init function */
 121:Core/Src/tim.c **** void MX_TIM3_Init(void)
 122:Core/Src/tim.c **** {
 275              		.loc 1 122 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 48
 278              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccE7rVqD.s 			page 8


 279 0000 00B5     		push	{lr}
 280              	.LCFI8:
 281              		.cfi_def_cfa_offset 4
 282              		.cfi_offset 14, -4
 283 0002 8DB0     		sub	sp, sp, #52
 284              	.LCFI9:
 285              		.cfi_def_cfa_offset 56
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 286              		.loc 1 128 3 view .LVU89
 287              		.loc 1 128 27 is_stmt 0 view .LVU90
 288 0004 2422     		movs	r2, #36
 289 0006 0021     		movs	r1, #0
 290 0008 03A8     		add	r0, sp, #12
 291 000a FFF7FEFF 		bl	memset
 292              	.LVL10:
 129:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 293              		.loc 1 129 3 is_stmt 1 view .LVU91
 294              		.loc 1 129 27 is_stmt 0 view .LVU92
 295 000e 0023     		movs	r3, #0
 296 0010 0193     		str	r3, [sp, #4]
 297 0012 0293     		str	r3, [sp, #8]
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 134:Core/Src/tim.c ****   htim3.Instance = TIM3;
 298              		.loc 1 134 3 is_stmt 1 view .LVU93
 299              		.loc 1 134 18 is_stmt 0 view .LVU94
 300 0014 1148     		ldr	r0, .L23
 301 0016 124A     		ldr	r2, .L23+4
 302 0018 0260     		str	r2, [r0]
 135:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 303              		.loc 1 135 3 is_stmt 1 view .LVU95
 304              		.loc 1 135 24 is_stmt 0 view .LVU96
 305 001a 4360     		str	r3, [r0, #4]
 136:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 306              		.loc 1 136 3 is_stmt 1 view .LVU97
 307              		.loc 1 136 26 is_stmt 0 view .LVU98
 308 001c 8360     		str	r3, [r0, #8]
 137:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 309              		.loc 1 137 3 is_stmt 1 view .LVU99
 310              		.loc 1 137 21 is_stmt 0 view .LVU100
 311 001e 4FF6FF72 		movw	r2, #65535
 312 0022 C260     		str	r2, [r0, #12]
 138:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 313              		.loc 1 138 3 is_stmt 1 view .LVU101
 314              		.loc 1 138 28 is_stmt 0 view .LVU102
 315 0024 0361     		str	r3, [r0, #16]
 139:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 316              		.loc 1 139 3 is_stmt 1 view .LVU103
 317              		.loc 1 139 32 is_stmt 0 view .LVU104
 318 0026 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/ccE7rVqD.s 			page 9


 140:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 319              		.loc 1 140 3 is_stmt 1 view .LVU105
 320              		.loc 1 140 23 is_stmt 0 view .LVU106
 321 0028 0323     		movs	r3, #3
 322 002a 0393     		str	r3, [sp, #12]
 141:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 323              		.loc 1 141 3 is_stmt 1 view .LVU107
 142:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 324              		.loc 1 142 3 view .LVU108
 325              		.loc 1 142 24 is_stmt 0 view .LVU109
 326 002c 0123     		movs	r3, #1
 327 002e 0593     		str	r3, [sp, #20]
 143:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 328              		.loc 1 143 3 is_stmt 1 view .LVU110
 144:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 329              		.loc 1 144 3 view .LVU111
 145:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 330              		.loc 1 145 3 view .LVU112
 146:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 331              		.loc 1 146 3 view .LVU113
 332              		.loc 1 146 24 is_stmt 0 view .LVU114
 333 0030 0993     		str	r3, [sp, #36]
 147:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 334              		.loc 1 147 3 is_stmt 1 view .LVU115
 148:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 335              		.loc 1 148 3 view .LVU116
 149:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 336              		.loc 1 149 3 view .LVU117
 337              		.loc 1 149 7 is_stmt 0 view .LVU118
 338 0032 03A9     		add	r1, sp, #12
 339 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 340              	.LVL11:
 341              		.loc 1 149 6 view .LVU119
 342 0038 50B9     		cbnz	r0, .L21
 343              	.L18:
 150:Core/Src/tim.c ****   {
 151:Core/Src/tim.c ****     Error_Handler();
 152:Core/Src/tim.c ****   }
 153:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 344              		.loc 1 153 3 is_stmt 1 view .LVU120
 345              		.loc 1 153 37 is_stmt 0 view .LVU121
 346 003a 0023     		movs	r3, #0
 347 003c 0193     		str	r3, [sp, #4]
 154:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 348              		.loc 1 154 3 is_stmt 1 view .LVU122
 349              		.loc 1 154 33 is_stmt 0 view .LVU123
 350 003e 0293     		str	r3, [sp, #8]
 155:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 351              		.loc 1 155 3 is_stmt 1 view .LVU124
 352              		.loc 1 155 7 is_stmt 0 view .LVU125
 353 0040 01A9     		add	r1, sp, #4
 354 0042 0648     		ldr	r0, .L23
 355 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 356              	.LVL12:
 357              		.loc 1 155 6 view .LVU126
 358 0048 28B9     		cbnz	r0, .L22
 359              	.L17:
ARM GAS  /tmp/ccE7rVqD.s 			page 10


 156:Core/Src/tim.c ****   {
 157:Core/Src/tim.c ****     Error_Handler();
 158:Core/Src/tim.c ****   }
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c **** }
 360              		.loc 1 163 1 view .LVU127
 361 004a 0DB0     		add	sp, sp, #52
 362              	.LCFI10:
 363              		.cfi_remember_state
 364              		.cfi_def_cfa_offset 4
 365              		@ sp needed
 366 004c 5DF804FB 		ldr	pc, [sp], #4
 367              	.L21:
 368              	.LCFI11:
 369              		.cfi_restore_state
 151:Core/Src/tim.c ****   }
 370              		.loc 1 151 5 is_stmt 1 view .LVU128
 371 0050 FFF7FEFF 		bl	Error_Handler
 372              	.LVL13:
 373 0054 F1E7     		b	.L18
 374              	.L22:
 157:Core/Src/tim.c ****   }
 375              		.loc 1 157 5 view .LVU129
 376 0056 FFF7FEFF 		bl	Error_Handler
 377              	.LVL14:
 378              		.loc 1 163 1 is_stmt 0 view .LVU130
 379 005a F6E7     		b	.L17
 380              	.L24:
 381              		.align	2
 382              	.L23:
 383 005c 00000000 		.word	.LANCHOR2
 384 0060 00040040 		.word	1073742848
 385              		.cfi_endproc
 386              	.LFE67:
 388              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 389              		.align	1
 390              		.global	HAL_TIM_Encoder_MspInit
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 394              		.fpu softvfp
 396              	HAL_TIM_Encoder_MspInit:
 397              	.LVL15:
 398              	.LFB68:
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 166:Core/Src/tim.c **** {
 399              		.loc 1 166 1 is_stmt 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 40
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		.loc 1 166 1 is_stmt 0 view .LVU132
 404 0000 00B5     		push	{lr}
 405              	.LCFI12:
ARM GAS  /tmp/ccE7rVqD.s 			page 11


 406              		.cfi_def_cfa_offset 4
 407              		.cfi_offset 14, -4
 408 0002 8BB0     		sub	sp, sp, #44
 409              	.LCFI13:
 410              		.cfi_def_cfa_offset 48
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 411              		.loc 1 168 3 is_stmt 1 view .LVU133
 412              		.loc 1 168 20 is_stmt 0 view .LVU134
 413 0004 0023     		movs	r3, #0
 414 0006 0693     		str	r3, [sp, #24]
 415 0008 0793     		str	r3, [sp, #28]
 416 000a 0893     		str	r3, [sp, #32]
 417 000c 0993     		str	r3, [sp, #36]
 169:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 418              		.loc 1 169 3 is_stmt 1 view .LVU135
 419              		.loc 1 169 23 is_stmt 0 view .LVU136
 420 000e 0368     		ldr	r3, [r0]
 421              		.loc 1 169 5 view .LVU137
 422 0010 2D4A     		ldr	r2, .L33
 423 0012 9342     		cmp	r3, r2
 424 0014 08D0     		beq	.L30
 170:Core/Src/tim.c ****   {
 171:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 174:Core/Src/tim.c ****     /* TIM1 clock enable */
 175:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 178:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 179:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 180:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 181:Core/Src/tim.c ****     */
 182:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 183:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 184:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 185:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 190:Core/Src/tim.c ****   }
 191:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 425              		.loc 1 191 8 is_stmt 1 view .LVU138
 426              		.loc 1 191 10 is_stmt 0 view .LVU139
 427 0016 B3F1804F 		cmp	r3, #1073741824
 428 001a 20D0     		beq	.L31
 192:Core/Src/tim.c ****   {
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 196:Core/Src/tim.c ****     /* TIM2 clock enable */
 197:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 200:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
ARM GAS  /tmp/ccE7rVqD.s 			page 12


 201:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 202:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 203:Core/Src/tim.c ****     */
 204:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 205:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 206:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 207:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 212:Core/Src/tim.c ****   }
 213:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 429              		.loc 1 213 8 is_stmt 1 view .LVU140
 430              		.loc 1 213 10 is_stmt 0 view .LVU141
 431 001c 2B4A     		ldr	r2, .L33+4
 432 001e 9342     		cmp	r3, r2
 433 0020 38D0     		beq	.L32
 434              	.LVL16:
 435              	.L25:
 214:Core/Src/tim.c ****   {
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 218:Core/Src/tim.c ****     /* TIM3 clock enable */
 219:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 222:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 223:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 224:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 225:Core/Src/tim.c ****     */
 226:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 227:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 228:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 229:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 234:Core/Src/tim.c ****   }
 235:Core/Src/tim.c **** }
 436              		.loc 1 235 1 view .LVU142
 437 0022 0BB0     		add	sp, sp, #44
 438              	.LCFI14:
 439              		.cfi_remember_state
 440              		.cfi_def_cfa_offset 4
 441              		@ sp needed
 442 0024 5DF804FB 		ldr	pc, [sp], #4
 443              	.LVL17:
 444              	.L30:
 445              	.LCFI15:
 446              		.cfi_restore_state
 175:Core/Src/tim.c **** 
 447              		.loc 1 175 5 is_stmt 1 view .LVU143
 448              	.LBB2:
 175:Core/Src/tim.c **** 
ARM GAS  /tmp/ccE7rVqD.s 			page 13


 449              		.loc 1 175 5 view .LVU144
 175:Core/Src/tim.c **** 
 450              		.loc 1 175 5 view .LVU145
 451 0028 294B     		ldr	r3, .L33+8
 452 002a 9A69     		ldr	r2, [r3, #24]
 453 002c 42F40062 		orr	r2, r2, #2048
 454 0030 9A61     		str	r2, [r3, #24]
 175:Core/Src/tim.c **** 
 455              		.loc 1 175 5 view .LVU146
 456 0032 9A69     		ldr	r2, [r3, #24]
 457 0034 02F40062 		and	r2, r2, #2048
 458 0038 0092     		str	r2, [sp]
 175:Core/Src/tim.c **** 
 459              		.loc 1 175 5 view .LVU147
 460 003a 009A     		ldr	r2, [sp]
 461              	.LBE2:
 175:Core/Src/tim.c **** 
 462              		.loc 1 175 5 view .LVU148
 177:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 463              		.loc 1 177 5 view .LVU149
 464              	.LBB3:
 177:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 465              		.loc 1 177 5 view .LVU150
 177:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 466              		.loc 1 177 5 view .LVU151
 467 003c 9A69     		ldr	r2, [r3, #24]
 468 003e 42F00402 		orr	r2, r2, #4
 469 0042 9A61     		str	r2, [r3, #24]
 177:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 470              		.loc 1 177 5 view .LVU152
 471 0044 9B69     		ldr	r3, [r3, #24]
 472 0046 03F00403 		and	r3, r3, #4
 473 004a 0193     		str	r3, [sp, #4]
 177:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 474              		.loc 1 177 5 view .LVU153
 475 004c 019B     		ldr	r3, [sp, #4]
 476              	.LBE3:
 177:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 477              		.loc 1 177 5 view .LVU154
 182:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 478              		.loc 1 182 5 view .LVU155
 182:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 479              		.loc 1 182 25 is_stmt 0 view .LVU156
 480 004e 4FF44073 		mov	r3, #768
 481 0052 0693     		str	r3, [sp, #24]
 183:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 482              		.loc 1 183 5 is_stmt 1 view .LVU157
 184:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 483              		.loc 1 184 5 view .LVU158
 185:Core/Src/tim.c **** 
 484              		.loc 1 185 5 view .LVU159
 485 0054 06A9     		add	r1, sp, #24
 486 0056 1F48     		ldr	r0, .L33+12
 487              	.LVL18:
 185:Core/Src/tim.c **** 
 488              		.loc 1 185 5 is_stmt 0 view .LVU160
 489 0058 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccE7rVqD.s 			page 14


 490              	.LVL19:
 491 005c E1E7     		b	.L25
 492              	.LVL20:
 493              	.L31:
 197:Core/Src/tim.c **** 
 494              		.loc 1 197 5 is_stmt 1 view .LVU161
 495              	.LBB4:
 197:Core/Src/tim.c **** 
 496              		.loc 1 197 5 view .LVU162
 197:Core/Src/tim.c **** 
 497              		.loc 1 197 5 view .LVU163
 498 005e 03F50433 		add	r3, r3, #135168
 499 0062 DA69     		ldr	r2, [r3, #28]
 500 0064 42F00102 		orr	r2, r2, #1
 501 0068 DA61     		str	r2, [r3, #28]
 197:Core/Src/tim.c **** 
 502              		.loc 1 197 5 view .LVU164
 503 006a DA69     		ldr	r2, [r3, #28]
 504 006c 02F00102 		and	r2, r2, #1
 505 0070 0292     		str	r2, [sp, #8]
 197:Core/Src/tim.c **** 
 506              		.loc 1 197 5 view .LVU165
 507 0072 029A     		ldr	r2, [sp, #8]
 508              	.LBE4:
 197:Core/Src/tim.c **** 
 509              		.loc 1 197 5 view .LVU166
 199:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 510              		.loc 1 199 5 view .LVU167
 511              	.LBB5:
 199:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 512              		.loc 1 199 5 view .LVU168
 199:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 513              		.loc 1 199 5 view .LVU169
 514 0074 9A69     		ldr	r2, [r3, #24]
 515 0076 42F00402 		orr	r2, r2, #4
 516 007a 9A61     		str	r2, [r3, #24]
 199:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 517              		.loc 1 199 5 view .LVU170
 518 007c 9B69     		ldr	r3, [r3, #24]
 519 007e 03F00403 		and	r3, r3, #4
 520 0082 0393     		str	r3, [sp, #12]
 199:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 521              		.loc 1 199 5 view .LVU171
 522 0084 039B     		ldr	r3, [sp, #12]
 523              	.LBE5:
 199:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 524              		.loc 1 199 5 view .LVU172
 204:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 525              		.loc 1 204 5 view .LVU173
 204:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 526              		.loc 1 204 25 is_stmt 0 view .LVU174
 527 0086 0323     		movs	r3, #3
 528 0088 0693     		str	r3, [sp, #24]
 205:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 529              		.loc 1 205 5 is_stmt 1 view .LVU175
 206:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 530              		.loc 1 206 5 view .LVU176
ARM GAS  /tmp/ccE7rVqD.s 			page 15


 207:Core/Src/tim.c **** 
 531              		.loc 1 207 5 view .LVU177
 532 008a 06A9     		add	r1, sp, #24
 533 008c 1148     		ldr	r0, .L33+12
 534              	.LVL21:
 207:Core/Src/tim.c **** 
 535              		.loc 1 207 5 is_stmt 0 view .LVU178
 536 008e FFF7FEFF 		bl	HAL_GPIO_Init
 537              	.LVL22:
 538 0092 C6E7     		b	.L25
 539              	.LVL23:
 540              	.L32:
 219:Core/Src/tim.c **** 
 541              		.loc 1 219 5 is_stmt 1 view .LVU179
 542              	.LBB6:
 219:Core/Src/tim.c **** 
 543              		.loc 1 219 5 view .LVU180
 219:Core/Src/tim.c **** 
 544              		.loc 1 219 5 view .LVU181
 545 0094 0E4B     		ldr	r3, .L33+8
 546 0096 DA69     		ldr	r2, [r3, #28]
 547 0098 42F00202 		orr	r2, r2, #2
 548 009c DA61     		str	r2, [r3, #28]
 219:Core/Src/tim.c **** 
 549              		.loc 1 219 5 view .LVU182
 550 009e DA69     		ldr	r2, [r3, #28]
 551 00a0 02F00202 		and	r2, r2, #2
 552 00a4 0492     		str	r2, [sp, #16]
 219:Core/Src/tim.c **** 
 553              		.loc 1 219 5 view .LVU183
 554 00a6 049A     		ldr	r2, [sp, #16]
 555              	.LBE6:
 219:Core/Src/tim.c **** 
 556              		.loc 1 219 5 view .LVU184
 221:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 557              		.loc 1 221 5 view .LVU185
 558              	.LBB7:
 221:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 559              		.loc 1 221 5 view .LVU186
 221:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 560              		.loc 1 221 5 view .LVU187
 561 00a8 9A69     		ldr	r2, [r3, #24]
 562 00aa 42F00402 		orr	r2, r2, #4
 563 00ae 9A61     		str	r2, [r3, #24]
 221:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 564              		.loc 1 221 5 view .LVU188
 565 00b0 9B69     		ldr	r3, [r3, #24]
 566 00b2 03F00403 		and	r3, r3, #4
 567 00b6 0593     		str	r3, [sp, #20]
 221:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 568              		.loc 1 221 5 view .LVU189
 569 00b8 059B     		ldr	r3, [sp, #20]
 570              	.LBE7:
 221:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 571              		.loc 1 221 5 view .LVU190
 226:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 572              		.loc 1 226 5 view .LVU191
ARM GAS  /tmp/ccE7rVqD.s 			page 16


 226:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 573              		.loc 1 226 25 is_stmt 0 view .LVU192
 574 00ba C023     		movs	r3, #192
 575 00bc 0693     		str	r3, [sp, #24]
 227:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 576              		.loc 1 227 5 is_stmt 1 view .LVU193
 228:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 577              		.loc 1 228 5 view .LVU194
 229:Core/Src/tim.c **** 
 578              		.loc 1 229 5 view .LVU195
 579 00be 06A9     		add	r1, sp, #24
 580 00c0 0448     		ldr	r0, .L33+12
 581              	.LVL24:
 229:Core/Src/tim.c **** 
 582              		.loc 1 229 5 is_stmt 0 view .LVU196
 583 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 584              	.LVL25:
 585              		.loc 1 235 1 view .LVU197
 586 00c6 ACE7     		b	.L25
 587              	.L34:
 588              		.align	2
 589              	.L33:
 590 00c8 002C0140 		.word	1073818624
 591 00cc 00040040 		.word	1073742848
 592 00d0 00100240 		.word	1073876992
 593 00d4 00080140 		.word	1073809408
 594              		.cfi_endproc
 595              	.LFE68:
 597              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 598              		.align	1
 599              		.global	HAL_TIM_Encoder_MspDeInit
 600              		.syntax unified
 601              		.thumb
 602              		.thumb_func
 603              		.fpu softvfp
 605              	HAL_TIM_Encoder_MspDeInit:
 606              	.LVL26:
 607              	.LFB69:
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 238:Core/Src/tim.c **** {
 608              		.loc 1 238 1 is_stmt 1 view -0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612              		.loc 1 238 1 is_stmt 0 view .LVU199
 613 0000 08B5     		push	{r3, lr}
 614              	.LCFI16:
 615              		.cfi_def_cfa_offset 8
 616              		.cfi_offset 3, -8
 617              		.cfi_offset 14, -4
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 618              		.loc 1 240 3 is_stmt 1 view .LVU200
 619              		.loc 1 240 23 is_stmt 0 view .LVU201
 620 0002 0368     		ldr	r3, [r0]
 621              		.loc 1 240 5 view .LVU202
ARM GAS  /tmp/ccE7rVqD.s 			page 17


 622 0004 154A     		ldr	r2, .L43
 623 0006 9342     		cmp	r3, r2
 624 0008 06D0     		beq	.L40
 241:Core/Src/tim.c ****   {
 242:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 245:Core/Src/tim.c ****     /* Peripheral clock disable */
 246:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 249:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 250:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 251:Core/Src/tim.c ****     */
 252:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9);
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 257:Core/Src/tim.c ****   }
 258:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 625              		.loc 1 258 8 is_stmt 1 view .LVU203
 626              		.loc 1 258 10 is_stmt 0 view .LVU204
 627 000a B3F1804F 		cmp	r3, #1073741824
 628 000e 0FD0     		beq	.L41
 259:Core/Src/tim.c ****   {
 260:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 263:Core/Src/tim.c ****     /* Peripheral clock disable */
 264:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 267:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 268:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 269:Core/Src/tim.c ****     */
 270:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 271:Core/Src/tim.c **** 
 272:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 275:Core/Src/tim.c ****   }
 276:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 629              		.loc 1 276 8 is_stmt 1 view .LVU205
 630              		.loc 1 276 10 is_stmt 0 view .LVU206
 631 0010 134A     		ldr	r2, .L43+4
 632 0012 9342     		cmp	r3, r2
 633 0014 16D0     		beq	.L42
 634              	.LVL27:
 635              	.L35:
 277:Core/Src/tim.c ****   {
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 279:Core/Src/tim.c **** 
 280:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 281:Core/Src/tim.c ****     /* Peripheral clock disable */
 282:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 283:Core/Src/tim.c **** 
ARM GAS  /tmp/ccE7rVqD.s 			page 18


 284:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 285:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 286:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 287:Core/Src/tim.c ****     */
 288:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 291:Core/Src/tim.c **** 
 292:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 293:Core/Src/tim.c ****   }
 294:Core/Src/tim.c **** }
 636              		.loc 1 294 1 view .LVU207
 637 0016 08BD     		pop	{r3, pc}
 638              	.LVL28:
 639              	.L40:
 246:Core/Src/tim.c **** 
 640              		.loc 1 246 5 is_stmt 1 view .LVU208
 641 0018 02F56442 		add	r2, r2, #58368
 642 001c 9369     		ldr	r3, [r2, #24]
 643 001e 23F40063 		bic	r3, r3, #2048
 644 0022 9361     		str	r3, [r2, #24]
 252:Core/Src/tim.c **** 
 645              		.loc 1 252 5 view .LVU209
 646 0024 4FF44071 		mov	r1, #768
 647 0028 0E48     		ldr	r0, .L43+8
 648              	.LVL29:
 252:Core/Src/tim.c **** 
 649              		.loc 1 252 5 is_stmt 0 view .LVU210
 650 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 651              	.LVL30:
 652 002e F2E7     		b	.L35
 653              	.LVL31:
 654              	.L41:
 264:Core/Src/tim.c **** 
 655              		.loc 1 264 5 is_stmt 1 view .LVU211
 656 0030 0D4A     		ldr	r2, .L43+12
 657 0032 D369     		ldr	r3, [r2, #28]
 658 0034 23F00103 		bic	r3, r3, #1
 659 0038 D361     		str	r3, [r2, #28]
 270:Core/Src/tim.c **** 
 660              		.loc 1 270 5 view .LVU212
 661 003a 0321     		movs	r1, #3
 662 003c 0948     		ldr	r0, .L43+8
 663              	.LVL32:
 270:Core/Src/tim.c **** 
 664              		.loc 1 270 5 is_stmt 0 view .LVU213
 665 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 666              	.LVL33:
 667 0042 E8E7     		b	.L35
 668              	.LVL34:
 669              	.L42:
 282:Core/Src/tim.c **** 
 670              		.loc 1 282 5 is_stmt 1 view .LVU214
 671 0044 02F50332 		add	r2, r2, #134144
 672 0048 D369     		ldr	r3, [r2, #28]
 673 004a 23F00203 		bic	r3, r3, #2
 674 004e D361     		str	r3, [r2, #28]
ARM GAS  /tmp/ccE7rVqD.s 			page 19


 288:Core/Src/tim.c **** 
 675              		.loc 1 288 5 view .LVU215
 676 0050 C021     		movs	r1, #192
 677 0052 0448     		ldr	r0, .L43+8
 678              	.LVL35:
 288:Core/Src/tim.c **** 
 679              		.loc 1 288 5 is_stmt 0 view .LVU216
 680 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 681              	.LVL36:
 682              		.loc 1 294 1 view .LVU217
 683 0058 DDE7     		b	.L35
 684              	.L44:
 685 005a 00BF     		.align	2
 686              	.L43:
 687 005c 002C0140 		.word	1073818624
 688 0060 00040040 		.word	1073742848
 689 0064 00080140 		.word	1073809408
 690 0068 00100240 		.word	1073876992
 691              		.cfi_endproc
 692              	.LFE69:
 694              		.global	htim3
 695              		.global	htim2
 696              		.global	htim1
 697              		.section	.bss.htim1,"aw",%nobits
 698              		.align	2
 699              		.set	.LANCHOR0,. + 0
 702              	htim1:
 703 0000 00000000 		.space	72
 703      00000000 
 703      00000000 
 703      00000000 
 703      00000000 
 704              		.section	.bss.htim2,"aw",%nobits
 705              		.align	2
 706              		.set	.LANCHOR1,. + 0
 709              	htim2:
 710 0000 00000000 		.space	72
 710      00000000 
 710      00000000 
 710      00000000 
 710      00000000 
 711              		.section	.bss.htim3,"aw",%nobits
 712              		.align	2
 713              		.set	.LANCHOR2,. + 0
 716              	htim3:
 717 0000 00000000 		.space	72
 717      00000000 
 717      00000000 
 717      00000000 
 717      00000000 
 718              		.text
 719              	.Letext0:
 720              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 721              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 722              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 723              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 724              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
ARM GAS  /tmp/ccE7rVqD.s 			page 20


 725              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 726              		.file 8 "Core/Inc/tim.h"
 727              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 728              		.file 10 "Core/Inc/main.h"
 729              		.file 11 "<built-in>"
ARM GAS  /tmp/ccE7rVqD.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccE7rVqD.s:16     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccE7rVqD.s:24     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccE7rVqD.s:138    .text.MX_TIM1_Init:0000000000000060 $d
     /tmp/ccE7rVqD.s:144    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccE7rVqD.s:151    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccE7rVqD.s:261    .text.MX_TIM2_Init:0000000000000060 $d
     /tmp/ccE7rVqD.s:266    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccE7rVqD.s:273    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccE7rVqD.s:383    .text.MX_TIM3_Init:000000000000005c $d
     /tmp/ccE7rVqD.s:389    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccE7rVqD.s:396    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccE7rVqD.s:590    .text.HAL_TIM_Encoder_MspInit:00000000000000c8 $d
     /tmp/ccE7rVqD.s:598    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccE7rVqD.s:605    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccE7rVqD.s:687    .text.HAL_TIM_Encoder_MspDeInit:000000000000005c $d
     /tmp/ccE7rVqD.s:716    .bss.htim3:0000000000000000 htim3
     /tmp/ccE7rVqD.s:709    .bss.htim2:0000000000000000 htim2
     /tmp/ccE7rVqD.s:702    .bss.htim1:0000000000000000 htim1
     /tmp/ccE7rVqD.s:698    .bss.htim1:0000000000000000 $d
     /tmp/ccE7rVqD.s:705    .bss.htim2:0000000000000000 $d
     /tmp/ccE7rVqD.s:712    .bss.htim3:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
