vsim -gui work.ALU_Testbench
# vsim -gui work.ALU_Testbench 
# Start time: 13:44:49 on Sep 06,2023
# Loading sv_std.std
# Loading work.ALU_Testbench
# Loading work.ALU
add wave -position end  sim:/ALU_Testbench/zero
add wave -position end  sim:/ALU_Testbench/result
add wave -position end  sim:/ALU_Testbench/operandB
add wave -position end  sim:/ALU_Testbench/operandA
add wave -position end  sim:/ALU_Testbench/funct3
add wave -position end  sim:/ALU_Testbench/clock
add wave -position end  sim:/ALU_Testbench/ALUOp
run -all
# Test case 1 passed
# Test case 2 passed
# Test case 3 passed
# ** Note: $finish    : C:/Users/Hansa Niluka/Desktop/ACA-sem 5-personal/DSD/processor_design/ALU/ALU_Testbench.sv(62)
#    Time: 30 ps  Iteration: 0  Instance: /ALU_Testbench
# 1
# Break in Module ALU_Testbench at C:/Users/Hansa Niluka/Desktop/ACA-sem 5-personal/DSD/processor_design/ALU/ALU_Testbench.sv line 62
quit -sim
# End time: 14:18:55 on Sep 06,2023, Elapsed time: 0:34:06
# Errors: 0, Warnings: 1
vlog -work work -sv {C:/Users/Hansa Niluka/Desktop/ACA-sem 5-personal/DSD/processor_design/ALU/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:13 on Sep 06,2023
# vlog -reportprogress 300 -work work -sv C:/Users/Hansa Niluka/Desktop/ACA-sem 5-personal/DSD/processor_design/ALU/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:19:13 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv {C:/Users/Hansa Niluka/Desktop/ACA-sem 5-personal/DSD/processor_design/ALU/ALU_Testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:22 on Sep 06,2023
# vlog -reportprogress 300 -work work -sv C:/Users/Hansa Niluka/Desktop/ACA-sem 5-personal/DSD/processor_design/ALU/ALU_Testbench.sv 
# -- Compiling module ALU_Testbench
# 
# Top level modules:
# 	ALU_Testbench
# End time: 14:19:22 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv {C:/Users/Hansa Niluka/Desktop/ACA-sem 5-personal/DSD/processor_design/ALU/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:31 on Sep 06,2023
# vlog -reportprogress 300 -work work -sv C:/Users/Hansa Niluka/Desktop/ACA-sem 5-personal/DSD/processor_design/ALU/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:19:31 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ALU
# vsim work.ALU 
# Start time: 14:19:47 on Sep 06,2023
# Loading sv_std.std
# Loading work.ALU
# End time: 14:21:21 on Sep 06,2023, Elapsed time: 0:01:34
# Errors: 0, Warnings: 1
