Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-F9DG68B
Date:        Mon Jun 14 18:19:46 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch SOC_IP_impl1_synplify.tcl
ProductType: synplify_pro




log file: "D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Mon Jun 14 18:19:47 2021

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Mon Jun 14 18:19:47 2021

Running: compiler (Compile Input) on proj_1|impl1
# Mon Jun 14 18:19:47 2021
Copied D:\docs\FPGA\SOC_IP\impl1\synwork\SOC_IP_impl1_comp.srs to D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1.srs

compiler completed
# Mon Jun 14 18:20:06 2021

Return Code: 0
Run Time:00h:00m:19s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Mon Jun 14 18:20:06 2021

multi_srs_gen completed
# Mon Jun 14 18:20:07 2021

Return Code: 0
Run Time:00h:00m:01s
Copied D:\docs\FPGA\SOC_IP\impl1\synwork\SOC_IP_impl1_mult.srs to D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1.srs
Copied D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1.srr to D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Mon Jun 14 18:20:07 2021

premap completed with warnings
# Mon Jun 14 18:20:12 2021

Return Code: 1
Run Time:00h:00m:05s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Mon Jun 14 18:20:12 2021

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Mon Jun 14 18:20:12 2021
Copied D:\docs\FPGA\SOC_IP\impl1\synwork\SOC_IP_impl1_m.srm to D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1.srm

fpga_mapper completed with warnings
# Mon Jun 14 18:20:49 2021

Return Code: 1
Run Time:00h:00m:37s
Complete: Map on proj_1|impl1
Copied D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1.srr to D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "SOC_IP_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\docs\FPGA\SOC_IP\impl1\proj_1.prj
batch mode default:no
