{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"1.11097",
   "Default View_TopLeft":"5301,2352",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 2 AND gates that are currently masked with VCC to apply backpressure to DMA and ADC",
   "comment_1":"For TX, we apply back-pressure by telling the Unpacker that the data from the DMA is not ready.
Since the Unpacker copies the valid signal into the ready signal, there is no need to signal the DMA that the Unpacker is not ready.",
   "comment_2":"For RX, we apply back-pressure by masking the wr_en from the ADC. This way, the ADC keeps spitting out samples that get ignored by the Packer.",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"",
   "fillcolor_comment_1":"",
   "fillcolor_comment_2":"",
   "font_comment_0":"33",
   "font_comment_1":"33",
   "font_comment_2":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x 0 -y 2670 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 13 -x 5640 -y 3010 -defaultsOSRD
preplace port AUDIO_I2C -pg 1 -lvl 13 -x 5640 -y 1710 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 13 -x 5640 -y 1540 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 13 -x 5640 -y 3750 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x 0 -y 4340 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 13 -x 5640 -y 2400 -defaultsOSRD
preplace port SYS_I2C -pg 1 -lvl 13 -x 5640 -y 2210 -defaultsOSRD
preplace port SYNTH_SPI -pg 1 -lvl 13 -x 5640 -y 2030 -defaultsOSRD
preplace port EXT_I2C -pg 1 -lvl 13 -x 5640 -y 1870 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 13 -x 5640 -y 80 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 13 -x 5640 -y 100 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 13 -x 5640 -y 140 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 13 -x 5640 -y 160 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x 0 -y 2430 -defaultsOSRD
preplace port port-id_FPGA_CLK1 -pg 1 -lvl 0 -x 0 -y 2650 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_TRX_5V0_PA1_OCn -pg 1 -lvl 0 -x 0 -y 3360 -defaultsOSRD
preplace port port-id_TRX_5V0_PA2_OCn -pg 1 -lvl 0 -x 0 -y 3380 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T1_OCn -pg 1 -lvl 0 -x 0 -y 3320 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T2_OCn -pg 1 -lvl 0 -x 0 -y 3340 -defaultsOSRD
preplace port port-id_SYNTH_LD -pg 1 -lvl 0 -x 0 -y 2690 -defaultsOSRD
preplace port port-id_CLK_MNGR_IRQn -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace port port-id_VIN_REG_ALERTn -pg 1 -lvl 0 -x 0 -y 1420 -defaultsOSRD
preplace port port-id_CODEC_I2S_BCLK -pg 1 -lvl 13 -x 5640 -y 3090 -defaultsOSRD
preplace port port-id_CODEC_I2S_LRCLK -pg 1 -lvl 13 -x 5640 -y 3110 -defaultsOSRD
preplace port port-id_CODEC_I2S_SDIN -pg 1 -lvl 13 -x 5640 -y 3130 -defaultsOSRD
preplace port port-id_CODEC_I2S_SDOUT -pg 1 -lvl 0 -x 0 -y 3400 -defaultsOSRD
preplace port port-id_CODEC_MCLK -pg 1 -lvl 13 -x 5640 -y 3190 -defaultsOSRD
preplace port port-id_FPGA_CLK0 -pg 1 -lvl 0 -x 0 -y 3620 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 13 -x 5640 -y 120 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x 0 -y 4460 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 13 -x 5640 -y 4460 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 13 -x 5640 -y 4560 -defaultsOSRD
preplace portBus CODEC_RSTn -pg 1 -lvl 13 -x 5640 -y 3520 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 13 -x 5640 -y 2540 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 13 -x 5640 -y 4660 -defaultsOSRD
preplace portBus TRX_SYNC_IN -pg 1 -lvl 13 -x 5640 -y 4760 -defaultsOSRD
preplace portBus SYNTH_RESETn -pg 1 -lvl 13 -x 5640 -y 2840 -defaultsOSRD
preplace portBus SYNTH_MUTE -pg 1 -lvl 13 -x 5640 -y 2740 -defaultsOSRD
preplace portBus SYNTH_SYNC -pg 1 -lvl 13 -x 5640 -y 2940 -defaultsOSRD
preplace portBus SYNTH_CE -pg 1 -lvl 13 -x 5640 -y 2640 -defaultsOSRD
preplace portBus CLK_MNGR_OEn -pg 1 -lvl 13 -x 5640 -y 3320 -defaultsOSRD
preplace portBus PM_I2C_EN -pg 1 -lvl 13 -x 5640 -y 3620 -defaultsOSRD
preplace portBus CM4_WAKE -pg 1 -lvl 13 -x 5640 -y 3420 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 10 -x 4050 -y 3480 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 3 -x 740 -y 940 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 12 -x 5430 -y 3790 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 7 -x 2430 -y 3490 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 4 -x 1140 -y 2860 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 10 -x 4050 -y 700 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 9 -x 3400 -y 870 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 2 -x 390 -y 940 -swap {1 0 2} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 11 -x 4850 -y 4350 -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 10 -x 4050 -y 1400 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 12 -x 5430 -y 2540 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 11 -x 4850 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 9 -x 3400 -y 3480 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 12 -x 5430 -y 1730 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 7 -x 2430 -y 2730 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 9 -x 3400 -y 2350 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 12 -x 5430 -y 1550 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 12 -x 5430 -y 2410 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 6 -x 2020 -y 2670 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 9 -x 3400 -y 990 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 5 -x 1570 -y 2910 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 12 -x 5430 -y 2230 -defaultsOSRD
preplace inst axi_quad_spi_2 -pg 1 -lvl 12 -x 5430 -y 2040 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 8 -x 2900 -y 3600 -defaultsOSRD
preplace inst gpio_slice_trx_ctrl_out -pg 1 -lvl 12 -x 5430 -y 4460 -defaultsOSRD
preplace inst gpio_slice_trx_sync_in -pg 1 -lvl 12 -x 5430 -y 4760 -defaultsOSRD
preplace inst gpio_slice_trx_en_agc -pg 1 -lvl 12 -x 5430 -y 4560 -defaultsOSRD
preplace inst gpio_concat_0 -pg 1 -lvl 10 -x 4050 -y 4520 -defaultsOSRD
preplace inst GND_3 -pg 1 -lvl 9 -x 3400 -y 4640 -defaultsOSRD
preplace inst gpio_slice_trx_up_txnrx -pg 1 -lvl 10 -x 4050 -y 4700 -defaultsOSRD
preplace inst gpio_slice_trx_up_enable -pg 1 -lvl 10 -x 4050 -y 4230 -defaultsOSRD
preplace inst gpio_concat_0_1 -pg 1 -lvl 9 -x 3400 -y 3300 -defaultsOSRD
preplace inst gpio_concat_1 -pg 1 -lvl 10 -x 4050 -y 2850 -defaultsOSRD
preplace inst GND_4 -pg 1 -lvl 9 -x 3400 -y 2780 -defaultsOSRD
preplace inst gpio_slice_synth_ce -pg 1 -lvl 12 -x 5430 -y 2640 -defaultsOSRD
preplace inst gpio_slice_synth_mute -pg 1 -lvl 12 -x 5430 -y 2740 -defaultsOSRD
preplace inst gpio_slice_synth_sync -pg 1 -lvl 12 -x 5430 -y 2940 -defaultsOSRD
preplace inst gpio_slice_pm_i2c_en -pg 1 -lvl 12 -x 5430 -y 3620 -defaultsOSRD
preplace inst gpio_slice_clk_mngr_oen -pg 1 -lvl 12 -x 5430 -y 3320 -defaultsOSRD
preplace inst GND_5 -pg 1 -lvl 9 -x 3400 -y 4400 -defaultsOSRD
preplace inst GND_6 -pg 1 -lvl 9 -x 3400 -y 2680 -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 4 -x 1140 -y 700 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst gpio_slice_trx_resetn -pg 1 -lvl 12 -x 5430 -y 4660 -defaultsOSRD
preplace inst GND_7 -pg 1 -lvl 9 -x 3400 -y 4740 -defaultsOSRD
preplace inst gpio_slice_synth_resetn -pg 1 -lvl 12 -x 5430 -y 2840 -defaultsOSRD
preplace inst GND_8 -pg 1 -lvl 9 -x 3400 -y 2880 -defaultsOSRD
preplace inst rst_clk_wiz_0_250M -pg 1 -lvl 9 -x 3400 -y 3670 -defaultsOSRD
preplace inst gpio_slice_sys_aux_reset -pg 1 -lvl 2 -x 390 -y 3020 -defaultsOSRD
preplace inst gpio_slice_cpu_resetn -pg 1 -lvl 4 -x 1140 -y 3000 -defaultsOSRD
preplace inst gpio_concat_2 -pg 1 -lvl 10 -x 4050 -y 3970 -defaultsOSRD
preplace inst GND_9 -pg 1 -lvl 9 -x 3400 -y 3880 -defaultsOSRD
preplace inst gpio_slice_cm4_wake -pg 1 -lvl 12 -x 5430 -y 3420 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 10 -x 4050 -y 3120 -defaultsOSRD
preplace inst GND_11 -pg 1 -lvl 9 -x 3400 -y 1370 -defaultsOSRD
preplace inst GND_13 -pg 1 -lvl 10 -x 4050 -y 3020 -defaultsOSRD
preplace inst GND_14 -pg 1 -lvl 9 -x 3400 -y 4520 -defaultsOSRD
preplace inst gpio_concat_0_2 -pg 1 -lvl 9 -x 3400 -y 710 -defaultsOSRD
preplace inst GND_15 -pg 1 -lvl 9 -x 3400 -y 4010 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M_pcie_core -pg 1 -lvl 6 -x 2020 -y 2850 -defaultsOSRD
preplace inst GND_17 -pg 1 -lvl 5 -x 1570 -y 2760 -defaultsOSRD
preplace inst GND_18 -pg 1 -lvl 3 -x 740 -y 2880 -defaultsOSRD
preplace inst GND_19 -pg 1 -lvl 6 -x 2020 -y 3510 -defaultsOSRD
preplace inst GND_20 -pg 1 -lvl 8 -x 2900 -y 3720 -defaultsOSRD
preplace inst rst_pulse_gen_0 -pg 1 -lvl 3 -x 740 -y 3010 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 10 -x 4050 -y 2240 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 8 -x 2900 -y 2360 -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 6 -x 2020 -y 2010 -defaultsOSRD
preplace inst gpio_slice_ddr_reset -pg 1 -lvl 8 -x 2900 -y 3480 -defaultsOSRD
preplace inst GND_21 -pg 1 -lvl 9 -x 3400 -y 4230 -defaultsOSRD
preplace inst GND_22 -pg 1 -lvl 9 -x 3400 -y 4110 -defaultsOSRD
preplace inst gpio_slice_ddr_intf_reset -pg 1 -lvl 5 -x 1570 -y 3700 -defaultsOSRD
preplace inst logic_or_2 -pg 1 -lvl 6 -x 2020 -y 3690 -defaultsOSRD
preplace inst rst_axi_ad9361_61M44 -pg 1 -lvl 2 -x 390 -y 2470 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 1 -x 100 -y 2590 -defaultsOSRD
preplace inst GND_23 -pg 1 -lvl 1 -x 100 -y 2490 -defaultsOSRD
preplace inst logic_or_3 -pg 1 -lvl 9 -x 3400 -y 1150 -defaultsOSRD
preplace inst logic_not_0 -pg 1 -lvl 8 -x 2900 -y 1370 -defaultsOSRD
preplace inst logic_or_4 -pg 1 -lvl 3 -x 740 -y 1090 -defaultsOSRD
preplace inst logic_not_1 -pg 1 -lvl 2 -x 390 -y 1080 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 11 -x 4850 -y 3360 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 11 -x 4850 -y 4540 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 11 -x 4850 -y 2360 -defaultsOSRD
preplace inst rst_FPGA_CLK1_49M152 -pg 1 -lvl 9 -x 3400 -y 3130 -defaultsOSRD
preplace inst GND_25 -pg 1 -lvl 8 -x 2900 -y 3180 -defaultsOSRD
preplace inst VCC_1 -pg 1 -lvl 8 -x 2900 -y 3280 -defaultsOSRD
preplace inst gpio_slice_i2s_reset -pg 1 -lvl 8 -x 2900 -y 3080 -defaultsOSRD
preplace inst user_led_0 -pg 1 -lvl 10 -x 4050 -y 4820 -defaultsOSRD
preplace inst axi_i2s_0 -pg 1 -lvl 12 -x 5430 -y 3130 -defaultsOSRD
preplace inst axi_dna_0 -pg 1 -lvl 11 -x 4850 -y 1780 -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 5 -x 1570 -y 1890 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 5 -x 1570 -y 1580 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 5 -x 1570 -y 2160 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 5 -x 1570 -y 1310 -defaultsOSRD
preplace inst axi_rf_timestamping_0 -pg 1 -lvl 11 -x 4850 -y 1110 -defaultsOSRD
preplace inst axi_irq_controller_0 -pg 1 -lvl 11 -x 4850 -y 2580 -defaultsOSRD
preplace inst gpio_slice_codec_resetn -pg 1 -lvl 12 -x 5430 -y 3520 -defaultsOSRD
preplace inst axi_iic_2 -pg 1 -lvl 12 -x 5430 -y 1890 -defaultsOSRD
preplace netloc FPGA_CLK0_1 1 0 8 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 2750J
preplace netloc FPGA_CLK1_1 1 0 12 NJ 2650 NJ 2650 NJ 2650 NJ 2650 1370 2830 1760J 2960 2230J 2970 NJ 2970 3120 3030 3780 3230 NJ 3230 5150J
preplace netloc GND_0_dout 1 12 1 NJ 2540
preplace netloc GND_11_dout 1 9 1 3800 1250n
preplace netloc GND_13_dout 1 10 1 4330 590n
preplace netloc GND_14_dout 1 9 1 3590 4500n
preplace netloc GND_15_dout 1 9 1 3790 3950n
preplace netloc GND_17_dout 1 5 1 1770 2760n
preplace netloc GND_18_dout 1 3 1 NJ 2880
preplace netloc GND_19_dout 1 6 1 NJ 3510
preplace netloc GND_1_dout 1 10 1 4300 290n
preplace netloc GND_20_dout 1 8 1 3200J 3690n
preplace netloc GND_21_dout 1 9 1 3790J 4130n
preplace netloc GND_22_dout 1 9 1 3780 3990n
preplace netloc GND_23_dout 1 1 1 NJ 2490
preplace netloc GND_25_dout 1 8 1 3160J 3150n
preplace netloc GND_3_dout 1 9 1 3840J 4580n
preplace netloc GND_4_dout 1 9 1 3710J 2780n
preplace netloc GND_5_dout 1 9 1 3580J 4400n
preplace netloc GND_6_dout 1 9 1 3720J 2680n
preplace netloc GND_7_dout 1 9 1 3860J 4600n
preplace netloc GND_8_dout 1 9 1 NJ 2880
preplace netloc GND_9_dout 1 9 1 3780 3870n
preplace netloc M02_ARESETN_1 1 7 1 2700 2470n
preplace netloc M16_ARESETN_1 1 2 8 590 2680 NJ 2680 NJ 2680 1810J 2740 2220J 2880 NJ 2880 3120J 2600 3770J
preplace netloc RXCLK_1 1 0 11 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ
preplace netloc RXDATA_1 1 0 11 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc RXFRAME_1 1 0 11 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ
preplace netloc SYNTH_LD_1 1 0 10 NJ 2690 NJ 2690 NJ 2690 NJ 2690 NJ 2690 1800J 2750 2210J 2900 NJ 2900 3190J 2620 3730J
preplace netloc TRX_5V0_BIAS_T1_OCn_1 1 0 9 NJ 3320 NJ 3320 NJ 3320 NJ 3320 NJ 3320 NJ 3320 NJ 3320 2620J 3340 3180J
preplace netloc TRX_5V0_BIAS_T2_OCn_1 1 0 9 NJ 3340 NJ 3340 NJ 3340 NJ 3340 NJ 3340 NJ 3340 NJ 3340 2610J 3350 3190J
preplace netloc TRX_5V0_PA1_OCn_1 1 0 9 NJ 3360 NJ 3360 NJ 3360 NJ 3360 NJ 3360 NJ 3360 NJ 3360 NJ 3360 3210J
preplace netloc TRX_5V0_PA2_OCn_1 1 0 9 NJ 3380 190J 3370 NJ 3370 NJ 3370 NJ 3370 NJ 3370 NJ 3370 NJ 3370 3220J
preplace netloc TRX_CTRL_OUT_1 1 0 10 NJ 4460 NJ 4460 NJ 4460 NJ 4460 NJ 4460 NJ 4460 NJ 4460 NJ 4460 NJ 4460 NJ
preplace netloc VCC_0_dout 1 1 1 180J 2510n
preplace netloc VCC_1_dout 1 8 1 3170J 3170n
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 4 7 NJ 710 NJ 710 NJ 710 NJ 710 3090J 610 3830J 860 4590
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 10 1 4640 490n
preplace netloc ad9361_dac_unpacker_s_axis_ready 1 5 5 1790 600 NJ 600 NJ 600 NJ 600 3880J
preplace netloc axi_ad9361_0_adc_data_i0 1 3 9 930 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 4630J 810 5140
preplace netloc axi_ad9361_0_adc_data_i1 1 3 9 890 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 4620J 820 5090
preplace netloc axi_ad9361_0_adc_data_q0 1 3 9 940 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 4360J 830 5160
preplace netloc axi_ad9361_0_adc_data_q1 1 3 9 910 530 NJ 530 NJ 530 NJ 530 NJ 530 NJ 530 NJ 530 4310J 850 5120
preplace netloc axi_ad9361_0_adc_enable_i0 1 3 9 920 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 5220
preplace netloc axi_ad9361_0_adc_enable_i1 1 3 9 950 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 4610J 840 5150
preplace netloc axi_ad9361_0_adc_enable_q0 1 3 9 900 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 5210
preplace netloc axi_ad9361_0_adc_enable_q1 1 3 9 960 540 NJ 540 NJ 540 NJ 540 NJ 540 NJ 540 NJ 540 4600J 860 5130
preplace netloc axi_ad9361_0_adc_valid_i0 1 1 11 200 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 3100J 630 3800J 920 NJ 920 5220
preplace netloc axi_ad9361_0_adc_valid_i1 1 1 11 210 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 3140J 780 3760J 940 NJ 940 5210
preplace netloc axi_ad9361_0_dac_enable_i0 1 9 3 3840 870 NJ 870 5110
preplace netloc axi_ad9361_0_dac_enable_i1 1 9 3 3870 890 NJ 890 5070
preplace netloc axi_ad9361_0_dac_enable_q0 1 9 3 3850 880 NJ 880 5080
preplace netloc axi_ad9361_0_dac_enable_q1 1 9 3 3880 900 NJ 900 5060
preplace netloc axi_ad9361_0_dac_valid_i0 1 8 4 3190 790 3740J 950 NJ 950 5200
preplace netloc axi_ad9361_0_dac_valid_i1 1 8 4 3200 800 3720J 960 NJ 960 5180
preplace netloc axi_ad9361_0_enable 1 11 2 NJ 140 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 9 3 3840 1150 4390J 1290 5240
preplace netloc axi_ad9361_0_l_clk 1 1 11 210 1460 NJ 1460 930 1420 1380 1450 NJ 1450 NJ 1450 2610J 1460 NJ 1460 3770 1050 4430 800 5170
preplace netloc axi_ad9361_0_rst 1 1 11 200 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 3140J 1240 3650J 1120 4480J 1260 5230
preplace netloc axi_ad9361_0_tx_clk_out 1 11 2 NJ 80 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 11 2 NJ 120 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 11 2 NJ 100 NJ
preplace netloc axi_ad9361_0_txnrx 1 11 2 NJ 160 NJ
preplace netloc axi_ad9361_adc_r1_mode 1 8 4 3190 620 3810J 910 NJ 910 5190
preplace netloc axi_ad9361_dac_r1_mode 1 8 4 3200 640 3580J 930 NJ 930 5100
preplace netloc axi_dmac_i2s_rx_irq 1 5 5 1790J 1740 NJ 1740 NJ 1740 NJ 1740 3720
preplace netloc axi_dmac_i2s_tx_irq 1 5 5 1800J 1750 NJ 1750 NJ 1750 NJ 1750 3740
preplace netloc axi_dmac_rf_rx_fifo_wr_xfer_req 1 1 10 210 1450 NJ 1450 NJ 1450 1370 1180 NJ 1180 NJ 1180 NJ 1180 3190J 1230 3640J 1110 NJ
preplace netloc axi_dmac_rf_rx_irq 1 5 5 NJ 1590 NJ 1590 NJ 1590 NJ 1590 3680
preplace netloc axi_dmac_rf_tx_irq 1 5 5 1800J 1330 NJ 1330 2670J 1310 NJ 1310 3670
preplace netloc axi_dmac_rf_tx_m_axis_data 1 5 5 1790J 1320 NJ 1320 2660J 1300 NJ 1300 3620
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 5 6 NJ 1310 NJ 1310 2650J 1290 3090 1070 NJ 1070 4480J
preplace netloc axi_dmac_rf_tx_m_axis_xfer_req 1 5 3 NJ 1370 NJ 1370 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 9 3 3870 4760 NJ 4760 5170
preplace netloc axi_gpio_1_gpio_io_o 1 11 1 5080 2360n
preplace netloc axi_gpio_2_gpio_io_o 1 1 11 210 3380 NJ 3380 950 3410 1320 3600 NJ 3600 NJ 3600 2710 3400 NJ 3400 NJ 3400 4590J 3270 5160
preplace netloc axi_i2s_0_i2s_bclk 1 12 1 NJ 3090
preplace netloc axi_i2s_0_i2s_lrclk 1 12 1 NJ 3110
preplace netloc axi_i2s_0_i2s_mclk 1 12 1 NJ 3190
preplace netloc axi_i2s_0_i2s_sdata_out 1 12 1 NJ 3130
preplace netloc axi_iic_0_iic2intc_irpt 1 9 4 3830 1140 4420J 1280 5250J 1810 5600
preplace netloc axi_iic_1_iic2intc_irpt 1 9 4 3850 1680 NJ 1680 5130J 2310 5600
preplace netloc axi_irq_controller_0_cpu_irq_out 1 4 8 1400 2990 NJ 2990 NJ 2990 NJ 2990 3110J 3000 3680J 3210 NJ 3210 5070
preplace netloc axi_irq_controller_0_pcie_msi_request 1 6 6 2240 2890 NJ 2890 3130J 2610 3740J 2760 4450J 2450 5060
preplace netloc axi_irq_controller_0_pcie_msi_vector 1 6 6 2250 2960 NJ 2960 3150J 2980 3730J 3190 NJ 3190 5060
preplace netloc axi_pcie_0_INTX_MSI_Grant 1 7 4 2670J 2940 3170J 2960 NJ 2960 4520
preplace netloc axi_pcie_0_MSI_Vector_Width 1 7 4 2660J 2930 3180J 2950 NJ 2950 4530
preplace netloc axi_pcie_0_MSI_enable 1 7 4 2680J 2920 3190J 2940 NJ 2940 4500
preplace netloc axi_pcie_0_axi_aclk_out 1 2 10 580 2820 950 1410 1350 2700 1840 2280 NJ 2280 2680 2570 3200 2430 3790 2740 4560 1700 5180
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 7 3 NJ 2720 3110J 2590 3740
preplace netloc axi_pcie_0_interrupt_out 1 7 3 2650 1430 NJ 1430 3690J
preplace netloc axi_pcie_0_mmcm_lock 1 3 7 960 2760 1330J 3000 1840 2950 NJ 2950 2630 3820 NJ 3820 3610J
preplace netloc axi_pcie_0_user_link_up 1 7 3 2640 3940 NJ 3940 3770
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 9 4 3830 1660 NJ 1660 5170J 2140 5620
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 9 4 3820 1690 NJ 1690 5120J 2320 5600
preplace netloc axi_quad_spi_2_ip2intc_irpt 1 9 4 3870 1670 NJ 1670 5150J 2150 5610
preplace netloc axi_rf_timestamping_0_rx_enable 1 2 10 590 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 3140J 1080 3740J 1090 4470J 1250 5060
preplace netloc axi_rf_timestamping_0_tx_enable 1 8 4 3200 1060 3610J 1040 4310J 970 5060
preplace netloc clk_wiz_0_clk_out1 1 8 4 3050 3800 3740J 3750 NJ 3750 5110J
preplace netloc clk_wiz_0_delay_ref_clk 1 8 4 3190J 3570 NJ 3570 4510 3800 NJ
preplace netloc clk_wiz_0_locked 1 8 2 3070 3770 3610
preplace netloc gpio_concat_0_2_dout 1 9 1 3700 710n
preplace netloc gpio_concat_0_dout 1 10 1 4220 4520n
preplace netloc gpio_concat_1_dout 1 9 1 3590 3300n
preplace netloc gpio_concat_2_dout 1 10 1 4440 2390n
preplace netloc gpio_concat_2_dout1 1 10 1 4600 3390n
preplace netloc gpio_slice_clk_mngr_oen_Dout 1 12 1 NJ 3320
preplace netloc gpio_slice_cm4_wake_Dout 1 12 1 NJ 3420
preplace netloc gpio_slice_cpu_resetn_Dout 1 4 1 1320J 2910n
preplace netloc gpio_slice_ddr_intf_reset_Dout 1 5 1 NJ 3700
preplace netloc gpio_slice_ddr_reset_Dout 1 8 1 3080J 3480n
preplace netloc gpio_slice_i2s_reset_Dout 1 8 1 3090J 3080n
preplace netloc gpio_slice_pm_i2c_en_Dout 1 12 1 NJ 3620
preplace netloc gpio_slice_synth_ce_Dout 1 12 1 NJ 2640
preplace netloc gpio_slice_synth_mute_Dout 1 12 1 NJ 2740
preplace netloc gpio_slice_synth_resetn_Dout 1 12 1 NJ 2840
preplace netloc gpio_slice_synth_sync_Dout 1 12 1 NJ 2940
preplace netloc gpio_slice_sys_aux_reset_Dout 1 2 1 NJ 3020
preplace netloc gpio_slice_trx_en_agc_Dout 1 12 1 NJ 4560
preplace netloc gpio_slice_trx_resestn_Dout 1 12 1 NJ 4660
preplace netloc gpio_slice_trx_sync_in_Dout 1 12 1 NJ 4760
preplace netloc gpio_slice_trx_up_enable_Dout 1 10 1 4460J 550n
preplace netloc gpio_slice_trx_up_txnrx_Dout 1 10 1 4540J 570n
preplace netloc i2s_sdata_in_0_1 1 0 13 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 2210J 3380 NJ 3380 3090J 3390 NJ 3390 4580J 3260 NJ 3260 5610
preplace netloc irq_concat_0_dout 1 10 1 4390 1400n
preplace netloc logic_and_0_Res 1 3 1 910 780n
preplace netloc logic_and_2_Res 1 9 1 3590 640n
preplace netloc logic_not_0_Res 1 8 1 3100 1140n
preplace netloc logic_not_1_Res 1 2 1 NJ 1080
preplace netloc logic_or_0_Res 1 2 9 580 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 3200J 1220 3630J 1100 4530J
preplace netloc logic_or_1_Res 1 9 2 3820 1080 4550J
preplace netloc logic_or_2_Res 1 6 1 2230 3490n
preplace netloc logic_or_3_Res 1 9 1 3600 700n
preplace netloc logic_or_4_Res 1 3 1 900 760n
preplace netloc mig_7series_0_init_calib_complete 1 9 4 3880 4330 4640J 4230 NJ 4230 5600
preplace netloc mig_7series_0_mmcm_locked 1 6 7 2250 3810 NJ 3810 NJ 3810 3580 4320 4220J 4220 NJ 4220 5610
preplace netloc mig_7series_0_ui_clk 1 6 7 2250 3390 2720 4310 NJ 4310 NJ 4310 4630J 4210 NJ 4210 5620
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 8 1800 3780 NJ 3780 NJ 3780 NJ 3780 3710J 3680 NJ 3680 NJ 3680 5600
preplace netloc picorv32_0_eoi 1 5 6 1750J 2970 2200J 2980 NJ 2980 3130J 2990 3710J 3200 4550
preplace netloc picorv32_0_trap 1 5 5 1740 3950 NJ 3950 NJ 3950 NJ 3950 3760J
preplace netloc rst_FPGA_CLK1_49M152_interconnect_aresetn 1 9 1 3760 2240n
preplace netloc rst_FPGA_CLK1_49M152_peripheral_aresetn 1 9 3 3620 3240 NJ 3240 5220J
preplace netloc rst_axi_ad9361_61M44_peripheral_aresetn 1 2 9 570 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 3750 3690 4490
preplace netloc rst_axi_ad9361_61M44_peripheral_reset 1 2 7 570 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 4 6 NJ 2820 1830 2290 NJ 2290 2670 2150 3220 2440 3800
preplace netloc rst_axi_pcie_0_125M_pcie_core_peripheral_aresetn 1 6 1 2200 2720n
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 4 8 1340 3610 NJ 3610 NJ 3610 2740 3420 3090 3560 NJ 3560 4570 1910 5210
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 7 5 2610 4170 NJ 4170 3800 4300 4620J 3870 5260J
preplace netloc rst_mig_7series_0_250M_peripheral_aresetn 1 9 3 3600 4290 4610J 3780 NJ
preplace netloc rst_pulse_gen_0_rst_out 1 3 1 900 2860n
preplace netloc util_ds_buf_0_IBUF_OUT 1 6 1 2230J 2680n
preplace netloc util_upack2_1_fifo_rd_data_0 1 10 1 4220 410n
preplace netloc util_upack2_1_fifo_rd_data_1 1 10 1 4230 430n
preplace netloc util_upack2_1_fifo_rd_data_2 1 10 1 4280 450n
preplace netloc util_upack2_1_fifo_rd_data_3 1 10 1 4290 470n
preplace netloc util_vector_logic_2_Res 1 0 9 NJ 2430 190 2940 NJ 2940 920 3060 1370J 3010 1780 3410 2210 3590 2730J 3390 3060
preplace netloc xadc_wiz_0_ip2intc_irpt 1 9 3 3810 4380 4230J 4630 5060
preplace netloc xadc_wiz_0_temp_out 1 11 1 5220 3760n
preplace netloc xlslice_0_Dout 1 12 1 NJ 4460
preplace netloc gpio_slice_codec_resetn_Dout 1 12 1 NJ 3520
preplace netloc axi_iic_2_iic2intc_irpt 1 9 4 3880 1650 NJ 1650 5240J 2130 5600
preplace netloc axi_dna_0_dna_ready 1 9 3 3860 1700 4420J 1900 5060
preplace netloc VIN_REG_ALERTn_1 1 0 10 NJ 1420 NJ 1420 NJ 1420 900J 1430 NJ 1430 NJ 1430 NJ 1430 2640J 1440 NJ 1440 3760J
preplace netloc CLK_MNGR_IRQn_1 1 0 10 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 2630J 1450 NJ 1450 3750J
preplace netloc PCIe_REFCLK_1 1 0 6 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ
preplace netloc Vp_Vn_0_1 1 0 11 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 9 1 NJ 3480
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 5 1 N 1870
preplace netloc axi_dmac_i2s_tx_m_axis 1 5 7 1790 3010 NJ 3010 NJ 3010 NJ 3010 3660J 3220 NJ 3220 5100J
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 5 1 1810 1850n
preplace netloc axi_dmac_rf_rx_m_dest_axi 1 5 1 1820 1570n
preplace netloc axi_dmac_rf_tx_m_src_axi 1 5 1 1840 1250n
preplace netloc axi_i2s_0_m_axis 1 4 9 1390 3020 NJ 3020 NJ 3020 NJ 3020 NJ 3020 3640J 3250 NJ 3250 NJ 3250 5600
preplace netloc axi_iic_0_IIC 1 12 1 NJ 1710
preplace netloc axi_iic_1_IIC 1 12 1 NJ 2210
preplace netloc axi_interconnect_0_M00_AXI 1 4 7 1400 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 4260
preplace netloc axi_interconnect_0_M00_AXI1 1 8 1 N 2330
preplace netloc axi_interconnect_0_M00_AXI2 1 6 2 NJ 2000 2660
preplace netloc axi_interconnect_0_M01_AXI 1 4 7 1390 1720 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ 1720 4250
preplace netloc axi_interconnect_0_M01_AXI1 1 8 4 3140 1250 3660J 1130 4430J 1270 5260J
preplace netloc axi_interconnect_0_M01_AXI2 1 6 1 2240 2020n
preplace netloc axi_interconnect_0_M02_AXI1 1 8 4 3100 3790 3720J 3740 NJ 3740 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 10 2 4380 1880 5090J
preplace netloc axi_interconnect_0_M03_AXI1 1 8 1 3140 2390n
preplace netloc axi_interconnect_0_M04_AXI 1 10 2 4410 1890 5080J
preplace netloc axi_interconnect_0_M05_AXI 1 6 5 2250 2580 NJ 2580 NJ 2580 3750J 2750 4220
preplace netloc axi_interconnect_0_M06_AXI 1 4 7 1400 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 4240
preplace netloc axi_interconnect_0_M07_AXI 1 4 7 1400 2270 NJ 2270 NJ 2270 2630J 1760 NJ 1760 3760J 1740 4230
preplace netloc axi_interconnect_0_M09_AXI 1 10 1 4290 2230n
preplace netloc axi_interconnect_0_M10_AXI 1 10 2 NJ 2250 5090
preplace netloc axi_interconnect_0_M11_AXI 1 10 2 NJ 2270 5100
preplace netloc axi_interconnect_0_M12_AXI 1 10 2 4370 1860 5140J
preplace netloc axi_interconnect_0_M15_AXI 1 10 1 4270 210n
preplace netloc axi_pcie_0_M_AXI 1 7 1 2660 2230n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 7 6 2690J 2950 3160J 2970 3740J 3180 4640J 3010 NJ 3010 NJ
preplace netloc axi_peripheral_interconnect_M02_AXI 1 10 1 4310 2090n
preplace netloc axi_peripheral_interconnect_M08_AXI 1 10 2 4340J 3020 5170
preplace netloc axi_peripheral_interconnect_M13_AXI 1 10 1 4350 2310n
preplace netloc axi_peripheral_interconnect_M14_AXI 1 10 1 4280 2330n
preplace netloc axi_peripheral_interconnect_M16_AXI 1 10 1 4360 1030n
preplace netloc axi_peripheral_interconnect_M17_AXI 1 10 1 4320 2390n
preplace netloc axi_peripheral_interconnect_M18_AXI 1 10 1 4400 1760n
preplace netloc axi_protocol_convert_0_M_AXI 1 9 1 3720 1800n
preplace netloc axi_quad_spi_0_SPI_0 1 12 1 NJ 1540
preplace netloc axi_quad_spi_1_SPI_0 1 12 1 NJ 2400
preplace netloc axi_quad_spi_2_SPI_0 1 12 1 NJ 2030
preplace netloc mig_7series_0_DDR3 1 12 1 NJ 3750
preplace netloc picorv32_0_M_AXI 1 5 1 1820 1890n
preplace netloc util_cpack2_0_packed_fifo_wr 1 4 1 1360 690n
preplace netloc axi_peripheral_interconnect_M19_AXI 1 10 2 4430 1870 NJ
preplace netloc axi_iic_2_IIC 1 12 1 NJ 1870
preplace cgraphic comment_2 place top 809 -128 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place top 814 -247 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top 815 -321 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 100 390 740 1140 1570 2020 2430 2900 3400 4050 4850 5430 5640
pagesize -pg 1 -db -bbox -sgen -220 0 5860 4880
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"6",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"23",
   """"""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""":"5"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2"
}