#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25c64c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x25c6650 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x25b62d0 .functor NOT 1, L_0x26323d0, C4<0>, C4<0>, C4<0>;
L_0x26321b0 .functor XOR 2, L_0x2632070, L_0x2632110, C4<00>, C4<00>;
L_0x26322c0 .functor XOR 2, L_0x26321b0, L_0x2632220, C4<00>, C4<00>;
v0x26260a0_0 .net *"_ivl_10", 1 0, L_0x2632220;  1 drivers
v0x26261a0_0 .net *"_ivl_12", 1 0, L_0x26322c0;  1 drivers
v0x2626280_0 .net *"_ivl_2", 1 0, L_0x2631fd0;  1 drivers
v0x2626340_0 .net *"_ivl_4", 1 0, L_0x2632070;  1 drivers
v0x2626420_0 .net *"_ivl_6", 1 0, L_0x2632110;  1 drivers
v0x2626550_0 .net *"_ivl_8", 1 0, L_0x26321b0;  1 drivers
v0x2626630_0 .net "a", 0 0, v0x261f2a0_0;  1 drivers
v0x26266d0_0 .net "b", 0 0, v0x261f340_0;  1 drivers
v0x2626770_0 .net "c", 0 0, v0x261f3e0_0;  1 drivers
v0x2626810_0 .var "clk", 0 0;
v0x26268b0_0 .net "d", 0 0, v0x261f520_0;  1 drivers
v0x2626950_0 .net "out_pos_dut", 0 0, L_0x26316b0;  1 drivers
v0x26269f0_0 .net "out_pos_ref", 0 0, L_0x2627f20;  1 drivers
v0x2626a90_0 .net "out_sop_dut", 0 0, L_0x2629660;  1 drivers
v0x2626b30_0 .net "out_sop_ref", 0 0, L_0x25f9a50;  1 drivers
v0x2626bd0_0 .var/2u "stats1", 223 0;
v0x2626c70_0 .var/2u "strobe", 0 0;
v0x2626d10_0 .net "tb_match", 0 0, L_0x26323d0;  1 drivers
v0x2626de0_0 .net "tb_mismatch", 0 0, L_0x25b62d0;  1 drivers
v0x2626e80_0 .net "wavedrom_enable", 0 0, v0x261f7f0_0;  1 drivers
v0x2626f50_0 .net "wavedrom_title", 511 0, v0x261f890_0;  1 drivers
L_0x2631fd0 .concat [ 1 1 0 0], L_0x2627f20, L_0x25f9a50;
L_0x2632070 .concat [ 1 1 0 0], L_0x2627f20, L_0x25f9a50;
L_0x2632110 .concat [ 1 1 0 0], L_0x26316b0, L_0x2629660;
L_0x2632220 .concat [ 1 1 0 0], L_0x2627f20, L_0x25f9a50;
L_0x26323d0 .cmp/eeq 2, L_0x2631fd0, L_0x26322c0;
S_0x25c67e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x25c6650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x25b66b0 .functor AND 1, v0x261f3e0_0, v0x261f520_0, C4<1>, C4<1>;
L_0x25b6a90 .functor NOT 1, v0x261f2a0_0, C4<0>, C4<0>, C4<0>;
L_0x25b6e70 .functor NOT 1, v0x261f340_0, C4<0>, C4<0>, C4<0>;
L_0x25b70f0 .functor AND 1, L_0x25b6a90, L_0x25b6e70, C4<1>, C4<1>;
L_0x25d1160 .functor AND 1, L_0x25b70f0, v0x261f3e0_0, C4<1>, C4<1>;
L_0x25f9a50 .functor OR 1, L_0x25b66b0, L_0x25d1160, C4<0>, C4<0>;
L_0x26273a0 .functor NOT 1, v0x261f340_0, C4<0>, C4<0>, C4<0>;
L_0x2627410 .functor OR 1, L_0x26273a0, v0x261f520_0, C4<0>, C4<0>;
L_0x2627520 .functor AND 1, v0x261f3e0_0, L_0x2627410, C4<1>, C4<1>;
L_0x26275e0 .functor NOT 1, v0x261f2a0_0, C4<0>, C4<0>, C4<0>;
L_0x26276b0 .functor OR 1, L_0x26275e0, v0x261f340_0, C4<0>, C4<0>;
L_0x2627720 .functor AND 1, L_0x2627520, L_0x26276b0, C4<1>, C4<1>;
L_0x26278a0 .functor NOT 1, v0x261f340_0, C4<0>, C4<0>, C4<0>;
L_0x2627910 .functor OR 1, L_0x26278a0, v0x261f520_0, C4<0>, C4<0>;
L_0x2627830 .functor AND 1, v0x261f3e0_0, L_0x2627910, C4<1>, C4<1>;
L_0x2627aa0 .functor NOT 1, v0x261f2a0_0, C4<0>, C4<0>, C4<0>;
L_0x2627ba0 .functor OR 1, L_0x2627aa0, v0x261f520_0, C4<0>, C4<0>;
L_0x2627c60 .functor AND 1, L_0x2627830, L_0x2627ba0, C4<1>, C4<1>;
L_0x2627e10 .functor XNOR 1, L_0x2627720, L_0x2627c60, C4<0>, C4<0>;
v0x25b5c00_0 .net *"_ivl_0", 0 0, L_0x25b66b0;  1 drivers
v0x25b6000_0 .net *"_ivl_12", 0 0, L_0x26273a0;  1 drivers
v0x25b63e0_0 .net *"_ivl_14", 0 0, L_0x2627410;  1 drivers
v0x25b67c0_0 .net *"_ivl_16", 0 0, L_0x2627520;  1 drivers
v0x25b6ba0_0 .net *"_ivl_18", 0 0, L_0x26275e0;  1 drivers
v0x25b6f80_0 .net *"_ivl_2", 0 0, L_0x25b6a90;  1 drivers
v0x25b7200_0 .net *"_ivl_20", 0 0, L_0x26276b0;  1 drivers
v0x261d810_0 .net *"_ivl_24", 0 0, L_0x26278a0;  1 drivers
v0x261d8f0_0 .net *"_ivl_26", 0 0, L_0x2627910;  1 drivers
v0x261d9d0_0 .net *"_ivl_28", 0 0, L_0x2627830;  1 drivers
v0x261dab0_0 .net *"_ivl_30", 0 0, L_0x2627aa0;  1 drivers
v0x261db90_0 .net *"_ivl_32", 0 0, L_0x2627ba0;  1 drivers
v0x261dc70_0 .net *"_ivl_36", 0 0, L_0x2627e10;  1 drivers
L_0x7f212c9dd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x261dd30_0 .net *"_ivl_38", 0 0, L_0x7f212c9dd018;  1 drivers
v0x261de10_0 .net *"_ivl_4", 0 0, L_0x25b6e70;  1 drivers
v0x261def0_0 .net *"_ivl_6", 0 0, L_0x25b70f0;  1 drivers
v0x261dfd0_0 .net *"_ivl_8", 0 0, L_0x25d1160;  1 drivers
v0x261e0b0_0 .net "a", 0 0, v0x261f2a0_0;  alias, 1 drivers
v0x261e170_0 .net "b", 0 0, v0x261f340_0;  alias, 1 drivers
v0x261e230_0 .net "c", 0 0, v0x261f3e0_0;  alias, 1 drivers
v0x261e2f0_0 .net "d", 0 0, v0x261f520_0;  alias, 1 drivers
v0x261e3b0_0 .net "out_pos", 0 0, L_0x2627f20;  alias, 1 drivers
v0x261e470_0 .net "out_sop", 0 0, L_0x25f9a50;  alias, 1 drivers
v0x261e530_0 .net "pos0", 0 0, L_0x2627720;  1 drivers
v0x261e5f0_0 .net "pos1", 0 0, L_0x2627c60;  1 drivers
L_0x2627f20 .functor MUXZ 1, L_0x7f212c9dd018, L_0x2627720, L_0x2627e10, C4<>;
S_0x261e770 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x25c6650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x261f2a0_0 .var "a", 0 0;
v0x261f340_0 .var "b", 0 0;
v0x261f3e0_0 .var "c", 0 0;
v0x261f480_0 .net "clk", 0 0, v0x2626810_0;  1 drivers
v0x261f520_0 .var "d", 0 0;
v0x261f610_0 .var/2u "fail", 0 0;
v0x261f6b0_0 .var/2u "fail1", 0 0;
v0x261f750_0 .net "tb_match", 0 0, L_0x26323d0;  alias, 1 drivers
v0x261f7f0_0 .var "wavedrom_enable", 0 0;
v0x261f890_0 .var "wavedrom_title", 511 0;
E_0x25c4e30/0 .event negedge, v0x261f480_0;
E_0x25c4e30/1 .event posedge, v0x261f480_0;
E_0x25c4e30 .event/or E_0x25c4e30/0, E_0x25c4e30/1;
S_0x261eaa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x261e770;
 .timescale -12 -12;
v0x261ece0_0 .var/2s "i", 31 0;
E_0x25c4cd0 .event posedge, v0x261f480_0;
S_0x261ede0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x261e770;
 .timescale -12 -12;
v0x261efe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x261f0c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x261e770;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x261fa70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x25c6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2628280 .functor AND 1, v0x261f2a0_0, L_0x26280d0, C4<1>, C4<1>;
L_0x2628510 .functor AND 1, L_0x2628280, L_0x2628360, C4<1>, C4<1>;
L_0x26287d0 .functor AND 1, L_0x2628510, L_0x2628620, C4<1>, C4<1>;
L_0x2628b60 .functor AND 1, L_0x26288e0, L_0x2628ac0, C4<1>, C4<1>;
L_0x2628d80 .functor AND 1, L_0x2628b60, L_0x2628ca0, C4<1>, C4<1>;
L_0x2628e90 .functor AND 1, L_0x2628d80, v0x261f520_0, C4<1>, C4<1>;
L_0x2628f90 .functor OR 1, L_0x26287d0, L_0x2628e90, C4<0>, C4<0>;
L_0x2629140 .functor AND 1, L_0x26290a0, v0x261f340_0, C4<1>, C4<1>;
L_0x2629340 .functor AND 1, L_0x2629140, L_0x2629250, C4<1>, C4<1>;
L_0x26294f0 .functor AND 1, L_0x2629340, L_0x2629450, C4<1>, C4<1>;
L_0x2629660 .functor OR 1, L_0x2628f90, L_0x26294f0, C4<0>, C4<0>;
L_0x2629a70 .functor AND 1, L_0x2629de0, L_0x262a4c0, C4<1>, C4<1>;
L_0x26299b0 .functor AND 1, L_0x2629a70, L_0x262ad40, C4<1>, C4<1>;
L_0x262b2f0 .functor AND 1, L_0x26299b0, L_0x262b600, C4<1>, C4<1>;
L_0x262a710 .functor AND 1, L_0x262b2f0, L_0x262bb60, C4<1>, C4<1>;
L_0x262c330 .functor AND 1, L_0x262a710, L_0x262c940, C4<1>, C4<1>;
L_0x262d230 .functor AND 1, L_0x262c330, L_0x262d790, C4<1>, C4<1>;
L_0x262dc50 .functor AND 1, L_0x262d230, L_0x262dfb0, C4<1>, C4<1>;
L_0x262e4e0 .functor AND 1, L_0x262dc50, L_0x262ebd0, C4<1>, C4<1>;
L_0x262f0e0 .functor AND 1, L_0x262e4e0, L_0x262f580, C4<1>, C4<1>;
L_0x262f9d0 .functor AND 1, L_0x262f0e0, L_0x2630110, C4<1>, C4<1>;
L_0x2630390 .functor AND 1, L_0x262f9d0, L_0x2630a70, C4<1>, C4<1>;
L_0x2630d60 .functor AND 1, L_0x2630390, L_0x2631430, C4<1>, C4<1>;
L_0x26316b0 .functor AND 1, L_0x2630d60, L_0x2631a90, C4<1>, C4<1>;
v0x261fc30_0 .net *"_ivl_1", 0 0, L_0x26280d0;  1 drivers
v0x261fcf0_0 .net *"_ivl_10", 0 0, L_0x26287d0;  1 drivers
v0x261fdd0_0 .net *"_ivl_100", 0 0, L_0x262bc90;  1 drivers
v0x261fec0_0 .net *"_ivl_103", 0 0, L_0x262bdd0;  1 drivers
v0x261ff80_0 .net *"_ivl_104", 0 0, L_0x262bb60;  1 drivers
v0x26200b0_0 .net *"_ivl_106", 0 0, L_0x262a710;  1 drivers
v0x2620190_0 .net *"_ivl_109", 0 0, L_0x262c0a0;  1 drivers
v0x2620250_0 .net *"_ivl_110", 0 0, L_0x262c290;  1 drivers
v0x2620330_0 .net *"_ivl_113", 0 0, L_0x262c3f0;  1 drivers
v0x2620480_0 .net *"_ivl_114", 0 0, L_0x262c800;  1 drivers
v0x2620560_0 .net *"_ivl_116", 0 0, L_0x262c940;  1 drivers
v0x2620640_0 .net *"_ivl_118", 0 0, L_0x262c330;  1 drivers
v0x2620720_0 .net *"_ivl_121", 0 0, L_0x262cee0;  1 drivers
v0x26207e0_0 .net *"_ivl_122", 0 0, L_0x262d190;  1 drivers
v0x26208c0_0 .net *"_ivl_124", 0 0, L_0x262d470;  1 drivers
v0x26209a0_0 .net *"_ivl_127", 0 0, L_0x262d560;  1 drivers
v0x2620a60_0 .net *"_ivl_128", 0 0, L_0x262d790;  1 drivers
v0x2620c50_0 .net *"_ivl_13", 0 0, L_0x26288e0;  1 drivers
v0x2620d10_0 .net *"_ivl_130", 0 0, L_0x262d230;  1 drivers
v0x2620df0_0 .net *"_ivl_133", 0 0, L_0x262d970;  1 drivers
v0x2620eb0_0 .net *"_ivl_134", 0 0, L_0x262dbb0;  1 drivers
v0x2620f90_0 .net *"_ivl_136", 0 0, L_0x262dd10;  1 drivers
v0x2621070_0 .net *"_ivl_138", 0 0, L_0x262dfb0;  1 drivers
v0x2621150_0 .net *"_ivl_140", 0 0, L_0x262dc50;  1 drivers
v0x2621230_0 .net *"_ivl_143", 0 0, L_0x262e1e0;  1 drivers
v0x26212f0_0 .net *"_ivl_144", 0 0, L_0x262e440;  1 drivers
v0x26213d0_0 .net *"_ivl_147", 0 0, L_0x262e5a0;  1 drivers
v0x2621490_0 .net *"_ivl_148", 0 0, L_0x262e810;  1 drivers
v0x2621570_0 .net *"_ivl_15", 0 0, L_0x2628ac0;  1 drivers
v0x2621630_0 .net *"_ivl_151", 0 0, L_0x262e950;  1 drivers
v0x26216f0_0 .net *"_ivl_152", 0 0, L_0x262ebd0;  1 drivers
v0x26217d0_0 .net *"_ivl_154", 0 0, L_0x262e4e0;  1 drivers
v0x26218b0_0 .net *"_ivl_157", 0 0, L_0x262edb0;  1 drivers
v0x2621b80_0 .net *"_ivl_158", 0 0, L_0x262f040;  1 drivers
v0x2621c60_0 .net *"_ivl_16", 0 0, L_0x2628b60;  1 drivers
v0x2621d40_0 .net *"_ivl_161", 0 0, L_0x262f1a0;  1 drivers
v0x2621e00_0 .net *"_ivl_162", 0 0, L_0x262f440;  1 drivers
v0x2621ee0_0 .net *"_ivl_164", 0 0, L_0x262f580;  1 drivers
v0x2621fc0_0 .net *"_ivl_166", 0 0, L_0x262f0e0;  1 drivers
v0x26220a0_0 .net *"_ivl_168", 0 0, L_0x262e140;  1 drivers
v0x2622180_0 .net *"_ivl_171", 0 0, L_0x262fa40;  1 drivers
v0x2622240_0 .net *"_ivl_172", 0 0, L_0x262fd00;  1 drivers
v0x2622320_0 .net *"_ivl_175", 0 0, L_0x262fe40;  1 drivers
v0x26223e0_0 .net *"_ivl_176", 0 0, L_0x2630110;  1 drivers
v0x26224c0_0 .net *"_ivl_178", 0 0, L_0x262f9d0;  1 drivers
v0x26225a0_0 .net *"_ivl_180", 0 0, L_0x26302f0;  1 drivers
v0x2622680_0 .net *"_ivl_183", 0 0, L_0x2630640;  1 drivers
v0x2622740_0 .net *"_ivl_184", 0 0, L_0x26306e0;  1 drivers
v0x2622820_0 .net *"_ivl_186", 0 0, L_0x2630a70;  1 drivers
v0x2622900_0 .net *"_ivl_188", 0 0, L_0x2630390;  1 drivers
v0x26229e0_0 .net *"_ivl_19", 0 0, L_0x2628ca0;  1 drivers
v0x2622aa0_0 .net *"_ivl_190", 0 0, L_0x2630cc0;  1 drivers
v0x2622b80_0 .net *"_ivl_192", 0 0, L_0x2631030;  1 drivers
v0x2622c60_0 .net *"_ivl_195", 0 0, L_0x2631120;  1 drivers
v0x2622d20_0 .net *"_ivl_196", 0 0, L_0x2631430;  1 drivers
v0x2622e00_0 .net *"_ivl_198", 0 0, L_0x2630d60;  1 drivers
v0x2622ee0_0 .net *"_ivl_2", 0 0, L_0x2628280;  1 drivers
v0x2622fc0_0 .net *"_ivl_20", 0 0, L_0x2628d80;  1 drivers
v0x26230a0_0 .net *"_ivl_200", 0 0, L_0x2631610;  1 drivers
v0x2623180_0 .net *"_ivl_202", 0 0, L_0x26319a0;  1 drivers
v0x2623260_0 .net *"_ivl_204", 0 0, L_0x2631a90;  1 drivers
v0x2623340_0 .net *"_ivl_22", 0 0, L_0x2628e90;  1 drivers
v0x2623420_0 .net *"_ivl_24", 0 0, L_0x2628f90;  1 drivers
v0x2623500_0 .net *"_ivl_27", 0 0, L_0x26290a0;  1 drivers
v0x26235c0_0 .net *"_ivl_28", 0 0, L_0x2629140;  1 drivers
v0x2623ab0_0 .net *"_ivl_31", 0 0, L_0x2629250;  1 drivers
v0x2623b70_0 .net *"_ivl_32", 0 0, L_0x2629340;  1 drivers
v0x2623c50_0 .net *"_ivl_35", 0 0, L_0x2629450;  1 drivers
v0x2623d10_0 .net *"_ivl_36", 0 0, L_0x26294f0;  1 drivers
v0x2623df0_0 .net *"_ivl_41", 0 0, L_0x2629770;  1 drivers
v0x2623eb0_0 .net *"_ivl_43", 0 0, L_0x2629870;  1 drivers
v0x2623f70_0 .net *"_ivl_44", 0 0, L_0x2629910;  1 drivers
v0x2624050_0 .net *"_ivl_47", 0 0, L_0x2629ae0;  1 drivers
v0x2624110_0 .net *"_ivl_48", 0 0, L_0x2629b80;  1 drivers
v0x26241f0_0 .net *"_ivl_5", 0 0, L_0x2628360;  1 drivers
v0x26242b0_0 .net *"_ivl_51", 0 0, L_0x2629d40;  1 drivers
v0x2624370_0 .net *"_ivl_52", 0 0, L_0x2629de0;  1 drivers
v0x2624450_0 .net *"_ivl_55", 0 0, L_0x2629fb0;  1 drivers
v0x2624510_0 .net *"_ivl_57", 0 0, L_0x262a050;  1 drivers
v0x26245d0_0 .net *"_ivl_58", 0 0, L_0x262a190;  1 drivers
v0x26246b0_0 .net *"_ivl_6", 0 0, L_0x2628510;  1 drivers
v0x2624790_0 .net *"_ivl_61", 0 0, L_0x262a2d0;  1 drivers
v0x2624850_0 .net *"_ivl_62", 0 0, L_0x262a0f0;  1 drivers
v0x2624930_0 .net *"_ivl_64", 0 0, L_0x262a4c0;  1 drivers
v0x2624a10_0 .net *"_ivl_66", 0 0, L_0x2629a70;  1 drivers
v0x2624af0_0 .net *"_ivl_69", 0 0, L_0x262a780;  1 drivers
v0x2624bb0_0 .net *"_ivl_71", 0 0, L_0x262a820;  1 drivers
v0x2624c70_0 .net *"_ivl_72", 0 0, L_0x262a990;  1 drivers
v0x2624d50_0 .net *"_ivl_74", 0 0, L_0x262aad0;  1 drivers
v0x2624e30_0 .net *"_ivl_77", 0 0, L_0x262aca0;  1 drivers
v0x2624ef0_0 .net *"_ivl_78", 0 0, L_0x262ad40;  1 drivers
v0x2624fd0_0 .net *"_ivl_80", 0 0, L_0x26299b0;  1 drivers
v0x26250b0_0 .net *"_ivl_83", 0 0, L_0x262b010;  1 drivers
v0x2625170_0 .net *"_ivl_85", 0 0, L_0x262b0b0;  1 drivers
v0x2625230_0 .net *"_ivl_86", 0 0, L_0x262b250;  1 drivers
v0x2625310_0 .net *"_ivl_88", 0 0, L_0x262b400;  1 drivers
v0x26253f0_0 .net *"_ivl_9", 0 0, L_0x2628620;  1 drivers
v0x26254b0_0 .net *"_ivl_90", 0 0, L_0x262b600;  1 drivers
v0x2625590_0 .net *"_ivl_92", 0 0, L_0x262b2f0;  1 drivers
v0x2625670_0 .net *"_ivl_95", 0 0, L_0x262b810;  1 drivers
v0x2625730_0 .net *"_ivl_96", 0 0, L_0x262b9d0;  1 drivers
v0x2625810_0 .net *"_ivl_99", 0 0, L_0x262bac0;  1 drivers
v0x26258d0_0 .net "a", 0 0, v0x261f2a0_0;  alias, 1 drivers
v0x2625970_0 .net "b", 0 0, v0x261f340_0;  alias, 1 drivers
v0x2625a60_0 .net "c", 0 0, v0x261f3e0_0;  alias, 1 drivers
v0x2625b50_0 .net "d", 0 0, v0x261f520_0;  alias, 1 drivers
v0x2625c40_0 .net "out_pos", 0 0, L_0x26316b0;  alias, 1 drivers
v0x2625d00_0 .net "out_sop", 0 0, L_0x2629660;  alias, 1 drivers
L_0x26280d0 .reduce/nor v0x261f340_0;
L_0x2628360 .reduce/nor v0x261f3e0_0;
L_0x2628620 .reduce/nor v0x261f520_0;
L_0x26288e0 .reduce/nor v0x261f2a0_0;
L_0x2628ac0 .reduce/nor v0x261f340_0;
L_0x2628ca0 .reduce/nor v0x261f3e0_0;
L_0x26290a0 .reduce/nor v0x261f2a0_0;
L_0x2629250 .reduce/nor v0x261f3e0_0;
L_0x2629450 .reduce/nor v0x261f520_0;
L_0x2629770 .reduce/nor v0x261f2a0_0;
L_0x2629870 .reduce/nor v0x261f340_0;
L_0x2629910 .arith/sum 1, L_0x2629770, L_0x2629870;
L_0x2629ae0 .reduce/nor v0x261f3e0_0;
L_0x2629b80 .arith/sum 1, L_0x2629910, L_0x2629ae0;
L_0x2629d40 .reduce/nor v0x261f520_0;
L_0x2629de0 .arith/sum 1, L_0x2629b80, L_0x2629d40;
L_0x2629fb0 .reduce/nor v0x261f2a0_0;
L_0x262a050 .reduce/nor v0x261f340_0;
L_0x262a190 .arith/sum 1, L_0x2629fb0, L_0x262a050;
L_0x262a2d0 .reduce/nor v0x261f3e0_0;
L_0x262a0f0 .arith/sum 1, L_0x262a190, L_0x262a2d0;
L_0x262a4c0 .arith/sum 1, L_0x262a0f0, v0x261f520_0;
L_0x262a780 .reduce/nor v0x261f2a0_0;
L_0x262a820 .reduce/nor v0x261f340_0;
L_0x262a990 .arith/sum 1, L_0x262a780, L_0x262a820;
L_0x262aad0 .arith/sum 1, L_0x262a990, v0x261f3e0_0;
L_0x262aca0 .reduce/nor v0x261f520_0;
L_0x262ad40 .arith/sum 1, L_0x262aad0, L_0x262aca0;
L_0x262b010 .reduce/nor v0x261f2a0_0;
L_0x262b0b0 .reduce/nor v0x261f340_0;
L_0x262b250 .arith/sum 1, L_0x262b010, L_0x262b0b0;
L_0x262b400 .arith/sum 1, L_0x262b250, v0x261f3e0_0;
L_0x262b600 .arith/sum 1, L_0x262b400, v0x261f520_0;
L_0x262b810 .reduce/nor v0x261f2a0_0;
L_0x262b9d0 .arith/sum 1, L_0x262b810, v0x261f340_0;
L_0x262bac0 .reduce/nor v0x261f3e0_0;
L_0x262bc90 .arith/sum 1, L_0x262b9d0, L_0x262bac0;
L_0x262bdd0 .reduce/nor v0x261f520_0;
L_0x262bb60 .arith/sum 1, L_0x262bc90, L_0x262bdd0;
L_0x262c0a0 .reduce/nor v0x261f2a0_0;
L_0x262c290 .arith/sum 1, L_0x262c0a0, v0x261f340_0;
L_0x262c3f0 .reduce/nor v0x261f3e0_0;
L_0x262c800 .arith/sum 1, L_0x262c290, L_0x262c3f0;
L_0x262c940 .arith/sum 1, L_0x262c800, v0x261f520_0;
L_0x262cee0 .reduce/nor v0x261f2a0_0;
L_0x262d190 .arith/sum 1, L_0x262cee0, v0x261f340_0;
L_0x262d470 .arith/sum 1, L_0x262d190, v0x261f3e0_0;
L_0x262d560 .reduce/nor v0x261f520_0;
L_0x262d790 .arith/sum 1, L_0x262d470, L_0x262d560;
L_0x262d970 .reduce/nor v0x261f2a0_0;
L_0x262dbb0 .arith/sum 1, L_0x262d970, v0x261f340_0;
L_0x262dd10 .arith/sum 1, L_0x262dbb0, v0x261f3e0_0;
L_0x262dfb0 .arith/sum 1, L_0x262dd10, v0x261f520_0;
L_0x262e1e0 .reduce/nor v0x261f340_0;
L_0x262e440 .arith/sum 1, v0x261f2a0_0, L_0x262e1e0;
L_0x262e5a0 .reduce/nor v0x261f3e0_0;
L_0x262e810 .arith/sum 1, L_0x262e440, L_0x262e5a0;
L_0x262e950 .reduce/nor v0x261f520_0;
L_0x262ebd0 .arith/sum 1, L_0x262e810, L_0x262e950;
L_0x262edb0 .reduce/nor v0x261f340_0;
L_0x262f040 .arith/sum 1, v0x261f2a0_0, L_0x262edb0;
L_0x262f1a0 .reduce/nor v0x261f3e0_0;
L_0x262f440 .arith/sum 1, L_0x262f040, L_0x262f1a0;
L_0x262f580 .arith/sum 1, L_0x262f440, v0x261f520_0;
L_0x262e140 .arith/sum 1, v0x261f2a0_0, v0x261f340_0;
L_0x262fa40 .reduce/nor v0x261f3e0_0;
L_0x262fd00 .arith/sum 1, L_0x262e140, L_0x262fa40;
L_0x262fe40 .reduce/nor v0x261f520_0;
L_0x2630110 .arith/sum 1, L_0x262fd00, L_0x262fe40;
L_0x26302f0 .arith/sum 1, v0x261f2a0_0, v0x261f340_0;
L_0x2630640 .reduce/nor v0x261f3e0_0;
L_0x26306e0 .arith/sum 1, L_0x26302f0, L_0x2630640;
L_0x2630a70 .arith/sum 1, L_0x26306e0, v0x261f520_0;
L_0x2630cc0 .arith/sum 1, v0x261f2a0_0, v0x261f340_0;
L_0x2631030 .arith/sum 1, L_0x2630cc0, v0x261f3e0_0;
L_0x2631120 .reduce/nor v0x261f520_0;
L_0x2631430 .arith/sum 1, L_0x2631030, L_0x2631120;
L_0x2631610 .arith/sum 1, v0x261f2a0_0, v0x261f340_0;
L_0x26319a0 .arith/sum 1, L_0x2631610, v0x261f3e0_0;
L_0x2631a90 .arith/sum 1, L_0x26319a0, v0x261f520_0;
S_0x2625e80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x25c6650;
 .timescale -12 -12;
E_0x25ab9f0 .event anyedge, v0x2626c70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2626c70_0;
    %nor/r;
    %assign/vec4 v0x2626c70_0, 0;
    %wait E_0x25ab9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x261e770;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x261f610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x261f6b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x261e770;
T_4 ;
    %wait E_0x25c4e30;
    %load/vec4 v0x261f750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x261f610_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x261e770;
T_5 ;
    %wait E_0x25c4cd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %wait E_0x25c4cd0;
    %load/vec4 v0x261f610_0;
    %store/vec4 v0x261f6b0_0, 0, 1;
    %fork t_1, S_0x261eaa0;
    %jmp t_0;
    .scope S_0x261eaa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x261ece0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x261ece0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x25c4cd0;
    %load/vec4 v0x261ece0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x261ece0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x261ece0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x261e770;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25c4e30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x261f520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x261f340_0, 0;
    %assign/vec4 v0x261f2a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x261f610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x261f6b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x25c6650;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2626810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2626c70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x25c6650;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2626810_0;
    %inv;
    %store/vec4 v0x2626810_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x25c6650;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x261f480_0, v0x2626de0_0, v0x2626630_0, v0x26266d0_0, v0x2626770_0, v0x26268b0_0, v0x2626b30_0, v0x2626a90_0, v0x26269f0_0, v0x2626950_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x25c6650;
T_9 ;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x25c6650;
T_10 ;
    %wait E_0x25c4e30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2626bd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2626bd0_0, 4, 32;
    %load/vec4 v0x2626d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2626bd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2626bd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2626bd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2626b30_0;
    %load/vec4 v0x2626b30_0;
    %load/vec4 v0x2626a90_0;
    %xor;
    %load/vec4 v0x2626b30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2626bd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2626bd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x26269f0_0;
    %load/vec4 v0x26269f0_0;
    %load/vec4 v0x2626950_0;
    %xor;
    %load/vec4 v0x26269f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2626bd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2626bd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2626bd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2013_q2/iter1/response4/top_module.sv";
