digraph "SVFG" {
	label="SVFG";

	Node0x5623cc05f030 [shape=record,color=black,label="{IntraPHIVFGNode ID: 41 PAGNode: [4294967271 = PHI(4294967251, )]    add_by_addr \{ in line: 7 file: main.c \}}"];
	Node0x5623cc05f030 -> Node0x5623cc05ee30[style=solid];
	Node0x5623cc05ee30 [shape=record,color=yellow,penwidth=2,label="{FormalRetVFGNode ID: 40 Fun[add_by_addr]RetPN ID: 4294967271 unique return node for function add_by_addr|{<s0>2}}"];
	Node0x5623cc05ee30:s0 -> Node0x5623cc05e610[style=solid,color=blue];
	Node0x5623cc05ec00 [shape=record,color=yellow,penwidth=2,label="{FormalParmVFGNode ID: 39 Fun[add_by_addr]ValVar ID: 4294967268\n i32* %2 \{ 2nd arg add_by_addr in line: 7 file: main.c \}}"];
	Node0x5623cc05ec00 -> Node0x5623cc05ded0[style=solid];
	Node0x5623cc05e9d0 [shape=record,color=yellow,penwidth=2,label="{FormalParmVFGNode ID: 38 Fun[add_by_addr]ValVar ID: 4294967269\n i32* %1 \{ 1st arg add_by_addr in line: 7 file: main.c \}}"];
	Node0x5623cc05e9d0 -> Node0x5623cc05dda0[style=solid];
	Node0x5623cc05e7a0 [shape=record,color=yellow,penwidth=2,label="{FormalParmVFGNode ID: 37 Fun[add_by_addr]ValVar ID: 4294967270\n i32* %0 \{ 0th arg add_by_addr in line: 7 file: main.c \}}"];
	Node0x5623cc05e7a0 -> Node0x5623cc05dc70[style=solid];
	Node0x5623cc05e610 [shape=record,color=yellow,penwidth=2,label="{ActualRetVFGNode ID: 36 CS[\{ ln: 26  cl: 13  fl: main.c \}]ValVar ID: 4294967217\n   %17 = call i32* @add_by_addr(i32* %14, i32* %15, i32* %16), !dbg !39 \{ ln: 26  cl: 13  fl: main.c \}}"];
	Node0x5623cc05e610 -> Node0x5623cc05e260[style=solid];
	Node0x5623cc05e4d0 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 35 CS[\{ ln: 26  cl: 13  fl: main.c \}]ValVar ID: 4294967218\n   %16 = load i32*, i32** %4, align 8, !dbg !38 \{ ln: 26  cl: 31  fl: main.c \}|{<s0>2}}"];
	Node0x5623cc05e4d0:s0 -> Node0x5623cc05ec00[style=solid,color=red];
	Node0x5623cbfed8b0 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 34 CS[\{ ln: 26  cl: 13  fl: main.c \}]ValVar ID: 4294967219\n   %15 = load i32*, i32** %2, align 8, !dbg !37 \{ ln: 26  cl: 28  fl: main.c \}|{<s0>2}}"];
	Node0x5623cbfed8b0:s0 -> Node0x5623cc05e9d0[style=solid,color=red];
	Node0x5623cbfed810 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 33 CS[\{ ln: 26  cl: 13  fl: main.c \}]ValVar ID: 4294967220\n   %14 = load i32*, i32** %3, align 8, !dbg !36 \{ ln: 26  cl: 25  fl: main.c \}|{<s0>2}}"];
	Node0x5623cbfed810:s0 -> Node0x5623cc05e7a0[style=solid,color=red];
	Node0x5623cc05e260 [shape=record,color=blue,label="{StoreVFGNode ID: 32 StoreStmt: [Var4294967244 \<-- Var4294967217]  \n   store i32* %17, i32** %4, align 8, !dbg !40 \{ ln: 26  cl: 11  fl: main.c \}}"];
	Node0x5623cc05e130 [shape=record,color=blue,label="{StoreVFGNode ID: 31 StoreStmt: [Var4294967245 \<-- Var4294967229]  \n   store i32* %8, i32** %3, align 8, !dbg !28 \{ ln: 22  cl: 11  fl: main.c \}}"];
	Node0x5623cc05e000 [shape=record,color=blue,label="{StoreVFGNode ID: 30 StoreStmt: [Var4294967246 \<-- Var4294967243]  \n   store i32* %5, i32** %2, align 8, !dbg !26 \{ ln: 21  cl: 11  fl: main.c \}}"];
	Node0x5623cc05ded0 [shape=record,color=blue,label="{StoreVFGNode ID: 29 StoreStmt: [Var4294967265 \<-- Var4294967268]  \n   store i32* %2, i32** %6, align 8 }"];
	Node0x5623cc05c5f0 [shape=record,color=green,label="{AddrVFGNode ID: 12 AddrStmt: [Var4294967245 \<-- Var15]  \n   %3 = alloca i32*, align 8 \{ ln: 18 fl: main.c \}}"];
	Node0x5623cc05c5f0 -> Node0x5623cc05d170[style=solid];
	Node0x5623cc05c5f0 -> Node0x5623cc05d2d0[style=solid];
	Node0x5623cc05c5f0 -> Node0x5623cc05e130[style=solid];
	Node0x5623cc05c490 [shape=record,color=green,label="{AddrVFGNode ID: 11 AddrStmt: [Var4294967246 \<-- Var14]  \n   %2 = alloca i32*, align 8 \{ ln: 18 fl: main.c \}}"];
	Node0x5623cc05c490 -> Node0x5623cc05d430[style=solid];
	Node0x5623cc05c490 -> Node0x5623cc05d590[style=solid];
	Node0x5623cc05c490 -> Node0x5623cc05e000[style=solid];
	Node0x5623cc05bfa0 [shape=record,color=green,label="{AddrVFGNode ID: 8 AddrStmt: [Var4294967265 \<-- Var11]  \n   %6 = alloca i32*, align 8 \{ ln: 7 fl: main.c \}}"];
	Node0x5623cc05bfa0 -> Node0x5623cc05d6f0[style=solid];
	Node0x5623cc05bfa0 -> Node0x5623cc05d850[style=solid];
	Node0x5623cc05bfa0 -> Node0x5623cc05ded0[style=solid];
	Node0x5623cc05be40 [shape=record,color=green,label="{AddrVFGNode ID: 7 AddrStmt: [Var4294967266 \<-- Var10]  \n   %5 = alloca i32*, align 8 \{ ln: 7 fl: main.c \}}"];
	Node0x5623cc05be40 -> Node0x5623cc05d9b0[style=solid];
	Node0x5623cc05be40 -> Node0x5623cc05dda0[style=solid];
	Node0x5623cc05bc70 [shape=record,color=green,label="{AddrVFGNode ID: 6 AddrStmt: [Var4294967267 \<-- Var9]  \n   %4 = alloca i32*, align 8 \{ ln: 7 fl: main.c \}}"];
	Node0x5623cc05bc70 -> Node0x5623cc05db10[style=solid];
	Node0x5623cc05bc70 -> Node0x5623cc05dc70[style=solid];
	Node0x5623cc041830 [shape=record,color=grey,label="{NullPtr}"];
	Node0x5623cc041830 -> Node0x5623cc05ceb0[style=solid];
	Node0x5623cc05c750 [shape=record,color=green,label="{AddrVFGNode ID: 13 AddrStmt: [Var4294967244 \<-- Var16]  \n   %4 = alloca i32*, align 8 \{ ln: 18 fl: main.c \}}"];
	Node0x5623cc05c750 -> Node0x5623cc05d010[style=solid];
	Node0x5623cc05c750 -> Node0x5623cc05e260[style=solid];
	Node0x5623cc05c9a0 [shape=record,color=green,label="{AddrVFGNode ID: 14 AddrStmt: [Var4294967243 \<-- Var17]  \n   %5 = alloca i32, align 4 \{ ln: 19 fl: main.c \}}"];
	Node0x5623cc05c9a0 -> Node0x5623cc05e000[style=solid];
	Node0x5623cc05ceb0 [shape=record,color=black,label="{CopyVFGNode ID: 17 CopyStmt: [Var1 \<-- Var0]  \n i8* null \{ constant data \}}"];
	Node0x5623cc05d010 [shape=record,color=red,label="{LoadVFGNode ID: 18 LoadStmt: [Var4294967218 \<-- Var4294967244]  \n   %16 = load i32*, i32** %4, align 8, !dbg !38 \{ ln: 26  cl: 31  fl: main.c \}}"];
	Node0x5623cc05d010 -> Node0x5623cc05e4d0[style=solid];
	Node0x5623cc05d170 [shape=record,color=red,label="{LoadVFGNode ID: 19 LoadStmt: [Var4294967220 \<-- Var4294967245]  \n   %14 = load i32*, i32** %3, align 8, !dbg !36 \{ ln: 26  cl: 25  fl: main.c \}}"];
	Node0x5623cc05d170 -> Node0x5623cbfed810[style=solid];
	Node0x5623cc05d2d0 [shape=record,color=red,label="{LoadVFGNode ID: 20 LoadStmt: [Var4294967227 \<-- Var4294967245]  \n   %9 = load i32*, i32** %3, align 8, !dbg !29 \{ ln: 23  cl: 14  fl: main.c \}}"];
	Node0x5623cc05d430 [shape=record,color=red,label="{LoadVFGNode ID: 21 LoadStmt: [Var4294967219 \<-- Var4294967246]  \n   %15 = load i32*, i32** %2, align 8, !dbg !37 \{ ln: 26  cl: 28  fl: main.c \}}"];
	Node0x5623cc05d430 -> Node0x5623cbfed8b0[style=solid];
	Node0x5623cc05d590 [shape=record,color=red,label="{LoadVFGNode ID: 22 LoadStmt: [Var4294967229 \<-- Var4294967246]  \n   %8 = load i32*, i32** %2, align 8, !dbg !27 \{ ln: 22  cl: 13  fl: main.c \}}"];
	Node0x5623cc05d590 -> Node0x5623cc05e130[style=solid];
	Node0x5623cc05d6f0 [shape=record,color=red,label="{LoadVFGNode ID: 23 LoadStmt: [Var4294967251 \<-- Var4294967265]  \n   %13 = load i32*, i32** %6, align 8, !dbg !27 \{ ln: 12  cl: 16  fl: main.c \}}"];
	Node0x5623cc05d6f0 -> Node0x5623cc05f030[style=solid];
	Node0x5623cc05d850 [shape=record,color=red,label="{LoadVFGNode ID: 24 LoadStmt: [Var4294967253 \<-- Var4294967265]  \n   %12 = load i32*, i32** %6, align 8, !dbg !25 \{ ln: 10  cl: 10  fl: main.c \}}"];
	Node0x5623cc05d9b0 [shape=record,color=red,label="{LoadVFGNode ID: 25 LoadStmt: [Var4294967256 \<-- Var4294967266]  \n   %9 = load i32*, i32** %5, align 8, !dbg !22 \{ ln: 10  cl: 20  fl: main.c \}}"];
	Node0x5623cc05db10 [shape=record,color=red,label="{LoadVFGNode ID: 26 LoadStmt: [Var4294967258 \<-- Var4294967267]  \n   %7 = load i32*, i32** %4, align 8, !dbg !20 \{ ln: 10  cl: 15  fl: main.c \}}"];
	Node0x5623cc05dc70 [shape=record,color=blue,label="{StoreVFGNode ID: 27 StoreStmt: [Var4294967267 \<-- Var4294967270]  \n   store i32* %0, i32** %4, align 8 }"];
	Node0x5623cc05dda0 [shape=record,color=blue,label="{StoreVFGNode ID: 28 StoreStmt: [Var4294967266 \<-- Var4294967269]  \n   store i32* %1, i32** %5, align 8 }"];
}
