{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 01 22:10:50 2017 " "Info: Processing started: Sat Apr 01 22:10:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dac7512 -c dac7512 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dac7512 -c dac7512" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_div-behave " "Info: Found design unit 1: gen_div-behave" {  } { { "gen_div.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/gen_div.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen_div " "Info: Found entity 1: gen_div" {  } { { "gen_div.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/gen_div.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac7512.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dac7512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac7512-behave " "Info: Found design unit 1: dac7512-behave" {  } { { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dac7512 " "Info: Found entity 1: dac7512" {  } { { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dac7512 " "Info: Elaborating entity \"dac7512\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_div gen_div:gen_1M " "Info: Elaborating entity \"gen_div\" for hierarchy \"gen_div:gen_1M\"" {  } { { "dac7512.vhd" "gen_1M" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 49 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Info: Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Info: Implemented 75 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 01 22:10:53 2017 " "Info: Processing ended: Sat Apr 01 22:10:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 01 22:10:54 2017 " "Info: Processing started: Sat Apr 01 22:10:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dac7512 -c dac7512 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dac7512 -c dac7512" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "dac7512 EP4CE10F17C8 " "Info: Selected device EP4CE10F17C8 for design \"dac7512\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Info: Device EP4CE6F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Info: Device EP4CE15F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 156 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 158 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 160 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 162 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 164 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "Critical Warning: No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sync_out " "Info: Pin sync_out not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { sync_out } } } { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 11 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 7 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sclk_out " "Info: Pin sclk_out not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { sclk_out } } } { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 12 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 8 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "da_data_out " "Info: Pin da_data_out not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { da_data_out } } } { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 13 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { da_data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 4 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetin " "Info: Pin resetin not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { resetin } } } { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 10 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 6 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clkin " "Info: Pin clkin not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { clkin } } } { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 10 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 5 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dac7512.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'dac7512.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node clkin~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 10 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 150 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen_div:gen_1M\|tmp  " "Info: Automatically promoted node gen_div:gen_1M\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen_div:gen_1M\|tmp~0 " "Info: Destination node gen_div:gen_1M\|tmp~0" {  } { { "gen_div.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/gen_div.vhd" 25 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gen_div:gen_1M|tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 62 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk_out~output " "Info: Destination node sclk_out~output" {  } { { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 12 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 147 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "gen_div.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/gen_div.vhd" 25 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gen_div:gen_1M|tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 16 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetin~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node resetin~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "dac7512.vhd" "" { Text "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.vhd" 10 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/" { { 0 { 0 ""} 0 149 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.fit.smsg " "Info: Generated suppressed messages file E:/E10_SDRAM/demo/demo/vhdl/example17-dac7512-tooth-wave-ok/dac7512.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Info: Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 01 22:11:02 2017 " "Info: Processing ended: Sat Apr 01 22:11:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 01 22:11:03 2017 " "Info: Processing started: Sat Apr 01 22:11:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dac7512 -c dac7512 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off dac7512 -c dac7512" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 01 22:11:03 2017 " "Info: Processing started: Sat Apr 01 22:11:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dac7512 -c dac7512 " "Info: Command: quartus_sta dac7512 -c dac7512" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dac7512.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'dac7512.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin clkin " "Info: create_clock -period 1.000 -name clkin clkin" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gen_div:gen_1M\|tmp gen_div:gen_1M\|tmp " "Info: create_clock -period 1.000 -name gen_div:gen_1M\|tmp gen_div:gen_1M\|tmp" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.717 " "Info: Worst-case setup slack is -3.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.717       -67.460 gen_div:gen_1M\|tmp  " "Info:    -3.717       -67.460 gen_div:gen_1M\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763        -6.368 clkin  " "Info:    -1.763        -6.368 clkin " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.331 " "Info: Worst-case hold slack is -2.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.331        -2.331 clkin  " "Info:    -2.331        -2.331 clkin " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 gen_div:gen_1M\|tmp  " "Info:     0.453         0.000 gen_div:gen_1M\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.922 clkin  " "Info:    -3.000       -11.922 clkin " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -35.688 gen_div:gen_1M\|tmp  " "Info:    -1.487       -35.688 gen_div:gen_1M\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 01 22:11:05 2017 " "Info: Processing ended: Sat Apr 01 22:11:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.346 " "Info: Worst-case setup slack is -3.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.346       -61.213 gen_div:gen_1M\|tmp  " "Info:    -3.346       -61.213 gen_div:gen_1M\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500        -5.242 clkin  " "Info:    -1.500        -5.242 clkin " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.155 " "Info: Worst-case hold slack is -2.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.155        -2.155 clkin  " "Info:    -2.155        -2.155 clkin " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 gen_div:gen_1M\|tmp  " "Info:     0.401         0.000 gen_div:gen_1M\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.922 clkin  " "Info:    -3.000       -11.922 clkin " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -35.688 gen_div:gen_1M\|tmp  " "Info:    -1.487       -35.688 gen_div:gen_1M\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gen_div:gen_1M\|tmp\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{gen_div:gen_1M\|tmp\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -rise_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clkin\}\] -fall_to \[get_clocks \{clkin\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.047 " "Info: Worst-case setup slack is -1.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047       -16.253 gen_div:gen_1M\|tmp  " "Info:    -1.047       -16.253 gen_div:gen_1M\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200        -0.257 clkin  " "Info:    -0.200        -0.257 clkin " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.089 " "Info: Worst-case hold slack is -1.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089        -1.089 clkin  " "Info:    -1.089        -1.089 clkin " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 gen_div:gen_1M\|tmp  " "Info:     0.186         0.000 gen_div:gen_1M\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -9.396 clkin  " "Info:    -3.000        -9.396 clkin " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -24.000 gen_div:gen_1M\|tmp  " "Info:    -1.000       -24.000 gen_div:gen_1M\|tmp " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 01 22:11:07 2017 " "Info: Processing ended: Sat Apr 01 22:11:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
