$date
	Wed May 28 23:31:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module poliriscv_sc_tb $end
$scope module riscv $end
$var wire 1 ! clk $end
$var wire 1 " i_MemRead $end
$var wire 1 # i_MemWrite $end
$var wire 1 $ i_MemtoReg $end
$var wire 1 % rst $end
$var wire 6 & pc [5:0] $end
$var wire 1 ' o_zero_from_dp $end
$var wire 7 ( o_opcode_from_dp [6:0] $end
$var wire 1 ) o_funct7_bit30_from_dp $end
$var wire 3 * o_funct3_from_dp [2:0] $end
$var wire 64 + o_ALUResult_from_dp [63:0] $end
$var wire 1 , i_RegWrite $end
$var wire 1 - i_BranchOnNotZero $end
$var wire 1 . i_Branch $end
$var wire 1 / i_ALUSrc $end
$var wire 4 0 i_ALUControl [3:0] $end
$var parameter 88 1 IFILE $end
$var parameter 32 2 datawords $end
$var parameter 32 3 instructions $end
$scope module dut_control_unit $end
$var wire 1 / ALUSrc $end
$var wire 1 . Branch $end
$var wire 1 - BranchOnNotZero $end
$var wire 1 " MemRead $end
$var wire 1 # MemWrite $end
$var wire 1 $ MemtoReg $end
$var wire 1 , RegWrite $end
$var wire 7 4 opcode [6:0] $end
$var wire 1 ) funct7_bit30 $end
$var wire 3 5 funct3 [2:0] $end
$var wire 4 6 ALUControl [3:0] $end
$upscope $end
$scope module dut_datapath $end
$var wire 1 ! clk $end
$var wire 64 7 data_to_write_to_reg [63:0] $end
$var wire 4 8 i_ALUControl [3:0] $end
$var wire 1 / i_ALUSrc $end
$var wire 1 . i_Branch $end
$var wire 1 - i_BranchOnNotZero $end
$var wire 1 " i_MemRead $end
$var wire 1 # i_MemWrite $end
$var wire 1 $ i_MemtoReg $end
$var wire 1 , i_RegWrite $end
$var wire 64 9 o_ALUResult [63:0] $end
$var wire 6 : o_PC_current [5:0] $end
$var wire 1 ' o_zero $end
$var wire 1 % rst $end
$var wire 64 ; signed_imm_word_offset_for_branch [63:0] $end
$var wire 64 < signed_imm_byte_offset_for_branch [63:0] $end
$var wire 64 = rf_ReadData2 [63:0] $end
$var wire 64 > rf_ReadData1 [63:0] $end
$var wire 7 ? o_opcode [6:0] $end
$var wire 1 ) o_funct7_bit30 $end
$var wire 3 @ o_funct3 [2:0] $end
$var wire 32 A instruction_word [31:0] $end
$var wire 64 B immediate_extended [63:0] $end
$var wire 64 C data_memory_read_data [63:0] $end
$var wire 1 D condition_active $end
$var wire 6 E branch_target_pc_word [5:0] $end
$var wire 1 F alu_zero_flag_internal $end
$var wire 64 G alu_result_internal [63:0] $end
$var wire 64 H alu_operand2 [63:0] $end
$var wire 6 I PC_next [5:0] $end
$var wire 6 J PC_current_val [5:0] $end
$var parameter 88 K IFILE_DATAPATH $end
$scope module alu_unit $end
$var wire 4 L ALUctl [3:0] $end
$var wire 64 M B [63:0] $end
$var wire 1 F Zero $end
$var wire 64 N ALUout [63:0] $end
$var wire 64 O A [63:0] $end
$var parameter 32 P W $end
$upscope $end
$scope module dmem_unit $end
$var wire 1 " MemRead $end
$var wire 1 # MemWrite $end
$var wire 6 Q address [5:0] $end
$var wire 1 ! clk $end
$var wire 1 % rst $end
$var wire 64 R WriteData [63:0] $end
$var reg 64 S RegData [63:0] $end
$var integer 32 T i [31:0] $end
$upscope $end
$scope module imem_unit $end
$var wire 1 ! clk $end
$var wire 1 % rst $end
$var wire 6 U ReadAddress [5:0] $end
$var parameter 32 V ADDR_WIDTH $end
$var parameter 38 W DEPTH $end
$var parameter 88 X IFILE $end
$var reg 32 Y Instruction [31:0] $end
$upscope $end
$scope module imm_gen_unit $end
$var wire 32 Z inst [31:0] $end
$var reg 64 [ imm [63:0] $end
$upscope $end
$scope module pc_unit $end
$var wire 1 ! clk $end
$var wire 6 \ nextPC [5:0] $end
$var wire 1 % rst $end
$var reg 6 ] PC [5:0] $end
$upscope $end
$scope module reg_file_unit $end
$var wire 5 ^ Read1 [4:0] $end
$var wire 5 _ Read2 [4:0] $end
$var wire 1 , RegWrite $end
$var wire 64 ` WriteData [63:0] $end
$var wire 5 a WriteReg [4:0] $end
$var wire 1 ! clk $end
$var wire 1 % rst $end
$var wire 64 b Data2 [63:0] $end
$var wire 64 c Data1 [63:0] $end
$var parameter 32 d W $end
$var integer 32 e i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 d
b111001001101111011011010101111101101000011001010111100000101110011011010110010101101101 X
b1000000 W
b110 V
b1000000 P
b111001001101111011011010101111101101000011001010111100000101110011011010110010101101101 K
b100000000 3
b10000000000 2
b111001001101111011011010101111101101000011001010111100000101110011011010110010101101101 1
$end
#0
$dumpvars
bx e
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx U
bx T
bx S
bx R
bx Q
bx O
bx N
bx M
b0x1x L
bx J
bx I
bx H
bx G
xF
bx E
xD
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
b0x1x 8
bx 7
b0x1x 6
bx 5
bx 4
b0x1x 0
x/
x.
x-
x,
bx +
bx *
x)
bx (
x'
bx &
x%
0$
0#
0"
0!
$end
#1000
1D
b0 Q
1'
1F
b0 7
b0 `
b0 +
b0 9
b0 G
b0 N
b10 0
b10 6
b10 8
b10 L
b1 I
b1 \
b0 E
0,
b0 ;
b0 H
b0 M
0-
0.
0/
b0 =
b0 R
b0 b
b0 >
b0 O
b0 c
b0 <
b0 B
b0 [
0)
b0 *
b0 5
b0 @
b0 (
b0 4
b0 ?
b0 a
b0 _
b0 ^
b0 &
b0 :
b0 J
b0 U
b0 ]
b0 A
b0 Y
b0 Z
b100000 e
b1000000 T
1%
#2000
0%
#5000
bx Q
x'
xF
bx 7
bx `
bx +
bx 9
bx G
bx N
b0x1x 0
b0x1x 6
b0x1x 8
b0x1x L
xD
x,
bx H
bx M
x-
x.
x/
bx =
bx R
bx b
bx >
bx O
bx c
x)
bx *
bx 5
bx @
bx (
bx 4
bx ?
bx a
bx _
bx ^
b0xx I
b0xx \
bx A
bx Y
bx Z
b1 E
b1 &
b1 :
b1 J
b1 U
b1 ]
1!
#10000
0!
#15000
bx I
bx \
bx E
b0xx &
b0xx :
b0xx J
b0xx U
b0xx ]
1!
#20000
0!
#22000
