INFO: [VRFC 10-163] Analyzing VHDL file "C:/Dev/uni/master/II/FPGA_tests/FPGA_tests.srcs/sources_1/imports/Downloads/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Dev/uni/master/II/FPGA_tests/FPGA_tests.srcs/sources_1/imports/Downloads/adder.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Dev/uni/master/II/FPGA_tests/FPGA_tests.srcs/sources_1/imports/Downloads/full_adder1.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Dev/uni/master/II/FPGA_tests/FPGA_tests.srcs/sources_1/imports/Downloads/tb_adder.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_adder'
