module clk_div(
	input clk,
	output clk_0,
);

reg r_clk;

reg[5:0] n_tim;
reg[5:0] r_tim;

always@(posedge clk)begin
	r_tim <= n_tim;
end

always@(*)begin
	if(r_tim >= 19) n_tim =0;
	else r_tim = n_tim + 1;	
end

always@(*)begin
	if(rtim>9) r_clk=1;
	else r_clk = 0;
end

assign clk_0 = r_clk;

endmodule
