{
    "AST": {
        "orginal_code": "module c17 (tin,N3,N6,N7,N22,N23);\ninput [1:0]tin;\ninput N3,N6,N7;\noutput N22,N23;\nwire N10,N11,N16,N19;\nnand NAND2_1 (N10, tin[0], N3);\nnand NAND2_2 (N11, N3, N6);\nnand NAND2_3 (N16, tin[1], N11);\nnand NAND2_4 (N19, N11, N7);\nnand NAND2_5 (N22, N10, N16);\nnand NAND2_6 (N23, N16, N19);\nendmodule\n",
        "gate_lib": "module BUF_g(A, Y);\ninput A;\noutput Y;\nassign Y=A;\nendmodule\n\n \nmodule NOT_g(A, Y);\ninput A;\noutput Y;\nassign Y=~A;\nendmodule\n\nmodule AND_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y=(A & B);\nendmodule\n\nmodule OR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y= (A | B);\nendmodule\n\nmodule NAND_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y= ~(A & B);\n\nendmodule\n\nmodule NOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = ~(A | B);\nendmodule\n\n\nmodule XOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = (A ^ B);\nendmodule\n\nmodule XNOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = ~(A ^ B);\nendmodule\n\nmodule DFFcell(C, D, Q);\ninput C, D;\noutput reg Q;\nalways @(posedge C)\n\tQ <= D;\nendmodule\n\n\nmodule DFFRcell(C, D, Q, R);\ninput C, D, R;\noutput reg Q;\nalways @(posedge C, negedge R)\n\tif (!R)\n\t\tQ <= 1'b0;\n\telse\n\t\tQ <= D;\nendmodule\n",
        "gate_level_flattened": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule\n",
        "Bench_format_flattened": "INPUT(N3)\nINPUT(N6)\nINPUT(N7)\nINPUT(tin[0])\nINPUT(tin[1])\nOUTPUT(N22)\nOUTPUT(N23)\n_2_ = NAND(N3,N6)\n_3_ = NAND(tin[1],_2_)\n_0_ = NAND(N7,_2_)\nN23 = NAND(_3_,_0_)\n_1_ = NAND(tin[0],N3)\nN22 = NAND(_3_,_1_)\n",
        "gate_level_not_flattened": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule\n",
        "top_module_name": "c17",
        "Total_number_of_modules": 1,
        "LL_gatelevel_verilog": "module c17(N3,N6,N7,tin,lockingkeyinput,N22,N23);\ninput N3;\ninput N6;\ninput N7;\ninput [1:0] tin;\ninput lockingkeyinput;\noutput N22;\noutput N23;\nwire _0_;\nwire _3_;\nwire _2_;\nwire _1_;\nwire Q_int;\nNAND_g NAND_4_(.A(N6), .B(N3), .Y(_2_));\nNAND_g NAND_5_(.A(_2_), .B(tin[1]), .Y(_3_));\nNAND_g NAND_6_(.A(_2_), .B(N7), .Y(_0_));\nNAND_g NAND_7_(.A(_0_), .B(_3_), .Y(N23));\nNAND_g NAND_8_(.A(N3), .B(tin[0]), .Y(_1_));\nNAND_g NAND_9_(.A(_1_), .B(_3_), .Y(N22));\nendmodule\n\n",
        "bitkey": ""
    },
    "modules": {
        "c17": {
            "Verilog": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule",
            "Synthesized_verilog": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule",
            "lockingdata": {
                "wires": [],
                "gates": [],
                "inputs": []
            },
            "DiGraph": "gASVsgUAAAAAAACMGG5ldHdvcmt4LmNsYXNzZXMuZGlncmFwaJSMB0RpR3JhcGiUk5QpgZR9lCiMBWdyYXBolH2UjAVfbm9kZZR9lCiMB05BTkRfNF+UfZQojAR0eXBllIwEZ2F0ZZSMBWxvZ2ljlIwETkFORJR1jANfMl+UfZQoaAuMBHdpcmWUjARwb3J0lIwDXzJflHWMAk42lH2UKGgLjAVpbnB1dJRoEowCTjaUdYwCTjOUfZQoaAtoFmgSjAJOM5R1jAdOQU5EXzVflH2UKGgLaAxoDWgOdYwDXzNflH2UKGgLaBFoEowDXzNflHWMBnRpblsxXZR9lChoC2gWaBKMA3RpbpR1jAdOQU5EXzZflH2UKGgLaAxoDWgOdYwDXzBflH2UKGgLaBFoEowDXzBflHWMAk43lH2UKGgLaBZoEowCTjeUdYwHTkFORF83X5R9lChoC2gMaA1oDnWMA04yM5R9lGgLjAZvdXRwdXSUc4wHTkFORF84X5R9lChoC2gMaA1oDnWMA18xX5R9lChoC2gRaBKMA18xX5R1jAZ0aW5bMF2UfZQoaAtoFmgSaCJ1jAdOQU5EXzlflH2UKGgLaAxoDWgOdYwDTjIylH2UaAtoL3OMCm1vZHVsZSNjMTeUfZRoC4wGbW9kdWxllHOMEG1vZHVsZSNhbml0c2F0XzKUfZQojAR0eXBllIwGbW9kdWxllIwLbW9kdWxlX25hbWWUjAdhbnRpc2F0lIwJaW5pdF9uYW1llIwJYW5pdHNhdF8ylHWMBVFfaW50lH2UKGhAjAR3aXJllIwEcG9ydJRoRnV1jARfYWRqlH2UKGgJfZRoD32Uc2gPfZQoaBt9lGgjfZR1aBR9lChoCX2UaD59lHVoGH2UKGgJfZRoMH2UaD59lHVoG32UaB19lHNoHX2UKGgrfZRoN32UdWggfZQoaBt9lGg+fZR1aCN9lGglfZRzaCV9lGgrfZRzaCh9lChoI32UaD59lHVoK32UaC19lHNoLX2UjAptb2R1bGUjYzE3lH2Uc2gwfZRoMn2Uc2gyfZRoN32Uc2g1fZQoaDB9lGg+fZR1aDd9lGg5fZRzaDl9lIwKbW9kdWxlI2MxN5R9lHNoO32UKIwCTjOUfZSMAk42lH2UjAJON5R9lIwGdGluWzBdlH2UjAZ0aW5bMV2UfZR1aD59lGhGfZRzaEZ9lHWMBV9zdWNjlGhLjAVfcHJlZJR9lChoCX2UKGgUaFJoGGhVdWgPfZRoCWhNc2gUfZSMCm1vZHVsZSNjMTeUaHxzaBh9lIwKbW9kdWxlI2MxN5RoenNoG32UKIwDXzJflGhPaCBoXnVoHX2UaBtoWXNoIH2UjAptb2R1bGUjYzE3lGiCc2gjfZQoaBNoUGgoaGV1aCV9lGgjaGFzaCh9lIwKbW9kdWxlI2MxN5RofnNoK32UKGgnaGOMA18zX5RoW3VoLX2UaCtoaHNoMH2UKIwCTjOUaFZoNWhxdWgyfZRoMGhtc2g1fZSMCm1vZHVsZSNjMTeUaIBzaDd9lChoNGhvaB9oXHVoOX2UaDdodHNoO32UKIwDTjIylGh3jANOMjOUaGt1aD59lChoGmhXaBdoU2gqaGaMBnRpblswXZRocowGdGluWzFdlGhfdWhGfZRoPmiEc3WMA2FkapSMGm5ldHdvcmt4LmNsYXNzZXMuY29yZXZpZXdzlIwNQWRqYWNlbmN5Vmlld5STlCmBlH2UjAZfYXRsYXOUaEtzYowFbm9kZXOUjBxuZXR3b3JreC5jbGFzc2VzLnJlcG9ydHZpZXdzlIwITm9kZVZpZXeUk5QpgZR9lIwGX25vZGVzlGgIc2KMBHN1Y2OUaKwpgZR9lGivaEtzYowFZWRnZXOUaLGMC091dEVkZ2VWaWV3lJOUKYGUfZQojAZfZ3JhcGiUaAOMCF9hZGpkaWN0lGhLdWJ1Yi4=",
            "io": {
                "wires": {
                    "_0_": {
                        "bits": 1
                    },
                    "_3_": {
                        "bits": 1
                    },
                    "_2_": {
                        "bits": 1
                    },
                    "_1_": {
                        "bits": 1
                    },
                    "Q_int": {
                        "bits": 1
                    }
                },
                "inputs": {
                    "N3": {
                        "bits": 1
                    },
                    "N6": {
                        "bits": 1
                    },
                    "N7": {
                        "bits": 1
                    },
                    "tin": {
                        "bits": 2,
                        "startbit": 0,
                        "endbit": 1
                    },
                    "lockingkeyinput": {
                        "bits": 1
                    }
                },
                "outputs": {
                    "N22": {
                        "bits": 1
                    },
                    "N23": {
                        "bits": 1
                    }
                },
                "input_ports": "N3,N6,N7,tin,lockingkeyinput,",
                "output_ports": "N22,N23,"
            },
            "gates": {
                "NAND": {
                    "NAND_4_": {
                        "inputs": [
                            "N6",
                            "N3"
                        ],
                        "outputs": "_2_"
                    },
                    "NAND_5_": {
                        "inputs": [
                            "_2_",
                            "tin[1]"
                        ],
                        "outputs": "_3_"
                    },
                    "NAND_6_": {
                        "inputs": [
                            "_2_",
                            "N7"
                        ],
                        "outputs": "_0_"
                    },
                    "NAND_7_": {
                        "inputs": [
                            "_0_",
                            "_3_"
                        ],
                        "outputs": "N23"
                    },
                    "NAND_8_": {
                        "inputs": [
                            "N3",
                            "tin[0]"
                        ],
                        "outputs": "_1_"
                    },
                    "NAND_9_": {
                        "inputs": [
                            "_1_",
                            "_3_"
                        ],
                        "outputs": "N22"
                    }
                }
            },
            "links": {
                "anitsat_2": {
                    "module_name": "antisat",
                    "links": [
                        [
                            "N3",
                            "N3",
                            "I"
                        ],
                        [
                            "N6",
                            "N6",
                            "I"
                        ],
                        [
                            "N7",
                            "N7",
                            "I"
                        ],
                        [
                            "tin",
                            "tin",
                            "I"
                        ],
                        [
                            "KEY",
                            "lockingkeyinput[1:6]",
                            "I"
                        ],
                        [
                            "Q",
                            "Q_int",
                            "O"
                        ]
                    ],
                    "port": ".N3(N3), .N6(N6), .N7(N7), .tin(tin), .KEY(lockingkeyinput[1:6]).Q(Q_int)",
                    "code": "module anitsat(N3,N6,N7,tin,KEY,Q);\ninput N3;\ninput N6;\ninput N7;\ninput [1:0] tin;\ninput [4:0] KEY;\nwire [4:0] A;\nassign A={N3,N6,N7,tin};\noutput reg Q;\nalways@(*)begin \nif(A==KEY)Q=1;\nelse Q=0;\nend \nendmodule"
                }
            }
        }
    }
}