{'out': {'CDeps': [[[], [], ['reset']],
                   [[], [], ['reset'], [], ['load']],
                   [[], [], ['reset'], [], ['load']]],
         'CLines': [[None, None, '12:C'],
                    [None, None, '12:C', None, '16:C'],
                    [None, None, '12:C', None, '16:C']],
         'Clocked': True,
         'DDeps': [[],
                   ['out',
                    'out',
                    'out',
                    'out',
                    'out',
                    'out',
                    'out',
                    'out',
                    'out'],
                   ['data']],
         'DLines': ['13:D', '20:D', '17:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcf01b8ebd0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcf01a98350>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcf01bfdc50>]}}
