// Seed: 1713105011
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    output uwire id_3
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    input wor id_4
);
  wire id_6;
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.id_0 = 0;
  logic id_7;
  ;
  wire id_8;
  wire id_9;
  wire id_10;
  ;
  wire id_11;
endmodule
module module_2 (
    input wand id_0,
    output tri1 id_1,
    input supply1 id_2,
    inout supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wand id_9,
    output uwire id_10,
    input supply0 id_11,
    output uwire id_12,
    input tri1 id_13,
    output wire id_14,
    input tri0 id_15,
    input uwire id_16,
    output tri0 id_17
);
  assign id_12 = id_11;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_17,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
