<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5032" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5032{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5032{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5032{left:119px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t4_5032{left:87px;bottom:1089px;letter-spacing:0.1px;}
#t5_5032{left:229px;bottom:1089px;letter-spacing:0.1px;}
#t6_5032{left:87px;bottom:1076px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t7_5032{left:206px;bottom:1076px;letter-spacing:0.1px;word-spacing:0.09px;}
#t8_5032{left:87px;bottom:1062px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t9_5032{left:223px;bottom:1062px;letter-spacing:0.1px;}
#ta_5032{left:87px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.01px;}
#tb_5032{left:227px;bottom:1048px;letter-spacing:0.1px;}
#tc_5032{left:87px;bottom:1034px;letter-spacing:0.1px;}
#td_5032{left:144px;bottom:1034px;letter-spacing:0.1px;word-spacing:0.09px;}
#te_5032{left:87px;bottom:1021px;letter-spacing:0.09px;}
#tf_5032{left:171px;bottom:1021px;letter-spacing:0.1px;}
#tg_5032{left:87px;bottom:1007px;letter-spacing:0.09px;}
#th_5032{left:326px;bottom:1007px;letter-spacing:0.08px;}
#ti_5032{left:106px;bottom:993px;letter-spacing:0.1px;}
#tj_5032{left:87px;bottom:979px;letter-spacing:0.1px;}
#tk_5032{left:224px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#tl_5032{left:87px;bottom:966px;letter-spacing:0.1px;}
#tm_5032{left:150px;bottom:966px;letter-spacing:0.09px;word-spacing:0.01px;}
#tn_5032{left:87px;bottom:952px;letter-spacing:0.1px;}
#to_5032{left:262px;bottom:952px;letter-spacing:0.1px;}
#tp_5032{left:87px;bottom:938px;letter-spacing:0.1px;}
#tq_5032{left:106px;bottom:924px;letter-spacing:0.09px;}
#tr_5032{left:177px;bottom:924px;letter-spacing:0.09px;word-spacing:0.01px;}
#ts_5032{left:106px;bottom:911px;letter-spacing:0.09px;}
#tt_5032{left:182px;bottom:911px;letter-spacing:0.1px;}
#tu_5032{left:106px;bottom:897px;letter-spacing:0.09px;}
#tv_5032{left:142px;bottom:897px;letter-spacing:0.1px;}
#tw_5032{left:87px;bottom:883px;letter-spacing:0.09px;}
#tx_5032{left:218px;bottom:883px;letter-spacing:0.1px;}
#ty_5032{left:87px;bottom:869px;letter-spacing:0.1px;}
#tz_5032{left:87px;bottom:856px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t10_5032{left:209px;bottom:856px;letter-spacing:0.1px;}
#t11_5032{left:87px;bottom:842px;letter-spacing:0.09px;}
#t12_5032{left:200px;bottom:842px;letter-spacing:0.1px;}
#t13_5032{left:69px;bottom:828px;letter-spacing:0.1px;}
#t14_5032{left:148px;bottom:828px;letter-spacing:0.09px;}
#t15_5032{left:69px;bottom:814px;letter-spacing:0.1px;}
#t16_5032{left:205px;bottom:814px;letter-spacing:0.1px;}
#t17_5032{left:69px;bottom:801px;letter-spacing:0.1px;}
#t18_5032{left:137px;bottom:801px;letter-spacing:0.09px;}
#t19_5032{left:69px;bottom:787px;letter-spacing:0.1px;}
#t1a_5032{left:69px;bottom:773px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1b_5032{left:243px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1c_5032{left:87px;bottom:759px;letter-spacing:0.1px;}
#t1d_5032{left:150px;bottom:759px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1e_5032{left:87px;bottom:746px;letter-spacing:0.1px;}
#t1f_5032{left:218px;bottom:746px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1g_5032{left:87px;bottom:732px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1h_5032{left:132px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1i_5032{left:69px;bottom:718px;letter-spacing:0.1px;}
#t1j_5032{left:196px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1k_5032{left:69px;bottom:704px;letter-spacing:0.1px;}
#t1l_5032{left:212px;bottom:704px;letter-spacing:0.09px;}
#t1m_5032{left:69px;bottom:691px;letter-spacing:0.1px;}
#t1n_5032{left:185px;bottom:691px;letter-spacing:0.1px;}
#t1o_5032{left:69px;bottom:677px;letter-spacing:0.1px;}
#t1p_5032{left:87px;bottom:663px;letter-spacing:0.09px;}
#t1q_5032{left:218px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1r_5032{left:106px;bottom:649px;letter-spacing:0.1px;}
#t1s_5032{left:87px;bottom:636px;letter-spacing:0.13px;}
#t1t_5032{left:116px;bottom:636px;letter-spacing:0.09px;word-spacing:0.06px;}
#t1u_5032{left:69px;bottom:622px;letter-spacing:0.1px;}
#t1v_5032{left:87px;bottom:608px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1w_5032{left:122px;bottom:608px;letter-spacing:0.09px;}
#t1x_5032{left:69px;bottom:594px;letter-spacing:0.1px;}
#t1y_5032{left:263px;bottom:594px;letter-spacing:0.09px;}
#t1z_5032{left:124px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t20_5032{left:69px;bottom:567px;letter-spacing:0.09px;}
#t21_5032{left:250px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t22_5032{left:124px;bottom:553px;letter-spacing:0.09px;word-spacing:0.01px;}
#t23_5032{left:124px;bottom:539px;letter-spacing:0.1px;word-spacing:0.01px;}
#t24_5032{left:69px;bottom:526px;letter-spacing:0.13px;}
#t25_5032{left:87px;bottom:512px;letter-spacing:0.1px;}
#t26_5032{left:234px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t27_5032{left:69px;bottom:498px;letter-spacing:0.1px;}
#t28_5032{left:128px;bottom:498px;letter-spacing:0.1px;}
#t29_5032{left:69px;bottom:484px;letter-spacing:0.09px;}
#t2a_5032{left:123px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2b_5032{left:69px;bottom:471px;letter-spacing:0.09px;}
#t2c_5032{left:167px;bottom:471px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2d_5032{left:69px;bottom:457px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t2e_5032{left:167px;bottom:457px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2f_5032{left:69px;bottom:443px;letter-spacing:0.1px;}
#t2g_5032{left:250px;bottom:443px;letter-spacing:0.09px;}
#t2h_5032{left:124px;bottom:429px;letter-spacing:0.09px;}
#t2i_5032{left:69px;bottom:416px;letter-spacing:0.09px;}
#t2j_5032{left:146px;bottom:416px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2k_5032{left:69px;bottom:402px;letter-spacing:0.08px;}
#t2l_5032{left:101px;bottom:402px;letter-spacing:0.1px;}
#t2m_5032{left:69px;bottom:388px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t2n_5032{left:87px;bottom:374px;letter-spacing:0.1px;}
#t2o_5032{left:218px;bottom:374px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2p_5032{left:87px;bottom:361px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2q_5032{left:132px;bottom:361px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2r_5032{left:69px;bottom:347px;letter-spacing:0.09px;}
#t2s_5032{left:272px;bottom:347px;letter-spacing:0.1px;}
#t2t_5032{left:69px;bottom:333px;letter-spacing:0.09px;}
#t2u_5032{left:216px;bottom:333px;letter-spacing:0.1px;}
#t2v_5032{left:69px;bottom:319px;letter-spacing:0.09px;}
#t2w_5032{left:217px;bottom:319px;letter-spacing:0.1px;}
#t2x_5032{left:69px;bottom:306px;letter-spacing:0.1px;word-spacing:-0.55px;}
#t2y_5032{left:380px;bottom:306px;letter-spacing:0.1px;word-spacing:-0.64px;}
#t2z_5032{left:69px;bottom:292px;letter-spacing:0.1px;}
#t30_5032{left:160px;bottom:292px;letter-spacing:0.1px;word-spacing:0.09px;}
#t31_5032{left:69px;bottom:278px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t32_5032{left:377px;bottom:278px;letter-spacing:0.1px;}
#t33_5032{left:69px;bottom:264px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t34_5032{left:159px;bottom:264px;letter-spacing:0.1px;}
#t35_5032{left:69px;bottom:251px;letter-spacing:0.09px;}
#t36_5032{left:376px;bottom:251px;letter-spacing:0.1px;word-spacing:0.01px;}
#t37_5032{left:69px;bottom:237px;letter-spacing:0.1px;}
#t38_5032{left:160px;bottom:237px;letter-spacing:0.09px;word-spacing:0.01px;}
#t39_5032{left:69px;bottom:223px;letter-spacing:0.09px;}
#t3a_5032{left:371px;bottom:223px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3b_5032{left:69px;bottom:209px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3c_5032{left:158px;bottom:209px;letter-spacing:0.1px;}
#t3d_5032{left:69px;bottom:196px;letter-spacing:0.09px;}
#t3e_5032{left:126px;bottom:196px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3f_5032{left:69px;bottom:182px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t3g_5032{left:87px;bottom:168px;letter-spacing:0.1px;}
#t3h_5032{left:168px;bottom:168px;letter-spacing:0.1px;}
#t3i_5032{left:87px;bottom:154px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3j_5032{left:132px;bottom:154px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3k_5032{left:87px;bottom:141px;letter-spacing:0.1px;}
#t3l_5032{left:201px;bottom:141px;letter-spacing:0.1px;}
#t3m_5032{left:69px;bottom:127px;letter-spacing:0.1px;}
#t3n_5032{left:263px;bottom:127px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3o_5032{left:69px;bottom:113px;letter-spacing:0.09px;}
#t3p_5032{left:219px;bottom:113px;letter-spacing:0.1px;}
#t3q_5032{left:472px;bottom:1089px;letter-spacing:0.09px;}
#t3r_5032{left:669px;bottom:1089px;letter-spacing:0.1px;}
#t3s_5032{left:472px;bottom:1076px;letter-spacing:0.11px;}
#t3t_5032{left:534px;bottom:1076px;letter-spacing:0.1px;}
#t3u_5032{left:472px;bottom:1062px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3v_5032{left:761px;bottom:1062px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3w_5032{left:527px;bottom:1048px;letter-spacing:0.09px;}
#t3x_5032{left:472px;bottom:1034px;letter-spacing:0.1px;}
#t3y_5032{left:672px;bottom:1034px;letter-spacing:0.09px;}
#t3z_5032{left:527px;bottom:1021px;letter-spacing:0.09px;word-spacing:0.06px;}
#t40_5032{left:472px;bottom:1007px;letter-spacing:0.1px;}
#t41_5032{left:604px;bottom:1007px;letter-spacing:0.1px;}
#t42_5032{left:472px;bottom:993px;letter-spacing:0.1px;}
#t43_5032{left:608px;bottom:993px;letter-spacing:0.1px;}
#t44_5032{left:490px;bottom:979px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t45_5032{left:624px;bottom:979px;letter-spacing:0.1px;}
#t46_5032{left:490px;bottom:966px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t47_5032{left:699px;bottom:966px;letter-spacing:0.09px;word-spacing:0.01px;}
#t48_5032{left:490px;bottom:952px;letter-spacing:0.09px;}
#t49_5032{left:592px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4a_5032{left:490px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4b_5032{left:596px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4c_5032{left:490px;bottom:924px;letter-spacing:0.1px;}
#t4d_5032{left:609px;bottom:924px;letter-spacing:0.1px;}
#t4e_5032{left:490px;bottom:911px;letter-spacing:0.09px;}
#t4f_5032{left:558px;bottom:911px;letter-spacing:0.1px;}
#t4g_5032{left:472px;bottom:897px;letter-spacing:0.1px;}
#t4h_5032{left:612px;bottom:897px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t4i_5032{left:490px;bottom:883px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4j_5032{left:687px;bottom:883px;letter-spacing:0.1px;}
#t4k_5032{left:490px;bottom:869px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t4l_5032{left:650px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4m_5032{left:490px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4n_5032{left:694px;bottom:856px;letter-spacing:0.1px;}
#t4o_5032{left:490px;bottom:842px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t4p_5032{left:677px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4q_5032{left:490px;bottom:828px;letter-spacing:0.09px;}
#t4r_5032{left:682px;bottom:828px;letter-spacing:0.09px;}
#t4s_5032{left:490px;bottom:814px;letter-spacing:0.1px;}
#t4t_5032{left:626px;bottom:814px;letter-spacing:0.1px;}
#t4u_5032{left:490px;bottom:801px;letter-spacing:0.1px;}
#t4v_5032{left:647px;bottom:801px;letter-spacing:0.1px;}
#t4w_5032{left:472px;bottom:787px;letter-spacing:0.09px;}
#t4x_5032{left:646px;bottom:787px;letter-spacing:0.09px;word-spacing:0.06px;}
#t4y_5032{left:527px;bottom:773px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4z_5032{left:472px;bottom:759px;letter-spacing:0.09px;}
#t50_5032{left:529px;bottom:759px;letter-spacing:0.09px;}
#t51_5032{left:527px;bottom:746px;letter-spacing:0.09px;word-spacing:0.06px;}
#t52_5032{left:472px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t53_5032{left:539px;bottom:732px;letter-spacing:0.1px;word-spacing:0.01px;}
#t54_5032{left:472px;bottom:718px;letter-spacing:0.1px;}
#t55_5032{left:490px;bottom:704px;letter-spacing:0.08px;word-spacing:0.01px;}
#t56_5032{left:559px;bottom:704px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t57_5032{left:490px;bottom:691px;letter-spacing:0.09px;}
#t58_5032{left:561px;bottom:691px;letter-spacing:0.1px;word-spacing:0.01px;}
#t59_5032{left:490px;bottom:677px;letter-spacing:0.09px;}
#t5a_5032{left:664px;bottom:677px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5b_5032{left:490px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5c_5032{left:557px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5d_5032{left:490px;bottom:649px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5e_5032{left:557px;bottom:649px;letter-spacing:0.1px;}
#t5f_5032{left:490px;bottom:636px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t5g_5032{left:661px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5h_5032{left:490px;bottom:622px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t5i_5032{left:542px;bottom:622px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5j_5032{left:472px;bottom:608px;letter-spacing:0.1px;}
#t5k_5032{left:490px;bottom:594px;letter-spacing:0.08px;}
#t5l_5032{left:553px;bottom:594px;letter-spacing:0.1px;}
#t5m_5032{left:490px;bottom:581px;letter-spacing:0.09px;}
#t5n_5032{left:553px;bottom:581px;letter-spacing:0.1px;}
#t5o_5032{left:490px;bottom:567px;letter-spacing:0.1px;}
#t5p_5032{left:637px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5q_5032{left:490px;bottom:553px;letter-spacing:0.12px;}
#t5r_5032{left:591px;bottom:553px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5s_5032{left:490px;bottom:539px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t5t_5032{left:634px;bottom:539px;letter-spacing:0.1px;}
#t5u_5032{left:490px;bottom:526px;letter-spacing:0.1px;}
#t5v_5032{left:615px;bottom:526px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5w_5032{left:490px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5x_5032{left:576px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5y_5032{left:472px;bottom:498px;letter-spacing:0.1px;}
#t5z_5032{left:595px;bottom:498px;letter-spacing:0.09px;word-spacing:0.01px;}
#t60_5032{left:472px;bottom:484px;letter-spacing:0.09px;}
#t61_5032{left:531px;bottom:484px;letter-spacing:0.1px;}
#t62_5032{left:472px;bottom:471px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t63_5032{left:612px;bottom:471px;letter-spacing:0.1px;}
#t64_5032{left:472px;bottom:457px;letter-spacing:0.1px;word-spacing:0.01px;}
#t65_5032{left:570px;bottom:457px;letter-spacing:0.09px;word-spacing:0.01px;}
#t66_5032{left:472px;bottom:443px;letter-spacing:0.09px;word-spacing:-0.47px;}
#t67_5032{left:527px;bottom:429px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t68_5032{left:652px;bottom:429px;letter-spacing:0.09px;}
#t69_5032{left:472px;bottom:392px;}
#t6a_5032{left:472px;bottom:377px;letter-spacing:0.09px;word-spacing:-0.06px;}
#t6b_5032{left:490px;bottom:364px;letter-spacing:0.1px;}
#t6c_5032{left:730px;bottom:364px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6d_5032{left:472px;bottom:350px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t6e_5032{left:527px;bottom:336px;letter-spacing:0.1px;}
#t6f_5032{left:586px;bottom:336px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6g_5032{left:472px;bottom:322px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t6h_5032{left:490px;bottom:309px;letter-spacing:0.1px;}
#t6i_5032{left:590px;bottom:309px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6j_5032{left:472px;bottom:295px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t6k_5032{left:490px;bottom:281px;letter-spacing:0.12px;}
#t6l_5032{left:638px;bottom:281px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6m_5032{left:472px;bottom:267px;letter-spacing:0.09px;}
#t6n_5032{left:537px;bottom:267px;letter-spacing:0.09px;}
#t6o_5032{left:472px;bottom:254px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6p_5032{left:536px;bottom:254px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6q_5032{left:472px;bottom:240px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6r_5032{left:537px;bottom:240px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6s_5032{left:472px;bottom:226px;letter-spacing:0.1px;}
#t6t_5032{left:536px;bottom:226px;letter-spacing:0.09px;}
#t6u_5032{left:472px;bottom:212px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t6v_5032{left:532px;bottom:212px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6w_5032{left:527px;bottom:199px;letter-spacing:0.09px;}
#t6x_5032{left:472px;bottom:185px;letter-spacing:0.1px;}
#t6y_5032{left:537px;bottom:185px;letter-spacing:0.09px;}
#t6z_5032{left:472px;bottom:171px;letter-spacing:0.09px;word-spacing:0.01px;}
#t70_5032{left:562px;bottom:171px;letter-spacing:0.1px;}
#t71_5032{left:472px;bottom:157px;letter-spacing:0.1px;}
#t72_5032{left:490px;bottom:144px;letter-spacing:0.1px;word-spacing:0.01px;}
#t73_5032{left:553px;bottom:144px;letter-spacing:0.1px;}
#t74_5032{left:490px;bottom:130px;letter-spacing:0.09px;word-spacing:0.01px;}
#t75_5032{left:570px;bottom:130px;letter-spacing:0.09px;word-spacing:0.01px;}
#t76_5032{left:490px;bottom:116px;letter-spacing:0.09px;}
#t77_5032{left:662px;bottom:116px;letter-spacing:0.1px;}

.s1_5032{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5032{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5032{font-size:12px;font-family:Arial_b5v;color:#000;}
.s4_5032{font-size:15px;font-family:Verdana-Bold_b5u;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5032" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5032Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5032" style="-webkit-user-select: none;"><object width="935" height="1210" data="5032/5032.svg" type="image/svg+xml" id="pdf5032" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5032" class="t s1_5032">INDEX </span>
<span id="t2_5032" class="t s2_5032">Index-8 </span><span id="t3_5032" class="t s2_5032">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5032" class="t s2_5032">breakpoint exception (#BP)</span><span id="t5_5032" class="t s3_5032">, Vol.3-18-1 </span>
<span id="t6_5032" class="t s2_5032">debug exception (#DB)</span><span id="t7_5032" class="t s3_5032">, Vol.3-18-1 </span>
<span id="t8_5032" class="t s2_5032">DR6 debug status register</span><span id="t9_5032" class="t s3_5032">, Vol.3-18-1 </span>
<span id="ta_5032" class="t s2_5032">DR7 debug control register</span><span id="tb_5032" class="t s3_5032">, Vol.3-18-1 </span>
<span id="tc_5032" class="t s2_5032">exceptions</span><span id="td_5032" class="t s3_5032">, Vol.3-18-7 </span>
<span id="te_5032" class="t s2_5032">INT3 instruction</span><span id="tf_5032" class="t s3_5032">, Vol.3-18-1 </span>
<span id="tg_5032" class="t s2_5032">last branch, interrupt, and exception recording</span><span id="th_5032" class="t s3_5032">, Vol.3-18-2, </span>
<span id="ti_5032" class="t s3_5032">Vol.3-18-12 </span>
<span id="tj_5032" class="t s2_5032">masking debug exceptions</span><span id="tk_5032" class="t s3_5032">, Vol.3-6-7 </span>
<span id="tl_5032" class="t s2_5032">overview of</span><span id="tm_5032" class="t s3_5032">, Vol.3-18-1 </span>
<span id="tn_5032" class="t s2_5032">performance-monitoring counters</span><span id="to_5032" class="t s3_5032">, Vol.3-20-1 </span>
<span id="tp_5032" class="t s2_5032">registers </span>
<span id="tq_5032" class="t s2_5032">description of</span><span id="tr_5032" class="t s3_5032">, Vol.3-18-2 </span>
<span id="ts_5032" class="t s2_5032">introduction to</span><span id="tt_5032" class="t s3_5032">, Vol.3-2-6 </span>
<span id="tu_5032" class="t s2_5032">loading</span><span id="tv_5032" class="t s3_5032">, Vol.3-2-25 </span>
<span id="tw_5032" class="t s2_5032">RF (resume) flag, EFLAGS</span><span id="tx_5032" class="t s3_5032">, Vol.3-18-1 </span>
<span id="ty_5032" class="t s2_5032">see DS (debug store) mechanism </span>
<span id="tz_5032" class="t s2_5032">T (debug trap) flag, TSS</span><span id="t10_5032" class="t s3_5032">, Vol.3-18-1 </span>
<span id="t11_5032" class="t s2_5032">TF (trap) flag, EFLAGS</span><span id="t12_5032" class="t s3_5032">, Vol.3-18-1 </span>
<span id="t13_5032" class="t s2_5032">DEC instruction</span><span id="t14_5032" class="t s3_5032">, Vol.1-7-8, Vol.2-3-320, Vol.2-3-609, Vol.3-9-4 </span>
<span id="t15_5032" class="t s2_5032">Decimal integers, x87 FPU</span><span id="t16_5032" class="t s3_5032">, Vol.1-4-10 </span>
<span id="t17_5032" class="t s2_5032">Deeper sleep</span><span id="t18_5032" class="t s3_5032">, Vol.1-2-4 </span>
<span id="t19_5032" class="t s2_5032">Denormal number (see Denormalized finite number) </span>
<span id="t1a_5032" class="t s2_5032">Denormal operand exception (#D)</span><span id="t1b_5032" class="t s3_5032">, Vol.1-23-10 </span>
<span id="t1c_5032" class="t s2_5032">overview of</span><span id="t1d_5032" class="t s3_5032">, Vol.1-4-20 </span>
<span id="t1e_5032" class="t s2_5032">SSE and SSE2 extensions</span><span id="t1f_5032" class="t s3_5032">, Vol.1-11-15 </span>
<span id="t1g_5032" class="t s2_5032">x87 FPU</span><span id="t1h_5032" class="t s3_5032">, Vol.1-8-27 </span>
<span id="t1i_5032" class="t s2_5032">Denormalization process</span><span id="t1j_5032" class="t s3_5032">, Vol.1-4-15 </span>
<span id="t1k_5032" class="t s2_5032">Denormalized finite number</span><span id="t1l_5032" class="t s3_5032">, Vol.1-4-5, Vol.1-4-14, Vol.2-3-454 </span>
<span id="t1m_5032" class="t s2_5032">Denormalized operand</span><span id="t1n_5032" class="t s3_5032">, Vol.1-23-12 </span>
<span id="t1o_5032" class="t s2_5032">Denormals-are-zero </span>
<span id="t1p_5032" class="t s2_5032">DAZ flag, MXCSR register</span><span id="t1q_5032" class="t s3_5032">, Vol.1-10-5, Vol.1-11-2, Vol.1-11-3, </span>
<span id="t1r_5032" class="t s3_5032">Vol.1-11-20 </span>
<span id="t1s_5032" class="t s2_5032">mode</span><span id="t1t_5032" class="t s3_5032">, Vol.1-10-5, Vol.1-11-20 </span>
<span id="t1u_5032" class="t s2_5032">Detecting and Enabling SMX </span>
<span id="t1v_5032" class="t s2_5032">level 2</span><span id="t1w_5032" class="t s3_5032">, Vol.1-6-1 </span>
<span id="t1x_5032" class="t s2_5032">Device-not-available exception (#NM)</span><span id="t1y_5032" class="t s3_5032">, Vol.3-2-16, Vol.3-2-24, </span>
<span id="t1z_5032" class="t s3_5032">Vol.3-6-32, Vol.3-10-7, Vol.1-23-11, Vol.1-23-12 </span>
<span id="t20_5032" class="t s2_5032">DF (direction) flag, EFLAGS register</span><span id="t21_5032" class="t s3_5032">, Vol.1-3-17, Vol.1-A-1, Vol.2-3-159, </span>
<span id="t22_5032" class="t s3_5032">Vol.2-3-196, Vol.2-3-510, Vol.2-3-611, Vol.2-4-110, </span>
<span id="t23_5032" class="t s3_5032">Vol.2-4-178, Vol.2-4-604, Vol.2-4-661 </span>
<span id="t24_5032" class="t s2_5032">DFR </span>
<span id="t25_5032" class="t s2_5032">Destination Format Register</span><span id="t26_5032" class="t s3_5032">, Vol.3-11-38, Vol.3-11-41, Vol.3-11-46 </span>
<span id="t27_5032" class="t s2_5032">DH register</span><span id="t28_5032" class="t s3_5032">, Vol.1-3-12 </span>
<span id="t29_5032" class="t s2_5032">DI register</span><span id="t2a_5032" class="t s3_5032">, Vol.1-3-12 </span>
<span id="t2b_5032" class="t s2_5032">Digital media boost</span><span id="t2c_5032" class="t s3_5032">, Vol.1-2-4 </span>
<span id="t2d_5032" class="t s2_5032">Digital readout bits</span><span id="t2e_5032" class="t s3_5032">, Vol.3-15-43, Vol.3-15-46 </span>
<span id="t2f_5032" class="t s2_5032">Displacement (operand addressing)</span><span id="t2g_5032" class="t s3_5032">, Vol.1-3-22, Vol.1-3-23, Vol.1-3-24, </span>
<span id="t2h_5032" class="t s3_5032">Vol.2-2-3 </span>
<span id="t2i_5032" class="t s2_5032">DIV instruction</span><span id="t2j_5032" class="t s3_5032">, Vol.1-7-9, Vol.2-3-322, Vol.3-6-24 </span>
<span id="t2k_5032" class="t s2_5032">Divide</span><span id="t2l_5032" class="t s3_5032">, Vol.1-4-21 </span>
<span id="t2m_5032" class="t s2_5032">Divide by zero exception (#Z) </span>
<span id="t2n_5032" class="t s2_5032">SSE and SSE2 extensions</span><span id="t2o_5032" class="t s3_5032">, Vol.1-11-15 </span>
<span id="t2p_5032" class="t s2_5032">x87 FPU</span><span id="t2q_5032" class="t s3_5032">, Vol.1-8-28 </span>
<span id="t2r_5032" class="t s2_5032">Divide configuration register, local APIC</span><span id="t2s_5032" class="t s3_5032">, Vol.3-11-17 </span>
<span id="t2t_5032" class="t s2_5032">Divide error exception (#DE)</span><span id="t2u_5032" class="t s3_5032">, Vol.2-3-322 </span>
<span id="t2v_5032" class="t s2_5032">Divide-error exception (#DE)</span><span id="t2w_5032" class="t s3_5032">, Vol.3-6-24, Vol.1-23-21 </span>
<span id="t2x_5032" class="t s2_5032">DIVPD- Divide Packed Double-Precision Floating-Point Values</span><span id="t2y_5032" class="t s3_5032">, Vol.2-3-325 </span>
<span id="t2z_5032" class="t s2_5032">DIVPD instruction</span><span id="t30_5032" class="t s3_5032">, Vol.1-11-6 </span>
<span id="t31_5032" class="t s2_5032">DIVPS- Divide Packed Single-Precision Floating-Point Values</span><span id="t32_5032" class="t s3_5032">, Vol.2-3-328 </span>
<span id="t33_5032" class="t s2_5032">DIVPS instruction</span><span id="t34_5032" class="t s3_5032">, Vol.1-10-8 </span>
<span id="t35_5032" class="t s2_5032">DIVSD- Divide Scalar Double-Precision Floating-Point Values</span><span id="t36_5032" class="t s3_5032">, Vol.2-3-331 </span>
<span id="t37_5032" class="t s2_5032">DIVSD instruction</span><span id="t38_5032" class="t s3_5032">, Vol.1-11-6 </span>
<span id="t39_5032" class="t s2_5032">DIVSS- Divide Scalar Single-Precision Floating-Point Values</span><span id="t3a_5032" class="t s3_5032">, Vol.2-3-333 </span>
<span id="t3b_5032" class="t s2_5032">DIVSS instruction</span><span id="t3c_5032" class="t s3_5032">, Vol.1-10-8 </span>
<span id="t3d_5032" class="t s2_5032">DL register</span><span id="t3e_5032" class="t s3_5032">, Vol.1-3-12 </span>
<span id="t3f_5032" class="t s2_5032">DM (denormal operand exception) mask bit </span>
<span id="t3g_5032" class="t s2_5032">MXCSR register</span><span id="t3h_5032" class="t s3_5032">, Vol.1-11-15 </span>
<span id="t3i_5032" class="t s2_5032">x87 FPU</span><span id="t3j_5032" class="t s3_5032">, Vol.1-8-28 </span>
<span id="t3k_5032" class="t s2_5032">x87 FPU control word</span><span id="t3l_5032" class="t s3_5032">, Vol.1-8-7 </span>
<span id="t3m_5032" class="t s2_5032">Double-extended-precision FP format</span><span id="t3n_5032" class="t s3_5032">, Vol.1-4-4 </span>
<span id="t3o_5032" class="t s2_5032">Double-fault exception (#DF)</span><span id="t3p_5032" class="t s3_5032">, Vol.3-6-33, Vol.1-23-27 </span>
<span id="t3q_5032" class="t s2_5032">Double-precision floating-point format</span><span id="t3r_5032" class="t s3_5032">, Vol.1-4-4 </span>
<span id="t3s_5032" class="t s2_5032">Doubleword</span><span id="t3t_5032" class="t s3_5032">, Vol.1-4-1 </span>
<span id="t3u_5032" class="t s2_5032">DPL (descriptor privilege level) field, segment descriptor</span><span id="t3v_5032" class="t s3_5032">, Vol.3-3-11, </span>
<span id="t3w_5032" class="t s3_5032">Vol.3-5-2, Vol.3-5-4, Vol.3-5-7 </span>
<span id="t3x_5032" class="t s2_5032">DR0-DR3 breakpoint-address registers</span><span id="t3y_5032" class="t s3_5032">, Vol.3-18-1, Vol.3-18-4, </span>
<span id="t3z_5032" class="t s3_5032">Vol.3-18-39, Vol.3-18-41, Vol.3-18-42 </span>
<span id="t40_5032" class="t s2_5032">DR4-DR5 debug registers</span><span id="t41_5032" class="t s3_5032">, Vol.3-18-4, Vol.1-23-20 </span>
<span id="t42_5032" class="t s2_5032">DR6 debug status register</span><span id="t43_5032" class="t s3_5032">, Vol.3-18-4 </span>
<span id="t44_5032" class="t s2_5032">B0-B3 (BP detected) flags</span><span id="t45_5032" class="t s3_5032">, Vol.3-18-4 </span>
<span id="t46_5032" class="t s2_5032">BD (debug register access detected) flag</span><span id="t47_5032" class="t s3_5032">, Vol.3-18-4 </span>
<span id="t48_5032" class="t s2_5032">BS (single step) flag</span><span id="t49_5032" class="t s3_5032">, Vol.3-18-4 </span>
<span id="t4a_5032" class="t s2_5032">BT (task switch) flag</span><span id="t4b_5032" class="t s3_5032">, Vol.3-18-4 </span>
<span id="t4c_5032" class="t s2_5032">debug exception (#DB)</span><span id="t4d_5032" class="t s3_5032">, Vol.3-6-25 </span>
<span id="t4e_5032" class="t s2_5032">reserved bits</span><span id="t4f_5032" class="t s3_5032">, Vol.1-23-20 </span>
<span id="t4g_5032" class="t s2_5032">DR7 debug control register</span><span id="t4h_5032" class="t s3_5032">, Vol.3-18-4 </span>
<span id="t4i_5032" class="t s2_5032">G0-G3 (global breakpoint enable) flags</span><span id="t4j_5032" class="t s3_5032">, Vol.3-18-5 </span>
<span id="t4k_5032" class="t s2_5032">GD (general detect enable) flag</span><span id="t4l_5032" class="t s3_5032">, Vol.3-18-5 </span>
<span id="t4m_5032" class="t s2_5032">GE (global exact breakpoint enable) flag</span><span id="t4n_5032" class="t s3_5032">, Vol.3-18-5 </span>
<span id="t4o_5032" class="t s2_5032">L0-L3 (local breakpoint enable) flags</span><span id="t4p_5032" class="t s3_5032">, Vol.3-18-5 </span>
<span id="t4q_5032" class="t s2_5032">LE local exact breakpoint enable) flag</span><span id="t4r_5032" class="t s3_5032">, Vol.3-18-5 </span>
<span id="t4s_5032" class="t s2_5032">LEN0-LEN3 (Length) fields</span><span id="t4t_5032" class="t s3_5032">, Vol.3-18-5 </span>
<span id="t4u_5032" class="t s2_5032">R/W0-R/W3 (read/write) fields</span><span id="t4v_5032" class="t s3_5032">, Vol.3-18-5, Vol.1-23-20 </span>
<span id="t4w_5032" class="t s2_5032">DS feature flag, CPUID instruction</span><span id="t4x_5032" class="t s3_5032">, Vol.3-18-19, Vol.3-18-35, </span>
<span id="t4y_5032" class="t s3_5032">Vol.3-18-38, Vol.3-18-40 </span>
<span id="t4z_5032" class="t s2_5032">DS register</span><span id="t50_5032" class="t s3_5032">, Vol.1-3-13, Vol.1-3-14, Vol.2-3-195, Vol.2-3-587, </span>
<span id="t51_5032" class="t s3_5032">Vol.2-3-611, Vol.2-4-110, Vol.2-4-178 </span>
<span id="t52_5032" class="t s2_5032">DS save area</span><span id="t53_5032" class="t s3_5032">, Vol.3-18-21, Vol.3-18-22, Vol.3-18-23 </span>
<span id="t54_5032" class="t s2_5032">DS (debug store) mechanism </span>
<span id="t55_5032" class="t s2_5032">availability of</span><span id="t56_5032" class="t s3_5032">, Vol.3-20-111 </span>
<span id="t57_5032" class="t s2_5032">description of</span><span id="t58_5032" class="t s3_5032">, Vol.3-20-111 </span>
<span id="t59_5032" class="t s2_5032">DS feature flag, CPUID instruction</span><span id="t5a_5032" class="t s3_5032">, Vol.3-20-111 </span>
<span id="t5b_5032" class="t s2_5032">DS save area</span><span id="t5c_5032" class="t s3_5032">, Vol.3-18-19, Vol.3-18-22 </span>
<span id="t5d_5032" class="t s2_5032">IA-32e mode</span><span id="t5e_5032" class="t s3_5032">, Vol.3-18-22 </span>
<span id="t5f_5032" class="t s2_5032">interrupt service routine (DS ISR)</span><span id="t5g_5032" class="t s3_5032">, Vol.3-18-26 </span>
<span id="t5h_5032" class="t s2_5032">setting up</span><span id="t5i_5032" class="t s3_5032">, Vol.3-18-24 </span>
<span id="t5j_5032" class="t s2_5032">Dual-core technology </span>
<span id="t5k_5032" class="t s2_5032">architecture</span><span id="t5l_5032" class="t s3_5032">, Vol.3-9-32 </span>
<span id="t5m_5032" class="t s2_5032">introduction</span><span id="t5n_5032" class="t s3_5032">, Vol.1-2-18 </span>
<span id="t5o_5032" class="t s2_5032">logical processors supported</span><span id="t5p_5032" class="t s3_5032">, Vol.3-9-25 </span>
<span id="t5q_5032" class="t s2_5032">MTRR memory map</span><span id="t5r_5032" class="t s3_5032">, Vol.3-9-33 </span>
<span id="t5s_5032" class="t s2_5032">multi-threading feature flag</span><span id="t5t_5032" class="t s3_5032">, Vol.3-9-25 </span>
<span id="t5u_5032" class="t s2_5032">performance monitoring</span><span id="t5v_5032" class="t s3_5032">, Vol.3-20-125 </span>
<span id="t5w_5032" class="t s2_5032">specific features</span><span id="t5x_5032" class="t s3_5032">, Vol.1-23-4 </span>
<span id="t5y_5032" class="t s2_5032">Dual-monitor treatment</span><span id="t5z_5032" class="t s3_5032">, Vol.4-32-19 </span>
<span id="t60_5032" class="t s2_5032">DX register</span><span id="t61_5032" class="t s3_5032">, Vol.1-3-12 </span>
<span id="t62_5032" class="t s2_5032">Dynamic data flow analysis</span><span id="t63_5032" class="t s3_5032">, Vol.1-2-8 </span>
<span id="t64_5032" class="t s2_5032">Dynamic execution</span><span id="t65_5032" class="t s3_5032">, Vol.1-2-7, Vol.1-2-10, Vol.1-2-12, Vol.1-2-13 </span>
<span id="t66_5032" class="t s2_5032">D/B (default operation size/default stack pointer size and/or upper bound) </span>
<span id="t67_5032" class="t s2_5032">flag, segment descriptor</span><span id="t68_5032" class="t s3_5032">, Vol.3-3-11, Vol.3-5-4 </span>
<span id="t69_5032" class="t s4_5032">E </span>
<span id="t6a_5032" class="t s2_5032">E (edge detect) flag </span>
<span id="t6b_5032" class="t s2_5032">PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family)</span><span id="t6c_5032" class="t s3_5032">, Vol.3-20-4 </span>
<span id="t6d_5032" class="t s2_5032">E (edge detect) flag, PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family </span>
<span id="t6e_5032" class="t s2_5032">processors)</span><span id="t6f_5032" class="t s3_5032">, Vol.3-20-134 </span>
<span id="t6g_5032" class="t s2_5032">E (expansion direction) flag </span>
<span id="t6h_5032" class="t s2_5032">segment descriptor</span><span id="t6i_5032" class="t s3_5032">, Vol.3-5-2, Vol.3-5-4 </span>
<span id="t6j_5032" class="t s2_5032">E (MTRRs enabled) flag </span>
<span id="t6k_5032" class="t s2_5032">IA32_MTRR_DEF_TYPE MSR</span><span id="t6l_5032" class="t s3_5032">, Vol.3-12-23 </span>
<span id="t6m_5032" class="t s2_5032">EAX register</span><span id="t6n_5032" class="t s3_5032">, Vol.1-3-11, Vol.1-3-12 </span>
<span id="t6o_5032" class="t s2_5032">EBP register</span><span id="t6p_5032" class="t s3_5032">, Vol.1-3-11, Vol.1-3-12, Vol.1-6-3, Vol.1-6-7 </span>
<span id="t6q_5032" class="t s2_5032">EBX register</span><span id="t6r_5032" class="t s3_5032">, Vol.1-3-11, Vol.1-3-12 </span>
<span id="t6s_5032" class="t s2_5032">ECX register</span><span id="t6t_5032" class="t s3_5032">, Vol.1-3-11, Vol.1-3-12 </span>
<span id="t6u_5032" class="t s2_5032">EDI register</span><span id="t6v_5032" class="t s3_5032">, Vol.1-3-11, Vol.1-3-12, Vol.2-4-604, Vol.2-4-661, </span>
<span id="t6w_5032" class="t s3_5032">Vol.2-4-665 </span>
<span id="t6x_5032" class="t s2_5032">EDX register</span><span id="t6y_5032" class="t s3_5032">, Vol.1-3-11, Vol.1-3-12 </span>
<span id="t6z_5032" class="t s2_5032">Effective address</span><span id="t70_5032" class="t s3_5032">, Vol.1-3-23, Vol.2-3-594 </span>
<span id="t71_5032" class="t s2_5032">EFLAGS register </span>
<span id="t72_5032" class="t s2_5032">64-bit mode</span><span id="t73_5032" class="t s3_5032">, Vol.1-7-2 </span>
<span id="t74_5032" class="t s2_5032">condition codes</span><span id="t75_5032" class="t s3_5032">, Vol.1-B-1, Vol.2-3-177, Vol.2-3-372, Vol.2-3-377 </span>
<span id="t76_5032" class="t s2_5032">cross-reference with instructions</span><span id="t77_5032" class="t s3_5032">, Vol.1-A-1 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
