INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sim_1/new/test_VGA_drive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_VGA_drive'
