Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar  6 04:32:58 2018
| Host         : DESKTOP-D62POV0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SwitchDriver_timing_summary_routed.rpt -rpx SwitchDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : SwitchDriver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dis/ans_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dis/ans_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dis/ans_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dis/ans_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div/slowClk1_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: div2/slowClk2_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div4/slowClk3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.742        0.000                      0                  168        0.262        0.000                      0                  168        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.742        0.000                      0                  168        0.262        0.000                      0                  168        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 div2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.014ns (21.710%)  route 3.657ns (78.290%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.563     5.084    div2/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  div2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div2/counter_reg[16]/Q
                         net (fo=2, routed)           0.807     6.409    div2/counter_reg_n_0_[16]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  div2/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.167    div2/counter[27]_i_8__0_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  div2/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.867    div2/counter[27]_i_6__0_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.991 f  div2/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.405     8.397    div2/counter[27]_i_3__0_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  div2/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.234     9.755    div2/slowClk2
    SLICE_X56Y19         FDRE                                         r  div2/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.442    14.783    div2/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  div2/counter_reg[25]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y19         FDRE (Setup_fdre_C_R)       -0.524    14.497    div2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 div2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.014ns (21.710%)  route 3.657ns (78.290%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.563     5.084    div2/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  div2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div2/counter_reg[16]/Q
                         net (fo=2, routed)           0.807     6.409    div2/counter_reg_n_0_[16]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  div2/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.167    div2/counter[27]_i_8__0_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  div2/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.867    div2/counter[27]_i_6__0_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.991 f  div2/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.405     8.397    div2/counter[27]_i_3__0_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  div2/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.234     9.755    div2/slowClk2
    SLICE_X56Y19         FDRE                                         r  div2/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.442    14.783    div2/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  div2/counter_reg[26]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y19         FDRE (Setup_fdre_C_R)       -0.524    14.497    div2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 div2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.014ns (21.710%)  route 3.657ns (78.290%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.563     5.084    div2/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  div2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div2/counter_reg[16]/Q
                         net (fo=2, routed)           0.807     6.409    div2/counter_reg_n_0_[16]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  div2/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.167    div2/counter[27]_i_8__0_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  div2/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.867    div2/counter[27]_i_6__0_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.991 f  div2/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.405     8.397    div2/counter[27]_i_3__0_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  div2/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.234     9.755    div2/slowClk2
    SLICE_X56Y19         FDRE                                         r  div2/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.442    14.783    div2/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  div2/counter_reg[27]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y19         FDRE (Setup_fdre_C_R)       -0.524    14.497    div2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 div2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.014ns (22.341%)  route 3.525ns (77.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.563     5.084    div2/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  div2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div2/counter_reg[16]/Q
                         net (fo=2, routed)           0.807     6.409    div2/counter_reg_n_0_[16]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  div2/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.167    div2/counter[27]_i_8__0_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  div2/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.867    div2/counter[27]_i_6__0_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.991 f  div2/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.405     8.397    div2/counter[27]_i_3__0_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  div2/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.102     9.623    div2/slowClk2
    SLICE_X56Y18         FDRE                                         r  div2/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.443    14.784    div2/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  div2/counter_reg[21]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    div2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 div2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.014ns (22.341%)  route 3.525ns (77.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.563     5.084    div2/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  div2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div2/counter_reg[16]/Q
                         net (fo=2, routed)           0.807     6.409    div2/counter_reg_n_0_[16]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  div2/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.167    div2/counter[27]_i_8__0_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  div2/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.867    div2/counter[27]_i_6__0_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.991 f  div2/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.405     8.397    div2/counter[27]_i_3__0_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  div2/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.102     9.623    div2/slowClk2
    SLICE_X56Y18         FDRE                                         r  div2/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.443    14.784    div2/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  div2/counter_reg[22]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    div2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 div2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.014ns (22.341%)  route 3.525ns (77.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.563     5.084    div2/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  div2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div2/counter_reg[16]/Q
                         net (fo=2, routed)           0.807     6.409    div2/counter_reg_n_0_[16]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  div2/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.167    div2/counter[27]_i_8__0_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  div2/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.867    div2/counter[27]_i_6__0_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.991 f  div2/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.405     8.397    div2/counter[27]_i_3__0_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  div2/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.102     9.623    div2/slowClk2
    SLICE_X56Y18         FDRE                                         r  div2/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.443    14.784    div2/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  div2/counter_reg[23]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    div2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 div2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.014ns (22.341%)  route 3.525ns (77.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.563     5.084    div2/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  div2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div2/counter_reg[16]/Q
                         net (fo=2, routed)           0.807     6.409    div2/counter_reg_n_0_[16]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  div2/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.167    div2/counter[27]_i_8__0_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  div2/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.867    div2/counter[27]_i_6__0_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.991 f  div2/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.405     8.397    div2/counter[27]_i_3__0_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  div2/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.102     9.623    div2/slowClk2
    SLICE_X56Y18         FDRE                                         r  div2/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.443    14.784    div2/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  div2/counter_reg[24]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    div2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 div2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/slowClk2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.138ns (22.603%)  route 3.897ns (77.397%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.563     5.084    div2/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  div2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div2/counter_reg[16]/Q
                         net (fo=2, routed)           0.807     6.409    div2/counter_reg_n_0_[16]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.533 f  div2/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.167    div2/counter[27]_i_8__0_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  div2/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.867    div2/counter[27]_i_6__0_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.991 f  div2/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.405     8.397    div2/counter[27]_i_3__0_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  div2/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.474     9.995    div2/slowClk2
    SLICE_X57Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.119 r  div2/slowClk2_i_1/O
                         net (fo=1, routed)           0.000    10.119    div2/slowClk2_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  div2/slowClk2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.442    14.783    div2/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  div2/slowClk2_reg/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.029    15.050    div2/slowClk2_reg
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 div4/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.952ns (20.804%)  route 3.624ns (79.196%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.559     5.080    div4/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  div4/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div4/counter_reg[16]/Q
                         net (fo=2, routed)           0.833     6.370    div4/counter_reg_n_0_[16]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.494 f  div4/counter[27]_i_8__1/O
                         net (fo=1, routed)           0.307     6.801    div4/counter[27]_i_8__1_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  div4/counter[27]_i_6__1/O
                         net (fo=1, routed)           0.666     7.591    div4/counter[27]_i_6__1_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.715 f  div4/counter[27]_i_3__1/O
                         net (fo=1, routed)           0.304     8.019    div4/counter[27]_i_3__1_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.143 r  div4/counter[27]_i_2__1/O
                         net (fo=28, routed)          1.513     9.656    div4/slowClk3
    SLICE_X55Y22         FDRE                                         r  div4/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.438    14.779    div4/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  div4/counter_reg[25]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    div4/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 div4/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.952ns (20.804%)  route 3.624ns (79.196%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.559     5.080    div4/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  div4/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  div4/counter_reg[16]/Q
                         net (fo=2, routed)           0.833     6.370    div4/counter_reg_n_0_[16]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.494 f  div4/counter[27]_i_8__1/O
                         net (fo=1, routed)           0.307     6.801    div4/counter[27]_i_8__1_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  div4/counter[27]_i_6__1/O
                         net (fo=1, routed)           0.666     7.591    div4/counter[27]_i_6__1_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.715 f  div4/counter[27]_i_3__1/O
                         net (fo=1, routed)           0.304     8.019    div4/counter[27]_i_3__1_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.143 r  div4/counter[27]_i_2__1/O
                         net (fo=28, routed)          1.513     9.656    div4/slowClk3
    SLICE_X55Y22         FDRE                                         r  div4/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.438    14.779    div4/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  div4/counter_reg[26]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    div4/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  4.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.447    div2/clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  div2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  div2/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.755    div2/counter_reg_n_0_[0]
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  div2/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    div2/counter[0]
    SLICE_X57Y13         FDRE                                         r  div2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    div2/clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  div2/counter_reg[0]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.091     1.538    div2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div2/slowClk2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/slowClk2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.560     1.443    div2/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  div2/slowClk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div2/slowClk2_reg/Q
                         net (fo=3, routed)           0.168     1.752    div2/clock2hz
    SLICE_X57Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  div2/slowClk2_i_1/O
                         net (fo=1, routed)           0.000     1.797    div2/slowClk2_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  div2/slowClk2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.954    div2/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  div2/slowClk2_reg/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.091     1.534    div2/slowClk2_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    div4/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  div4/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div4/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.703    div4/counter_reg_n_0_[12]
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  div4/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.811    div4/counter0_carry__1_n_4
    SLICE_X55Y18         FDRE                                         r  div4/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.828     1.955    div4/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  div4/counter_reg[12]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    div4/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.441    div4/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  div4/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  div4/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.702    div4/counter_reg_n_0_[16]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  div4/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.810    div4/counter0_carry__2_n_4
    SLICE_X55Y19         FDRE                                         r  div4/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.954    div4/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  div4/counter_reg[16]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    div4/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    div4/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  div4/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  div4/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.701    div4/counter_reg_n_0_[20]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  div4/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.809    div4/counter0_carry__3_n_4
    SLICE_X55Y20         FDRE                                         r  div4/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.953    div4/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  div4/counter_reg[20]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    div4/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    div4/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  div4/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  div4/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.700    div4/counter_reg_n_0_[24]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  div4/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.808    div4/counter0_carry__4_n_4
    SLICE_X55Y21         FDRE                                         r  div4/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.825     1.952    div4/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  div4/counter_reg[24]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    div4/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.561     1.444    div4/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  div4/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  div4/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.705    div4/counter_reg_n_0_[4]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  div4/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.813    div4/counter0_carry_n_4
    SLICE_X55Y16         FDRE                                         r  div4/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.830     1.957    div4/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  div4/counter_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    div4/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.560     1.443    div4/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  div4/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div4/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.704    div4/counter_reg_n_0_[8]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  div4/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.812    div4/counter0_carry__0_n_4
    SLICE_X55Y17         FDRE                                         r  div4/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.829     1.956    div4/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  div4/counter_reg[8]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    div4/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.589     1.472    div/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  div/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.762    div/counter[11]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  div/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.872    div/data0[11]
    SLICE_X60Y16         FDRE                                         r  div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     1.984    div/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  div/counter_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134     1.606    div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div2/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.560     1.443    div2/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  div2/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  div2/counter_reg[27]/Q
                         net (fo=2, routed)           0.125     1.733    div2/counter_reg_n_0_[27]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  div2/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.843    div2/counter0_carry__5_n_5
    SLICE_X56Y19         FDRE                                         r  div2/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.954    div2/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  div2/counter_reg[27]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y19         FDRE (Hold_fdre_C_D)         0.134     1.577    div2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y14   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   div/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   div/slowClk1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   div2/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   div2/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   div2/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   div/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   div/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   div/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   div/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   div/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   div/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   div/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   div2/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   div2/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   div/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   div/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   div/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   div2/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   div2/slowClk2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   div4/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   div4/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   div4/counter_reg[22]/C



