{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509040802626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509040802647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 13:00:02 2017 " "Processing started: Thu Oct 26 13:00:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509040802647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040802647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALTERA -c ALTERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALTERA -c ALTERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040802647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509040803652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509040803652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/sieteseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/sieteseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteseg-arq " "Found design unit 1: sieteseg-arq" {  } { { "../sieteseg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/sieteseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825709 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteseg " "Found entity 1: sieteseg" {  } { { "../sieteseg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/sieteseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-arq " "Found design unit 1: REG-arq" {  } { { "../REG.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/REG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825714 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../REG.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-arq " "Found design unit 1: MAC-arq" {  } { { "../MAC.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825719 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../MAC.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arq " "Found design unit 1: FSM-arq" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825724 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/fir_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/uninorte/documents/fir_10/fir_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_package " "Found design unit 1: FIR_package" {  } { { "../FIR_package.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/fir_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/fir_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_10-arq " "Found design unit 1: FIR_10-arq" {  } { { "../FIR_10.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825735 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_10 " "Found entity 1: FIR_10" {  } { { "../FIR_10.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/data_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/data_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Gen-arq " "Found design unit 1: Data_Gen-arq" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825741 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Gen " "Found entity 1: Data_Gen" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/bcd27seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/bcd27seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd27seg-arq " "Found design unit 1: bcd27seg-arq" {  } { { "../bcd27seg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/bcd27seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825746 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd27seg " "Found entity 1: bcd27seg" {  } { { "../bcd27seg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/bcd27seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALTERA-arq " "Found design unit 1: ALTERA-arq" {  } { { "ALTERA.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825751 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALTERA " "Found entity 1: ALTERA" {  } { { "ALTERA.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/clk_div_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/clk_div_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_data-arq " "Found design unit 1: clk_div_data-arq" {  } { { "../clk_div_data.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_data.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825756 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_data " "Found entity 1: clk_div_data" {  } { { "../clk_div_data.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/clk_div_mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/clk_div_mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_mac-arq " "Found design unit 1: clk_div_mac-arq" {  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_mac.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825761 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_mac " "Found entity 1: clk_div_mac" {  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_mac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040825761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALTERA " "Elaborating entity \"ALTERA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509040825879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_data clk_div_data:CLOCK_DATA " "Elaborating entity \"clk_div_data\" for hierarchy \"clk_div_data:CLOCK_DATA\"" {  } { { "ALTERA.vhd" "CLOCK_DATA" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040825883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_mac clk_div_mac:CLOCK_MAC " "Elaborating entity \"clk_div_mac\" for hierarchy \"clk_div_mac:CLOCK_MAC\"" {  } { { "ALTERA.vhd" "CLOCK_MAC" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040825887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Gen Data_Gen:DataGen " "Elaborating entity \"Data_Gen\" for hierarchy \"Data_Gen:DataGen\"" {  } { { "ALTERA.vhd" "DataGen" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040825890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_10 FIR_10:FIR " "Elaborating entity \"FIR_10\" for hierarchy \"FIR_10:FIR\"" {  } { { "ALTERA.vhd" "FIR" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040825894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG FIR_10:FIR\|REG:REG0 " "Elaborating entity \"REG\" for hierarchy \"FIR_10:FIR\|REG:REG0\"" {  } { { "../FIR_10.vhd" "REG0" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040825897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC FIR_10:FIR\|MAC:MAC_PROCESS " "Elaborating entity \"MAC\" for hierarchy \"FIR_10:FIR\|MAC:MAC_PROCESS\"" {  } { { "../FIR_10.vhd" "MAC_PROCESS" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040825903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FIR_10:FIR\|FSM:FSM_PROCESS " "Elaborating entity \"FSM\" for hierarchy \"FIR_10:FIR\|FSM:FSM_PROCESS\"" {  } { { "../FIR_10.vhd" "FSM_PROCESS" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040825906 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509040825910 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_mac FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): inferring latch(es) for signal or variable \"reset_mac\", which holds its previous value in one or more paths through the process" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509040825910 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dir FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): inferring latch(es) for signal or variable \"dir\", which holds its previous value in one or more paths through the process" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509040825910 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[0\] FSM.vhd(34) " "Inferred latch for \"dir\[0\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825910 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[1\] FSM.vhd(34) " "Inferred latch for \"dir\[1\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[2\] FSM.vhd(34) " "Inferred latch for \"dir\[2\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[3\] FSM.vhd(34) " "Inferred latch for \"dir\[3\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_mac FSM.vhd(34) " "Inferred latch for \"reset_mac\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] FSM.vhd(34) " "Inferred latch for \"data_out\[0\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] FSM.vhd(34) " "Inferred latch for \"data_out\[1\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] FSM.vhd(34) " "Inferred latch for \"data_out\[2\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] FSM.vhd(34) " "Inferred latch for \"data_out\[3\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] FSM.vhd(34) " "Inferred latch for \"data_out\[4\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] FSM.vhd(34) " "Inferred latch for \"data_out\[5\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] FSM.vhd(34) " "Inferred latch for \"data_out\[6\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] FSM.vhd(34) " "Inferred latch for \"data_out\[7\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] FSM.vhd(34) " "Inferred latch for \"data_out\[8\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] FSM.vhd(34) " "Inferred latch for \"data_out\[9\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] FSM.vhd(34) " "Inferred latch for \"data_out\[10\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825911 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] FSM.vhd(34) " "Inferred latch for \"data_out\[11\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] FSM.vhd(34) " "Inferred latch for \"data_out\[12\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] FSM.vhd(34) " "Inferred latch for \"data_out\[13\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] FSM.vhd(34) " "Inferred latch for \"data_out\[14\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] FSM.vhd(34) " "Inferred latch for \"data_out\[15\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] FSM.vhd(34) " "Inferred latch for \"data_out\[16\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] FSM.vhd(34) " "Inferred latch for \"data_out\[17\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] FSM.vhd(34) " "Inferred latch for \"data_out\[18\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] FSM.vhd(34) " "Inferred latch for \"data_out\[19\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] FSM.vhd(34) " "Inferred latch for \"data_out\[20\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] FSM.vhd(34) " "Inferred latch for \"data_out\[21\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] FSM.vhd(34) " "Inferred latch for \"data_out\[22\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] FSM.vhd(34) " "Inferred latch for \"data_out\[23\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] FSM.vhd(34) " "Inferred latch for \"data_out\[24\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] FSM.vhd(34) " "Inferred latch for \"data_out\[25\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] FSM.vhd(34) " "Inferred latch for \"data_out\[26\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] FSM.vhd(34) " "Inferred latch for \"data_out\[27\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] FSM.vhd(34) " "Inferred latch for \"data_out\[28\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] FSM.vhd(34) " "Inferred latch for \"data_out\[29\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] FSM.vhd(34) " "Inferred latch for \"data_out\[30\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] FSM.vhd(34) " "Inferred latch for \"data_out\[31\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040825912 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteseg sieteseg:HEX " "Elaborating entity \"sieteseg\" for hierarchy \"sieteseg:HEX\"" {  } { { "ALTERA.vhd" "HEX" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040825915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd27seg sieteseg:HEX\|bcd27seg:D0 " "Elaborating entity \"bcd27seg\" for hierarchy \"sieteseg:HEX\|bcd27seg:D0\"" {  } { { "../sieteseg.vhd" "D0" { Text "C:/Users/uninorte/Documents/FIR_10/sieteseg.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040825919 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_10:FIR\|MAC:MAC_PROCESS\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_10:FIR\|MAC:MAC_PROCESS\|Mult0\"" {  } { { "../MAC.vhd" "Mult0" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509040826784 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509040826784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_10:FIR\|MAC:MAC_PROCESS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_10:FIR\|MAC:MAC_PROCESS\|lpm_mult:Mult0\"" {  } { { "../MAC.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040827142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_10:FIR\|MAC:MAC_PROCESS\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_10:FIR\|MAC:MAC_PROCESS\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040827142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040827142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040827142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040827142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040827142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040827142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040827142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040827142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040827142 ""}  } { { "../MAC.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509040827142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e4t " "Found entity 1: mult_e4t" {  } { { "db/mult_e4t.tdf" "" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/db/mult_e4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040827360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040827360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[0\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828377 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[1\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828377 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[2\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828377 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[3\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828378 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[4\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828378 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[5\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828378 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[6\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828378 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[7\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828379 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[8\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828379 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[9\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828379 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[10\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828379 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[11\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828379 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[12\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828379 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[13\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828379 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[14\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828380 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[15\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828380 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[16\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828380 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[17\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828380 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[18\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828380 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[19\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828381 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[20\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828381 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[21\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828381 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[22\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828381 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[23\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828381 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[24\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828381 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[25\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828382 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[26\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828382 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[27\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828382 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[28\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828382 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[29\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828382 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[30\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828382 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[31\] " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|data_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.N " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.N" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828382 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIR_10:FIR\|FSM:FSM_PROCESS\|reset_mac " "Latch FIR_10:FIR\|FSM:FSM_PROCESS\|reset_mac has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIR_10:FIR\|FSM:FSM_PROCESS\|state.B " "Ports D and ENA on the latch are fed by the same signal FIR_10:FIR\|FSM:FSM_PROCESS\|state.B" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509040828383 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509040828383 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../clk_div_data.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_data.vhd" 9 -1 0 } } { "../clk_div_mac.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_mac.vhd" 9 -1 0 } } { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509040828387 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509040828387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509040828828 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:DataGen\|counter\[0\] High " "Register Data_Gen:DataGen\|counter\[0\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509040829094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:DataGen\|counter\[1\] High " "Register Data_Gen:DataGen\|counter\[1\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509040829094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:DataGen\|counter\[2\] High " "Register Data_Gen:DataGen\|counter\[2\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509040829094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:DataGen\|counter\[3\] High " "Register Data_Gen:DataGen\|counter\[3\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509040829094 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1509040829094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509040830079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509040830079 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "397 " "Implemented 397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509040830287 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509040830287 ""} { "Info" "ICUT_CUT_TM_LCELLS" "335 " "Implemented 335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509040830287 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1509040830287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509040830287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509040830332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 13:00:30 2017 " "Processing ended: Thu Oct 26 13:00:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509040830332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509040830332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509040830332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040830332 ""}
