;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* A */
A__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
A__0__MASK EQU 0x01
A__0__PC EQU CYREG_PRT0_PC0
A__0__PORT EQU 0
A__0__SHIFT EQU 0
A__AG EQU CYREG_PRT0_AG
A__AMUX EQU CYREG_PRT0_AMUX
A__BIE EQU CYREG_PRT0_BIE
A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A__BYP EQU CYREG_PRT0_BYP
A__CTL EQU CYREG_PRT0_CTL
A__DM0 EQU CYREG_PRT0_DM0
A__DM1 EQU CYREG_PRT0_DM1
A__DM2 EQU CYREG_PRT0_DM2
A__DR EQU CYREG_PRT0_DR
A__INP_DIS EQU CYREG_PRT0_INP_DIS
A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A__LCD_EN EQU CYREG_PRT0_LCD_EN
A__MASK EQU 0x01
A__PORT EQU 0
A__PRT EQU CYREG_PRT0_PRT
A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A__PS EQU CYREG_PRT0_PS
A__SHIFT EQU 0
A__SLW EQU CYREG_PRT0_SLW

/* B */
B__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
B__0__MASK EQU 0x02
B__0__PC EQU CYREG_PRT0_PC1
B__0__PORT EQU 0
B__0__SHIFT EQU 1
B__AG EQU CYREG_PRT0_AG
B__AMUX EQU CYREG_PRT0_AMUX
B__BIE EQU CYREG_PRT0_BIE
B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B__BYP EQU CYREG_PRT0_BYP
B__CTL EQU CYREG_PRT0_CTL
B__DM0 EQU CYREG_PRT0_DM0
B__DM1 EQU CYREG_PRT0_DM1
B__DM2 EQU CYREG_PRT0_DM2
B__DR EQU CYREG_PRT0_DR
B__INP_DIS EQU CYREG_PRT0_INP_DIS
B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B__LCD_EN EQU CYREG_PRT0_LCD_EN
B__MASK EQU 0x02
B__PORT EQU 0
B__PRT EQU CYREG_PRT0_PRT
B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B__PS EQU CYREG_PRT0_PS
B__SHIFT EQU 1
B__SLW EQU CYREG_PRT0_SLW

/* C */
C__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
C__0__MASK EQU 0x04
C__0__PC EQU CYREG_PRT0_PC2
C__0__PORT EQU 0
C__0__SHIFT EQU 2
C__AG EQU CYREG_PRT0_AG
C__AMUX EQU CYREG_PRT0_AMUX
C__BIE EQU CYREG_PRT0_BIE
C__BIT_MASK EQU CYREG_PRT0_BIT_MASK
C__BYP EQU CYREG_PRT0_BYP
C__CTL EQU CYREG_PRT0_CTL
C__DM0 EQU CYREG_PRT0_DM0
C__DM1 EQU CYREG_PRT0_DM1
C__DM2 EQU CYREG_PRT0_DM2
C__DR EQU CYREG_PRT0_DR
C__INP_DIS EQU CYREG_PRT0_INP_DIS
C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
C__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
C__LCD_EN EQU CYREG_PRT0_LCD_EN
C__MASK EQU 0x04
C__PORT EQU 0
C__PRT EQU CYREG_PRT0_PRT
C__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
C__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
C__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
C__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
C__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
C__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
C__PS EQU CYREG_PRT0_PS
C__SHIFT EQU 2
C__SLW EQU CYREG_PRT0_SLW

/* D */
D__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
D__0__MASK EQU 0x08
D__0__PC EQU CYREG_PRT0_PC3
D__0__PORT EQU 0
D__0__SHIFT EQU 3
D__AG EQU CYREG_PRT0_AG
D__AMUX EQU CYREG_PRT0_AMUX
D__BIE EQU CYREG_PRT0_BIE
D__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D__BYP EQU CYREG_PRT0_BYP
D__CTL EQU CYREG_PRT0_CTL
D__DM0 EQU CYREG_PRT0_DM0
D__DM1 EQU CYREG_PRT0_DM1
D__DM2 EQU CYREG_PRT0_DM2
D__DR EQU CYREG_PRT0_DR
D__INP_DIS EQU CYREG_PRT0_INP_DIS
D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D__LCD_EN EQU CYREG_PRT0_LCD_EN
D__MASK EQU 0x08
D__PORT EQU 0
D__PRT EQU CYREG_PRT0_PRT
D__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D__PS EQU CYREG_PRT0_PS
D__SHIFT EQU 3
D__SLW EQU CYREG_PRT0_SLW

/* E */
E__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
E__0__MASK EQU 0x10
E__0__PC EQU CYREG_PRT0_PC4
E__0__PORT EQU 0
E__0__SHIFT EQU 4
E__AG EQU CYREG_PRT0_AG
E__AMUX EQU CYREG_PRT0_AMUX
E__BIE EQU CYREG_PRT0_BIE
E__BIT_MASK EQU CYREG_PRT0_BIT_MASK
E__BYP EQU CYREG_PRT0_BYP
E__CTL EQU CYREG_PRT0_CTL
E__DM0 EQU CYREG_PRT0_DM0
E__DM1 EQU CYREG_PRT0_DM1
E__DM2 EQU CYREG_PRT0_DM2
E__DR EQU CYREG_PRT0_DR
E__INP_DIS EQU CYREG_PRT0_INP_DIS
E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
E__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
E__LCD_EN EQU CYREG_PRT0_LCD_EN
E__MASK EQU 0x10
E__PORT EQU 0
E__PRT EQU CYREG_PRT0_PRT
E__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
E__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
E__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
E__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
E__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
E__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
E__PS EQU CYREG_PRT0_PS
E__SHIFT EQU 4
E__SLW EQU CYREG_PRT0_SLW

/* F */
F__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
F__0__MASK EQU 0x20
F__0__PC EQU CYREG_PRT0_PC5
F__0__PORT EQU 0
F__0__SHIFT EQU 5
F__AG EQU CYREG_PRT0_AG
F__AMUX EQU CYREG_PRT0_AMUX
F__BIE EQU CYREG_PRT0_BIE
F__BIT_MASK EQU CYREG_PRT0_BIT_MASK
F__BYP EQU CYREG_PRT0_BYP
F__CTL EQU CYREG_PRT0_CTL
F__DM0 EQU CYREG_PRT0_DM0
F__DM1 EQU CYREG_PRT0_DM1
F__DM2 EQU CYREG_PRT0_DM2
F__DR EQU CYREG_PRT0_DR
F__INP_DIS EQU CYREG_PRT0_INP_DIS
F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
F__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
F__LCD_EN EQU CYREG_PRT0_LCD_EN
F__MASK EQU 0x20
F__PORT EQU 0
F__PRT EQU CYREG_PRT0_PRT
F__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
F__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
F__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
F__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
F__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
F__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
F__PS EQU CYREG_PRT0_PS
F__SHIFT EQU 5
F__SLW EQU CYREG_PRT0_SLW

/* G */
G__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
G__0__MASK EQU 0x40
G__0__PC EQU CYREG_PRT0_PC6
G__0__PORT EQU 0
G__0__SHIFT EQU 6
G__AG EQU CYREG_PRT0_AG
G__AMUX EQU CYREG_PRT0_AMUX
G__BIE EQU CYREG_PRT0_BIE
G__BIT_MASK EQU CYREG_PRT0_BIT_MASK
G__BYP EQU CYREG_PRT0_BYP
G__CTL EQU CYREG_PRT0_CTL
G__DM0 EQU CYREG_PRT0_DM0
G__DM1 EQU CYREG_PRT0_DM1
G__DM2 EQU CYREG_PRT0_DM2
G__DR EQU CYREG_PRT0_DR
G__INP_DIS EQU CYREG_PRT0_INP_DIS
G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
G__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
G__LCD_EN EQU CYREG_PRT0_LCD_EN
G__MASK EQU 0x40
G__PORT EQU 0
G__PRT EQU CYREG_PRT0_PRT
G__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
G__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
G__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
G__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
G__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
G__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
G__PS EQU CYREG_PRT0_PS
G__SHIFT EQU 6
G__SLW EQU CYREG_PRT0_SLW

/* BOT1 */
BOT1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
BOT1__0__MASK EQU 0x80
BOT1__0__PC EQU CYREG_PRT3_PC7
BOT1__0__PORT EQU 3
BOT1__0__SHIFT EQU 7
BOT1__AG EQU CYREG_PRT3_AG
BOT1__AMUX EQU CYREG_PRT3_AMUX
BOT1__BIE EQU CYREG_PRT3_BIE
BOT1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BOT1__BYP EQU CYREG_PRT3_BYP
BOT1__CTL EQU CYREG_PRT3_CTL
BOT1__DM0 EQU CYREG_PRT3_DM0
BOT1__DM1 EQU CYREG_PRT3_DM1
BOT1__DM2 EQU CYREG_PRT3_DM2
BOT1__DR EQU CYREG_PRT3_DR
BOT1__INP_DIS EQU CYREG_PRT3_INP_DIS
BOT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BOT1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BOT1__LCD_EN EQU CYREG_PRT3_LCD_EN
BOT1__MASK EQU 0x80
BOT1__PORT EQU 3
BOT1__PRT EQU CYREG_PRT3_PRT
BOT1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BOT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BOT1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BOT1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BOT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BOT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BOT1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BOT1__PS EQU CYREG_PRT3_PS
BOT1__SHIFT EQU 7
BOT1__SLW EQU CYREG_PRT3_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* SWITCHE */
SWITCHE__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
SWITCHE__0__MASK EQU 0x01
SWITCHE__0__PC EQU CYREG_PRT2_PC0
SWITCHE__0__PORT EQU 2
SWITCHE__0__SHIFT EQU 0
SWITCHE__AG EQU CYREG_PRT2_AG
SWITCHE__AMUX EQU CYREG_PRT2_AMUX
SWITCHE__BIE EQU CYREG_PRT2_BIE
SWITCHE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SWITCHE__BYP EQU CYREG_PRT2_BYP
SWITCHE__CTL EQU CYREG_PRT2_CTL
SWITCHE__DM0 EQU CYREG_PRT2_DM0
SWITCHE__DM1 EQU CYREG_PRT2_DM1
SWITCHE__DM2 EQU CYREG_PRT2_DM2
SWITCHE__DR EQU CYREG_PRT2_DR
SWITCHE__INP_DIS EQU CYREG_PRT2_INP_DIS
SWITCHE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SWITCHE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SWITCHE__LCD_EN EQU CYREG_PRT2_LCD_EN
SWITCHE__MASK EQU 0x01
SWITCHE__PORT EQU 2
SWITCHE__PRT EQU CYREG_PRT2_PRT
SWITCHE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SWITCHE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SWITCHE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SWITCHE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SWITCHE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SWITCHE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SWITCHE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SWITCHE__PS EQU CYREG_PRT2_PS
SWITCHE__SHIFT EQU 0
SWITCHE__SLW EQU CYREG_PRT2_SLW

/* BUZZER_OFF */
BUZZER_OFF__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
BUZZER_OFF__0__MASK EQU 0x80
BUZZER_OFF__0__PC EQU CYREG_PRT2_PC7
BUZZER_OFF__0__PORT EQU 2
BUZZER_OFF__0__SHIFT EQU 7
BUZZER_OFF__AG EQU CYREG_PRT2_AG
BUZZER_OFF__AMUX EQU CYREG_PRT2_AMUX
BUZZER_OFF__BIE EQU CYREG_PRT2_BIE
BUZZER_OFF__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BUZZER_OFF__BYP EQU CYREG_PRT2_BYP
BUZZER_OFF__CTL EQU CYREG_PRT2_CTL
BUZZER_OFF__DM0 EQU CYREG_PRT2_DM0
BUZZER_OFF__DM1 EQU CYREG_PRT2_DM1
BUZZER_OFF__DM2 EQU CYREG_PRT2_DM2
BUZZER_OFF__DR EQU CYREG_PRT2_DR
BUZZER_OFF__INP_DIS EQU CYREG_PRT2_INP_DIS
BUZZER_OFF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BUZZER_OFF__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BUZZER_OFF__LCD_EN EQU CYREG_PRT2_LCD_EN
BUZZER_OFF__MASK EQU 0x80
BUZZER_OFF__PORT EQU 2
BUZZER_OFF__PRT EQU CYREG_PRT2_PRT
BUZZER_OFF__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BUZZER_OFF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BUZZER_OFF__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BUZZER_OFF__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BUZZER_OFF__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BUZZER_OFF__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BUZZER_OFF__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BUZZER_OFF__PS EQU CYREG_PRT2_PS
BUZZER_OFF__SHIFT EQU 7
BUZZER_OFF__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
