// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_top_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m2_to_m4_data_dout,
        m2_to_m4_data_empty_n,
        m2_to_m4_data_read,
        m2_to_m4_data_num_data_valid,
        m2_to_m4_data_fifo_cap,
        write_cnt,
        sext_ln133,
        num_samples,
        write_cnt_1_out,
        write_cnt_1_out_ap_vld,
        circ_buf_re_address1,
        circ_buf_re_ce1,
        circ_buf_re_we1,
        circ_buf_re_d1,
        circ_buf_im_address1,
        circ_buf_im_ce1,
        circ_buf_im_we1,
        circ_buf_im_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] m2_to_m4_data_dout;
input   m2_to_m4_data_empty_n;
output   m2_to_m4_data_read;
input  [11:0] m2_to_m4_data_num_data_valid;
input  [11:0] m2_to_m4_data_fifo_cap;
input  [31:0] write_cnt;
input  [17:0] sext_ln133;
input  [31:0] num_samples;
output  [31:0] write_cnt_1_out;
output   write_cnt_1_out_ap_vld;
output  [12:0] circ_buf_re_address1;
output   circ_buf_re_ce1;
output   circ_buf_re_we1;
output  [15:0] circ_buf_re_d1;
output  [12:0] circ_buf_im_address1;
output   circ_buf_im_ce1;
output   circ_buf_im_we1;
output  [15:0] circ_buf_im_d1;

reg ap_idle;
reg m2_to_m4_data_read;
reg write_cnt_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln140_reg_231;
reg    ap_block_state2_pp0_stage0_iter1_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln138_fu_146_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    m2_to_m4_data_blk_n;
wire    ap_block_pp0_stage0_grp1;
wire   [12:0] trunc_ln138_fu_152_p1;
reg   [12:0] trunc_ln138_reg_226;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln140_fu_156_p2;
wire   [63:0] zext_ln141_fu_200_p1;
reg   [31:0] n_fu_56;
wire   [31:0] n_8_fu_173_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_n_7;
wire    ap_block_pp0_stage0;
reg   [31:0] write_cnt_1_fu_60;
wire   [31:0] write_cnt_2_fu_162_p2;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage0_01001;
reg    circ_buf_re_we1_local;
wire   [15:0] trunc_ln141_fu_184_p1;
reg    circ_buf_re_ce1_local;
reg    circ_buf_im_we1_local;
reg    circ_buf_im_ce1_local;
wire  signed [31:0] sext_ln133_cast_fu_129_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_221;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 n_fu_56 = 32'd0;
#0 write_cnt_1_fu_60 = 32'd0;
#0 ap_done_reg = 1'b0;
end

system_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln138_fu_146_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_56 <= n_8_fu_173_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_56 <= write_cnt;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_221)) begin
            write_cnt_1_fu_60 <= write_cnt_2_fu_162_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            write_cnt_1_fu_60 <= write_cnt;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln140_reg_231 <= icmp_ln140_fu_156_p2;
        trunc_ln138_reg_226 <= trunc_ln138_fu_152_p1;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_146_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_7 = write_cnt;
    end else begin
        ap_sig_allocacmp_n_7 = n_fu_56;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_im_ce1_local = 1'b1;
    end else begin
        circ_buf_im_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln140_reg_231 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_im_we1_local = 1'b1;
    end else begin
        circ_buf_im_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_re_ce1_local = 1'b1;
    end else begin
        circ_buf_re_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln140_reg_231 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_re_we1_local = 1'b1;
    end else begin
        circ_buf_re_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (icmp_ln140_reg_231 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m2_to_m4_data_blk_n = m2_to_m4_data_empty_n;
    end else begin
        m2_to_m4_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln140_reg_231 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m2_to_m4_data_read = 1'b1;
    end else begin
        m2_to_m4_data_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln138_fu_146_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_cnt_1_out_ap_vld = 1'b1;
    end else begin
        write_cnt_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_grp1 = ((icmp_ln140_reg_231 == 1'd1) & (m2_to_m4_data_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_221 = ((icmp_ln140_fu_156_p2 == 1'd1) & (icmp_ln138_fu_146_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign circ_buf_im_address1 = zext_ln141_fu_200_p1;

assign circ_buf_im_ce1 = circ_buf_im_ce1_local;

assign circ_buf_im_d1 = {{m2_to_m4_data_dout[31:16]}};

assign circ_buf_im_we1 = circ_buf_im_we1_local;

assign circ_buf_re_address1 = zext_ln141_fu_200_p1;

assign circ_buf_re_ce1 = circ_buf_re_ce1_local;

assign circ_buf_re_d1 = trunc_ln141_fu_184_p1;

assign circ_buf_re_we1 = circ_buf_re_we1_local;

assign icmp_ln138_fu_146_p2 = (($signed(ap_sig_allocacmp_n_7) < $signed(sext_ln133_cast_fu_129_p1)) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_156_p2 = (($signed(ap_sig_allocacmp_n_7) < $signed(num_samples)) ? 1'b1 : 1'b0);

assign n_8_fu_173_p2 = (ap_sig_allocacmp_n_7 + 32'd1);

assign sext_ln133_cast_fu_129_p1 = $signed(sext_ln133);

assign trunc_ln138_fu_152_p1 = ap_sig_allocacmp_n_7[12:0];

assign trunc_ln141_fu_184_p1 = m2_to_m4_data_dout[15:0];

assign write_cnt_1_out = write_cnt_1_fu_60;

assign write_cnt_2_fu_162_p2 = (ap_sig_allocacmp_n_7 + 32'd1);

assign zext_ln141_fu_200_p1 = trunc_ln138_reg_226;

endmodule //system_top_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA
