Renesas Optimizing Linker (W3.02.00 )             08-Feb-2020 16:47:09

*** Options ***

-MAKEUD=DefaultBuild\RX71M_MCR.lk.ud
-subcommand=DefaultBuild\RX71M_MCR.clnk
-library=DefaultBuild\RX71M_MCR.lib
-input=DefaultBuild\RX71M_MCR.obj
-input=DefaultBuild\r_smc_cgc.obj
-input=DefaultBuild\r_smc_cgc_user.obj
-input=DefaultBuild\r_smc_interrupt.obj
-input=DefaultBuild\Pin.obj
-input=DefaultBuild\I2C_LCD.obj
-input=DefaultBuild\Config_CMT0.obj
-input=DefaultBuild\Config_CMT0_user.obj
-input=DefaultBuild\Config_CMT1.obj
-input=DefaultBuild\Config_CMT1_user.obj
-input=DefaultBuild\Config_PORT.obj
-input=DefaultBuild\Config_PORT_user.obj
-input=DefaultBuild\r_cg_hardware_setup.obj
-input=DefaultBuild\hwsetup.obj
-input=DefaultBuild\dbsct.obj
-input=DefaultBuild\lowlvl.obj
-input=DefaultBuild\lowsrc.obj
-input=DefaultBuild\mcu_locks.obj
-input=DefaultBuild\resetprg.obj
-input=DefaultBuild\reset_program.obj
-input=DefaultBuild\r_bsp_common.obj
-input=DefaultBuild\r_bsp_cpu.obj
-input=DefaultBuild\r_bsp_interrupts.obj
-input=DefaultBuild\r_bsp_locking.obj
-input=DefaultBuild\r_bsp_mcu_startup.obj
-input=DefaultBuild\r_rx_intrinsic_functions.obj
-input=DefaultBuild\sbrk.obj
-input=DefaultBuild\mcu_clocks.obj
-input=DefaultBuild\mcu_init.obj
-input=DefaultBuild\mcu_interrupts.obj
-input=DefaultBuild\mcu_mapped_interrupts.obj
-input=DefaultBuild\vecttbl.obj
-input=DefaultBuild\Config_SCI12.obj
-input=DefaultBuild\Config_SCI12_user.obj
-noprelink
-output=DefaultBuild\RX71M_MCR.abs
-vect=_undefined_interrupt_source_isr
-list=DefaultBuild\RX71M_MCR.map
-nooptimize
-start=SU,SI,B_1,R_1,B_2,R_2,B,R/4,C_1,C_2,C,C$*,D*,W*,L,P*/FFE00000,EXCEPTVECT/FFFFFF80,RESETVECT/FFFFFFFC
-rom=D=R,D_1=R_1,D_2=R_2
-nologo
-end

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN
SU
                                  00000004  00001003      1000   4
SI
                                  00001004  00001403       400   4
B_1
                                  00001404  00001448        45   1
R_1
                                  00001449  00001499        51   1
B_2
                                  0000149a  000014a7         e   2
R_2
                                  000014a8  000014a8         0   1
B
                                  000014a8  00001c7b       7d4   4
R
                                  00001c7c  00001ee3       268   4
$ADDR_C_120040
                                  00120040  00120043         4   1
$ADDR_C_120048
                                  00120048  0012004b         4   1
$ADDR_C_120050
                                  00120050  0012006f        20   1
C_1
                                  ffe00000  ffe000d1        d2   1
C_2
                                  ffe000d2  ffe002d9       208   2
C
                                  ffe002dc  ffe003b3        d8   4
C$DSEC
                                  ffe003b4  ffe003d7        24   4
C$BSEC
                                  ffe003d8  ffe003ef        18   4
C$VECT
                                  ffe003f0  ffe007ef       400   4
D
                                  ffe007f0  ffe00a57       268   4
D_1
                                  ffe00a58  ffe00aa8        51   1
D_2
                                  ffe00aa9  ffe00aa9         0   1
W
                                  ffe00aac  ffe00aac         0   4
W_1
                                  ffe00aac  ffe00abb        10   1
W_2
                                  ffe00abc  ffe00abc         0   2
L
                                  ffe00abc  ffe00b54        99   4
P
                                  ffe00b55  ffe048ec      3d98   1
EXCEPTVECT
                                  ffffff80  fffffffb        7c   4
RESETVECT
                                  fffffffc  ffffffff         4   4
