`timescale 1ns/1ps

// Detailed Waveform Analysis Testbench
// Purpose: Test and visualize ALL 5 writeback mechanisms:
// 1. Direct Trigger: |grad| >= THRESHOLD -> direct to FIFO
// 2. Accumulation Threshold: accumulate until >= THRESHOLD -> to FIFO
// 3. MAX_UPDATES Force-Flush: 255 small updates -> to FIFO
// 4. Eviction: tag conflict in full set -> evict victim to FIFO
// 5. FIFO Burst: accumulate 16+ entries -> batch write to DRAM

module tb_detailed_waveform_analysis;

    // Hardware parameters
    localparam int ADDR_WIDTH = 16;
    localparam int GRAD_WIDTH = 16;
    localparam int INDEX_BITS = 5;
    localparam int CLK_PERIOD = 10;
    localparam int MAX_UPDATES = 255;
    localparam int THRESHOLD_VAL = 50;
    localparam int FIFO_BURST_SIZE = 16;

    // Internal signals
    logic                        clock;
    logic                        reset;
    logic [ADDR_WIDTH-1:0]       core_address;
    logic signed [GRAD_WIDTH-1:0] core_gradient;
    logic                        core_valid;
    logic [GRAD_WIDTH-1:0]       threshold;
    
    logic [ADDR_WIDTH-1:0]       dram_address;
    logic signed [GRAD_WIDTH-1:0] dram_value;
    logic                        dram_valid;
    logic                        dram_ready;
    
    // Debug signals - L1 Cache (Accumulator) events
    logic                        debug_l1_wb_direct;           // Direct trigger
    logic                        debug_l1_wb_accum_overflow;   // Accum overflow
    logic                        debug_l1_wb_max_updates;      // Force flush
    logic                        debug_l1_wb_eviction;         // Eviction
    logic                        debug_l1_hit;
    logic                        debug_l1_miss;
    
    // Debug signals - L2 FIFO (Writeback Buffer) state
    logic [5:0]                  debug_l2_fifo_count;
    logic                        debug_l2_burst_ready;
    logic                        debug_l2_fifo_full;
    logic                        debug_l2_draining;

    // Test statistics
    int test_count = 0;
    int direct_trigger_count = 0;
    int accum_threshold_count = 0;
    int max_updates_count = 0;
    int eviction_count = 0;
    int dram_write_count = 0;
    
    // Instantiate DUT
    gradient_compressor_top #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .GRAD_WIDTH(GRAD_WIDTH),
        .INDEX_BITS(INDEX_BITS)
    ) dut (
        .clock(clock),
        .reset(reset),
        .core_address(core_address),
        .core_gradient(core_gradient),
        .core_valid(core_valid),
        .threshold(threshold),
        .dram_address(dram_address),
        .dram_value(dram_value),
        .dram_valid(dram_valid),
        .dram_ready(dram_ready),
        .debug_l1_wb_direct(debug_l1_wb_direct),
        .debug_l1_wb_accum_overflow(debug_l1_wb_accum_overflow),
        .debug_l1_wb_max_updates(debug_l1_wb_max_updates),
        .debug_l1_wb_eviction(debug_l1_wb_eviction),
        .debug_l1_hit(debug_l1_hit),
        .debug_l1_miss(debug_l1_miss),
        .debug_l2_fifo_count(debug_l2_fifo_count),
        .debug_l2_burst_ready(debug_l2_burst_ready),
        .debug_l2_fifo_full(debug_l2_fifo_full),
        .debug_l2_draining(debug_l2_draining)
    );

    // Monitor all writeback events
    always_ff @(posedge clock) begin
        if (!reset) begin
            // Monitor L1 direct trigger (bypass L1 cache)
            if (debug_l1_wb_direct) begin
                direct_trigger_count++;
                $display("[%0t] üî¥ L1_DIRECT: #%0d addr=0x%04x grad=%0d -> L2 FIFO (bypassing L1)", 
                         $time, direct_trigger_count, core_address, core_gradient);
            end
            
            // Monitor L1 accumulation overflow
            if (debug_l1_wb_accum_overflow) begin
                accum_threshold_count++;
                $display("[%0t] üü° L1_ACCUM_OVERFLOW: #%0d addr=0x%04x |accum| >= THRESHOLD -> L2 FIFO", 
                         $time, accum_threshold_count, core_address);
            end
            
            // Monitor L1 MAX_UPDATES force-flush
            if (debug_l1_wb_max_updates) begin
                max_updates_count++;
                $display("[%0t] üü£ L1_MAX_UPDATES: #%0d addr=0x%04x reached %0d updates -> L2 FIFO", 
                         $time, max_updates_count, core_address, MAX_UPDATES);
            end
            
            // Monitor L1 eviction (TAG CONFLICT)
            if (debug_l1_wb_eviction) begin
                eviction_count++;
                $display("[%0t] üîµ L1_EVICTION: #%0d addr=0x%04x tag conflict -> victim to L2 FIFO", 
                         $time, eviction_count, core_address);
            end
            
            // Monitor L2 FIFO status
            if (debug_l2_burst_ready && !debug_l2_draining) begin
                $display("[%0t] üì¶ L2_BURST_READY: fifo_count=%0d >= BURST_SIZE=%0d, starting drain to DRAM", 
                         $time, debug_l2_fifo_count, FIFO_BURST_SIZE);
            end
            
            if (debug_l2_fifo_full) begin
                $display("[%0t] ‚ö†Ô∏è  L2_FIFO_FULL: count=%0d, must drain to DRAM immediately", 
                         $time, debug_l2_fifo_count);
            end
            
            // Monitor L3 DRAM writes (final output)
            if (dram_valid && dram_ready) begin
                dram_write_count++;
                $display("[%0t] üü¢ L3_DRAM_WRITE: #%0d addr=0x%04x value=%0d (l2_fifo_count=%0d)", 
                         $time, dram_write_count, dram_address, dram_value, debug_l2_fifo_count);
            end
        end
    end

    // Clock generation
    initial begin
        clock = 0;
        forever #(CLK_PERIOD/2) clock = ~clock;
    end

    // Task: Send gradient update
    task automatic send_gradient(input logic [ADDR_WIDTH-1:0] addr, 
                                  input logic signed [GRAD_WIDTH-1:0] grad,
                                  input string description = "");
        core_address <= addr;
        core_gradient <= grad;
        core_valid <= 1'b1;
        @(posedge clock);
        if (description != "") begin
            $display("[%0t] ‚ñ∂Ô∏è  INPUT: addr=0x%04x grad=%0d (%s)", $time, addr, grad, description);
        end
        core_valid <= 1'b0;
    endtask

    // Task: Send idle cycles
    task automatic send_idle(input int cycles);
        core_valid <= 1'b0;
        repeat(cycles) @(posedge clock);
    endtask

    // Main test sequence
    initial begin
        // Local variables
        automatic logic [15:0] conflict_addrs[8];
        automatic int initial_fifo_count;
        automatic int entries_needed;
        automatic int total_to_fifo;
        
        $display("\n======================================================================");
        $display("     DETAILED WAVEFORM ANALYSIS - All 5 Writeback Mechanisms");
        $display("======================================================================");
        
        // Initialize
        reset = 1;
        core_address = 0;
        core_gradient = 0;
        core_valid = 0;
        threshold = THRESHOLD_VAL;
        dram_ready = 1;
        
        repeat(5) @(posedge clock);
        reset = 0;
        repeat(2) @(posedge clock);
        
        // ====================================================================
        // TEST 1: Direct Trigger Path (|grad| >= THRESHOLD)
        // ====================================================================
        $display("\n");
        $display("======================================================================");
        $display(" TEST 1: DIRECT TRIGGER - Large gradients bypass L1 cache");
        $display("======================================================================");
        
        // Send 8 large gradients (will accumulate in FIFO, not reach 16 yet)
        for (int i = 0; i < 8; i++) begin
            send_gradient(16'h1000 + i, 16'sd100, "large gradient, direct path");
        end
        
        send_idle(5);
        $display("[%0t] ‚úÖ TEST 1 COMPLETE: %0d direct triggers sent to FIFO", $time, 8);
        
        // ====================================================================
        // TEST 2: Accumulation Threshold Trigger
        // ====================================================================
        $display("\n");
        $display("======================================================================");
        $display(" TEST 2: ACCUMULATION THRESHOLD - Small gradients accumulate until >= THRESHOLD");
        $display("======================================================================");
        
        // Accumulate small gradients to one address: 10*6 = 60 > 50
        for (int i = 0; i < 10; i++) begin
            send_gradient(16'h2000, 16'sd6, $sformatf("accumulate iteration %0d", i+1));
        end
        
        send_idle(5);
        $display("[%0t] ‚úÖ TEST 2 COMPLETE: Accumulation crossed threshold", $time);
        
        // ====================================================================
        // TEST 3: MAX_UPDATES Force-Flush
        // ====================================================================
        $display("\n");
        $display("======================================================================");
        $display(" TEST 3: MAX_UPDATES FORCE-FLUSH - 255 small updates trigger flush");
        $display("======================================================================");
        
        // Send 255 tiny gradients to same address (total = 255, below threshold)
        for (int i = 0; i < MAX_UPDATES; i++) begin
            if (i % 50 == 0 || i == MAX_UPDATES-1) begin
                send_gradient(16'h3000, 16'sd1, $sformatf("tiny gradient %0d/%0d", i+1, MAX_UPDATES));
            end else begin
                send_gradient(16'h3000, 16'sd1, "");
            end
        end
        
        send_idle(5);
        $display("[%0t] ‚úÖ TEST 3 COMPLETE: MAX_UPDATES force-flush triggered", $time);
        
        // ====================================================================
        // TEST 4: Eviction due to Tag Conflict (CRITICAL TEST!)
        // ====================================================================
        $display("\n");
        $display("======================================================================");
        $display(" TEST 4: EVICTION - Tag conflicts cause victim eviction to FIFO");
        $display("======================================================================");
        $display("Strategy: Fill all 4 ways of a set, then add 5th entry -> eviction!");
        
        // All these addresses map to SAME SET (low 5 bits = 0b00000 = set 0)
        // but have DIFFERENT tags (upper bits differ)
        conflict_addrs[0] = 16'h0000;  // Set 0, Tag 0x000
        conflict_addrs[1] = 16'h0020;  // Set 0, Tag 0x001
        conflict_addrs[2] = 16'h0040;  // Set 0, Tag 0x002
        conflict_addrs[3] = 16'h0060;  // Set 0, Tag 0x003
        conflict_addrs[4] = 16'h0080;  // Set 0, Tag 0x004 -> will evict!
        conflict_addrs[5] = 16'h00A0;  // Set 0, Tag 0x005 -> will evict!
        conflict_addrs[6] = 16'h00C0;  // Set 0, Tag 0x006 -> will evict!
        conflict_addrs[7] = 16'h00E0;  // Set 0, Tag 0x007 -> will evict!
        
        $display("Phase 1: Fill all 4 ways of Set 0");
        for (int i = 0; i < 4; i++) begin
            send_gradient(conflict_addrs[i], 16'sd10, $sformatf("Fill way %0d of set 0", i));
        end
        
        send_idle(3);
        
        $display("\nPhase 2: Add 5th, 6th, 7th, 8th entries -> trigger evictions!");
        for (int i = 4; i < 8; i++) begin
            send_gradient(conflict_addrs[i], 16'sd15, $sformatf("NEW entry %0d -> EVICTION!", i-3));
            send_idle(1);
        end
        
        send_idle(5);
        $display("[%0t] ‚úÖ TEST 4 COMPLETE: %0d evictions due to tag conflicts", $time, eviction_count);
        
        // ====================================================================
        // TEST 5: FIFO Burst Writeback to DRAM
        // ====================================================================
        $display("\n");
        $display("======================================================================");
        $display(" TEST 5: FIFO BURST - Accumulate 16+ entries, then batch write to DRAM");
        $display("======================================================================");
        
        // We've already pushed some entries to FIFO in previous tests
        // Now let's push more to exceed BURST_SIZE and watch the burst drain
        
        initial_fifo_count = debug_l2_fifo_count;
        $display("Current FIFO count before burst: %0d", initial_fifo_count);
        
        // Push enough entries to trigger burst (need 16 total)
        entries_needed = (FIFO_BURST_SIZE > initial_fifo_count) ? (FIFO_BURST_SIZE - initial_fifo_count) : 1;
        $display("Pushing %0d more large gradients to trigger burst...", entries_needed);
        
        for (int i = 0; i < entries_needed; i++) begin
            send_gradient(16'h5000 + i, 16'sd120, $sformatf("burst entry %0d", i+1));
        end
        
        $display("\n‚è≥ Waiting for FIFO burst drain to DRAM...");
        send_idle(50);
        
        $display("[%0t] ‚úÖ TEST 5 COMPLETE: FIFO burst mechanism tested", $time);
        
        // ====================================================================
        // Final Statistics
        // ====================================================================
        send_idle(20);
        
        $display("\n");
        $display("======================================================================");
        $display(" FINAL STATISTICS - All Writeback Mechanisms");
        $display("======================================================================");
        $display("1Ô∏è‚É£  Direct Trigger (|grad| >= THRESHOLD)    : %0d events", direct_trigger_count);
        $display("2Ô∏è‚É£  Accumulation Threshold (accum >= THRESHOLD) : %0d events", accum_threshold_count);
        $display("3Ô∏è‚É£  MAX_UPDATES Force-Flush               : %0d events", max_updates_count);
        $display("4Ô∏è‚É£  Eviction (tag conflict)               : %0d events", eviction_count);
        $display("5Ô∏è‚É£  DRAM Writes (FIFO -> DRAM)             : %0d events", dram_write_count);
        $display("======================================================================");
        
        total_to_fifo = direct_trigger_count + accum_threshold_count + max_updates_count + eviction_count;
        $display("\nTotal L1->FIFO pushes: %0d", total_to_fifo);
        $display("Total FIFO->DRAM writes: %0d", dram_write_count);
        
        if (direct_trigger_count > 0 && accum_threshold_count > 0 && 
            max_updates_count > 0 && eviction_count > 0) begin
            $display("\n‚úÖ‚úÖ‚úÖ ALL 5 MECHANISMS SUCCESSFULLY VERIFIED! ‚úÖ‚úÖ‚úÖ");
        end else begin
            $display("\n‚ö†Ô∏è  WARNING: Not all mechanisms triggered");
        end
        
        $display("\nüìä Check waveform file: detailed_waveform_analysis.fst");
        $display("Look for debug signals:");
        $display("  L1 Cache (Accumulator):");
        $display("    - debug_l1_wb_direct");
        $display("    - debug_l1_wb_accum_overflow");
        $display("    - debug_l1_wb_max_updates");
        $display("    - debug_l1_wb_eviction üëà EVICTION MARKER!");
        $display("    - debug_l1_hit / debug_l1_miss");
        $display("  L2 FIFO (Writeback Buffer):");
        $display("    - debug_l2_fifo_count");
        $display("    - debug_l2_burst_ready");
        $display("    - debug_l2_draining");
        $display("  L3 DRAM (Final Output):");
        $display("    - dram_valid / dram_address / dram_value");
        
        $finish;
    end

    // Waveform dump with ALL debug signals
    initial begin
        $dumpfile("detailed_waveform_analysis.fst");
        $dumpvars(0, tb_detailed_waveform_analysis);
        
        // Explicitly dump all debug signals for easy viewing
        // L1 Cache debug signals
        $dumpvars(0, debug_l1_wb_direct);
        $dumpvars(0, debug_l1_wb_accum_overflow);
        $dumpvars(0, debug_l1_wb_max_updates);
        $dumpvars(0, debug_l1_wb_eviction);
        $dumpvars(0, debug_l1_hit);
        $dumpvars(0, debug_l1_miss);
        // L2 FIFO debug signals
        $dumpvars(0, debug_l2_fifo_count);
        $dumpvars(0, debug_l2_burst_ready);
        $dumpvars(0, debug_l2_fifo_full);
        $dumpvars(0, debug_l2_draining);
    end

endmodule
