
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version G-2012.06 for RHEL64 -- May 30, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#
# Written by : DC-Transcript, Version X-2005.09-SP2 -- Jan 03, 2006
# Date       : Tue Aug 29 17:09:34 2006
#
#
# Translation of script: tut_synth.scr
#
#/***********************************************************/
#/*   FILE        : tut_synth.scr                           */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -f tut_synth.scr               */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
set SYN_DIR ./
./
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following four lines must be updated for every      */
#/* new design                                              */
#/***********************************************************/
read_file -f verilog [list "sys_defs.vh" "ex_stage_submodules.v" "ex_stage.v"]
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2012.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2012.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog files: '/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/sys_defs.vh' '/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage_submodules.v' '/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage.v' 
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/sys_defs.vh
Compiling source file /afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage_submodules.v
Compiling source file /afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage.v
Warning:  /afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage.v:330: the undeclared symbol 'ex_take_branch_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage.v:330: The delay specification for net declaration is ignored. (VER-976)

Inferred memory devices in process
	in routine mult_stage line 175 in file
		'/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage_submodules.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   prod_in_reg_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| partial_prod_reg_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    mplier_out_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    mcand_out_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      IR_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     NPC_out_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|   dest_reg_out_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine mult_stage line 186 in file
		'/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage_submodules.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 285 in file
	'/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage_submodules.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           287            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 336 in file
	'/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage_submodules.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           338            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 181 in file
	'/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           183            |    auto/auto     |
|           189            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
	'/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           205            |     no/auto      |
|           211            |     no/auto      |
===============================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/arbiter.db:arbiter'
Loaded 6 designs.
Current design is 'arbiter'.
arbiter mult_stage mult alu brcond ex_stage
set design_name ex_stage
ex_stage
#set reset_name reset
set clock_name clock
clock
set CLK_PERIOD 13.57
13.57
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./ex_stage.vg
set db_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".db"]
./ex_stage.db
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./ex_stage.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./ex_stage.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch reset_name
  set_resistance 0 reset_name
  set_drive 0 reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format db -output $db_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -all_violators -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'ex_stage'.

  Linking design 'ex_stage'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (6 designs)               /afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Warning: Can't find object 'reset_name' in design 'ex_stage'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find net 'reset_name' in design 'ex_stage'. (UID-95)
Error: Value for list 'net_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'reset_name' in design 'ex_stage'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Current design is 'ex_stage'.
Information: Uniquified 2 instances of design 'mult'. (OPT-1056)
Information: Uniquified 8 instances of design 'mult_stage'. (OPT-1056)
Information: Uniquified 2 instances of design 'alu'. (OPT-1056)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 889 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'arbiter'
  Processing 'brcond'
  Processing 'mult_stage_7'
Information: The register 'mplier_out_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[61]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[60]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[59]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[58]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[57]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[56]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[54]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[53]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[52]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'mult_0'
  Processing 'alu_0'
  Processing 'ex_stage'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ex_stage_DW01_add_0'
  Processing 'mult_stage_7_DW01_add_0'
  Processing 'mult_stage_6_DW01_add_0'
  Processing 'mult_stage_5_DW01_add_0'
  Processing 'mult_stage_4_DW01_add_0'
  Processing 'mult_stage_3_DW01_add_0'
  Processing 'mult_stage_2_DW01_add_0'
  Processing 'mult_stage_1_DW01_add_0'
  Processing 'mult_stage_0_DW01_add_0'
  Processing 'alu_0_DW01_cmp6_0'
  Allocating blocks in 'DW01_ash_A_width64_SH_width32'
  Processing 'alu_0_DW01_ash_0'
  Processing 'alu_0_DW01_sub_0'
  Processing 'alu_0_DW01_ash_1'
  Processing 'alu_0_DW01_sub_1'
  Processing 'alu_0_DW01_add_0'
  Processing 'alu_0_DW01_cmp6_1'
  Processing 'alu_0_DW_rash_0'
  Processing 'alu_1_DW01_cmp6_0'
  Processing 'alu_1_DW01_ash_0'
  Processing 'alu_1_DW01_sub_0'
  Processing 'alu_1_DW01_ash_1'
  Processing 'alu_1_DW01_sub_1'
  Processing 'alu_1_DW01_add_0'
  Processing 'alu_1_DW01_cmp6_1'
  Processing 'alu_1_DW_rash_0'
  Processing 'mult_stage_7_DW02_mult_0'
  Processing 'mult_stage_7_DW01_add_1'
  Processing 'mult_stage_6_DW02_mult_0'
  Processing 'mult_stage_6_DW01_add_1'
  Processing 'mult_stage_5_DW02_mult_0'
  Processing 'mult_stage_5_DW01_add_1'
  Processing 'mult_stage_3_DW02_mult_0'
  Processing 'mult_stage_3_DW01_add_1'
  Processing 'mult_stage_2_DW02_mult_0'
  Processing 'mult_stage_2_DW01_add_1'
  Processing 'mult_stage_1_DW02_mult_0'
  Processing 'mult_stage_1_DW01_add_1'
  Processing 'mult_stage_0_DW02_mult_0'
  Processing 'mult_stage_0_DW01_add_1'
  Processing 'mult_stage_4_DW02_mult_0'
  Processing 'mult_stage_4_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:11 4035428.1      2.09      33.5    3578.6                                0.00
    0:01:11 4035428.1      2.09      33.5    3578.6                                0.00
    0:01:23 4123920.6      0.00       0.0     159.6                                0.00
    0:01:23 4123920.6      0.00       0.0     159.6                                0.00
    0:01:23 4123920.6      0.00       0.0     159.6                                0.00
    0:01:23 4123920.6      0.00       0.0     159.6                                0.00
    0:01:23 4123920.6      0.00       0.0     159.6                                0.00
    0:01:24 4123920.6      0.00       0.0     159.6                                0.00
    0:01:39 2953052.1      0.13       0.4       0.6                                0.00
    0:01:41 2947992.5      0.00       0.0       0.6                                0.00
    0:01:45 2947992.5      0.00       0.0       0.0                                0.00
    0:01:46 2947992.5      0.00       0.0       0.0                                0.00
    0:01:46 2947992.5      0.00       0.0       0.0                                0.00
    0:01:47 2932648.6      0.00       0.0       0.0                                0.00
    0:01:47 2932648.6      0.00       0.0       0.0                                0.00
    0:01:47 2932648.6      0.00       0.0       0.0                                0.00
    0:01:47 2932648.6      0.00       0.0       0.0                                0.00
    0:01:47 2932648.6      0.00       0.0       0.0                                0.00
    0:01:47 2932648.6      0.00       0.0       0.0                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:47 2932648.6      0.00       0.0       0.0                                0.00
    0:01:47 2932648.6      0.00       0.0       0.0                                0.00
    0:01:48 2932648.6      0.00       0.0       0.0                                0.00


  Beginning Design Rule Fixing  (min_path)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:49 2932648.6      0.00       0.0       0.0                             -171.79
    0:01:50 2934630.8      0.00       0.0       0.0 mult_2/mstage[3]/mplier_out_reg[20]/DIN   -166.74
    0:01:51 2936813.1      0.00       0.0       0.0 mult_2/mstage[2]/mplier_out_reg[28]/DIN   -161.32
    0:01:51 2938795.3      0.00       0.0       0.0 mult_2/mstage[1]/IR_out_reg[10]/DIN   -156.71
    0:01:51 2940777.5      0.00       0.0       0.0 mult_1/mstage[2]/mplier_out_reg[13]/DIN   -152.10
    0:01:51 2942759.7      0.00       0.0       0.0 mult_1/mstage[3]/mplier_out_reg[24]/DIN   -147.49
    0:01:52 2944742.0      0.00       0.0       0.0 mult_1/mstage[3]/mcand_out_reg[54]/DIN   -142.48
    0:01:53 2946724.2      0.00       0.0       0.0 mult_1/mstage[3]/IR_out_reg[25]/DIN   -137.00
    0:01:53 2948706.4      0.00       0.0       0.0 mult_1/mstage[3]/NPC_out_reg[55]/DIN   -132.39
    0:01:53 2950688.6      0.00       0.0       0.0 mult_1/mstage[3]/NPC_out_reg[21]/DIN   -127.78
    0:01:54 2952670.8      0.00       0.0       0.0 mult_2/mstage[3]/NPC_out_reg[27]/DIN   -123.17
    0:01:54 2954653.1      0.00       0.0       0.0 mult_2/mstage[1]/NPC_out_reg[18]/DIN   -118.56
    0:01:55 2957318.3      0.00       0.0       0.0 mult_2/mstage[1]/mplier_out_reg[18]/DIN   -111.35
    0:01:55 2959258.8      0.00       0.0       0.0 mult_1/mstage[2]/IR_out_reg[1]/DIN   -106.84
    0:01:55 2961241.0      0.00       0.0       0.0 mult_1/mstage[2]/NPC_out_reg[31]/DIN   -102.23
    0:01:55 2963223.2      0.00       0.0       0.0 mult_2/mstage[1]/NPC_out_reg[14]/DIN    -97.62
    0:01:56 2965205.5      0.00       0.0       0.0 mult_2/mstage[2]/mplier_out_reg[5]/DIN    -92.95
    0:01:57 2968337.1      0.00       0.0       0.0 mult_2/mstage[0]/IR_out_reg[7]/DIN    -84.10
    0:01:58 2970319.3      0.00       0.0       0.0 mult_2/mstage[0]/NPC_out_reg[37]/DIN    -78.73
    0:01:59 2972301.5      0.00       0.0       0.0 mult_2/mstage[0]/NPC_out_reg[3]/DIN    -73.36
    0:02:00 2974283.8      0.00       0.0       0.0 mult_2/mstage[3]/mcand_out_reg[34]/DIN    -67.53
    0:02:00 2976482.6      0.00       0.0       0.0 mult_1/mstage[1]/IR_out_reg[28]/DIN    -62.01
    0:02:01 2978464.8      0.00       0.0       0.0 mult_1/mstage[1]/NPC_out_reg[58]/DIN    -57.40
    0:02:01 2980447.0      0.00       0.0       0.0 mult_2/mstage[3]/NPC_out_reg[56]/DIN    -52.28
    0:02:01 2982429.2      0.00       0.0       0.0 mult_2/mstage[2]/IR_out_reg[5]/DIN    -47.67
    0:02:02 2984411.5      0.00       0.0       0.0 mult_2/mstage[2]/NPC_out_reg[35]/DIN    -43.06
    0:02:02 2986393.7      0.00       0.0       0.0 mult_2/mstage[2]/NPC_out_reg[1]/DIN    -38.45
    0:02:02 2988375.9      0.00       0.0       0.0 mult_1/mstage[1]/NPC_out_reg[38]/DIN    -33.83
    0:02:03 2990358.1      0.00       0.0       0.0 mult_2/mstage[2]/mplier_out_reg[0]/DIN    -29.03
    0:02:03 2993440.0      0.00       0.0       0.0 mult_1/mstage[0]/IR_out_reg[15]/DIN    -20.78
    0:02:04 2995664.4      0.00       0.0       0.0 mult_1/mstage[0]/NPC_out_reg[38]/DIN    -15.57
    0:02:04 2997738.6      0.00       0.0       0.0 mult_2/mstage[3]/IR_out_reg[25]/DIN    -10.95
    0:02:05 2999745.9      0.00       0.0       0.0 mult_1/mstage[0]/NPC_out_reg[2]/DIN     -6.25
    0:02:05 3002036.3      0.00       0.0       0.0                                0.00


  Beginning Critical Range Optimization
  -------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:05 3002036.3      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:05 3002036.3      0.00       0.0       0.0                                0.00
    0:02:05 3002036.3      0.00       0.0       0.0                                0.00
    0:02:05 3002036.3      0.00       0.0       0.0                                0.00
    0:02:09 2979129.6      0.00       0.0       0.0                                0.00
    0:02:10 2972027.4      0.00       0.0       0.0                                0.00
    0:02:12 2967527.2      0.00       0.0       0.0                                0.00
    0:02:13 2963786.2      0.00       0.0       0.0                                0.00
    0:02:14 2963518.7      0.00       0.0       0.0                                0.00
    0:02:14 2963385.0      0.00       0.0       0.0                                0.00
    0:02:14 2963318.0      0.00       0.0       0.0                                0.00
    0:02:14 2963318.0      0.00       0.0       0.0                                0.00
    0:02:14 2960102.3      0.00       0.0       0.0                                0.00
    0:02:14 2960102.3      0.00       0.0       0.0                                0.00
    0:02:15 2960102.3      0.00       0.0       0.0                                0.00
    0:02:16 2952720.4      0.00       0.0       0.0                               -2.94
    0:02:16 2952720.4      0.00       0.0       0.0                               -2.94
    0:02:16 2952720.4      0.00       0.0       0.0                               -2.94
    0:02:16 2952720.4      0.00       0.0       0.0                               -2.94
    0:02:16 2952720.4      0.00       0.0       0.0                               -2.94
    0:02:16 2952720.4      0.00       0.0       0.0                               -2.94
    0:02:16 2952720.4      0.00       0.0       0.0                               -2.94
    0:02:17 2953483.5      0.00       0.0       0.0 mult_1/mstage[1]/mcand_out_reg[35]/DIN     -2.23
    0:02:19 2954246.6      0.00       0.0       0.0 mult_2/mstage[3]/mcand_out_reg[58]/DIN     -1.52
    0:02:20 2955009.7      0.00       0.0       0.0 mult_1/mstage[0]/NPC_out_reg[60]/DIN     -0.90
    0:02:21 2955772.8      0.00       0.0       0.0 mult_1/mstage[0]/NPC_out_reg[9]/DIN     -0.67
    0:02:22 2956535.8      0.00       0.0       0.0 mult_2/mstage[1]/mcand_out_reg[32]/DIN     -0.02
    0:02:22 2956552.4      0.00       0.0       0.0                                0.00


  Beginning Critical Range Optimization
  -------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:22 2956552.4      0.00       0.0       0.0                                0.00
    0:02:23 2965045.9      0.00       0.0       0.0                                0.00
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'

  Optimization Complete
  ---------------------
Warning: Design 'ex_stage' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'mult_1/mstage[1]/clock': 2608 load(s), 1 driver(s)
Writing verilog file '/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module mult_stage_0_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_1_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_2_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_3_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 96 nets to module mult_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_4_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_5_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_6_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_7_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 96 nets to module mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Error: Writing designs in DB format is no longer supported. (UID-530)
Removing design 'arbiter'
Removing design 'brcond'
Removing design 'ex_stage'
Removing design 'mult_0'
Removing design 'mult_1'
Removing design 'mult_stage_7'
Removing design 'mult_stage_6'
Removing design 'mult_stage_5'
Removing design 'mult_stage_4'
Removing design 'mult_stage_3'
Removing design 'mult_stage_2'
Removing design 'mult_stage_1'
Removing design 'mult_stage_0'
Removing design 'alu_0'
Removing design 'alu_1'
Removing design 'alu_0_DW01_cmp6_0'
Removing design 'alu_0_DW01_ash_1'
Removing design 'alu_0_DW01_cmp6_1'
Removing design 'alu_0_DW_rash_0'
Removing design 'alu_1_DW01_cmp6_0'
Removing design 'alu_1_DW01_ash_1'
Removing design 'alu_1_DW01_cmp6_1'
Removing design 'alu_1_DW_rash_0'
Removing design 'mult_stage_7_DW02_mult_0'
Removing design 'mult_stage_7_DW01_add_1'
Removing design 'mult_stage_6_DW02_mult_0'
Removing design 'mult_stage_6_DW01_add_1'
Removing design 'mult_stage_5_DW02_mult_0'
Removing design 'mult_stage_5_DW01_add_1'
Removing design 'mult_stage_3_DW02_mult_0'
Removing design 'mult_stage_3_DW01_add_1'
Removing design 'mult_stage_2_DW02_mult_0'
Removing design 'mult_stage_2_DW01_add_1'
Removing design 'mult_stage_1_DW02_mult_0'
Removing design 'mult_stage_1_DW01_add_1'
Removing design 'mult_stage_0_DW02_mult_0'
Removing design 'mult_stage_0_DW01_add_1'
Removing design 'mult_stage_4_DW02_mult_0'
Removing design 'mult_stage_4_DW01_add_1'
Removing design 'alu_0_DW01_sub_2'
Removing design 'alu_0_DW01_add_1'
Removing design 'mult_stage_0_DW01_add_2'
Removing design 'mult_stage_1_DW01_add_2'
Removing design 'mult_stage_2_DW01_add_2'
Removing design 'mult_stage_3_DW01_add_2'
Removing design 'mult_stage_4_DW01_add_2'
Removing design 'mult_stage_5_DW01_add_2'
Removing design 'mult_stage_6_DW01_add_2'
Removing design 'alu_1_DW01_sub_2'
Removing design 'alu_1_DW01_add_1'
Removing design 'mult_stage_7_DW01_add_2'
Removing design 'ex_stage_DW01_add_1'
Removing library 'lec25dscc25_TT'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2012.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2012.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/ex_stage.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/s/c/scottmel/EECS470/FinalProject/eecs470/test/EX test/alu_1_DW01_cmp6_0.db:alu_1_DW01_cmp6_0'
Loaded 52 designs.
Current design is 'alu_1_DW01_cmp6_0'.
Current design is 'ex_stage'.

Thank you...
