Analysis & Synthesis report for DLD_LAB4_Quartus
Wed Dec 14 11:30:09 2022
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DLD_LAB4_Quartus|exponential:inst2|controller:control|ps
 12. State Machine - |DLD_LAB4_Quartus|WrapperController:inst10|ps
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ROM:inst|altsyncram:altsyncram_component|altsyncram_jg81:auto_generated
 18. Parameter Settings for User Entity Instance: exponential:inst2|controller:control
 19. Parameter Settings for User Entity Instance: ROM:inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: wrapper_counter:inst4
 21. Parameter Settings for Inferred Entity Instance: exponential:inst2|datapath:dP|multiplier:mult|lpm_mult:Mult0
 22. altsyncram Parameter Settings by Entity Instance
 23. lpm_mult Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "exponential:inst2|datapath:dP|adder:add"
 25. Port Connectivity Checks: "exponential:inst2|datapath:dP|counter:count"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 14 11:30:09 2022    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; DLD_LAB4_Quartus                         ;
; Top-level Entity Name              ; DLD_LAB4_Quartus                         ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 123                                      ;
;     Total combinational functions  ; 121                                      ;
;     Dedicated logic registers      ; 75                                       ;
; Total registers                    ; 75                                       ;
; Total pins                         ; 22                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 4,096                                    ;
; Embedded Multiplier 9-bit elements ; 2                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; DLD_LAB4_Quartus   ; DLD_LAB4_Quartus   ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+-------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+-------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; ../DLD4_NEW/Exp_Accelerator_codes/register18.v  ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/Exp_Accelerator_codes/register18.v                       ;         ;
; ../DLD4_NEW/Exp_Accelerator_codes/register.v    ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/Exp_Accelerator_codes/register.v                         ;         ;
; ../DLD4_NEW/Exp_Accelerator_codes/mux2to1.v     ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/Exp_Accelerator_codes/mux2to1.v                          ;         ;
; ../DLD4_NEW/Exp_Accelerator_codes/multiplier.v  ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/Exp_Accelerator_codes/multiplier.v                       ;         ;
; ../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v      ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v                           ;         ;
; ../DLD4_NEW/Exp_Accelerator_codes/exponential.v ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/Exp_Accelerator_codes/exponential.v                      ;         ;
; ../DLD4_NEW/Exp_Accelerator_codes/Datapath.v    ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/Exp_Accelerator_codes/Datapath.v                         ;         ;
; ../DLD4_NEW/Exp_Accelerator_codes/Counter.v     ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/Exp_Accelerator_codes/Counter.v                          ;         ;
; ../DLD4_NEW/Exp_Accelerator_codes/Controller.v  ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/Exp_Accelerator_codes/Controller.v                       ;         ;
; ../DLD4_NEW/Exp_Accelerator_codes/adder.v       ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/Exp_Accelerator_codes/adder.v                            ;         ;
; ../DLD4_NEW/WrapperController.v                 ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/WrapperController.v                                      ;         ;
; ../DLD4_NEW/wrapper_counter.v                   ; yes             ; User Verilog HDL File                  ; D:/DLD4_NEW/wrapper_counter.v                                        ;         ;
; ROM.v                                           ; yes             ; User Wizard-Generated File             ; D:/DLD_LAB4_Quartus/ROM.v                                            ;         ;
; DLD_LAB4_Quartus.bdf                            ; yes             ; User Block Diagram/Schematic File      ; D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf                             ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal121.inc                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jg81.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/DLD_LAB4_Quartus/db/altsyncram_jg81.tdf                           ;         ;
; /dld4_new/rom.mif                               ; yes             ; Auto-Found Memory Initialization File  ; /dld4_new/rom.mif                                                    ;         ;
; lpm_mult.tdf                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                                 ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_l8t.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/DLD_LAB4_Quartus/db/mult_l8t.tdf                                  ;         ;
+-------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 123   ;
;                                             ;       ;
; Total combinational functions               ; 121   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 7     ;
;     -- 3 input functions                    ; 77    ;
;     -- <=2 input functions                  ; 37    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 97    ;
;     -- arithmetic mode                      ; 24    ;
;                                             ;       ;
; Total registers                             ; 75    ;
;     -- Dedicated logic registers            ; 75    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 22    ;
; Total memory bits                           ; 4096  ;
; Embedded Multiplier 9-bit elements          ; 2     ;
; Maximum fan-out                             ; 91    ;
; Total fan-out                               ; 835   ;
; Average fan-out                             ; 3.54  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |DLD_LAB4_Quartus                         ; 121 (1)           ; 75 (0)       ; 4096        ; 2            ; 0       ; 1         ; 22   ; 0            ; |DLD_LAB4_Quartus                                                                                      ;              ;
;    |ROM:inst|                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|ROM:inst                                                                             ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|ROM:inst|altsyncram:altsyncram_component                                             ;              ;
;          |altsyncram_jg81:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|ROM:inst|altsyncram:altsyncram_component|altsyncram_jg81:auto_generated              ;              ;
;    |WrapperController:inst10|             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|WrapperController:inst10                                                             ;              ;
;    |exponential:inst2|                    ; 99 (0)            ; 60 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2                                                                    ;              ;
;       |controller:control|                ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|controller:control                                                 ;              ;
;       |datapath:dP|                       ; 94 (0)            ; 54 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP                                                        ;              ;
;          |LUT:lut|                        ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut                                                ;              ;
;          |counter:count|                  ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|counter:count                                          ;              ;
;          |multiplier:mult|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|multiplier:mult                                        ;              ;
;             |lpm_mult:Mult0|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|multiplier:mult|lpm_mult:Mult0                         ;              ;
;                |mult_l8t:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|multiplier:mult|lpm_mult:Mult0|mult_l8t:auto_generated ;              ;
;          |mux2to1:mux|                    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|mux2to1:mux                                            ;              ;
;          |register18:rres|                ; 19 (19)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|register18:rres                                        ;              ;
;          |register:regx|                  ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|register:regx                                          ;              ;
;          |register:rtemp|                 ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|register:rtemp                                         ;              ;
;    |wrapper_counter:inst4|                ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLD_LAB4_Quartus|wrapper_counter:inst4                                                                ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+
; ROM:inst|altsyncram:altsyncram_component|altsyncram_jg81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; ../DLD4_NEW/ROM.mif ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------+
; Altera ; ROM: 1-PORT  ; 12.1    ; N/A          ; N/A          ; |DLD_LAB4_Quartus|ROM:inst ; D:/DLD_LAB4_Quartus/ROM.v ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DLD_LAB4_Quartus|exponential:inst2|controller:control|ps                 ;
+-------------------+--------+----------+----------+----------+-------------------+---------+
; Name              ; ps.Add ; ps.Mult2 ; ps.Mult1 ; ps.Begin ; ps.Initialization ; ps.Idle ;
+-------------------+--------+----------+----------+----------+-------------------+---------+
; ps.Idle           ; 0      ; 0        ; 0        ; 0        ; 0                 ; 0       ;
; ps.Initialization ; 0      ; 0        ; 0        ; 0        ; 1                 ; 1       ;
; ps.Begin          ; 0      ; 0        ; 0        ; 1        ; 0                 ; 1       ;
; ps.Mult1          ; 0      ; 0        ; 1        ; 0        ; 0                 ; 1       ;
; ps.Mult2          ; 0      ; 1        ; 0        ; 0        ; 0                 ; 1       ;
; ps.Add            ; 1      ; 0        ; 0        ; 0        ; 0                 ; 1       ;
+-------------------+--------+----------+----------+----------+-------------------+---------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |DLD_LAB4_Quartus|WrapperController:inst10|ps         ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; ps.110 ; ps.101 ; ps.100 ; ps.011 ; ps.010 ; ps.001 ; ps.000 ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; ps.000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; ps.001 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; ps.010 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; ps.011 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; ps.100 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; ps.101 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; ps.110 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-----------------------------------------------------+----------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------------+------------------------+
; exponential:inst2|datapath:dP|LUT:lut|datat[0]      ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[1]      ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[2]      ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[3]      ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[4]      ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[5]      ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[6]      ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[7]      ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[8]      ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[9]      ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[10]     ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[11]     ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[12]     ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[13]     ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[14]     ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; exponential:inst2|datapath:dP|LUT:lut|datat[15]     ; exponential:inst2|datapath:dP|counter:count|out[3] ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                                    ;                        ;
+-----------------------------------------------------+----------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------+
; Registers Removed During Synthesis                             ;
+-------------------------------------------+--------------------+
; Register name                             ; Reason for Removal ;
+-------------------------------------------+--------------------+
; exponential:inst2|controller:control|ps~4 ; Lost fanout        ;
; exponential:inst2|controller:control|ps~5 ; Lost fanout        ;
; exponential:inst2|controller:control|ps~6 ; Lost fanout        ;
; WrapperController:inst10|ps~4             ; Lost fanout        ;
; WrapperController:inst10|ps~5             ; Lost fanout        ;
; WrapperController:inst10|ps~6             ; Lost fanout        ;
; Total Number of Removed Registers = 6     ;                    ;
+-------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 75    ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 75    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 62    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|register:regx|r_out[15]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|counter:count|out[1]     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|register18:rres|r_out[1] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DLD_LAB4_Quartus|exponential:inst2|datapath:dP|register:rtemp|r_out[1]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ROM:inst|altsyncram:altsyncram_component|altsyncram_jg81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exponential:inst2|controller:control ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; Idle           ; 000   ; Unsigned Binary                                          ;
; Initialization ; 001   ; Unsigned Binary                                          ;
; Begin          ; 010   ; Unsigned Binary                                          ;
; Mult1          ; 011   ; Unsigned Binary                                          ;
; Mult2          ; 100   ; Unsigned Binary                                          ;
; Add            ; 101   ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; ../DLD4_NEW/ROM.mif  ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_jg81      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wrapper_counter:inst4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exponential:inst2|datapath:dP|multiplier:mult|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                            ;
+------------------------------------------------+------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                         ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                         ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                         ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                         ;
; LATENCY                                        ; 0          ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                         ;
; USE_EAB                                        ; OFF        ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                         ;
+------------------------------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; ROM:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                      ;
;     -- WIDTH_A                            ; 16                                       ;
;     -- NUMWORDS_A                         ; 256                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                       ;
+---------------------------------------+--------------------------------------------------------------+
; Name                                  ; Value                                                        ;
+---------------------------------------+--------------------------------------------------------------+
; Number of entity instances            ; 1                                                            ;
; Entity Instance                       ; exponential:inst2|datapath:dP|multiplier:mult|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                           ;
;     -- LPM_WIDTHB                     ; 16                                                           ;
;     -- LPM_WIDTHP                     ; 32                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                           ;
;     -- USE_EAB                        ; OFF                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                           ;
+---------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "exponential:inst2|datapath:dP|adder:add" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; b[17..16] ; Input ; Info     ; Stuck at GND                         ;
+-----------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "exponential:inst2|datapath:dP|counter:count" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; in   ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Dec 14 11:29:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DLD_LAB4_Quartus -c DLD_LAB4_Quartus
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/register18.v
    Info (12023): Found entity 1: register18
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/mux2to1.v
    Info (12023): Found entity 1: mux2to1
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/multiplier.v
    Info (12023): Found entity 1: multiplier
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/lutexp.v
    Info (12023): Found entity 1: LUT
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/exponential.v
    Info (12023): Found entity 1: exponential
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/wrappercontroller.v
    Info (12023): Found entity 1: WrapperController
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/wrapper_counter.v
    Info (12023): Found entity 1: wrapper_counter
Info (12021): Found 1 design units, including 1 entities, in source file /dld4_new/exponential_tb.v
    Info (12023): Found entity 1: exponential_TB
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file dld_lab4_quartus.bdf
    Info (12023): Found entity 1: DLD_LAB4_Quartus
Info (12127): Elaborating entity "DLD_LAB4_Quartus" for the top level hierarchy
Info (12128): Elaborating entity "WrapperController" for hierarchy "WrapperController:inst10"
Info (12128): Elaborating entity "exponential" for hierarchy "exponential:inst2"
Info (12128): Elaborating entity "controller" for hierarchy "exponential:inst2|controller:control"
Info (12128): Elaborating entity "datapath" for hierarchy "exponential:inst2|datapath:dP"
Info (12128): Elaborating entity "register" for hierarchy "exponential:inst2|datapath:dP|register:regx"
Info (12128): Elaborating entity "counter" for hierarchy "exponential:inst2|datapath:dP|counter:count"
Info (12128): Elaborating entity "LUT" for hierarchy "exponential:inst2|datapath:dP|LUT:lut"
Warning (10270): Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable "datat", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "datat[0]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[1]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[2]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[3]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[4]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[5]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[6]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[7]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[8]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[9]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[10]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[11]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[12]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[13]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[14]" at LUTExp.v(3)
Info (10041): Inferred latch for "datat[15]" at LUTExp.v(3)
Info (12128): Elaborating entity "mux2to1" for hierarchy "exponential:inst2|datapath:dP|mux2to1:mux"
Info (12128): Elaborating entity "multiplier" for hierarchy "exponential:inst2|datapath:dP|multiplier:mult"
Info (12128): Elaborating entity "adder" for hierarchy "exponential:inst2|datapath:dP|adder:add"
Info (12128): Elaborating entity "register18" for hierarchy "exponential:inst2|datapath:dP|register18:rres"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../DLD4_NEW/ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jg81.tdf
    Info (12023): Found entity 1: altsyncram_jg81
Info (12128): Elaborating entity "altsyncram_jg81" for hierarchy "ROM:inst|altsyncram:altsyncram_component|altsyncram_jg81:auto_generated"
Info (12128): Elaborating entity "wrapper_counter" for hierarchy "wrapper_counter:inst4"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "exponential:inst2|datapath:dP|multiplier:mult|Mult0"
Info (12130): Elaborated megafunction instantiation "exponential:inst2|datapath:dP|multiplier:mult|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "exponential:inst2|datapath:dP|multiplier:mult|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "exponential:inst2|datapath:dP|LUT:lut|datat[12]" merged with LATCH primitive "exponential:inst2|datapath:dP|LUT:lut|datat[0]"
    Info (13026): Duplicate LATCH primitive "exponential:inst2|datapath:dP|LUT:lut|datat[8]" merged with LATCH primitive "exponential:inst2|datapath:dP|LUT:lut|datat[0]"
    Info (13026): Duplicate LATCH primitive "exponential:inst2|datapath:dP|LUT:lut|datat[6]" merged with LATCH primitive "exponential:inst2|datapath:dP|LUT:lut|datat[2]"
    Info (13026): Duplicate LATCH primitive "exponential:inst2|datapath:dP|LUT:lut|datat[11]" merged with LATCH primitive "exponential:inst2|datapath:dP|LUT:lut|datat[3]"
    Info (13026): Duplicate LATCH primitive "exponential:inst2|datapath:dP|LUT:lut|datat[9]" merged with LATCH primitive "exponential:inst2|datapath:dP|LUT:lut|datat[5]"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 123 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 459 megabytes
    Info: Processing ended: Wed Dec 14 11:30:10 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:04


