// Seed: 2834045850
`define pp_37 0
module module_0 (
    input id_0
    , id_1
);
  always if (id_0[1]);
endmodule
module module_1 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    output id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    input id_9,
    input id_10
    , id_37 = 1,
    output logic id_11,
    input id_12,
    input logic id_13,
    output id_14,
    input logic id_15,
    output id_16,
    input uwire id_17,
    output reg id_18,
    output logic id_19,
    output id_20,
    output logic id_21,
    input id_22,
    input id_23,
    output logic id_24,
    output id_25,
    output id_26,
    output logic id_27,
    input id_28,
    input logic id_29,
    inout id_30,
    input logic id_31,
    output id_32,
    input logic id_33,
    input id_34,
    input id_35,
    input id_36
);
  initial begin
    begin
      #1;
      if (1) id_18 <= 1;
      else begin
        @(posedge id_17[""%1]) id_19 = id_34;
        #1 begin
          id_20 <= 1 & id_23;
        end
      end
      id_16 <= "";
    end
  end
endmodule
