#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 10 15:59:50 2019
# Process ID: 9484
# Current directory: F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.runs/synth_1
# Command line: vivado.exe -log FIFO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIFO.tcl
# Log file: F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.runs/synth_1/FIFO.vds
# Journal file: F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FIFO.tcl -notrace
Command: synth_design -top FIFO -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 446.328 ; gain = 98.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.runs/synth_1/.Xil/Vivado-9484-DESKTOP-M866AGS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.runs/synth_1/.Xil/Vivado-9484-DESKTOP-M866AGS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BCD27' [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/BCD27.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD27' (2#1) [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/BCD27.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:140]
WARNING: [Synth 8-6014] Unused sequential element clk1_reg was removed.  [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:132]
WARNING: [Synth 8-5788] Register out_reg in module FIFO is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:79]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (3#1) [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 500.594 ; gain = 152.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 500.594 ; gain = 152.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 500.594 ; gain = 152.484
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cw1'
Finished Parsing XDC File [f:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cw1'
Parsing XDC File [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/constrs_1/new/xdc.xdc]
WARNING: [Vivado 12-507] No nets matched 'qclk_IBUF'. [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/constrs_1/new/xdc.xdc:5]
Finished Parsing XDC File [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/constrs_1/new/xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/constrs_1/new/xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FIFO_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIFO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIFO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 855.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 855.211 ; gain = 507.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 855.211 ; gain = 507.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  f:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  f:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for cw1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 855.211 ; gain = 507.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg' [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:148]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 855.211 ; gain = 507.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 66    
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 66    
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\front_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rear_reg[3] )
WARNING: [Synth 8-3332] Sequential element (an_reg[7]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (an_reg[6]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (an_reg[5]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (an_reg[4]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (an_reg[3]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (an_reg[2]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (an_reg[1]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (an_reg[0]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (seg_reg[6]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (seg_reg[5]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (seg_reg[4]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (seg_reg[3]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (seg_reg[2]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (seg_reg[1]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (seg_reg[0]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (dp_reg) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (rear_reg[3]) is unused and will be removed from module FIFO.
WARNING: [Synth 8-3332] Sequential element (front_reg[3]) is unused and will be removed from module FIFO.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 855.211 ; gain = 507.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cw1/clk_out1' to pin 'cw1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 855.211 ; gain = 507.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 860.586 ; gain = 512.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 863.887 ; gain = 515.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 863.887 ; gain = 515.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 863.887 ; gain = 515.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 863.887 ; gain = 515.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 863.887 ; gain = 515.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 863.887 ; gain = 515.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 863.887 ; gain = 515.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |     4|
|4     |LUT1      |     1|
|5     |LUT2      |     2|
|6     |LUT3      |    29|
|7     |LUT4      |     7|
|8     |LUT5      |   104|
|9     |LUT6      |    89|
|10    |MUXF7     |    25|
|11    |FDCE      |    47|
|12    |FDPE      |     1|
|13    |FDRE      |    20|
|14    |IBUF      |     8|
|15    |OBUF      |    22|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   361|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 863.887 ; gain = 515.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 863.887 ; gain = 161.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 863.887 ; gain = 515.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 865.793 ; gain = 529.156
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.runs/synth_1/FIFO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIFO_utilization_synth.rpt -pb FIFO_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 865.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 16:00:52 2019...
