// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [15:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [15:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln248_fu_861_p2;
wire   [0:0] icmp_ln252_fu_876_p2;
reg    ap_predicate_op96_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg   [0:0] icmp_ln248_reg_2526;
reg   [0:0] icmp_ln248_reg_2526_pp0_iter3_reg;
reg   [0:0] icmp_ln289_reg_2594;
reg   [0:0] icmp_ln289_reg_2594_pp0_iter3_reg;
reg    ap_predicate_op484_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    ap_CS_iter4_fsm_state5;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [6:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [13:0] p_ZL7threshs_0_q0;
wire   [6:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [13:0] p_ZL7threshs_1_q0;
wire   [6:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [13:0] p_ZL7threshs_2_q0;
wire   [6:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [13:0] p_ZL7threshs_3_q0;
wire   [6:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [13:0] p_ZL7threshs_4_q0;
wire   [6:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [12:0] p_ZL7threshs_5_q0;
wire   [6:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [12:0] p_ZL7threshs_6_q0;
wire   [6:0] p_ZL7threshs_7_address0;
reg    p_ZL7threshs_7_ce0;
wire   [12:0] p_ZL7threshs_7_q0;
wire   [6:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [12:0] p_ZL7threshs_8_q0;
wire   [6:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [12:0] p_ZL7threshs_9_q0;
wire   [6:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [12:0] p_ZL7threshs_10_q0;
wire   [6:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [11:0] p_ZL7threshs_11_q0;
wire   [6:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [11:0] p_ZL7threshs_12_q0;
wire   [6:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [10:0] p_ZL7threshs_13_q0;
wire   [6:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [10:0] p_ZL7threshs_14_q0;
wire   [6:0] p_ZL7threshs_15_address0;
reg    p_ZL7threshs_15_ce0;
wire   [8:0] p_ZL7threshs_15_q0;
wire   [6:0] p_ZL7threshs_16_address0;
reg    p_ZL7threshs_16_ce0;
wire   [7:0] p_ZL7threshs_16_q0;
wire   [6:0] p_ZL7threshs_17_address0;
reg    p_ZL7threshs_17_ce0;
wire   [9:0] p_ZL7threshs_17_q0;
wire   [6:0] p_ZL7threshs_18_address0;
reg    p_ZL7threshs_18_ce0;
wire   [7:0] p_ZL7threshs_18_q0;
wire   [6:0] p_ZL7threshs_19_address0;
reg    p_ZL7threshs_19_ce0;
wire   [10:0] p_ZL7threshs_19_q0;
wire   [6:0] p_ZL7threshs_20_address0;
reg    p_ZL7threshs_20_ce0;
wire   [9:0] p_ZL7threshs_20_q0;
wire   [6:0] p_ZL7threshs_21_address0;
reg    p_ZL7threshs_21_ce0;
wire   [11:0] p_ZL7threshs_21_q0;
wire   [6:0] p_ZL7threshs_22_address0;
reg    p_ZL7threshs_22_ce0;
wire   [11:0] p_ZL7threshs_22_q0;
wire   [6:0] p_ZL7threshs_23_address0;
reg    p_ZL7threshs_23_ce0;
wire   [11:0] p_ZL7threshs_23_q0;
wire   [6:0] p_ZL7threshs_24_address0;
reg    p_ZL7threshs_24_ce0;
wire   [10:0] p_ZL7threshs_24_q0;
wire   [6:0] p_ZL7threshs_25_address0;
reg    p_ZL7threshs_25_ce0;
wire   [9:0] p_ZL7threshs_25_q0;
wire   [6:0] p_ZL7threshs_26_address0;
reg    p_ZL7threshs_26_ce0;
wire   [7:0] p_ZL7threshs_26_q0;
wire   [6:0] p_ZL7threshs_27_address0;
reg    p_ZL7threshs_27_ce0;
wire   [12:0] p_ZL7threshs_27_q0;
wire   [6:0] p_ZL7threshs_28_address0;
reg    p_ZL7threshs_28_ce0;
wire   [12:0] p_ZL7threshs_28_q0;
wire   [6:0] p_ZL7threshs_29_address0;
reg    p_ZL7threshs_29_ce0;
wire   [12:0] p_ZL7threshs_29_q0;
wire   [6:0] p_ZL7threshs_30_address0;
reg    p_ZL7threshs_30_ce0;
wire   [12:0] p_ZL7threshs_30_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln248_reg_2526_pp0_iter0_reg;
reg   [0:0] icmp_ln248_reg_2526_pp0_iter1_reg;
reg   [0:0] icmp_ln248_reg_2526_pp0_iter2_reg;
wire   [9:0] tmp_fu_981_p34;
wire   [9:0] tmp_2_fu_1051_p1;
wire   [4:0] trunc_ln256_fu_1055_p1;
wire   [0:0] icmp_ln271_fu_1222_p2;
reg   [0:0] icmp_ln271_reg_2579;
reg   [0:0] icmp_ln271_reg_2579_pp0_iter1_reg;
wire   [4:0] local_temp_V_fu_1228_p1;
reg  signed [4:0] local_temp_V_reg_2584;
reg  signed [4:0] local_temp_V_1_reg_2589;
wire   [0:0] icmp_ln289_fu_1248_p2;
reg   [0:0] icmp_ln289_reg_2594_pp0_iter1_reg;
reg   [0:0] icmp_ln289_reg_2594_pp0_iter2_reg;
reg   [31:0] nf_1_load_reg_2598;
wire   [10:0] add_ln886_fu_1345_p2;
reg   [10:0] add_ln886_reg_2603;
wire   [0:0] icmp_ln1085_fu_1408_p2;
reg   [0:0] icmp_ln1085_reg_2763;
wire   [0:0] icmp_ln1085_1_fu_1418_p2;
reg   [0:0] icmp_ln1085_1_reg_2768;
wire   [0:0] icmp_ln1085_2_fu_1428_p2;
reg   [0:0] icmp_ln1085_2_reg_2773;
wire   [0:0] icmp_ln1085_3_fu_1438_p2;
reg   [0:0] icmp_ln1085_3_reg_2778;
wire   [0:0] icmp_ln1085_4_fu_1448_p2;
reg   [0:0] icmp_ln1085_4_reg_2783;
wire   [0:0] icmp_ln1085_5_fu_1458_p2;
reg   [0:0] icmp_ln1085_5_reg_2788;
wire   [0:0] icmp_ln1085_6_fu_1468_p2;
reg   [0:0] icmp_ln1085_6_reg_2793;
wire   [0:0] icmp_ln1085_7_fu_1478_p2;
reg   [0:0] icmp_ln1085_7_reg_2798;
wire   [0:0] icmp_ln1085_8_fu_1488_p2;
reg   [0:0] icmp_ln1085_8_reg_2803;
wire   [0:0] icmp_ln1085_9_fu_1498_p2;
reg   [0:0] icmp_ln1085_9_reg_2808;
wire   [0:0] icmp_ln1085_10_fu_1508_p2;
reg   [0:0] icmp_ln1085_10_reg_2813;
wire   [0:0] icmp_ln1085_11_fu_1518_p2;
reg   [0:0] icmp_ln1085_11_reg_2818;
wire   [0:0] icmp_ln1085_12_fu_1528_p2;
reg   [0:0] icmp_ln1085_12_reg_2823;
wire   [0:0] icmp_ln1085_13_fu_1538_p2;
reg   [0:0] icmp_ln1085_13_reg_2828;
wire   [0:0] icmp_ln1085_14_fu_1548_p2;
reg   [0:0] icmp_ln1085_14_reg_2833;
wire   [0:0] icmp_ln1085_15_fu_1558_p2;
reg   [0:0] icmp_ln1085_15_reg_2838;
wire   [0:0] icmp_ln1085_16_fu_1568_p2;
reg   [0:0] icmp_ln1085_16_reg_2843;
wire   [0:0] icmp_ln1085_17_fu_1578_p2;
reg   [0:0] icmp_ln1085_17_reg_2848;
wire   [0:0] icmp_ln1085_18_fu_1592_p2;
reg   [0:0] icmp_ln1085_18_reg_2853;
wire   [0:0] icmp_ln1085_19_fu_1602_p2;
reg   [0:0] icmp_ln1085_19_reg_2858;
wire   [0:0] icmp_ln1085_20_fu_1616_p2;
reg   [0:0] icmp_ln1085_20_reg_2863;
wire   [0:0] icmp_ln1085_21_fu_1626_p2;
reg   [0:0] icmp_ln1085_21_reg_2868;
wire   [0:0] icmp_ln1085_22_fu_1636_p2;
reg   [0:0] icmp_ln1085_22_reg_2873;
wire   [0:0] icmp_ln1085_23_fu_1646_p2;
reg   [0:0] icmp_ln1085_23_reg_2878;
wire   [0:0] icmp_ln1085_24_fu_1660_p2;
reg   [0:0] icmp_ln1085_24_reg_2883;
wire   [0:0] icmp_ln1085_25_fu_1674_p2;
reg   [0:0] icmp_ln1085_25_reg_2888;
wire   [0:0] icmp_ln1085_26_fu_1688_p2;
reg   [0:0] icmp_ln1085_26_reg_2893;
wire   [0:0] icmp_ln1085_27_fu_1698_p2;
reg   [0:0] icmp_ln1085_27_reg_2898;
wire   [0:0] icmp_ln1085_28_fu_1708_p2;
reg   [0:0] icmp_ln1085_28_reg_2903;
wire   [0:0] icmp_ln1085_29_fu_1718_p2;
reg   [0:0] icmp_ln1085_29_reg_2908;
wire   [0:0] icmp_ln1085_30_fu_1728_p2;
reg   [0:0] icmp_ln1085_30_reg_2913;
wire   [4:0] add_ln886_7_fu_2068_p2;
reg   [4:0] add_ln886_7_reg_2918;
wire   [3:0] add_ln886_14_fu_2134_p2;
reg   [3:0] add_ln886_14_reg_2923;
wire   [4:0] add_ln886_30_fu_2280_p2;
reg   [4:0] add_ln886_30_reg_2928;
wire   [9:0] ap_phi_reg_pp0_iter0_inElem_reg_772;
reg   [9:0] ap_phi_reg_pp0_iter1_inElem_reg_772;
wire   [63:0] idxprom2_i_fu_1351_p1;
reg   [31:0] sf_fu_206;
wire   [31:0] sf_1_fu_1242_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_load;
reg   [31:0] ap_sig_allocacmp_sf_load_1;
reg   [18:0] i_fu_210;
wire   [18:0] i_2_fu_867_p2;
reg   [18:0] ap_sig_allocacmp_i_1;
reg   [15:0] accu_V_1_fu_214;
wire   [15:0] accu_V_fu_1398_p2;
reg   [9:0] inputBuf_V_fu_218;
reg   [9:0] inputBuf_V_1_fu_222;
reg   [9:0] inputBuf_V_2_fu_226;
reg   [9:0] inputBuf_V_3_fu_230;
reg   [9:0] inputBuf_V_4_fu_234;
reg   [9:0] inputBuf_V_5_fu_238;
reg   [9:0] inputBuf_V_6_fu_242;
reg   [9:0] inputBuf_V_7_fu_246;
reg   [9:0] inputBuf_V_8_fu_250;
reg   [9:0] inputBuf_V_9_fu_254;
reg   [9:0] inputBuf_V_10_fu_258;
reg   [9:0] inputBuf_V_11_fu_262;
reg   [9:0] inputBuf_V_12_fu_266;
reg   [9:0] inputBuf_V_13_fu_270;
reg   [9:0] inputBuf_V_14_fu_274;
reg   [9:0] inputBuf_V_15_fu_278;
reg   [9:0] inputBuf_V_16_fu_282;
reg   [9:0] inputBuf_V_17_fu_286;
reg   [9:0] inputBuf_V_18_fu_290;
reg   [9:0] inputBuf_V_19_fu_294;
reg   [9:0] inputBuf_V_20_fu_298;
reg   [9:0] inputBuf_V_21_fu_302;
reg   [9:0] inputBuf_V_22_fu_306;
reg   [9:0] inputBuf_V_23_fu_310;
reg   [9:0] inputBuf_V_24_fu_314;
reg   [9:0] inputBuf_V_25_fu_318;
reg   [9:0] inputBuf_V_26_fu_322;
reg   [9:0] inputBuf_V_27_fu_326;
reg   [9:0] inputBuf_V_28_fu_330;
reg   [9:0] inputBuf_V_29_fu_334;
reg   [9:0] inputBuf_V_30_fu_338;
reg   [9:0] inputBuf_V_31_fu_342;
reg   [31:0] nf_1_fu_346;
wire   [31:0] nf_2_fu_1274_p3;
reg   [31:0] ap_sig_allocacmp_nf_1_load_1;
reg   [31:0] ap_sig_allocacmp_nf_1_load;
wire   [31:0] nf_fu_1262_p2;
wire   [0:0] icmp_ln301_fu_1268_p2;
wire   [4:0] r_V_fu_1297_p1;
wire   [4:0] ret_V_fu_1308_p0;
wire  signed [9:0] ret_V_fu_1308_p2;
wire   [4:0] r_V_1_fu_1318_p4;
wire   [4:0] ret_V_1_fu_1335_p0;
wire  signed [9:0] ret_V_1_fu_1335_p2;
wire  signed [10:0] sext_ln674_fu_1314_p1;
wire  signed [10:0] sext_ln886_fu_1341_p1;
wire  signed [15:0] sext_ln886_1_fu_1395_p1;
wire   [15:0] select_ln271_fu_1388_p3;
wire  signed [15:0] sext_ln1085_fu_1404_p1;
wire  signed [15:0] sext_ln1085_1_fu_1414_p1;
wire  signed [15:0] sext_ln1085_2_fu_1424_p1;
wire  signed [15:0] sext_ln1085_3_fu_1434_p1;
wire  signed [15:0] sext_ln1085_4_fu_1444_p1;
wire  signed [15:0] sext_ln1085_5_fu_1454_p1;
wire  signed [15:0] sext_ln1085_6_fu_1464_p1;
wire  signed [15:0] sext_ln1085_7_fu_1474_p1;
wire  signed [15:0] sext_ln1085_8_fu_1484_p1;
wire  signed [15:0] sext_ln1085_9_fu_1494_p1;
wire  signed [15:0] sext_ln1085_10_fu_1504_p1;
wire  signed [15:0] sext_ln1085_11_fu_1514_p1;
wire  signed [15:0] sext_ln1085_12_fu_1524_p1;
wire  signed [15:0] sext_ln1085_13_fu_1534_p1;
wire  signed [15:0] sext_ln1085_14_fu_1544_p1;
wire  signed [15:0] sext_ln1085_15_fu_1554_p1;
wire   [15:0] zext_ln1085_fu_1564_p1;
wire   [15:0] zext_ln1085_1_fu_1574_p1;
wire  signed [9:0] sext_ln1085_16_fu_1584_p1;
wire   [15:0] zext_ln1085_2_fu_1588_p1;
wire   [15:0] zext_ln1085_3_fu_1598_p1;
wire  signed [10:0] sext_ln1085_17_fu_1608_p1;
wire   [15:0] zext_ln1085_4_fu_1612_p1;
wire   [15:0] zext_ln1085_5_fu_1622_p1;
wire   [15:0] zext_ln1085_6_fu_1632_p1;
wire   [15:0] zext_ln1085_7_fu_1642_p1;
wire  signed [11:0] sext_ln1085_18_fu_1652_p1;
wire   [15:0] zext_ln1085_8_fu_1656_p1;
wire  signed [11:0] sext_ln1085_19_fu_1666_p1;
wire   [15:0] zext_ln1085_9_fu_1670_p1;
wire  signed [11:0] sext_ln1085_20_fu_1680_p1;
wire   [15:0] zext_ln1085_10_fu_1684_p1;
wire   [15:0] zext_ln1085_11_fu_1694_p1;
wire   [15:0] zext_ln1085_12_fu_1704_p1;
wire   [15:0] zext_ln1085_13_fu_1714_p1;
wire   [15:0] zext_ln1085_14_fu_1724_p1;
wire   [0:0] xor_ln1085_fu_1739_p2;
wire   [0:0] xor_ln1085_1_fu_1752_p2;
wire   [0:0] xor_ln1085_2_fu_1761_p2;
wire   [0:0] xor_ln1085_3_fu_1770_p2;
wire   [0:0] xor_ln1085_4_fu_1779_p2;
wire   [0:0] xor_ln1085_5_fu_1788_p2;
wire   [0:0] xor_ln1085_6_fu_1797_p2;
wire   [0:0] xor_ln1085_7_fu_1806_p2;
wire   [0:0] xor_ln1085_8_fu_1815_p2;
wire   [0:0] xor_ln1085_9_fu_1824_p2;
wire   [0:0] xor_ln1085_10_fu_1833_p2;
wire   [0:0] xor_ln1085_11_fu_1842_p2;
wire   [0:0] xor_ln1085_12_fu_1851_p2;
wire   [0:0] xor_ln1085_13_fu_1860_p2;
wire   [0:0] xor_ln1085_14_fu_1869_p2;
wire   [0:0] xor_ln1085_15_fu_1878_p2;
wire   [0:0] xor_ln1085_16_fu_1887_p2;
wire   [0:0] xor_ln1085_17_fu_1896_p2;
wire   [0:0] xor_ln1085_18_fu_1905_p2;
wire   [0:0] xor_ln1085_19_fu_1914_p2;
wire   [0:0] xor_ln1085_20_fu_1923_p2;
wire   [0:0] xor_ln1085_21_fu_1932_p2;
wire   [0:0] xor_ln1085_22_fu_1941_p2;
wire   [0:0] xor_ln1085_23_fu_1950_p2;
wire   [0:0] xor_ln1085_24_fu_1959_p2;
wire   [0:0] xor_ln1085_25_fu_1968_p2;
wire   [0:0] xor_ln1085_26_fu_1977_p2;
wire   [0:0] xor_ln1085_27_fu_1986_p2;
wire   [0:0] xor_ln1085_28_fu_1995_p2;
wire   [0:0] xor_ln1085_29_fu_2004_p2;
wire   [0:0] xor_ln1085_30_fu_2013_p2;
wire   [1:0] zext_ln218_fu_1757_p1;
wire   [1:0] zext_ln218_1_fu_1766_p1;
wire   [1:0] add_ln886_2_fu_2022_p2;
wire   [4:0] zext_ln886_1_fu_2028_p1;
wire   [4:0] result_V_fu_1744_p3;
wire   [1:0] zext_ln218_2_fu_1775_p1;
wire   [1:0] zext_ln218_3_fu_1784_p1;
wire   [1:0] add_ln886_4_fu_2038_p2;
wire   [1:0] zext_ln218_4_fu_1793_p1;
wire   [1:0] zext_ln218_5_fu_1802_p1;
wire   [1:0] add_ln886_5_fu_2048_p2;
wire   [2:0] zext_ln886_3_fu_2054_p1;
wire   [2:0] zext_ln886_2_fu_2044_p1;
wire   [2:0] add_ln886_6_fu_2058_p2;
wire   [4:0] zext_ln886_4_fu_2064_p1;
wire   [4:0] add_ln886_3_fu_2032_p2;
wire   [1:0] zext_ln218_6_fu_1811_p1;
wire   [1:0] zext_ln218_7_fu_1820_p1;
wire   [1:0] add_ln886_8_fu_2074_p2;
wire   [1:0] zext_ln218_8_fu_1829_p1;
wire   [1:0] zext_ln218_9_fu_1838_p1;
wire   [1:0] add_ln886_9_fu_2084_p2;
wire   [2:0] zext_ln886_6_fu_2090_p1;
wire   [2:0] zext_ln886_5_fu_2080_p1;
wire   [2:0] add_ln886_10_fu_2094_p2;
wire   [1:0] zext_ln218_10_fu_1847_p1;
wire   [1:0] zext_ln218_11_fu_1856_p1;
wire   [1:0] add_ln886_11_fu_2104_p2;
wire   [1:0] zext_ln218_12_fu_1865_p1;
wire   [1:0] zext_ln218_13_fu_1874_p1;
wire   [1:0] add_ln886_12_fu_2114_p2;
wire   [2:0] zext_ln886_9_fu_2120_p1;
wire   [2:0] zext_ln886_8_fu_2110_p1;
wire   [2:0] add_ln886_13_fu_2124_p2;
wire   [3:0] zext_ln886_10_fu_2130_p1;
wire   [3:0] zext_ln886_7_fu_2100_p1;
wire   [1:0] zext_ln218_14_fu_1883_p1;
wire   [1:0] zext_ln218_15_fu_1892_p1;
wire   [1:0] add_ln886_16_fu_2140_p2;
wire   [1:0] zext_ln218_16_fu_1901_p1;
wire   [1:0] zext_ln218_17_fu_1910_p1;
wire   [1:0] add_ln886_17_fu_2150_p2;
wire   [2:0] zext_ln886_13_fu_2156_p1;
wire   [2:0] zext_ln886_12_fu_2146_p1;
wire   [2:0] add_ln886_18_fu_2160_p2;
wire   [1:0] zext_ln218_18_fu_1919_p1;
wire   [1:0] zext_ln218_19_fu_1928_p1;
wire   [1:0] add_ln886_19_fu_2170_p2;
wire   [1:0] zext_ln218_20_fu_1937_p1;
wire   [1:0] zext_ln218_21_fu_1946_p1;
wire   [1:0] add_ln886_20_fu_2180_p2;
wire   [2:0] zext_ln886_16_fu_2186_p1;
wire   [2:0] zext_ln886_15_fu_2176_p1;
wire   [2:0] add_ln886_21_fu_2190_p2;
wire   [3:0] zext_ln886_17_fu_2196_p1;
wire   [3:0] zext_ln886_14_fu_2166_p1;
wire   [3:0] add_ln886_22_fu_2200_p2;
wire   [1:0] zext_ln218_22_fu_1955_p1;
wire   [1:0] zext_ln218_23_fu_1964_p1;
wire   [1:0] add_ln886_23_fu_2210_p2;
wire   [1:0] zext_ln218_24_fu_1973_p1;
wire   [1:0] zext_ln218_25_fu_1982_p1;
wire   [1:0] add_ln886_24_fu_2220_p2;
wire   [2:0] zext_ln886_20_fu_2226_p1;
wire   [2:0] zext_ln886_19_fu_2216_p1;
wire   [2:0] add_ln886_25_fu_2230_p2;
wire   [1:0] zext_ln218_26_fu_1991_p1;
wire   [1:0] zext_ln218_27_fu_2000_p1;
wire   [1:0] add_ln886_26_fu_2240_p2;
wire   [1:0] zext_ln218_28_fu_2009_p1;
wire   [1:0] zext_ln886_fu_2018_p1;
wire   [1:0] add_ln886_27_fu_2250_p2;
wire   [2:0] zext_ln886_23_fu_2256_p1;
wire   [2:0] zext_ln886_22_fu_2246_p1;
wire   [2:0] add_ln886_28_fu_2260_p2;
wire   [3:0] zext_ln886_24_fu_2266_p1;
wire   [3:0] zext_ln886_21_fu_2236_p1;
wire   [3:0] add_ln886_29_fu_2270_p2;
wire   [4:0] zext_ln886_25_fu_2276_p1;
wire   [4:0] zext_ln886_18_fu_2206_p1;
wire   [4:0] zext_ln886_11_fu_2286_p1;
wire   [4:0] add_ln886_15_fu_2289_p2;
wire   [4:0] result_V_2_fu_2294_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
wire   [9:0] ret_V_1_fu_1335_p00;
wire   [9:0] ret_V_fu_1308_p00;
reg    ap_condition_1841;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0),
    .q0(p_ZL7threshs_7_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_15_address0),
    .ce0(p_ZL7threshs_15_ce0),
    .q0(p_ZL7threshs_15_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_16_address0),
    .ce0(p_ZL7threshs_16_ce0),
    .q0(p_ZL7threshs_16_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_17_address0),
    .ce0(p_ZL7threshs_17_ce0),
    .q0(p_ZL7threshs_17_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_18_address0),
    .ce0(p_ZL7threshs_18_ce0),
    .q0(p_ZL7threshs_18_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_19_address0),
    .ce0(p_ZL7threshs_19_ce0),
    .q0(p_ZL7threshs_19_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_20_address0),
    .ce0(p_ZL7threshs_20_ce0),
    .q0(p_ZL7threshs_20_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_21_address0),
    .ce0(p_ZL7threshs_21_ce0),
    .q0(p_ZL7threshs_21_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_22_address0),
    .ce0(p_ZL7threshs_22_ce0),
    .q0(p_ZL7threshs_22_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_23_address0),
    .ce0(p_ZL7threshs_23_ce0),
    .q0(p_ZL7threshs_23_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_24_address0),
    .ce0(p_ZL7threshs_24_ce0),
    .q0(p_ZL7threshs_24_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_25_address0),
    .ce0(p_ZL7threshs_25_ce0),
    .q0(p_ZL7threshs_25_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_26_address0),
    .ce0(p_ZL7threshs_26_ce0),
    .q0(p_ZL7threshs_26_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_27_address0),
    .ce0(p_ZL7threshs_27_ce0),
    .q0(p_ZL7threshs_27_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_28_address0),
    .ce0(p_ZL7threshs_28_ce0),
    .q0(p_ZL7threshs_28_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_29_address0),
    .ce0(p_ZL7threshs_29_ce0),
    .q0(p_ZL7threshs_29_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL7threshs_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_30_address0),
    .ce0(p_ZL7threshs_30_ce0),
    .q0(p_ZL7threshs_30_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_mux_3232_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 10 ),
    .din9_WIDTH( 10 ),
    .din10_WIDTH( 10 ),
    .din11_WIDTH( 10 ),
    .din12_WIDTH( 10 ),
    .din13_WIDTH( 10 ),
    .din14_WIDTH( 10 ),
    .din15_WIDTH( 10 ),
    .din16_WIDTH( 10 ),
    .din17_WIDTH( 10 ),
    .din18_WIDTH( 10 ),
    .din19_WIDTH( 10 ),
    .din20_WIDTH( 10 ),
    .din21_WIDTH( 10 ),
    .din22_WIDTH( 10 ),
    .din23_WIDTH( 10 ),
    .din24_WIDTH( 10 ),
    .din25_WIDTH( 10 ),
    .din26_WIDTH( 10 ),
    .din27_WIDTH( 10 ),
    .din28_WIDTH( 10 ),
    .din29_WIDTH( 10 ),
    .din30_WIDTH( 10 ),
    .din31_WIDTH( 10 ),
    .din32_WIDTH( 32 ),
    .dout_WIDTH( 10 ))
mux_3232_10_1_1_U1(
    .din0(inputBuf_V_fu_218),
    .din1(inputBuf_V_1_fu_222),
    .din2(inputBuf_V_2_fu_226),
    .din3(inputBuf_V_3_fu_230),
    .din4(inputBuf_V_4_fu_234),
    .din5(inputBuf_V_5_fu_238),
    .din6(inputBuf_V_6_fu_242),
    .din7(inputBuf_V_7_fu_246),
    .din8(inputBuf_V_8_fu_250),
    .din9(inputBuf_V_9_fu_254),
    .din10(inputBuf_V_10_fu_258),
    .din11(inputBuf_V_11_fu_262),
    .din12(inputBuf_V_12_fu_266),
    .din13(inputBuf_V_13_fu_270),
    .din14(inputBuf_V_14_fu_274),
    .din15(inputBuf_V_15_fu_278),
    .din16(inputBuf_V_16_fu_282),
    .din17(inputBuf_V_17_fu_286),
    .din18(inputBuf_V_18_fu_290),
    .din19(inputBuf_V_19_fu_294),
    .din20(inputBuf_V_20_fu_298),
    .din21(inputBuf_V_21_fu_302),
    .din22(inputBuf_V_22_fu_306),
    .din23(inputBuf_V_23_fu_310),
    .din24(inputBuf_V_24_fu_314),
    .din25(inputBuf_V_25_fu_318),
    .din26(inputBuf_V_26_fu_322),
    .din27(inputBuf_V_27_fu_326),
    .din28(inputBuf_V_28_fu_330),
    .din29(inputBuf_V_29_fu_334),
    .din30(inputBuf_V_30_fu_338),
    .din31(inputBuf_V_31_fu_342),
    .din32(ap_sig_allocacmp_sf_load),
    .dout(tmp_fu_981_p34)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_mul_5ns_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mul_5ns_5s_10_1_1_U2(
    .din0(ret_V_fu_1308_p0),
    .din1(local_temp_V_reg_2584),
    .dout(ret_V_fu_1308_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_mul_5ns_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mul_5ns_5s_10_1_1_U3(
    .din0(ret_V_1_fu_1335_p0),
    .din1(local_temp_V_1_reg_2589),
    .dout(ret_V_1_fu_1335_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_6_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_772 <= tmp_fu_981_p34;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd15)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd16)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd17)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd18)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd19)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd20)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd21)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd22)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd23)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd24)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd25)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd26)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd27)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd28)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd29)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd30)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd31)))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_772 <= tmp_2_fu_1051_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_772 <= ap_phi_reg_pp0_iter0_inElem_reg_772;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1841)) begin
        if ((icmp_ln248_fu_861_p2 == 1'd0)) begin
            i_fu_210 <= i_2_fu_867_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_210 <= 19'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1841)) begin
        if (((icmp_ln248_fu_861_p2 == 1'd0) & (icmp_ln289_fu_1248_p2 == 1'd1))) begin
            nf_1_fu_346 <= nf_2_fu_1274_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_346 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1841)) begin
        if (((icmp_ln248_fu_861_p2 == 1'd0) & (icmp_ln289_fu_1248_p2 == 1'd1))) begin
            sf_fu_206 <= 32'd0;
        end else if (((icmp_ln248_fu_861_p2 == 1'd0) & (icmp_ln289_fu_1248_p2 == 1'd0))) begin
            sf_fu_206 <= sf_1_fu_1242_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_206 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_2526_pp0_iter1_reg == 1'd0))) begin
        accu_V_1_fu_214 <= accu_V_fu_1398_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln289_reg_2594_pp0_iter2_reg == 1'd1) & (icmp_ln248_reg_2526_pp0_iter2_reg == 1'd0))) begin
        add_ln886_14_reg_2923 <= add_ln886_14_fu_2134_p2;
        add_ln886_30_reg_2928 <= add_ln886_30_fu_2280_p2;
        add_ln886_7_reg_2918 <= add_ln886_7_fu_2068_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln248_reg_2526_pp0_iter0_reg == 1'd0))) begin
        add_ln886_reg_2603 <= add_ln886_fu_1345_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln248_reg_2526 <= icmp_ln248_fu_861_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln248_reg_2526_pp0_iter1_reg <= icmp_ln248_reg_2526;
        icmp_ln271_reg_2579_pp0_iter1_reg <= icmp_ln271_reg_2579;
        icmp_ln289_reg_2594_pp0_iter1_reg <= icmp_ln289_reg_2594;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln248_reg_2526_pp0_iter2_reg <= icmp_ln248_reg_2526_pp0_iter1_reg;
        icmp_ln289_reg_2594_pp0_iter2_reg <= icmp_ln289_reg_2594_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln289_reg_2594_pp0_iter1_reg == 1'd1) & (icmp_ln248_reg_2526_pp0_iter1_reg == 1'd0))) begin
        icmp_ln1085_10_reg_2813 <= icmp_ln1085_10_fu_1508_p2;
        icmp_ln1085_11_reg_2818 <= icmp_ln1085_11_fu_1518_p2;
        icmp_ln1085_12_reg_2823 <= icmp_ln1085_12_fu_1528_p2;
        icmp_ln1085_13_reg_2828 <= icmp_ln1085_13_fu_1538_p2;
        icmp_ln1085_14_reg_2833 <= icmp_ln1085_14_fu_1548_p2;
        icmp_ln1085_15_reg_2838 <= icmp_ln1085_15_fu_1558_p2;
        icmp_ln1085_16_reg_2843 <= icmp_ln1085_16_fu_1568_p2;
        icmp_ln1085_17_reg_2848 <= icmp_ln1085_17_fu_1578_p2;
        icmp_ln1085_18_reg_2853 <= icmp_ln1085_18_fu_1592_p2;
        icmp_ln1085_19_reg_2858 <= icmp_ln1085_19_fu_1602_p2;
        icmp_ln1085_1_reg_2768 <= icmp_ln1085_1_fu_1418_p2;
        icmp_ln1085_20_reg_2863 <= icmp_ln1085_20_fu_1616_p2;
        icmp_ln1085_21_reg_2868 <= icmp_ln1085_21_fu_1626_p2;
        icmp_ln1085_22_reg_2873 <= icmp_ln1085_22_fu_1636_p2;
        icmp_ln1085_23_reg_2878 <= icmp_ln1085_23_fu_1646_p2;
        icmp_ln1085_24_reg_2883 <= icmp_ln1085_24_fu_1660_p2;
        icmp_ln1085_25_reg_2888 <= icmp_ln1085_25_fu_1674_p2;
        icmp_ln1085_26_reg_2893 <= icmp_ln1085_26_fu_1688_p2;
        icmp_ln1085_27_reg_2898 <= icmp_ln1085_27_fu_1698_p2;
        icmp_ln1085_28_reg_2903 <= icmp_ln1085_28_fu_1708_p2;
        icmp_ln1085_29_reg_2908 <= icmp_ln1085_29_fu_1718_p2;
        icmp_ln1085_2_reg_2773 <= icmp_ln1085_2_fu_1428_p2;
        icmp_ln1085_30_reg_2913 <= icmp_ln1085_30_fu_1728_p2;
        icmp_ln1085_3_reg_2778 <= icmp_ln1085_3_fu_1438_p2;
        icmp_ln1085_4_reg_2783 <= icmp_ln1085_4_fu_1448_p2;
        icmp_ln1085_5_reg_2788 <= icmp_ln1085_5_fu_1458_p2;
        icmp_ln1085_6_reg_2793 <= icmp_ln1085_6_fu_1468_p2;
        icmp_ln1085_7_reg_2798 <= icmp_ln1085_7_fu_1478_p2;
        icmp_ln1085_8_reg_2803 <= icmp_ln1085_8_fu_1488_p2;
        icmp_ln1085_9_reg_2808 <= icmp_ln1085_9_fu_1498_p2;
        icmp_ln1085_reg_2763 <= icmp_ln1085_fu_1408_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln248_reg_2526_pp0_iter3_reg <= icmp_ln248_reg_2526_pp0_iter2_reg;
        icmp_ln289_reg_2594_pp0_iter3_reg <= icmp_ln289_reg_2594_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0))) begin
        icmp_ln271_reg_2579 <= icmp_ln271_fu_1222_p2;
        icmp_ln289_reg_2594 <= icmp_ln289_fu_1248_p2;
        local_temp_V_1_reg_2589 <= {{weights_V_TDATA[9:5]}};
        local_temp_V_reg_2584 <= local_temp_V_fu_1228_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd10))) begin
        inputBuf_V_10_fu_258 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd11))) begin
        inputBuf_V_11_fu_262 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd12))) begin
        inputBuf_V_12_fu_266 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd13))) begin
        inputBuf_V_13_fu_270 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd14))) begin
        inputBuf_V_14_fu_274 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd15))) begin
        inputBuf_V_15_fu_278 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd16))) begin
        inputBuf_V_16_fu_282 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd17))) begin
        inputBuf_V_17_fu_286 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd18))) begin
        inputBuf_V_18_fu_290 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd19))) begin
        inputBuf_V_19_fu_294 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd1))) begin
        inputBuf_V_1_fu_222 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd20))) begin
        inputBuf_V_20_fu_298 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd21))) begin
        inputBuf_V_21_fu_302 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd22))) begin
        inputBuf_V_22_fu_306 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd23))) begin
        inputBuf_V_23_fu_310 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd24))) begin
        inputBuf_V_24_fu_314 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd25))) begin
        inputBuf_V_25_fu_318 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd26))) begin
        inputBuf_V_26_fu_322 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd27))) begin
        inputBuf_V_27_fu_326 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd28))) begin
        inputBuf_V_28_fu_330 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd29))) begin
        inputBuf_V_29_fu_334 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd2))) begin
        inputBuf_V_2_fu_226 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd30))) begin
        inputBuf_V_30_fu_338 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd31))) begin
        inputBuf_V_31_fu_342 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd3))) begin
        inputBuf_V_3_fu_230 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd4))) begin
        inputBuf_V_4_fu_234 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd5))) begin
        inputBuf_V_5_fu_238 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd6))) begin
        inputBuf_V_6_fu_242 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd7))) begin
        inputBuf_V_7_fu_246 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd8))) begin
        inputBuf_V_8_fu_250 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd9))) begin
        inputBuf_V_9_fu_254 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (icmp_ln252_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (trunc_ln256_fu_1055_p1 == 5'd0))) begin
        inputBuf_V_fu_218 <= tmp_2_fu_1051_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (icmp_ln289_fu_1248_p2 == 1'd1))) begin
        nf_1_load_reg_2598 <= ap_sig_allocacmp_nf_1_load;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_i_1 = 19'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_210;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_1_load = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load = nf_1_fu_346;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_1_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load_1 = nf_1_fu_346;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_sf_load = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load = sf_fu_206;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_sf_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load_1 = sf_fu_206;
    end
end

always @ (*) begin
    if (((ap_predicate_op96_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (ap_predicate_op96_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op484_write_state5 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op484_write_state5 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_15_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_16_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_17_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_18_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_19_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_20_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_21_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_22_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_23_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_24_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_25_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_26_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_27_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_28_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_29_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_30_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_861_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))) & (icmp_ln248_reg_2526_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign accu_V_fu_1398_p2 = ($signed(sext_ln886_1_fu_1395_p1) + $signed(select_ln271_fu_1388_p3));

assign add_ln886_10_fu_2094_p2 = (zext_ln886_6_fu_2090_p1 + zext_ln886_5_fu_2080_p1);

assign add_ln886_11_fu_2104_p2 = (zext_ln218_10_fu_1847_p1 + zext_ln218_11_fu_1856_p1);

assign add_ln886_12_fu_2114_p2 = (zext_ln218_12_fu_1865_p1 + zext_ln218_13_fu_1874_p1);

assign add_ln886_13_fu_2124_p2 = (zext_ln886_9_fu_2120_p1 + zext_ln886_8_fu_2110_p1);

assign add_ln886_14_fu_2134_p2 = (zext_ln886_10_fu_2130_p1 + zext_ln886_7_fu_2100_p1);

assign add_ln886_15_fu_2289_p2 = (zext_ln886_11_fu_2286_p1 + add_ln886_7_reg_2918);

assign add_ln886_16_fu_2140_p2 = (zext_ln218_14_fu_1883_p1 + zext_ln218_15_fu_1892_p1);

assign add_ln886_17_fu_2150_p2 = (zext_ln218_16_fu_1901_p1 + zext_ln218_17_fu_1910_p1);

assign add_ln886_18_fu_2160_p2 = (zext_ln886_13_fu_2156_p1 + zext_ln886_12_fu_2146_p1);

assign add_ln886_19_fu_2170_p2 = (zext_ln218_18_fu_1919_p1 + zext_ln218_19_fu_1928_p1);

assign add_ln886_20_fu_2180_p2 = (zext_ln218_20_fu_1937_p1 + zext_ln218_21_fu_1946_p1);

assign add_ln886_21_fu_2190_p2 = (zext_ln886_16_fu_2186_p1 + zext_ln886_15_fu_2176_p1);

assign add_ln886_22_fu_2200_p2 = (zext_ln886_17_fu_2196_p1 + zext_ln886_14_fu_2166_p1);

assign add_ln886_23_fu_2210_p2 = (zext_ln218_22_fu_1955_p1 + zext_ln218_23_fu_1964_p1);

assign add_ln886_24_fu_2220_p2 = (zext_ln218_24_fu_1973_p1 + zext_ln218_25_fu_1982_p1);

assign add_ln886_25_fu_2230_p2 = (zext_ln886_20_fu_2226_p1 + zext_ln886_19_fu_2216_p1);

assign add_ln886_26_fu_2240_p2 = (zext_ln218_26_fu_1991_p1 + zext_ln218_27_fu_2000_p1);

assign add_ln886_27_fu_2250_p2 = (zext_ln218_28_fu_2009_p1 + zext_ln886_fu_2018_p1);

assign add_ln886_28_fu_2260_p2 = (zext_ln886_23_fu_2256_p1 + zext_ln886_22_fu_2246_p1);

assign add_ln886_29_fu_2270_p2 = (zext_ln886_24_fu_2266_p1 + zext_ln886_21_fu_2236_p1);

assign add_ln886_2_fu_2022_p2 = (zext_ln218_fu_1757_p1 + zext_ln218_1_fu_1766_p1);

assign add_ln886_30_fu_2280_p2 = (zext_ln886_25_fu_2276_p1 + zext_ln886_18_fu_2206_p1);

assign add_ln886_3_fu_2032_p2 = (zext_ln886_1_fu_2028_p1 + result_V_fu_1744_p3);

assign add_ln886_4_fu_2038_p2 = (zext_ln218_2_fu_1775_p1 + zext_ln218_3_fu_1784_p1);

assign add_ln886_5_fu_2048_p2 = (zext_ln218_4_fu_1793_p1 + zext_ln218_5_fu_1802_p1);

assign add_ln886_6_fu_2058_p2 = (zext_ln886_3_fu_2054_p1 + zext_ln886_2_fu_2044_p1);

assign add_ln886_7_fu_2068_p2 = (zext_ln886_4_fu_2064_p1 + add_ln886_3_fu_2032_p2);

assign add_ln886_8_fu_2074_p2 = (zext_ln218_6_fu_1811_p1 + zext_ln218_7_fu_1820_p1);

assign add_ln886_9_fu_2084_p2 = (zext_ln218_8_fu_1829_p1 + zext_ln218_9_fu_1838_p1);

assign add_ln886_fu_1345_p2 = ($signed(sext_ln674_fu_1314_p1) + $signed(sext_ln886_fu_1341_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_1841 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_861_p2 == 1'd0)) | ((ap_predicate_op96_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op484_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_772 = 'bx;

always @ (*) begin
    ap_predicate_op484_write_state5 = ((icmp_ln289_reg_2594_pp0_iter3_reg == 1'd1) & (icmp_ln248_reg_2526_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_read_state1 = ((icmp_ln252_fu_876_p2 == 1'd1) & (icmp_ln248_fu_861_p2 == 1'd0));
end

assign i_2_fu_867_p2 = (ap_sig_allocacmp_i_1 + 19'd1);

assign icmp_ln1085_10_fu_1508_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_10_fu_1504_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_11_fu_1518_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_11_fu_1514_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_12_fu_1528_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_12_fu_1524_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_13_fu_1538_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_13_fu_1534_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_14_fu_1548_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_14_fu_1544_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_15_fu_1558_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_15_fu_1554_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_16_fu_1568_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_fu_1564_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_17_fu_1578_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_1_fu_1574_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_18_fu_1592_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_2_fu_1588_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_19_fu_1602_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_3_fu_1598_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_1_fu_1418_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_1_fu_1414_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_20_fu_1616_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_4_fu_1612_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_21_fu_1626_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_5_fu_1622_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_22_fu_1636_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_6_fu_1632_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_23_fu_1646_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_7_fu_1642_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_24_fu_1660_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_8_fu_1656_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_25_fu_1674_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_9_fu_1670_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_26_fu_1688_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_10_fu_1684_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_27_fu_1698_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_11_fu_1694_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_28_fu_1708_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_12_fu_1704_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_29_fu_1718_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_13_fu_1714_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_2_fu_1428_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_2_fu_1424_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_30_fu_1728_p2 = (($signed(accu_V_fu_1398_p2) < $signed(zext_ln1085_14_fu_1724_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_3_fu_1438_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_3_fu_1434_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_4_fu_1448_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_4_fu_1444_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_5_fu_1458_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_5_fu_1454_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_6_fu_1468_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_6_fu_1464_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_7_fu_1478_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_7_fu_1474_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_8_fu_1488_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_8_fu_1484_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_9_fu_1498_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_9_fu_1494_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_1408_p2 = (($signed(accu_V_fu_1398_p2) < $signed(sext_ln1085_fu_1404_p1)) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_861_p2 = ((ap_sig_allocacmp_i_1 == 19'd262144) ? 1'b1 : 1'b0);

assign icmp_ln248_reg_2526_pp0_iter0_reg = icmp_ln248_reg_2526;

assign icmp_ln252_fu_876_p2 = ((ap_sig_allocacmp_nf_1_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1222_p2 = ((ap_sig_allocacmp_sf_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1248_p2 = ((sf_1_fu_1242_p2 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1268_p2 = ((nf_fu_1262_p2 == 32'd128) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1351_p1 = nf_1_load_reg_2598;

assign local_temp_V_fu_1228_p1 = weights_V_TDATA[4:0];

assign nf_2_fu_1274_p3 = ((icmp_ln301_fu_1268_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1262_p2);

assign nf_fu_1262_p2 = (ap_sig_allocacmp_nf_1_load + 32'd1);

assign out_V_TDATA = result_V_2_fu_2294_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_15_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_16_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_17_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_18_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_19_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_20_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_21_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_22_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_23_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_24_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_25_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_26_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_27_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_28_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_29_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_30_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_1351_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_1351_p1;

assign r_V_1_fu_1318_p4 = {{ap_phi_reg_pp0_iter1_inElem_reg_772[9:5]}};

assign r_V_fu_1297_p1 = ap_phi_reg_pp0_iter1_inElem_reg_772[4:0];

assign result_V_2_fu_2294_p2 = (add_ln886_30_reg_2928 + add_ln886_15_fu_2289_p2);

assign result_V_fu_1744_p3 = {{4'd8}, {xor_ln1085_fu_1739_p2}};

assign ret_V_1_fu_1335_p0 = ret_V_1_fu_1335_p00;

assign ret_V_1_fu_1335_p00 = r_V_1_fu_1318_p4;

assign ret_V_fu_1308_p0 = ret_V_fu_1308_p00;

assign ret_V_fu_1308_p00 = r_V_fu_1297_p1;

assign select_ln271_fu_1388_p3 = ((icmp_ln271_reg_2579_pp0_iter1_reg[0:0] == 1'b1) ? 16'd0 : accu_V_1_fu_214);

assign sext_ln1085_10_fu_1504_p1 = $signed(p_ZL7threshs_10_q0);

assign sext_ln1085_11_fu_1514_p1 = $signed(p_ZL7threshs_11_q0);

assign sext_ln1085_12_fu_1524_p1 = $signed(p_ZL7threshs_12_q0);

assign sext_ln1085_13_fu_1534_p1 = $signed(p_ZL7threshs_13_q0);

assign sext_ln1085_14_fu_1544_p1 = $signed(p_ZL7threshs_14_q0);

assign sext_ln1085_15_fu_1554_p1 = $signed(p_ZL7threshs_15_q0);

assign sext_ln1085_16_fu_1584_p1 = $signed(p_ZL7threshs_18_q0);

assign sext_ln1085_17_fu_1608_p1 = $signed(p_ZL7threshs_20_q0);

assign sext_ln1085_18_fu_1652_p1 = $signed(p_ZL7threshs_24_q0);

assign sext_ln1085_19_fu_1666_p1 = $signed(p_ZL7threshs_25_q0);

assign sext_ln1085_1_fu_1414_p1 = $signed(p_ZL7threshs_1_q0);

assign sext_ln1085_20_fu_1680_p1 = $signed(p_ZL7threshs_26_q0);

assign sext_ln1085_2_fu_1424_p1 = $signed(p_ZL7threshs_2_q0);

assign sext_ln1085_3_fu_1434_p1 = $signed(p_ZL7threshs_3_q0);

assign sext_ln1085_4_fu_1444_p1 = $signed(p_ZL7threshs_4_q0);

assign sext_ln1085_5_fu_1454_p1 = $signed(p_ZL7threshs_5_q0);

assign sext_ln1085_6_fu_1464_p1 = $signed(p_ZL7threshs_6_q0);

assign sext_ln1085_7_fu_1474_p1 = $signed(p_ZL7threshs_7_q0);

assign sext_ln1085_8_fu_1484_p1 = $signed(p_ZL7threshs_8_q0);

assign sext_ln1085_9_fu_1494_p1 = $signed(p_ZL7threshs_9_q0);

assign sext_ln1085_fu_1404_p1 = $signed(p_ZL7threshs_0_q0);

assign sext_ln674_fu_1314_p1 = ret_V_fu_1308_p2;

assign sext_ln886_1_fu_1395_p1 = $signed(add_ln886_reg_2603);

assign sext_ln886_fu_1341_p1 = ret_V_1_fu_1335_p2;

assign sf_1_fu_1242_p2 = (ap_sig_allocacmp_sf_load_1 + 32'd1);

assign tmp_2_fu_1051_p1 = in0_V_TDATA[9:0];

assign trunc_ln256_fu_1055_p1 = ap_sig_allocacmp_sf_load[4:0];

assign xor_ln1085_10_fu_1833_p2 = (icmp_ln1085_10_reg_2813 ^ 1'd1);

assign xor_ln1085_11_fu_1842_p2 = (icmp_ln1085_11_reg_2818 ^ 1'd1);

assign xor_ln1085_12_fu_1851_p2 = (icmp_ln1085_12_reg_2823 ^ 1'd1);

assign xor_ln1085_13_fu_1860_p2 = (icmp_ln1085_13_reg_2828 ^ 1'd1);

assign xor_ln1085_14_fu_1869_p2 = (icmp_ln1085_14_reg_2833 ^ 1'd1);

assign xor_ln1085_15_fu_1878_p2 = (icmp_ln1085_15_reg_2838 ^ 1'd1);

assign xor_ln1085_16_fu_1887_p2 = (icmp_ln1085_16_reg_2843 ^ 1'd1);

assign xor_ln1085_17_fu_1896_p2 = (icmp_ln1085_17_reg_2848 ^ 1'd1);

assign xor_ln1085_18_fu_1905_p2 = (icmp_ln1085_18_reg_2853 ^ 1'd1);

assign xor_ln1085_19_fu_1914_p2 = (icmp_ln1085_19_reg_2858 ^ 1'd1);

assign xor_ln1085_1_fu_1752_p2 = (icmp_ln1085_1_reg_2768 ^ 1'd1);

assign xor_ln1085_20_fu_1923_p2 = (icmp_ln1085_20_reg_2863 ^ 1'd1);

assign xor_ln1085_21_fu_1932_p2 = (icmp_ln1085_21_reg_2868 ^ 1'd1);

assign xor_ln1085_22_fu_1941_p2 = (icmp_ln1085_22_reg_2873 ^ 1'd1);

assign xor_ln1085_23_fu_1950_p2 = (icmp_ln1085_23_reg_2878 ^ 1'd1);

assign xor_ln1085_24_fu_1959_p2 = (icmp_ln1085_24_reg_2883 ^ 1'd1);

assign xor_ln1085_25_fu_1968_p2 = (icmp_ln1085_25_reg_2888 ^ 1'd1);

assign xor_ln1085_26_fu_1977_p2 = (icmp_ln1085_26_reg_2893 ^ 1'd1);

assign xor_ln1085_27_fu_1986_p2 = (icmp_ln1085_27_reg_2898 ^ 1'd1);

assign xor_ln1085_28_fu_1995_p2 = (icmp_ln1085_28_reg_2903 ^ 1'd1);

assign xor_ln1085_29_fu_2004_p2 = (icmp_ln1085_29_reg_2908 ^ 1'd1);

assign xor_ln1085_2_fu_1761_p2 = (icmp_ln1085_2_reg_2773 ^ 1'd1);

assign xor_ln1085_30_fu_2013_p2 = (icmp_ln1085_30_reg_2913 ^ 1'd1);

assign xor_ln1085_3_fu_1770_p2 = (icmp_ln1085_3_reg_2778 ^ 1'd1);

assign xor_ln1085_4_fu_1779_p2 = (icmp_ln1085_4_reg_2783 ^ 1'd1);

assign xor_ln1085_5_fu_1788_p2 = (icmp_ln1085_5_reg_2788 ^ 1'd1);

assign xor_ln1085_6_fu_1797_p2 = (icmp_ln1085_6_reg_2793 ^ 1'd1);

assign xor_ln1085_7_fu_1806_p2 = (icmp_ln1085_7_reg_2798 ^ 1'd1);

assign xor_ln1085_8_fu_1815_p2 = (icmp_ln1085_8_reg_2803 ^ 1'd1);

assign xor_ln1085_9_fu_1824_p2 = (icmp_ln1085_9_reg_2808 ^ 1'd1);

assign xor_ln1085_fu_1739_p2 = (icmp_ln1085_reg_2763 ^ 1'd1);

assign zext_ln1085_10_fu_1684_p1 = $unsigned(sext_ln1085_20_fu_1680_p1);

assign zext_ln1085_11_fu_1694_p1 = p_ZL7threshs_27_q0;

assign zext_ln1085_12_fu_1704_p1 = p_ZL7threshs_28_q0;

assign zext_ln1085_13_fu_1714_p1 = p_ZL7threshs_29_q0;

assign zext_ln1085_14_fu_1724_p1 = p_ZL7threshs_30_q0;

assign zext_ln1085_1_fu_1574_p1 = p_ZL7threshs_17_q0;

assign zext_ln1085_2_fu_1588_p1 = $unsigned(sext_ln1085_16_fu_1584_p1);

assign zext_ln1085_3_fu_1598_p1 = p_ZL7threshs_19_q0;

assign zext_ln1085_4_fu_1612_p1 = $unsigned(sext_ln1085_17_fu_1608_p1);

assign zext_ln1085_5_fu_1622_p1 = p_ZL7threshs_21_q0;

assign zext_ln1085_6_fu_1632_p1 = p_ZL7threshs_22_q0;

assign zext_ln1085_7_fu_1642_p1 = p_ZL7threshs_23_q0;

assign zext_ln1085_8_fu_1656_p1 = $unsigned(sext_ln1085_18_fu_1652_p1);

assign zext_ln1085_9_fu_1670_p1 = $unsigned(sext_ln1085_19_fu_1666_p1);

assign zext_ln1085_fu_1564_p1 = p_ZL7threshs_16_q0;

assign zext_ln218_10_fu_1847_p1 = xor_ln1085_11_fu_1842_p2;

assign zext_ln218_11_fu_1856_p1 = xor_ln1085_12_fu_1851_p2;

assign zext_ln218_12_fu_1865_p1 = xor_ln1085_13_fu_1860_p2;

assign zext_ln218_13_fu_1874_p1 = xor_ln1085_14_fu_1869_p2;

assign zext_ln218_14_fu_1883_p1 = xor_ln1085_15_fu_1878_p2;

assign zext_ln218_15_fu_1892_p1 = xor_ln1085_16_fu_1887_p2;

assign zext_ln218_16_fu_1901_p1 = xor_ln1085_17_fu_1896_p2;

assign zext_ln218_17_fu_1910_p1 = xor_ln1085_18_fu_1905_p2;

assign zext_ln218_18_fu_1919_p1 = xor_ln1085_19_fu_1914_p2;

assign zext_ln218_19_fu_1928_p1 = xor_ln1085_20_fu_1923_p2;

assign zext_ln218_1_fu_1766_p1 = xor_ln1085_2_fu_1761_p2;

assign zext_ln218_20_fu_1937_p1 = xor_ln1085_21_fu_1932_p2;

assign zext_ln218_21_fu_1946_p1 = xor_ln1085_22_fu_1941_p2;

assign zext_ln218_22_fu_1955_p1 = xor_ln1085_23_fu_1950_p2;

assign zext_ln218_23_fu_1964_p1 = xor_ln1085_24_fu_1959_p2;

assign zext_ln218_24_fu_1973_p1 = xor_ln1085_25_fu_1968_p2;

assign zext_ln218_25_fu_1982_p1 = xor_ln1085_26_fu_1977_p2;

assign zext_ln218_26_fu_1991_p1 = xor_ln1085_27_fu_1986_p2;

assign zext_ln218_27_fu_2000_p1 = xor_ln1085_28_fu_1995_p2;

assign zext_ln218_28_fu_2009_p1 = xor_ln1085_29_fu_2004_p2;

assign zext_ln218_2_fu_1775_p1 = xor_ln1085_3_fu_1770_p2;

assign zext_ln218_3_fu_1784_p1 = xor_ln1085_4_fu_1779_p2;

assign zext_ln218_4_fu_1793_p1 = xor_ln1085_5_fu_1788_p2;

assign zext_ln218_5_fu_1802_p1 = xor_ln1085_6_fu_1797_p2;

assign zext_ln218_6_fu_1811_p1 = xor_ln1085_7_fu_1806_p2;

assign zext_ln218_7_fu_1820_p1 = xor_ln1085_8_fu_1815_p2;

assign zext_ln218_8_fu_1829_p1 = xor_ln1085_9_fu_1824_p2;

assign zext_ln218_9_fu_1838_p1 = xor_ln1085_10_fu_1833_p2;

assign zext_ln218_fu_1757_p1 = xor_ln1085_1_fu_1752_p2;

assign zext_ln886_10_fu_2130_p1 = add_ln886_13_fu_2124_p2;

assign zext_ln886_11_fu_2286_p1 = add_ln886_14_reg_2923;

assign zext_ln886_12_fu_2146_p1 = add_ln886_16_fu_2140_p2;

assign zext_ln886_13_fu_2156_p1 = add_ln886_17_fu_2150_p2;

assign zext_ln886_14_fu_2166_p1 = add_ln886_18_fu_2160_p2;

assign zext_ln886_15_fu_2176_p1 = add_ln886_19_fu_2170_p2;

assign zext_ln886_16_fu_2186_p1 = add_ln886_20_fu_2180_p2;

assign zext_ln886_17_fu_2196_p1 = add_ln886_21_fu_2190_p2;

assign zext_ln886_18_fu_2206_p1 = add_ln886_22_fu_2200_p2;

assign zext_ln886_19_fu_2216_p1 = add_ln886_23_fu_2210_p2;

assign zext_ln886_1_fu_2028_p1 = add_ln886_2_fu_2022_p2;

assign zext_ln886_20_fu_2226_p1 = add_ln886_24_fu_2220_p2;

assign zext_ln886_21_fu_2236_p1 = add_ln886_25_fu_2230_p2;

assign zext_ln886_22_fu_2246_p1 = add_ln886_26_fu_2240_p2;

assign zext_ln886_23_fu_2256_p1 = add_ln886_27_fu_2250_p2;

assign zext_ln886_24_fu_2266_p1 = add_ln886_28_fu_2260_p2;

assign zext_ln886_25_fu_2276_p1 = add_ln886_29_fu_2270_p2;

assign zext_ln886_2_fu_2044_p1 = add_ln886_4_fu_2038_p2;

assign zext_ln886_3_fu_2054_p1 = add_ln886_5_fu_2048_p2;

assign zext_ln886_4_fu_2064_p1 = add_ln886_6_fu_2058_p2;

assign zext_ln886_5_fu_2080_p1 = add_ln886_8_fu_2074_p2;

assign zext_ln886_6_fu_2090_p1 = add_ln886_9_fu_2084_p2;

assign zext_ln886_7_fu_2100_p1 = add_ln886_10_fu_2094_p2;

assign zext_ln886_8_fu_2110_p1 = add_ln886_11_fu_2104_p2;

assign zext_ln886_9_fu_2120_p1 = add_ln886_12_fu_2114_p2;

assign zext_ln886_fu_2018_p1 = xor_ln1085_30_fu_2013_p2;

endmodule //StreamingDataflowPartition_1_MatrixVectorActivation_6_Matrix_Vector_Activate_Stream_Batch
