Partition Merge report for DE10_Standard_GHRD
Sat Sep 02 15:53:56 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Warnings
  6. Partition Merge Partition Statistics
  7. Partition Merge Partition Pin Processing
  8. Partition Merge Resource Usage Summary
  9. Partition Merge RAM Summary
 10. Partition Merge DSP Block Usage Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Sat Sep 02 15:53:56 2023           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; DE10_Standard_GHRD                              ;
; Top-level Entity Name           ; DE10_Standard_GHRD                              ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 12,867 / 41,910 ( 31 % )                        ;
; Total registers                 ; 12037                                           ;
; Total pins                      ; 338 / 499 ( 68 % )                              ;
; Total virtual pins              ; 30                                              ;
; Total block memory bits         ; 1,830,908 / 5,662,720 ( 32 % )                  ;
; Total DSP Blocks                ; 5 / 112 ( 4 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 1 / 15 ( 7 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                               ;
+----------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                         ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                        ;
+----------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                    ; User-created   ; Post-Synthesis    ; Post-Synthesis         ;                                                                                                           ;
; altera_edge_detector:pulse_cold_reset  ; User-created   ; Post-Fit          ; Post-Fit               ; altera_edge_detector:pulse_cold_reset                                                                     ;
; altera_edge_detector:pulse_debug_reset ; User-created   ; Post-Fit          ; Post-Fit               ; altera_edge_detector:pulse_debug_reset                                                                    ;
; altera_edge_detector:pulse_warm_reset  ; User-created   ; Post-Fit          ; Post-Fit               ; altera_edge_detector:pulse_warm_reset                                                                     ;
; debounce:debounce_inst                 ; User-created   ; Post-Fit          ; Post-Fit               ; debounce:debounce_inst                                                                                    ;
; debounce_1:debounce_inst1              ; User-created   ; Post-Fit          ; Post-Fit               ; f_measure:f_measure_inst|debounce_1:debounce_inst1                                                        ;
; debounce_1:debounce_inst2              ; User-created   ; Post-Fit          ; Post-Fit               ; f_measure:f_measure_inst|debounce_1:debounce_inst2                                                        ;
; debounce_1:debounce_inst3              ; User-created   ; Post-Fit          ; Post-Fit               ; f_measure:f_measure_inst|debounce_1:debounce_inst3                                                        ;
; debounce_1:debounce_inst4              ; User-created   ; Post-Fit          ; Post-Fit               ; f_measure:f_measure_inst|debounce_1:debounce_inst4                                                        ;
; f_measure:f_measure_inst               ; User-created   ; Post-Fit          ; Post-Fit               ; f_measure:f_measure_inst                                                                                  ;
; hps_reset:hps_reset_inst               ; User-created   ; Post-Fit          ; Post-Fit               ; hps_reset:hps_reset_inst                                                                                  ;
; measure:measure_i1                     ; User-created   ; Post-Fit          ; Post-Fit               ; f_measure:f_measure_inst|measure:measure_i1                                                               ;
; measure:measure_i2                     ; User-created   ; Post-Fit          ; Post-Fit               ; f_measure:f_measure_inst|measure:measure_i2                                                               ;
; measure:measure_i3                     ; User-created   ; Post-Fit          ; Post-Fit               ; f_measure:f_measure_inst|measure:measure_i3                                                               ;
; measure:measure_i4                     ; User-created   ; Post-Fit          ; Post-Fit               ; f_measure:f_measure_inst|measure:measure_i4                                                               ;
; measure:measure_i5                     ; User-created   ; Post-Fit          ; Post-Fit               ; f_measure:f_measure_inst|measure:measure_i5                                                               ;
; pll:pllinst                            ; User-created   ; Post-Fit          ; Post-Fit               ; pll:pllinst                                                                                               ;
; sld_hub:auto_hub                       ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0         ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system:u0                          ; User-created   ; Source File       ; Source File            ; soc_system:u0                                                                                             ;
; soc_system_hps_0_hps_io_border:border  ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst         ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+----------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                  ; Details                                                                                                                                                        ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADch1[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[0]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[0]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[10]                                                                                          ; N/A                                                                                                                                                            ;
; ADch1[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[10]                                                                                          ; N/A                                                                                                                                                            ;
; ADch1[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[11]                                                                                          ; N/A                                                                                                                                                            ;
; ADch1[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[11]                                                                                          ; N/A                                                                                                                                                            ;
; ADch1[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[1]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[1]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[2]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[2]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[3]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[3]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[4]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[4]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[5]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[5]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[6]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[6]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[7]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[7]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[8]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[8]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[9]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1[9]                                                                                           ; N/A                                                                                                                                                            ;
; ADch1_before[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[0]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[0]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[10]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[10]                                                                                   ; N/A                                                                                                                                                            ;
; ADch1_before[10]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[10]                                                                                   ; N/A                                                                                                                                                            ;
; ADch1_before[11]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[11]                                                                                   ; N/A                                                                                                                                                            ;
; ADch1_before[11]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[11]                                                                                   ; N/A                                                                                                                                                            ;
; ADch1_before[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[1]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[1]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[2]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[2]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[3]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[3]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[4]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[4]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[5]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[5]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[6]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[6]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[7]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[7]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[8]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[8]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[8]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[8]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[9]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[9]                                                                                    ; N/A                                                                                                                                                            ;
; ADch1_before[9]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADch1_before[9]                                                                                    ; N/A                                                                                                                                                            ;
; CONVT                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONVT                                                                                              ; N/A                                                                                                                                                            ;
; CONVT                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CONVT                                                                                              ; N/A                                                                                                                                                            ;
; RAM0_add[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[0]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[0]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[1]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[1]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[2]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[2]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[3]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[3]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[4]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[4]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[5]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[5]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[6]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[6]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[7]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_add[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_add[7]                                                                                        ; N/A                                                                                                                                                            ;
; RAM0_buf_add[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[0]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[0]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[1]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[1]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[2]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[2]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[3]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[3]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[4]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[4]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[5]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[5]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[6]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[6]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[7]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_add[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_add[7]                                                                                    ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altsyncram:RAM0_buf_wdata_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a0                        ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altsyncram:RAM0_buf_wdata_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a0                        ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[0]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[0]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[10]                                                                          ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[10]                                                                          ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[11]                                                                          ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[11]                                                                          ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[1]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[1]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[2]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[2]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[3]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[3]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[4]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[4]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[5]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[5]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[6]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[6]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[7]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[7]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[8]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[8]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[9]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_wdata.data_a[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_wdata.data_a[9]                                                                           ; N/A                                                                                                                                                            ;
; RAM0_buf_write                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_write                                                                                     ; N/A                                                                                                                                                            ;
; RAM0_buf_write                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_buf_write                                                                                     ; N/A                                                                                                                                                            ;
; RAM0_wdata[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[0]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[0]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[10]                                                                                     ; N/A                                                                                                                                                            ;
; RAM0_wdata[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[10]                                                                                     ; N/A                                                                                                                                                            ;
; RAM0_wdata[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[11]                                                                                     ; N/A                                                                                                                                                            ;
; RAM0_wdata[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[11]                                                                                     ; N/A                                                                                                                                                            ;
; RAM0_wdata[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_wdata[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_wdata[13]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_wdata[13]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_wdata[14]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_wdata[14]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_wdata[15]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_wdata[15]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                ; N/A                                                                                                                                                            ;
; RAM0_wdata[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[1]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[1]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[2]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[2]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[3]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[3]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[4]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[4]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[5]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[5]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[6]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[6]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[7]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[7]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[8]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[8]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[9]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_wdata[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_wdata[9]                                                                                      ; N/A                                                                                                                                                            ;
; RAM0_write                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_write                                                                                         ; N/A                                                                                                                                                            ;
; RAM0_write                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM0_write                                                                                         ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|f_update                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|f_update~reg0                                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|f_update                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|f_update~reg0                                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[0]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[0]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[0]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[0]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[10]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[10]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[10]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[10]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[11]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[11]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[11]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[11]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[12]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[12]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[12]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[12]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[13]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[13]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[13]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[13]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[14]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[14]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[14]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[14]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[15]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[15]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[15]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[15]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[16]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[16]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[16]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[16]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[17]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[17]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[17]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[17]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[18]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[18]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[18]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[18]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[19]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[19]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[19]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[19]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[1]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[1]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[1]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[1]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[20]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[20]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[20]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[20]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[21]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[21]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[21]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[21]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[22]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[22]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[22]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[22]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[23]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[23]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[23]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[23]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[24]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[24]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[24]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[24]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[25]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[25]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[25]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[25]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[26]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[26]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[26]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[26]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[27]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[27]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[27]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[27]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[28]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[28]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[28]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[28]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[29]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[29]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[29]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[29]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[2]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[2]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[2]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[2]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[30]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[30]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[30]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[30]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[31]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[31]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[31]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[31]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[32]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[32]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[32]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[32]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[33]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[33]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[33]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[33]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[34]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[34]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[34]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[34]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[35]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[35]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[35]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[35]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[36]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[36]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[36]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[36]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[37]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[37]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[37]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[37]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[38]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[38]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[38]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[38]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[39]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[39]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[39]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[39]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[3]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[3]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[3]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[3]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[40]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[40]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[40]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[40]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[41]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[41]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[41]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[41]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[42]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[42]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[42]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[42]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[43]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[43]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[43]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[43]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[44]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[44]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[44]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[44]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[45]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[45]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[45]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[45]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[4]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[4]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[4]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[4]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[5]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[5]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[5]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[5]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[6]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[6]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[6]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[6]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[7]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[7]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[7]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[7]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[8]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[8]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[8]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[8]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[9]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[9]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq1[9]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq1[9]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[0]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[0]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[0]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[0]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[10]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[10]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[10]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[10]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[11]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[11]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[11]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[11]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[12]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[12]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[12]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[12]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[13]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[13]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[13]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[13]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[14]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[14]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[14]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[14]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[15]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[15]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[15]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[15]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[16]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[16]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[16]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[16]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[17]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[17]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[17]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[17]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[18]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[18]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[18]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[18]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[19]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[19]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[19]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[19]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[1]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[1]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[1]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[1]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[20]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[20]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[20]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[20]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[21]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[21]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[21]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[21]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[22]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[22]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[22]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[22]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[23]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[23]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[23]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[23]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[24]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[24]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[24]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[24]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[25]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[25]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[25]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[25]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[26]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[26]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[26]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[26]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[27]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[27]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[27]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[27]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[28]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[28]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[28]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[28]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[29]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[29]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[29]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[29]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[2]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[2]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[2]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[2]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[30]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[30]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[30]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[30]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[31]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[31]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[31]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[31]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[32]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[32]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[32]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[32]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[33]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[33]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[33]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[33]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[34]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[34]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[34]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[34]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[35]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[35]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[35]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[35]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[36]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[36]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[36]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[36]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[37]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[37]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[37]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[37]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[38]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[38]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[38]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[38]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[39]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[39]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[39]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[39]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[3]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[3]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[3]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[3]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[40]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[40]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[40]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[40]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[41]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[41]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[41]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[41]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[42]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[42]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[42]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[42]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[43]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[43]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[43]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[43]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[44]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[44]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[44]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[44]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[45]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[45]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[45]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[45]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[4]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[4]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[4]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[4]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[5]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[5]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[5]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[5]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[6]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[6]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[6]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[6]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[7]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[7]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[7]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[7]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[8]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[8]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[8]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[8]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[9]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[9]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq2[9]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq2[9]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[0]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[0]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[0]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[0]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[10]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[10]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[10]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[10]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[11]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[11]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[11]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[11]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[12]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[12]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[12]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[12]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[13]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[13]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[13]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[13]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[14]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[14]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[14]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[14]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[15]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[15]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[15]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[15]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[16]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[16]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[16]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[16]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[17]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[17]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[17]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[17]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[18]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[18]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[18]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[18]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[19]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[19]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[19]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[19]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[1]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[1]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[1]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[1]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[20]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[20]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[20]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[20]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[21]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[21]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[21]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[21]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[22]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[22]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[22]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[22]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[23]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[23]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[23]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[23]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[24]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[24]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[24]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[24]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[25]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[25]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[25]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[25]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[26]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[26]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[26]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[26]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[27]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[27]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[27]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[27]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[28]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[28]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[28]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[28]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[29]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[29]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[29]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[29]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[2]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[2]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[2]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[2]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[30]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[30]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[30]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[30]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[31]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[31]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[31]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[31]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[32]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[32]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[32]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[32]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[33]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[33]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[33]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[33]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[34]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[34]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[34]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[34]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[35]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[35]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[35]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[35]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[36]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[36]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[36]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[36]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[37]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[37]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[37]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[37]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[38]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[38]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[38]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[38]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[39]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[39]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[39]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[39]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[3]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[3]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[3]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[3]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[40]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[40]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[40]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[40]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[41]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[41]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[41]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[41]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[42]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[42]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[42]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[42]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[43]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[43]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[43]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[43]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[44]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[44]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[44]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[44]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[45]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[45]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[45]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[45]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[4]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[4]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[4]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[4]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[5]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[5]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[5]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[5]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[6]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[6]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[6]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[6]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[7]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[7]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[7]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[7]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[8]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[8]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[8]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[8]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[9]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[9]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq3[9]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq3[9]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[0]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[0]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[0]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[0]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[10]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[10]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[10]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[10]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[11]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[11]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[11]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[11]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[12]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[12]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[12]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[12]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[13]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[13]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[13]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[13]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[14]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[14]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[14]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[14]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[15]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[15]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[15]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[15]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[16]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[16]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[16]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[16]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[17]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[17]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[17]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[17]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[18]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[18]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[18]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[18]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[19]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[19]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[19]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[19]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[1]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[1]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[1]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[1]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[20]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[20]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[20]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[20]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[21]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[21]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[21]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[21]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[22]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[22]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[22]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[22]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[23]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[23]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[23]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[23]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[24]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[24]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[24]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[24]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[25]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[25]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[25]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[25]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[26]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[26]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[26]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[26]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[27]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[27]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[27]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[27]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[28]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[28]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[28]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[28]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[29]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[29]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[29]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[29]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[2]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[2]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[2]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[2]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[30]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[30]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[30]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[30]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[31]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[31]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[31]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[31]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[32]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[32]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[32]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[32]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[33]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[33]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[33]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[33]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[34]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[34]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[34]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[34]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[35]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[35]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[35]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[35]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[36]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[36]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[36]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[36]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[37]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[37]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[37]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[37]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[38]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[38]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[38]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[38]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[39]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[39]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[39]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[39]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[3]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[3]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[3]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[3]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[40]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[40]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[40]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[40]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[41]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[41]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[41]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[41]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[42]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[42]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[42]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[42]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[43]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[43]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[43]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[43]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[44]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[44]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[44]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[44]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[45]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[45]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[45]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[45]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[4]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[4]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[4]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[4]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[5]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[5]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[5]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[5]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[6]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[6]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[6]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[6]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[7]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[7]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[7]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[7]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[8]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[8]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[8]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[8]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[9]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[9]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq4[9]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq4[9]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[0]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[0]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[0]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[0]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[10]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[10]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[10]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[10]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[11]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[11]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[11]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[11]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[12]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[12]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[12]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[12]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[13]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[13]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[13]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[13]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[14]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[14]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[14]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[14]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[15]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[15]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[15]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[15]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[16]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[16]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[16]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[16]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[17]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[17]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[17]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[17]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[18]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[18]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[18]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[18]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[19]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[19]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[19]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[19]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[1]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[1]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[1]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[1]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[20]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[20]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[20]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[20]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[21]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[21]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[21]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[21]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[22]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[22]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[22]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[22]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[23]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[23]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[23]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[23]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[24]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[24]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[24]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[24]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[25]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[25]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[25]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[25]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[26]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[26]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[26]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[26]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[27]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[27]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[27]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[27]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[28]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[28]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[28]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[28]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[29]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[29]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[29]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[29]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[2]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[2]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[2]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[2]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[30]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[30]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[30]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[30]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[31]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[31]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[31]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[31]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[32]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[32]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[32]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[32]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[33]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[33]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[33]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[33]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[34]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[34]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[34]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[34]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[35]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[35]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[35]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[35]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[36]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[36]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[36]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[36]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[37]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[37]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[37]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[37]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[38]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[38]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[38]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[38]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[39]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[39]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[39]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[39]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[3]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[3]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[3]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[3]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[40]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[40]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[40]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[40]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[41]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[41]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[41]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[41]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[42]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[42]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[42]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[42]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[43]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[43]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[43]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[43]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[44]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[44]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[44]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[44]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[45]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[45]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[45]                   ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[45]                                                                 ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[4]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[4]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[4]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[4]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[5]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[5]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[5]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[5]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[6]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[6]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[6]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[6]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[7]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[7]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[7]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[7]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[8]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[8]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[8]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[8]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[9]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[9]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq5[9]                    ; pre-synthesis ; connected ; f_measure:f_measure_inst       ; post-fit          ; f_measure:f_measure_inst|freq5[9]                                                                  ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|freq_ctrl                   ; pre-synthesis ; missing   ; f_measure:f_measure_inst       ; post-fit          ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; f_measure:f_measure_inst|freq_ctrl                   ; pre-synthesis ; missing   ; f_measure:f_measure_inst       ; post-fit          ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; f_measure:f_measure_inst|measure:measure_i5|M[0]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[0]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[0]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[0]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[10]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[10]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[10]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[10]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[11]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[11]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[11]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[11]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[12]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[12]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[12]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[12]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[13]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[13]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[13]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[13]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[14]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[14]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[14]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[14]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[15]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[15]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[15]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[15]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[16]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[16]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[16]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[16]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[17]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[17]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[17]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[17]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[18]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[18]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[18]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[18]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[19]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[19]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[19]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[19]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[1]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[1]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[1]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[1]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[20]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[20]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[20]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[20]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[21]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[21]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[21]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[21]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[22]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[22]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[22]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[22]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[23]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[23]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[23]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[23]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[24]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[24]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[24]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[24]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[25]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[25]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[25]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[25]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[2]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[2]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[2]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[2]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[3]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[3]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[3]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[3]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[4]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[4]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[4]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[4]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[5]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[5]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[5]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[5]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[6]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[6]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[6]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[6]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[7]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[7]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[7]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[7]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[8]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[8]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[8]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[8]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[9]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[9]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|M[9]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|M[9]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[0]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[0]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[0]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[0]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[10]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[10]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[10]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[10]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[11]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[11]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[11]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[11]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[12]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[12]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[12]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[12]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[13]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[13]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[13]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[13]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[14]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[14]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[14]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[14]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[15]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[15]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[15]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[15]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[16]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[16]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[16]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[16]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[17]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[17]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[17]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[17]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[18]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[18]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[18]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[18]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[19]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[19]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[19]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[19]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[1]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[1]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[1]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[1]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[20]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[20]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[20]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[20]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[21]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[21]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[21]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[21]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[22]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[22]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[22]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[22]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[23]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[23]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[23]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[23]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[24]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[24]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[24]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[24]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[25]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[25]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[25]    ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[25]~reg0                                             ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[2]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[2]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[2]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[2]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[3]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[3]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[3]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[3]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[4]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[4]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[4]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[4]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[5]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[5]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[5]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[5]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[6]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[6]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[6]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[6]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[7]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[7]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[7]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[7]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[8]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[8]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[8]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[8]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[9]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[9]~reg0                                              ; N/A                                                                                                                                                            ;
; f_measure:f_measure_inst|measure:measure_i5|N[9]     ; pre-synthesis ; connected ; measure:measure_i5             ; post-fit          ; f_measure:f_measure_inst|measure:measure_i5|N[9]~reg0                                              ; N/A                                                                                                                                                            ;
; pll:pllinst|outclk_0                                 ; pre-synthesis ; connected ; pll:pllinst                    ; post-fit          ; pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                               ; N/A                                                                                                                                                            ;
; sample_cnt[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[0]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[0]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[10]                                                                                     ; N/A                                                                                                                                                            ;
; sample_cnt[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[10]                                                                                     ; N/A                                                                                                                                                            ;
; sample_cnt[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[11]                                                                                     ; N/A                                                                                                                                                            ;
; sample_cnt[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[11]                                                                                     ; N/A                                                                                                                                                            ;
; sample_cnt[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[12]                                                                                     ; N/A                                                                                                                                                            ;
; sample_cnt[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[12]                                                                                     ; N/A                                                                                                                                                            ;
; sample_cnt[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[1]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[1]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[2]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[2]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[3]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[3]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[4]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[4]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[5]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[5]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[6]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[6]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[7]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[7]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[8]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[8]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[9]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cnt[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cnt[9]                                                                                      ; N/A                                                                                                                                                            ;
; sample_cntset[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[0]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[0]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[10]                                                                                  ; N/A                                                                                                                                                            ;
; sample_cntset[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[10]                                                                                  ; N/A                                                                                                                                                            ;
; sample_cntset[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[11]                                                                                  ; N/A                                                                                                                                                            ;
; sample_cntset[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[11]                                                                                  ; N/A                                                                                                                                                            ;
; sample_cntset[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[12]                                                                                  ; N/A                                                                                                                                                            ;
; sample_cntset[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[12]                                                                                  ; N/A                                                                                                                                                            ;
; sample_cntset[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[1]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[1]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[2]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[2]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[3]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[3]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[4]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[4]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[5]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[5]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[6]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[6]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[7]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[7]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[8]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[8]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[9]                                                                                   ; N/A                                                                                                                                                            ;
; sample_cntset[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sample_cntset[9]                                                                                   ; N/A                                                                                                                                                            ;
; sm_cnt[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[0]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[0]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[1]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[1]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[2]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[2]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[3]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[3]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[4]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[4]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[5]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[5]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[6]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[6]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[7]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[7]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[8]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[8]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[9]                                                                                          ; N/A                                                                                                                                                            ;
; sm_cnt[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_cnt[9]                                                                                          ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[0]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[0]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[0]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[0]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[10] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[10]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[10] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[10]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[11] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[11]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[11] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[11]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[12] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[12]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[12] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[12]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[13] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[13]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[13] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[13]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[14] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[14]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[14] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[14]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[15] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[15]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[15] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[15]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[16] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[16]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[16] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[16]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[17] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[17]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[17] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[17]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[18] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[18]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[18] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[18]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[19] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[19]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[19] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[19]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[1]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[1]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[1]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[1]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[20] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[20]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[20] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[20]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[21] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[21]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[21] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[21]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[22] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[22]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[22] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[22]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[23] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[23]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[23] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[23]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[24] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[24]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[24] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[24]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[25] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[25]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[25] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[25]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[26] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[26]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[26] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[26]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[27] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[27]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[27] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[27]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[28] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[28]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[28] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[28]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[29] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[29]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[29] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[29]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[2]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[2]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[2]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[2]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[30] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[30]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[30] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[30]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[31] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[31]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[31] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[31]                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[3]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[3]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[3]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[3]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[4]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[4]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[4]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[4]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[5]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[5]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[5]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[5]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[6]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[6]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[6]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[6]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[7]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[7]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[7]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[7]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[8]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[8]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[8]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[8]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[9]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[9]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|pio_0_external_connection_out_port[9]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[9]                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|uart_0_external_connection_rxd         ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|uart_0_external_connection_rxd                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|uart_0_external_connection_rxd         ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|uart_0_external_connection_rxd                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|uart_0_external_connection_txd         ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|txd~_wirecell ; N/A                                                                                                                                                            ;
; soc_system:u0|uart_0_external_connection_txd         ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|txd~_wirecell ; N/A                                                                                                                                                            ;
; trigger[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[0]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[0]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[10]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[10]                                                                                        ; N/A                                                                                                                                                            ;
; trigger[10]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[10]                                                                                        ; N/A                                                                                                                                                            ;
; trigger[11]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[11]                                                                                        ; N/A                                                                                                                                                            ;
; trigger[11]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[11]                                                                                        ; N/A                                                                                                                                                            ;
; trigger[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[1]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[1]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[2]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[2]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[3]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[3]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[3]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[3]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[4]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[4]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[4]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[4]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[5]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[5]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[5]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[5]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[6]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[6]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[6]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[6]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[7]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[7]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[7]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[7]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[8]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[8]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[8]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[8]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[9]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[9]                                                                                         ; N/A                                                                                                                                                            ;
; trigger[9]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trigger[9]                                                                                         ; N/A                                                                                                                                                            ;
; triggered                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triggered                                                                                          ; N/A                                                                                                                                                            ;
; triggered                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triggered                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                ; N/A                                                                                                                                                            ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                                  ;
+----------------------------------------------------------------+---------------------------+------------------------+
; Port                                                           ; Partition                 ; Info                   ;
+----------------------------------------------------------------+---------------------------+------------------------+
; soc_system:u0|spi_0_external_MISO                              ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[31]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[30]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[29]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[28]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[27]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[26]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[25]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[24]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[23]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[22]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[21]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[20]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[19]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[18]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[17]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[16]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[15]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[14]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[13]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[12]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[11]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[10]            ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[9]             ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[8]             ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[1]             ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[2]             ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[3]             ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[4]             ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[5]             ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[6]             ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[7]             ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[31]                ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[30]                ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[29]                ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[28]                ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[27]                ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[26]                ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_address[3]                   ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_address[2]                   ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[15]                ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[14]                ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[13]                ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[12]                ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|hps_0_f2h_stm_hw_events_stm_hwevents[27]         ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|hps_0_f2h_stm_hw_events_stm_hwevents[26]         ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|hps_0_f2h_stm_hw_events_stm_hwevents[25]         ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|hps_0_f2h_stm_hw_events_stm_hwevents[24]         ; soc_system:u0             ; Driven by constant GND ;
; soc_system:u0|hps_0_f2h_stm_hw_events_stm_hwevents[23]         ; soc_system:u0             ; Driven by constant GND ;
; pll:pllinst|rst                                                ; pll:pllinst               ; Driven by constant GND ;
; soc_system:u0|reset_reset_n                                    ; soc_system:u0             ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_byteenable[3]                ; soc_system:u0             ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_byteenable[2]                ; soc_system:u0             ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_byteenable[1]                ; soc_system:u0             ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_byteenable[0]                ; soc_system:u0             ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_clken                        ; soc_system:u0             ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_chipselect                   ; soc_system:u0             ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_0_s2_byteenable[1]                ; soc_system:u0             ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_0_s2_byteenable[0]                ; soc_system:u0             ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_0_s2_clken                        ; soc_system:u0             ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_0_s2_chipselect                   ; soc_system:u0             ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[0]  ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[7]  ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[6]  ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[9]  ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[8]  ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[11] ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[10] ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[13] ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[12] ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[15] ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[14] ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[5]  ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[4]  ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[3]  ; debounce_1:debounce_inst4 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[2]  ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[1]  ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[0]  ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[9]  ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[8]  ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[11] ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[10] ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[13] ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[12] ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[15] ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[14] ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[5]  ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[4]  ; debounce_1:debounce_inst3 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[1]  ; debounce_1:debounce_inst2 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[0]  ; debounce_1:debounce_inst2 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[9]  ; debounce_1:debounce_inst2 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[11] ; debounce_1:debounce_inst2 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[13] ; debounce_1:debounce_inst2 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[12] ; debounce_1:debounce_inst2 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[15] ; debounce_1:debounce_inst2 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[14] ; debounce_1:debounce_inst2 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[5]  ; debounce_1:debounce_inst2 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[2]  ; debounce_1:debounce_inst1 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[1]  ; debounce_1:debounce_inst1 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[0]  ; debounce_1:debounce_inst1 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[6]  ; debounce_1:debounce_inst1 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[9]  ; debounce_1:debounce_inst1 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[11] ; debounce_1:debounce_inst1 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[10] ; debounce_1:debounce_inst1 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[12] ; debounce_1:debounce_inst1 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[15] ; debounce_1:debounce_inst1 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[4]  ; debounce_1:debounce_inst1 ; Driven by constant GND ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[2]  ; debounce_1:debounce_inst4 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst4|TIMEOUT[1]  ; debounce_1:debounce_inst4 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[7]  ; debounce_1:debounce_inst3 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[6]  ; debounce_1:debounce_inst3 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst3|TIMEOUT[3]  ; debounce_1:debounce_inst3 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[2]  ; debounce_1:debounce_inst2 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[7]  ; debounce_1:debounce_inst2 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[6]  ; debounce_1:debounce_inst2 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[8]  ; debounce_1:debounce_inst2 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[10] ; debounce_1:debounce_inst2 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[4]  ; debounce_1:debounce_inst2 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst2|TIMEOUT[3]  ; debounce_1:debounce_inst2 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[7]  ; debounce_1:debounce_inst1 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[8]  ; debounce_1:debounce_inst1 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[13] ; debounce_1:debounce_inst1 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[14] ; debounce_1:debounce_inst1 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[5]  ; debounce_1:debounce_inst1 ; Driven by constant VCC ;
; f_measure:f_measure_inst|debounce_1:debounce_inst1|TIMEOUT[3]  ; debounce_1:debounce_inst1 ; Driven by constant VCC ;
; hps_reset:hps_reset_inst|probe                                 ; hps_reset:hps_reset_inst  ; Driven by constant GND ;
; f_measure:f_measure_inst|measure:measure_i1|gate_out           ; measure:measure_i1        ; No fanout              ;
; f_measure:f_measure_inst|measure:measure_i2|gate_out           ; measure:measure_i2        ; No fanout              ;
; f_measure:f_measure_inst|measure:measure_i3|gate_out           ; measure:measure_i3        ; No fanout              ;
; f_measure:f_measure_inst|measure:measure_i4|gate_out           ; measure:measure_i4        ; No fanout              ;
; f_measure:f_measure_inst|measure:measure_i5|gate_out           ; measure:measure_i5        ; No fanout              ;
; pll:pllinst|outclk_2                                           ; pll:pllinst               ; No fanout              ;
; pll:pllinst|locked                                             ; pll:pllinst               ; No fanout              ;
; soc_system:u0|led_pio_external_connection_export[9]            ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[0]                  ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[1]                  ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[2]                  ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[3]                  ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[4]                  ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[5]                  ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[6]                  ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[7]                  ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[8]                  ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[9]                  ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[10]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[11]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[12]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[13]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[14]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[15]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[18]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[19]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[20]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[21]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[22]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[23]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[24]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[25]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[26]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[27]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[28]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[29]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[30]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[31]                 ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[0]            ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[2]            ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[3]            ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[4]            ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[5]            ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[6]            ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[7]            ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[8]            ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[9]            ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[10]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[11]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[12]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[13]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[14]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[15]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[16]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[17]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[18]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[19]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[20]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[21]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[22]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[23]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[24]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[27]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[28]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[29]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[30]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[31]           ; soc_system:u0             ; No fanout              ;
; soc_system:u0|spi_0_external_MOSI                              ; soc_system:u0             ; No fanout              ;
; soc_system:u0|spi_0_external_SCLK                              ; soc_system:u0             ; No fanout              ;
; soc_system:u0|spi_0_external_SS_n                              ; soc_system:u0             ; No fanout              ;
+----------------------------------------------------------------+---------------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------+------------------------+---------------------------------------+----------------------------------------+---------------------------------------+------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+------------------------+--------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                     ; Top                    ; altera_edge_detector:pulse_cold_reset ; altera_edge_detector:pulse_debug_reset ; altera_edge_detector:pulse_warm_reset ; debounce:debounce_inst ; debounce_1:debounce_inst1 ; debounce_1:debounce_inst2 ; debounce_1:debounce_inst3 ; debounce_1:debounce_inst4 ; f_measure:f_measure_inst ; hps_reset:hps_reset_inst ; measure:measure_i1     ; measure:measure_i2     ; measure:measure_i3     ; measure:measure_i4     ; measure:measure_i5     ; pll:pllinst        ; sld_hub:auto_hub       ; sld_signaltap:auto_signaltap_0 ; soc_system:u0         ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-----------------------------------------------+------------------------+---------------------------------------+----------------------------------------+---------------------------------------+------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+------------------------+--------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)   ; 140 / 41910 ( < 1 % )  ; 6 / 41910 ( < 1 % )                   ; 23 / 41910 ( < 1 % )                   ; 3 / 41910 ( < 1 % )                   ; 45 / 41910 ( < 1 % )   ; 23 / 41910 ( < 1 % )      ; 23 / 41910 ( < 1 % )      ; 23 / 41910 ( < 1 % )      ; 23 / 41910 ( < 1 % )      ; 4605 / 41910 ( 11 % )    ; 21 / 41910 ( < 1 % )     ; 88 / 41910 ( < 1 % )   ; 93 / 41910 ( < 1 % )   ; 92 / 41910 ( < 1 % )   ; 92 / 41910 ( < 1 % )   ; 88 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )  ; 109 / 41910 ( < 1 % )  ; 2622 / 41910 ( 6 % )           ; 2965 / 41910 ( 7 % )  ; 15 / 41910 ( < 1 % )                  ; 0 / 41910 ( 0 % )              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic            ; 165                    ; 4                                     ; 10                                     ; 4                                     ; 92                     ; 37                        ; 37                        ; 37                        ; 37                        ; 10776                    ; 28                       ; 150                    ; 150                    ; 150                    ; 150                    ; 150                    ; 0                  ; 189                    ; 783                            ; 4330                  ; 1                                     ; 0                              ;
;     -- 7 input functions                      ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 2                      ; 0                              ; 45                    ; 0                                     ; 0                              ;
;     -- 6 input functions                      ; 43                     ; 1                                     ; 6                                      ; 0                                     ; 8                      ; 3                         ; 3                         ; 3                         ; 3                         ; 88                       ; 5                        ; 41                     ; 41                     ; 41                     ; 41                     ; 41                     ; 0                  ; 52                     ; 118                            ; 664                   ; 0                                     ; 0                              ;
;     -- 5 input functions                      ; 17                     ; 0                                     ; 0                                      ; 0                                     ; 8                      ; 5                         ; 5                         ; 5                         ; 5                         ; 2805                     ; 9                        ; 21                     ; 21                     ; 21                     ; 21                     ; 21                     ; 0                  ; 28                     ; 507                            ; 758                   ; 0                                     ; 0                              ;
;     -- 4 input functions                      ; 16                     ; 0                                     ; 0                                      ; 0                                     ; 8                      ; 12                        ; 12                        ; 12                        ; 12                        ; 4043                     ; 5                        ; 15                     ; 15                     ; 15                     ; 15                     ; 15                     ; 0                  ; 28                     ; 23                             ; 1282                  ; 0                                     ; 0                              ;
;     -- <=3 input functions                    ; 89                     ; 3                                     ; 4                                      ; 4                                     ; 68                     ; 17                        ; 17                        ; 17                        ; 17                        ; 3840                     ; 9                        ; 73                     ; 73                     ; 73                     ; 73                     ; 73                     ; 0                  ; 79                     ; 135                            ; 1581                  ; 1                                     ; 0                              ;
; Memory ALUT usage                             ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                        ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                        ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Dedicated logic registers                     ; 211 / 167640 ( < 1 % ) ; 9 / 167640 ( < 1 % )                  ; 38 / 167640 ( < 1 % )                  ; 4 / 167640 ( < 1 % )                  ; 64 / 167640 ( < 1 % )  ; 16 / 167640 ( < 1 % )     ; 16 / 167640 ( < 1 % )     ; 16 / 167640 ( < 1 % )     ; 16 / 167640 ( < 1 % )     ; 304 / 167640 ( < 1 % )   ; 22 / 167640 ( < 1 % )    ; 113 / 167640 ( < 1 % ) ; 124 / 167640 ( < 1 % ) ; 120 / 167640 ( < 1 % ) ; 119 / 167640 ( < 1 % ) ; 113 / 167640 ( < 1 % ) ; 0 / 167640 ( 0 % ) ; 139 / 167640 ( < 1 % ) ; 6159 / 167640 ( 4 % )          ; 4212 / 167640 ( 3 % ) ; 36 / 167640 ( < 1 % )                 ; 0 / 167640 ( 0 % )             ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
; I/O pins                                      ; 247                    ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 80                                    ; 11                             ;
; I/O registers                                 ; 50                     ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 136                                   ; 0                              ;
; Total block memory bits                       ; 4860                   ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 1814528                        ; 11520                 ; 0                                     ; 0                              ;
; Total block memory implementation bits        ; 10240                  ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 2273280                        ; 92160                 ; 0                                     ; 0                              ;
; JTAG                                          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                    ; 1 / 553 ( < 1 % )      ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )                        ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )        ; 0 / 553 ( 0 % )           ; 0 / 553 ( 0 % )           ; 0 / 553 ( 0 % )           ; 0 / 553 ( 0 % )           ; 0 / 553 ( 0 % )          ; 0 / 553 ( 0 % )          ; 0 / 553 ( 0 % )        ; 0 / 553 ( 0 % )        ; 0 / 553 ( 0 % )        ; 0 / 553 ( 0 % )        ; 0 / 553 ( 0 % )        ; 0 / 553 ( 0 % )    ; 0 / 553 ( 0 % )        ; 222 / 553 ( 40 % )             ; 9 / 553 ( 1 % )       ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )                ;
; DSP block                                     ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )                        ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )           ; 0 / 112 ( 0 % )           ; 0 / 112 ( 0 % )           ; 0 / 112 ( 0 % )           ; 5 / 112 ( 4 % )          ; 0 / 112 ( 0 % )          ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )    ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )                ;
; DLL                                           ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )                          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )            ; 0 / 4 ( 0 % )            ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )      ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Impedance control block                       ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )                          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )            ; 0 / 4 ( 0 % )            ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )      ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O input circuitry          ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )                        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )    ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry         ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )                      ; 0 / 1325 ( 0 % )                       ; 0 / 1325 ( 0 % )                      ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )          ; 0 / 1325 ( 0 % )          ; 0 / 1325 ( 0 % )          ; 0 / 1325 ( 0 % )          ; 0 / 1325 ( 0 % )         ; 0 / 1325 ( 0 % )         ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )   ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )               ; 0 / 1325 ( 0 % )      ; 252 / 1325 ( 19 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O output enable circuitry  ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )                       ; 0 / 425 ( 0 % )                        ; 0 / 425 ( 0 % )                       ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )           ; 0 / 425 ( 0 % )           ; 0 / 425 ( 0 % )           ; 0 / 425 ( 0 % )           ; 0 / 425 ( 0 % )          ; 0 / 425 ( 0 % )          ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )    ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )                ; 0 / 425 ( 0 % )       ; 4 / 425 ( < 1 % )                     ; 0 / 425 ( 0 % )                ;
; Impedance logic block                         ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )                         ; 0 / 8 ( 0 % )                          ; 0 / 8 ( 0 % )                         ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )             ; 0 / 8 ( 0 % )             ; 0 / 8 ( 0 % )             ; 0 / 8 ( 0 % )             ; 0 / 8 ( 0 % )            ; 0 / 8 ( 0 % )            ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )      ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )                  ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                           ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )                         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )     ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )                         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )     ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                   ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )                      ; 0 / 1300 ( 0 % )                       ; 0 / 1300 ( 0 % )                      ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )          ; 0 / 1300 ( 0 % )          ; 0 / 1300 ( 0 % )          ; 0 / 1300 ( 0 % )          ; 0 / 1300 ( 0 % )         ; 0 / 1300 ( 0 % )         ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )   ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )               ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )                        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )    ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )                         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )     ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                               ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )                        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )    ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                          ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )                        ; 0 / 36 ( 0 % )                         ; 0 / 36 ( 0 % )                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )            ; 0 / 36 ( 0 % )            ; 0 / 36 ( 0 % )            ; 0 / 36 ( 0 % )            ; 0 / 36 ( 0 % )           ; 0 / 36 ( 0 % )           ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )     ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )                 ; 0 / 36 ( 0 % )        ; 40 / 36 ( 111 % )                     ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                            ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )                       ; 0 / 175 ( 0 % )                        ; 0 / 175 ( 0 % )                       ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )           ; 0 / 175 ( 0 % )           ; 0 / 175 ( 0 % )           ; 0 / 175 ( 0 % )           ; 0 / 175 ( 0 % )          ; 0 / 175 ( 0 % )          ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )    ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )                ; 0 / 175 ( 0 % )       ; 46 / 175 ( 26 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )                        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )    ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )                         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )     ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                           ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                            ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )                          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )             ; 0 / 4 ( 0 % )            ; 0 / 4 ( 0 % )            ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )      ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                     ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 2 / 2 ( 100 % )                       ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                           ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                            ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                        ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                   ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface             ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS STM event interface                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )             ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                         ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )                        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )           ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )    ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                               ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )             ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; VFIFO                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )                         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )            ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )     ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Connections                                   ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Input Connections                      ; 421                    ; 14                                    ; 43                                     ; 9                                     ; 196                    ; 51                        ; 51                        ; 51                        ; 51                        ; 5148                     ; 86                       ; 281                    ; 311                    ; 299                    ; 297                    ; 281                    ; 0                  ; 236                    ; 8631                           ; 6429                  ; 85                                    ; 545                            ;
;     -- Registered Input Connections           ; 250                    ; 9                                     ; 38                                     ; 4                                     ; 192                    ; 16                        ; 16                        ; 16                        ; 16                        ; 48                       ; 27                       ; 281                    ; 311                    ; 299                    ; 297                    ; 281                    ; 0                  ; 149                    ; 7074                           ; 4357                  ; 0                                     ; 0                              ;
;     -- Output Connections                     ; 976                    ; 1                                     ; 1                                      ; 1                                     ; 12                     ; 55                        ; 63                        ; 59                        ; 59                        ; 1579                     ; 14                       ; 1020                   ; 1020                   ; 1020                   ; 1020                   ; 1124                   ; 0                  ; 1474                   ; 35                             ; 703                   ; 113                                   ; 13167                          ;
;     -- Registered Output Connections          ; 545                    ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 1160                     ; 6                        ; 1020                   ; 1020                   ; 1020                   ; 1020                   ; 1124                   ; 0                  ; 1469                   ; 0                              ; 242                   ; 0                                     ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Internal Connections                          ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Total Connections                      ; 2762                   ; 39                                    ; 160                                    ; 21                                    ; 580                    ; 243                       ; 251                       ; 247                       ; 248                       ; 44939                    ; 192                      ; 2048                   ; 2094                   ; 2075                   ; 2074                   ; 2154                   ; 0                  ; 2765                   ; 33976                          ; 37402                 ; 5599                                  ; 13760                          ;
;     -- Registered Connections                 ; 1456                   ; 23                                    ; 107                                    ; 11                                    ; 352                    ; 65                        ; 65                        ; 65                        ; 65                        ; 2003                     ; 82                       ; 1705                   ; 1738                   ; 1726                   ; 1723                   ; 1809                   ; 0                  ; 2350                   ; 28778                          ; 22221                 ; 100                                   ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
; External Connections                          ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Top                                    ; 122                    ; 1                                     ; 1                                      ; 1                                     ; 68                     ; 2                         ; 2                         ; 2                         ; 2                         ; 109                      ; 1                        ; 0                      ; 0                      ; 0                      ; 0                      ; 55                     ; 0                  ; 5                      ; 254                            ; 588                   ; 54                                    ; 130                            ;
;     -- altera_edge_detector:pulse_cold_reset  ; 1                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 2                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 12                             ;
;     -- altera_edge_detector:pulse_debug_reset ; 1                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 2                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 41                             ;
;     -- altera_edge_detector:pulse_warm_reset  ; 1                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 2                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 7                              ;
;     -- debounce:debounce_inst                 ; 68                     ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 8                     ; 0                                     ; 132                            ;
;     -- debounce_1:debounce_inst1              ; 2                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 32                       ; 0                        ; 55                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 17                             ;
;     -- debounce_1:debounce_inst2              ; 2                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 32                       ; 0                        ; 0                      ; 63                     ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 17                             ;
;     -- debounce_1:debounce_inst3              ; 2                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 32                       ; 0                        ; 0                      ; 0                      ; 59                     ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 17                             ;
;     -- debounce_1:debounce_inst4              ; 2                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 32                       ; 0                        ; 0                      ; 0                      ; 0                      ; 59                     ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 17                             ;
;     -- f_measure:f_measure_inst               ; 109                    ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 32                        ; 32                        ; 32                        ; 32                        ; 0                        ; 0                        ; 1188                   ; 1207                   ; 1199                   ; 1198                   ; 1188                   ; 0                  ; 0                      ; 462                            ; 0                     ; 0                                     ; 48                             ;
;     -- hps_reset:hps_reset_inst               ; 1                      ; 2                                     ; 2                                      ; 2                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 68                     ; 0                              ; 0                     ; 0                                     ; 25                             ;
;     -- measure:measure_i1                     ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 55                        ; 0                         ; 0                         ; 0                         ; 1188                     ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 58                             ;
;     -- measure:measure_i2                     ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 63                        ; 0                         ; 0                         ; 1207                     ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 61                             ;
;     -- measure:measure_i3                     ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 59                        ; 0                         ; 1199                     ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 61                             ;
;     -- measure:measure_i4                     ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 59                        ; 1198                     ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 60                             ;
;     -- measure:measure_i5                     ; 55                     ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 1188                     ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 104                            ; 0                     ; 0                                     ; 58                             ;
;     -- pll:pllinst                            ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 0                              ;
;     -- sld_hub:auto_hub                       ; 5                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 68                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 28                     ; 665                            ; 757                   ; 0                                     ; 187                            ;
;     -- sld_signaltap:auto_signaltap_0         ; 254                    ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 462                      ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 104                    ; 0                  ; 665                    ; 64                             ; 66                    ; 0                                     ; 7051                           ;
;     -- soc_system:u0                          ; 588                    ; 0                                     ; 0                                      ; 0                                     ; 8                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 757                    ; 66                             ; 0                     ; 0                                     ; 5713                           ;
;     -- soc_system_hps_0_hps_io_border:border  ; 54                     ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 144                                   ; 0                              ;
;     -- hard_block:auto_generated_inst         ; 130                    ; 12                                    ; 41                                     ; 7                                     ; 132                    ; 17                        ; 17                        ; 17                        ; 17                        ; 48                       ; 25                       ; 58                     ; 61                     ; 61                     ; 60                     ; 58                     ; 0                  ; 187                    ; 7051                           ; 5713                  ; 0                                     ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Partition Interface                           ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Input Ports                            ; 48                     ; 3                                     ; 3                                      ; 3                                     ; 6                      ; 19                        ; 19                        ; 19                        ; 19                        ; 3                        ; 18                       ; 4                      ; 4                      ; 4                      ; 4                      ; 4                      ; 2                  ; 210                    ; 1398                           ; 252                   ; 13                                    ; 584                            ;
;     -- Output Ports                           ; 286                    ; 1                                     ; 1                                      ; 1                                     ; 4                      ; 1                         ; 1                         ; 1                         ; 1                         ; 258                      ; 8                        ; 53                     ; 53                     ; 53                     ; 53                     ; 53                     ; 4                  ; 227                    ; 901                            ; 158                   ; 49                                    ; 472                            ;
;     -- Bidir Ports                            ; 133                    ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 72                    ; 72                                    ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Registered Ports                              ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Registered Input Ports                 ; 0                      ; 1                                     ; 1                                      ; 1                                     ; 6                      ; 1                         ; 1                         ; 1                         ; 1                         ; 2                        ; 4                        ; 4                      ; 4                      ; 4                      ; 4                      ; 4                      ; 0                  ; 3                      ; 891                            ; 60                    ; 0                                     ; 0                              ;
;     -- Registered Output Ports                ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 258                      ; 3                        ; 53                     ; 53                     ; 53                     ; 53                     ; 53                     ; 0                  ; 133                    ; 887                            ; 45                    ; 0                                     ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Port Connectivity                             ;                        ;                                       ;                                        ;                                       ;                        ;                           ;                           ;                           ;                           ;                          ;                          ;                        ;                        ;                        ;                        ;                        ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND              ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 10                        ; 9                         ; 13                        ; 14                        ; 0                        ; 1                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                  ; 5                      ; 37                             ; 49                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND             ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 4                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 64                     ; 2                              ; 9                     ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC              ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 6                         ; 7                         ; 3                         ; 2                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 13                             ; 11                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC             ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 1                              ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source             ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 166                    ; 447                            ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Source            ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout             ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 3                        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ; 171                    ; 461                            ; 46                    ; 0                                     ; 74                             ;
;     -- Output Ports with no Fanout            ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 230                      ; 0                        ; 1                      ; 1                      ; 1                      ; 1                      ; 1                      ; 2                  ; 93                     ; 889                            ; 33                    ; 0                                     ; 0                              ;
+-----------------------------------------------+------------------------+---------------------------------------+----------------------------------------+---------------------------------------+------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+------------------------+--------------------------------+-----------------------+---------------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; ADC_CONVST                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_CONVST                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_CONVST~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SDAT~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[10]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[10]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[11]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[11]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[12]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[12]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[13]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[13]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[14]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[14]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[15]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[15]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[16]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[16]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[17]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[17]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[18]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[18]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[19]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[19]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[20]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[20]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[21]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[21]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[22]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[22]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[23]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[23]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[24]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[24]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[25]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[25]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[25]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[26]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[26]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[26]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[27]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[27]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[28]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[28]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[29]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[29]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[30]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[30]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[31]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[31]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[32]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[32]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[32]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[33]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[33]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[33]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[34]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[34]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[34]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[35]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[35]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[35]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[7]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[8]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[8]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[9]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[9]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|uart_0_external_connection_txd                                                                                                                                                                                                                                                                                                                             ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO09                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[13]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[14]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_cke                                                                                                                                                                                                                                                                                                                                             ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_ck                                                                                                                                                                                                                                                                                                                                              ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dm[0]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dm[1]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dm[2]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dm[3]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_odt                                                                                                                                                                                                                                                                                                                                             ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_we_n                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TX_CLK                                                                                                                                                                                                                                                                                                                      ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO35                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_MDC                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_MDIO                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RX_CLK                                                                                                                                                                                                                                                                                                                      ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RXD0                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RXD1                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RXD2                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RXD3                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RX_CTL                                                                                                                                                                                                                                                                                                                      ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TXD0                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TXD1                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TXD2                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TXD3                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TX_CTL                                                                                                                                                                                                                                                                                                                      ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO0                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO1                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO2                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO3                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_CLK                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_SS0                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO61                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_i2c0_inst_SCL                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_i2c0_inst_SDA                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_i2c1_inst_SCL                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_i2c1_inst_SDA                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO48                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO54                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_BK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO37                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO37[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LCM_BK                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO37[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_D_C                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO41                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LCM_D_C                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_RST_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO44                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO44[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LCM_RST_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO44[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_LCM_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_LCM_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim0_inst_CLK                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_LCM_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_LCM_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim0_inst_MISO                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim0_inst_MOSI                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_LCM_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_LCM_SPIM_SS                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_LCM_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim0_inst_SS0                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO53                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO40                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_CLK                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim1_inst_CLK                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim1_inst_MISO                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim1_inst_MOSI                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim1_inst_SS0                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_uart0_inst_RX                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_uart0_inst_TX                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_CLK                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D0                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D1                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D2                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D3                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D4                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D5                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D6                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D7                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_DIR                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_NXT                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_STP                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- debounce:debounce_inst|data_in[0]                                                                                                                                                                                                                                                                                                                                        ; debounce:debounce_inst                ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- debounce:debounce_inst|data_in[1]                                                                                                                                                                                                                                                                                                                                        ; debounce:debounce_inst                ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- debounce:debounce_inst|data_in[2]                                                                                                                                                                                                                                                                                                                                        ; debounce:debounce_inst                ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- debounce:debounce_inst|data_in[3]                                                                                                                                                                                                                                                                                                                                        ; debounce:debounce_inst                ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_0_                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_10_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_11_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_1_                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_2_                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_3_                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_4_                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_5_                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_6_                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_7_                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_8_                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_9_                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_0_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_10_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_11_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_1_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_2_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_3_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_4_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_5_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_6_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_7_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_8_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADch1_before_9_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.CONVT                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_add_0_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_add_1_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_add_2_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_add_3_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_add_4_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_add_5_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_add_6_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_add_7_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_add_0_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_add_1_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_add_2_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_add_3_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_add_4_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_add_5_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_add_6_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_add_7_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_0_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_10_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_11_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_12_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_13_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_14_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_15_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_1_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_2_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_3_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_4_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_5_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_6_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_7_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_8_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_wdata.data_a_9_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_buf_write                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_0_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_10_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_11_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_12_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_13_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_14_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_15_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_1_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_2_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_3_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_4_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_5_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_6_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_7_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_8_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_wdata_9_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM0_write                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_0_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_10_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_11_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_12_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_1_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_2_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_3_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_4_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_5_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_6_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_7_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_8_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cnt_9_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_0_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_10_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_11_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_12_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_1_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_2_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_3_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_4_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_5_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_6_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_7_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_8_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sample_cntset_9_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sm_cnt_0_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sm_cnt_1_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sm_cnt_2_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sm_cnt_3_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sm_cnt_4_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sm_cnt_5_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sm_cnt_6_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sm_cnt_7_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sm_cnt_8_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sm_cnt_9_                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_0_                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_10_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_11_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_1_                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_2_                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_3_                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_4_                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_5_                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_6_                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_7_                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_8_                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.trigger_9_                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.triggered                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 11110                                                                ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 17280                                                                ;
;     -- 7 input functions                    ; 47                                                                   ;
;     -- 6 input functions                    ; 1202                                                                 ;
;     -- 5 input functions                    ; 4257                                                                 ;
;     -- 4 input functions                    ; 5528                                                                 ;
;     -- <=3 input functions                  ; 6246                                                                 ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 11851                                                                ;
;                                             ;                                                                      ;
; Virtual pins                                ; 30                                                                   ;
; I/O pins                                    ; 338                                                                  ;
; I/O registers                               ; 186                                                                  ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 1830908                                                              ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 5                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 3                                                                    ;
;     -- PLLs                                 ; 3                                                                    ;
;                                             ;                                                                      ;
; Total DLLs                                  ; 1                                                                    ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )                                                        ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )                                                        ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )                                                        ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )                                                        ;
; Maximum fan-out node                        ; pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 5001                                                                 ;
; Total fan-out                               ; 125715                                                               ;
; Average fan-out                             ; 4.02                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; altsyncram:RAM0_buf_wdata_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 405          ; 12           ; 405          ; 12           ; 4860    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4l84:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 4096         ; 443          ; 4096         ; 443          ; 1814528 ; None ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192    ; None ;
; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512     ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 5           ;
; Total number of DSP blocks      ; 5           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 5           ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Sep 02 15:53:09 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35006): Using previously generated Fitter netlist for partition "altera_edge_detector:pulse_cold_reset" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 592
Info (35006): Using previously generated Fitter netlist for partition "altera_edge_detector:pulse_debug_reset" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 612
Info (35006): Using previously generated Fitter netlist for partition "altera_edge_detector:pulse_warm_reset" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 602
Info (35006): Using previously generated Fitter netlist for partition "debounce:debounce_inst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 575
Info (35006): Using previously generated Fitter netlist for partition "f_measure:f_measure_inst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 308
Info (35006): Using previously generated Fitter netlist for partition "debounce_1:debounce_inst1" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 40
Info (35006): Using previously generated Fitter netlist for partition "debounce_1:debounce_inst2" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 47
Info (35006): Using previously generated Fitter netlist for partition "debounce_1:debounce_inst3" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 54
Info (35006): Using previously generated Fitter netlist for partition "debounce_1:debounce_inst4" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 61
Info (35006): Using previously generated Fitter netlist for partition "hps_reset:hps_reset_inst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 585
Info (35006): Using previously generated Fitter netlist for partition "measure:measure_i1" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 71
Info (35006): Using previously generated Fitter netlist for partition "measure:measure_i2" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 80
Info (35006): Using previously generated Fitter netlist for partition "measure:measure_i3" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 89
Info (35006): Using previously generated Fitter netlist for partition "measure:measure_i4" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 98
Info (35006): Using previously generated Fitter netlist for partition "measure:measure_i5" File: A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v Line: 107
Info (35006): Using previously generated Fitter netlist for partition "pll:pllinst" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 315
Info (35007): Using synthesis netlist for partition "soc_system:u0" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 556
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 169
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 917 of its 919 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (35002): Resolved and merged 21 partition(s)
Warning (16710): Found unconnected port hps_reset:hps_reset_inst|probe on design partition hps_reset:hps_reset_inst -- port will be tied to GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 44 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 126 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 70 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "f_measure:f_measure_inst|measure:measure_i1|gate_out", driven by node "f_measure:f_measure_inst|measure:measure_i1|gate_out~reg0", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/measure.v Line: 20
    Warning (35018): Partition port "f_measure:f_measure_inst|measure:measure_i2|gate_out", driven by node "f_measure:f_measure_inst|measure:measure_i2|gate_out~reg0", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/measure.v Line: 20
    Warning (35018): Partition port "f_measure:f_measure_inst|measure:measure_i3|gate_out", driven by node "f_measure:f_measure_inst|measure:measure_i3|gate_out~reg0", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/measure.v Line: 20
    Warning (35018): Partition port "f_measure:f_measure_inst|measure:measure_i4|gate_out", driven by node "f_measure:f_measure_inst|measure:measure_i4|gate_out~reg0", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/measure.v Line: 20
    Warning (35018): Partition port "f_measure:f_measure_inst|measure:measure_i5|gate_out", driven by node "f_measure:f_measure_inst|measure:measure_i5|gate_out~reg0", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/measure.v Line: 20
    Warning (35018): Partition port "pll:pllinst|locked", driven by node "pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll", does not drive logic File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (35018): Partition port "pll:pllinst|outclk_2", driven by node "pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll", does not drive logic File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[0]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a0", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 45
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[1]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a1", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 82
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[2]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a2", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 119
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[3]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a3", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 156
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[4]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a4", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 193
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[5]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a5", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 230
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[6]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a6", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 267
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[7]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a7", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 304
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[8]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a8", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 341
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[9]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a9", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 378
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[10]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a10", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 415
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[11]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a11", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 452
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[12]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a12", does not drive logic File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 489
    Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Warning: OUTCLK port on the PLL is not properly connected on instance pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 41
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 42
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 43
    Warning (15610): No output dependent on input pin "TD_CLK27" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 77
    Warning (15610): No output dependent on input pin "TD_HS" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 78
    Warning (15610): No output dependent on input pin "TD_VS" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 97
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 109
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 206
Info (21057): Implemented 27866 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 161 output pins
    Info (21060): Implemented 133 bidirectional pins
    Info (21061): Implemented 26287 logic cells
    Info (21064): Implemented 575 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 5 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 5141 megabytes
    Info: Processing ended: Sat Sep 02 15:53:57 2023
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:47


