// Seed: 3362095106
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_4 = 1;
  assign id_2 = id_4;
  uwire id_5;
  assign id_4 = 1 * 1;
  assign id_4 = id_5;
  assign id_2 = id_1;
  always @(posedge !1'd0 - 1'h0);
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_4 = id_4;
endmodule
