
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003917                       # Number of seconds simulated
sim_ticks                                  3916507721                       # Number of ticks simulated
final_tick                               114521120721                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52143                       # Simulator instruction rate (inst/s)
host_op_rate                                   106022                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51053998                       # Simulator tick rate (ticks/s)
host_mem_usage                                4599300                       # Number of bytes of host memory used
host_seconds                                    76.71                       # Real time elapsed on the host
sim_insts                                     4000008                       # Number of instructions simulated
sim_ops                                       8133249                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst        49664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       151424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       149696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        48704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       153664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        52672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       147136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             805248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        49664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        48704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        52672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        202816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        28224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         2366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         2401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         2299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           441                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                441                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst             16341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             32682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             16341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             32682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             16341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data             32682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             16341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data             32682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     12680685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     38663016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     13154576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     38221806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     12435568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     39234954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     13448716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     37568163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             205603578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        16341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        16341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        16341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        16341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     12680685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     13154576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     12435568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     13448716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51784910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7206420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7206420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7206420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            16341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            32682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            16341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            32682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            16341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data            32682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            16341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data            32682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     12680685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     38663016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     13154576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     38221806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     12435568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     39234954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     13448716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     37568163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            212809998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       12570                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        441                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      441                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 801408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   25024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  804480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               12                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3907408078                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12570                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  441                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.930470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.276976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   124.879772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5486     73.64%     73.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1373     18.43%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          234      3.14%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          122      1.64%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           97      1.30%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           74      0.99%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      0.20%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.21%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     528.391304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    253.831943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1290.628344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            12     52.17%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9     39.13%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      4.35%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            23                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.967004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.087115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     52.17%     52.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10     43.48%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    469155684                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               703943184                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   62610000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     37466.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56216.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       204.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    205.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     236                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     300315.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 26924940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14310945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                41947500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 871740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         287036880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            150773550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             14074080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       775173210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       396055200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        237793815                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1945226640                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            496.675062                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3542120545                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     21654418                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     121894000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    817284681                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1031400908                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     224305468                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1699958246                       # Time in different power states
system.mem_ctrls_1.actEnergy                 26268060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 13961805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                47459580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1169280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         311007840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            165947520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14008320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       833763510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       437139360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        175484565                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2026264710                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            517.366527                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3512098279                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     22904000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     132052000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    549158971                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1138395372                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     245626582                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1828360796                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     3916507721                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              11                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          5                       # Number of instructions committed
system.cpu0.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           9                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        11                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     77.78%     77.78% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     22.22%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         9                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            46104                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          127.256663                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             371867                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            46104                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.065829                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     110660151560                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.015953                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   127.240710                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000125                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.994068                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994193                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3418848                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3418848                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       296644                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         296644                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76207                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76207                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       372851                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          372851                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       372851                       # number of overall hits
system.cpu0.dcache.overall_hits::total         372851                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        44596                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        44598                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4128                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4128                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        48724                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         48726                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        48724                       # number of overall misses
system.cpu0.dcache.overall_misses::total        48726                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1135811327                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1135811327                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    273374773                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    273374773                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1409186100                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1409186100                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1409186100                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1409186100                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       341240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       341242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        80335                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        80335                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus0.data       421575                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       421577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       421575                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       421577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.130688                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.130693                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.051385                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051385                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.115576                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.115580                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.115576                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.115580                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25468.905888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25467.763734                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 66224.508963                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66224.508963                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28921.806502                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28920.619382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28921.806502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28920.619382                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         8120                       # number of writebacks
system.cpu0.dcache.writebacks::total             8120                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          985                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          985                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1509                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1509                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         2494                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2494                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         2494                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2494                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        43611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        43611                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2619                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2619                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        46230                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        46230                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        46230                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        46230                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1030251901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1030251901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    156654813                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    156654813                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1186906714                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1186906714                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1186906714                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1186906714                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.127802                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.127801                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.032601                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.032601                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.109660                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.109660                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.109660                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.109660                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23623.670656                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23623.670656                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 59814.743414                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59814.743414                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25673.950119                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25673.950119                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25673.950119                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25673.950119                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            43826                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.704241                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             252718                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            43826                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.766394                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     110627606250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.008384                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   127.695857                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000065                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.997624                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997689                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2908546                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2908546                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       314114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         314120                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       314114                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          314120                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       314114                       # number of overall hits
system.cpu0.icache.overall_hits::total         314120                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        43953                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        43954                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        43953                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         43954                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        43953                       # number of overall misses
system.cpu0.icache.overall_misses::total        43954                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1048600392                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1048600392                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1048600392                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1048600392                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1048600392                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1048600392                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       358067                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       358074                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst            7                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst       358067                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       358074                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst            7                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       358067                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       358074                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.122751                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122751                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.122751                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122751                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.122751                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122751                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 23857.311037                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23856.768258                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 23857.311037                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23856.768258                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 23857.311037                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23856.768258                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        43826                       # number of writebacks
system.cpu0.icache.writebacks::total            43826                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        43953                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        43953                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        43953                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        43953                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        43953                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        43953                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    975374694                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    975374694                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    975374694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    975374694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    975374694                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    975374694                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.122751                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122748                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.122751                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122748                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.122751                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122748                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 22191.311037                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22191.311037                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 22191.311037                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22191.311037                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 22191.311037                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22191.311037                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     3916507721                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              11                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          5                       # Number of instructions committed
system.cpu1.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           9                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        11                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     77.78%     77.78% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::MemRead                       2     22.22%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         9                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            46100                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          127.257975                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             371857                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            46100                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.066312                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     110660146562                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.015991                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   127.241984                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000125                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.994078                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3418700                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3418700                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       296627                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         296627                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        76207                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         76207                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       372834                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          372834                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       372834                       # number of overall hits
system.cpu1.dcache.overall_hits::total         372834                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        44595                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        44597                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4128                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4128                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        48723                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         48725                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        48723                       # number of overall misses
system.cpu1.dcache.overall_misses::total        48725                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1126819925                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1126819925                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    289090151                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    289090151                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1415910076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1415910076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1415910076                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1415910076                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       341222                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       341224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        80335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        80335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::switch_cpus1.data       421557                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       421559                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       421557                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       421559                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.130692                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130697                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.051385                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.051385                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.115579                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.115583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.115579                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.115583                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25267.853459                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25266.720295                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 70031.528828                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70031.528828                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29060.404244                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29059.211411                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29060.404244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29059.211411                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         8143                       # number of writebacks
system.cpu1.dcache.writebacks::total             8143                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          987                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1509                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1509                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2496                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2496                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2496                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2496                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        43608                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        43608                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2619                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2619                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46227                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46227                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46227                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46227                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1021851096                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1021851096                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    165148081                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    165148081                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1186999177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1186999177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1186999177                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1186999177                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.127799                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.127799                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.032601                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032601                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.109658                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.109657                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.109658                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109657                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23432.652174                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23432.652174                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 63057.686522                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63057.686522                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25677.616480                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25677.616480                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25677.616480                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25677.616480                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            43823                       # number of replacements
system.cpu1.icache.tags.tagsinuse          127.706736                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             252721                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            43823                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.766858                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     110627385505                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.008423                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   127.698313                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000066                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.997643                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997709                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2908399                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2908399                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst            6                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       314099                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         314105                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst            6                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       314099                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          314105                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst            6                       # number of overall hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       314099                       # number of overall hits
system.cpu1.icache.overall_hits::total         314105                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        43950                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        43951                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        43950                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         43951                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        43950                       # number of overall misses
system.cpu1.icache.overall_misses::total        43951                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   1048296347                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1048296347                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   1048296347                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1048296347                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   1048296347                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1048296347                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       358049                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       358056                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst            7                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst       358049                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       358056                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst            7                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       358049                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       358056                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.122749                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.122749                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.122749                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.122749                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.122749                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.122749                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23852.021547                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23851.478851                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23852.021547                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23851.478851                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23852.021547                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23851.478851                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        43823                       # number of writebacks
system.cpu1.icache.writebacks::total            43823                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        43950                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        43950                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        43950                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        43950                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        43950                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        43950                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    975075647                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    975075647                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    975075647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    975075647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    975075647                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    975075647                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.122749                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.122746                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.122749                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.122746                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.122749                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.122746                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 22186.021547                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22186.021547                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 22186.021547                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22186.021547                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 22186.021547                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22186.021547                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     3916507721                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              11                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          5                       # Number of instructions committed
system.cpu2.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           9                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        11                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     77.78%     77.78% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu2.op_class::MemRead                       2     22.22%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         9                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            46104                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          127.254053                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             371870                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            46104                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.065894                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     110660195709                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.016027                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   127.238027                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000125                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.994047                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994172                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3418920                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3418920                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       296652                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         296652                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        76208                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         76208                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       372860                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          372860                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       372860                       # number of overall hits
system.cpu2.dcache.overall_hits::total         372860                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        44597                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        44599                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4127                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4127                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        48724                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         48726                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        48724                       # number of overall misses
system.cpu2.dcache.overall_misses::total        48726                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1130817492                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1130817492                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    285526577                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    285526577                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1416344069                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1416344069                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1416344069                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1416344069                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       341249                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       341251                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        80335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        80335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::switch_cpus2.data       421584                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       421586                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       421584                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       421586                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.130688                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.130693                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.051372                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.051372                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.115574                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.115578                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.115574                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.115578                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25356.357872                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25355.220790                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 69185.019869                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69185.019869                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29068.714986                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29067.521836                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29068.714986                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29067.521836                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         8101                       # number of writebacks
system.cpu2.dcache.writebacks::total             8101                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          984                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          984                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1509                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1509                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2493                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2493                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2493                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2493                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        43613                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        43613                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         2618                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2618                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46231                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46231                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46231                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46231                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1024682463                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1024682463                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    162040991                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    162040991                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1186723454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1186723454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1186723454                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1186723454                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.127804                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.127803                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.032589                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.032589                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.109660                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.109660                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.109660                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.109660                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 23494.885997                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 23494.885997                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 61894.954545                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61894.954545                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25669.430772                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25669.430772                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25669.430772                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25669.430772                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            43832                       # number of replacements
system.cpu2.icache.tags.tagsinuse          127.702036                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             252703                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            43832                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             5.765263                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     110627556270                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.008443                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   127.693593                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000066                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.997606                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.997672                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2908528                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2908528                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst            6                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       314105                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         314111                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst            6                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       314105                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          314111                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst            6                       # number of overall hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       314105                       # number of overall hits
system.cpu2.icache.overall_hits::total         314111                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        43959                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        43960                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        43959                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         43960                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        43959                       # number of overall misses
system.cpu2.icache.overall_misses::total        43960                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1046932726                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1046932726                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1046932726                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1046932726                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1046932726                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1046932726                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       358064                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       358071                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst            7                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst       358064                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       358071                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst            7                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       358064                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       358071                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.122769                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.122769                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.142857                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.122769                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.122769                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.142857                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.122769                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.122769                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 23816.117883                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23815.576115                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 23816.117883                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23815.576115                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 23816.117883                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23815.576115                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        43832                       # number of writebacks
system.cpu2.icache.writebacks::total            43832                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        43959                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        43959                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        43959                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        43959                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        43959                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        43959                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    973697032                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    973697032                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    973697032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    973697032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    973697032                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    973697032                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.122769                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.122766                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.122769                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.122766                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.122769                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.122766                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 22150.117883                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22150.117883                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 22150.117883                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22150.117883                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 22150.117883                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22150.117883                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     3916507721                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                              11                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          5                       # Number of instructions committed
system.cpu3.committedOps                            9                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           9                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        11                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     77.78%     77.78% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::MemRead                       2     22.22%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                         9                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            46105                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          127.256632                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             371854                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            46105                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.065373                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     110660156558                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.016010                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   127.240622                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000125                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.994067                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994192                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          3418913                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         3418913                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       296651                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         296651                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        76199                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         76199                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       372850                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          372850                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       372850                       # number of overall hits
system.cpu3.dcache.overall_hits::total         372850                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        44597                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        44599                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4136                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4136                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        48733                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         48735                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        48733                       # number of overall misses
system.cpu3.dcache.overall_misses::total        48735                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1127088984                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1127088984                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    282431982                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    282431982                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1409520966                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1409520966                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1409520966                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1409520966                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       341248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       341250                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        80335                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        80335                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::switch_cpus3.data       421583                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       421585                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       421583                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       421585                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.130688                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.130693                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.051484                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.051484                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.115595                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.115599                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.115595                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.115599                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 25272.753414                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25271.620081                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 68286.262573                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68286.262573                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28923.336671                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28922.149708                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28923.336671                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28922.149708                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         8115                       # number of writebacks
system.cpu3.dcache.writebacks::total             8115                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          984                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          984                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1517                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1517                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2501                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2501                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2501                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2501                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        43613                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        43613                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         2619                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2619                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        46232                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        46232                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        46232                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        46232                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1021657840                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1021657840                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    161552853                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    161552853                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1183210693                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1183210693                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1183210693                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1183210693                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.127804                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.127804                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.032601                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.032601                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.109663                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.109662                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.109663                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.109662                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23425.534588                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23425.534588                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 61684.938144                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61684.938144                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25592.894381                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25592.894381                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25592.894381                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25592.894381                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            43827                       # number of replacements
system.cpu3.icache.tags.tagsinuse          127.705105                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             252700                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            43827                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.765852                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     110627457143                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.008434                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   127.696671                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000066                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.997630                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.997696                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2908475                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2908475                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst            6                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       314104                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         314110                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst            6                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       314104                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          314110                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst            6                       # number of overall hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       314104                       # number of overall hits
system.cpu3.icache.overall_hits::total         314110                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        43954                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        43955                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        43954                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         43955                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        43954                       # number of overall misses
system.cpu3.icache.overall_misses::total        43955                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   1052667931                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1052667931                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   1052667931                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1052667931                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   1052667931                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1052667931                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       358058                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       358065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst            7                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::switch_cpus3.inst       358058                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       358065                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst            7                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       358058                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       358065                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.122757                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.122757                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.142857                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.122757                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.122757                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.142857                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.122757                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.122757                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 23949.309073                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23948.764213                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 23949.309073                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23948.764213                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 23949.309073                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23948.764213                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        43827                       # number of writebacks
system.cpu3.icache.writebacks::total            43827                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        43954                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        43954                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        43954                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        43954                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        43954                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        43954                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    979440567                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    979440567                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    979440567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    979440567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    979440567                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    979440567                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.122757                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.122754                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.122757                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.122754                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.122757                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.122754                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22283.309073                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22283.309073                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22283.309073                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22283.309073                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22283.309073                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22283.309073                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2339                       # number of replacements
system.l2.tags.tagsinuse                  7511.164584                       # Cycle average of tags in use
system.l2.tags.total_refs                       19488                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2339                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.331766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        6.470599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   589.516892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1276.029631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   587.673367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1282.233313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   593.298049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1285.281929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   585.557307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1293.103512                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.035981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.077883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.035869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.078261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.036212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.078447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.035740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.078925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.458445                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8983                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.628601                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5776382                       # Number of tag accesses
system.l2.tags.data_accesses                  5776382                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        32479                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32479                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       175308                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           175308                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data         1630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6520                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        43177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        43145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        43198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        43131                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             172651                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        42234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        42256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        42199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        42305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            168994                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        43177                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        43864                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        43145                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43887                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        43198                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43830                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        43131                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        43933                       # number of demand (read+write) hits
system.l2.demand_hits::total                   348165                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        43177                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        43864                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        43145                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43887                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        43198                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43830                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        43131                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        43933                       # number of overall hits
system.l2.overall_hits::total                  348165                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data          989                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          988                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3955                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          761                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3169                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1377                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1351                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1414                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         1308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5458                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst          776                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2366                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          805                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2339                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          761                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2401                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          823                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2299                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12582                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu0.data                 2                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu1.data                 2                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu2.data                 2                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu3.data                 2                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst          776                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2366                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          805                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2339                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          761                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2401                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          823                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2299                       # number of overall misses
system.l2.overall_misses::total                 12582                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data    120855805                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    129369065                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    126260309                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    125830481                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     502315660                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst     84970165                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst     86476229                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst     83505751                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst     88947740                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    343899885                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data    176215319                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data    167724550                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data    171303951                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data    166560849                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    681804669                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     84970165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    297071124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     86476229                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    297093615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     83505751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    297564260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     88947740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    292391330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1528020214                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     84970165                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    297071124                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     86476229                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    297093615                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     83505751                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    297564260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     88947740                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    292391330                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1528020214                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        32479                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32479                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       175308                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       175308                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         2619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        43953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        43950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        43959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        43954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         175820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        43611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        43607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        43613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data        43613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        174452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        43953                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        46230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        43950                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        46226                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        43959                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        46231                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        43954                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        46232                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               360747                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        43953                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        46230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        43950                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        46226                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        43959                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        46231                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        43954                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        46232                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              360747                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.377625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.377243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.377005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.378389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.377566                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.017655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.018316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.017312                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.018724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018024                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.031575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.030981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.032422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.029991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031287                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.017655                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.051179                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.018316                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.050599                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.017312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.051935                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.018724                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.049727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.034878                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.017655                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.051179                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.018316                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.050599                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.017312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.051935                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.018724                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.049727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.034878                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 122200.005056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 130940.349190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 127923.312057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 126973.240161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127007.752212                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 109497.635309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 107423.886957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 109731.604468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 108077.448360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 108520.001578                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 127970.456790                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 124148.445596                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 121148.480198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 127340.098624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124918.407658                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 109497.635309                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 125558.378698                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 107423.886957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 127017.364258                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 109731.604468                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 123933.469388                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 108077.448360                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 127181.961722                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 121444.938325                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 109497.635309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 125558.378698                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 107423.886957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 127017.364258                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 109731.604468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 123933.469388                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 108077.448360                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 127181.961722                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 121444.938325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  441                       # number of writebacks
system.l2.writebacks::total                       441                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          989                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          988                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3955                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst          776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst          761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst          823                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3165                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data         1377                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data         1351                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data         1414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data         1308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5450                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12570                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12570                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    103968067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    112491067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    109391062                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    108916124                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    434766320                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst     71712061                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst     72724635                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst     70508790                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst     74889178                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    289834664                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data    152707213                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data    144685531                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data    147176438                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data    144249313                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    588818495                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     71712061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    256675280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     72724635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    257176598                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     70508790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    256567500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     74889178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    253165437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1313419479                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     71712061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    256675280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     72724635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    257176598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     70508790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    256567500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     74889178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    253165437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1313419479                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.377625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.377243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.377005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.378389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.377566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.017655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.018316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.017312                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.018724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.031575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.030981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.032422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.029991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031241                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.017655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.051179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.018316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.050599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.017312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.051935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.018724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.049727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.034844                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.017655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.051179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.018316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.050599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.017312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.051935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.018724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.049727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.034844                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 105124.435794                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 113857.355263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 110831.876393                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 109905.271443                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109928.273072                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 92412.449742                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 90341.161491                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 92652.812089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 90995.356015                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91574.933333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 110898.484386                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 107095.137676                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 104085.175389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 110282.349388                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108040.090826                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92412.449742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108484.902790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90341.161491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109951.516888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92652.812089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106858.600583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90995.356015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 110119.807308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104488.423150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92412.449742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108484.902790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90341.161491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109951.516888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92652.812089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106858.600583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90995.356015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 110119.807308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104488.423150                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         14864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8627                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          441                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1841                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3955                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3955                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8627                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        27446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        27446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  27446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       833472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       833472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  833472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12582                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12582    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12582                       # Request fanout histogram
system.membus.reqLayer8.occupancy            23902492                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           68493471                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON   3916507721                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                 4701679                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts            1000001                       # Number of instructions committed
system.switch_cpus0.committedOps              2033312                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps               418776                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      4.701674                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.212690                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass          749      0.04%      0.04% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu        1647448     81.02%     81.06% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult          1556      0.08%     81.14% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv             15      0.00%     81.14% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd         2648      0.13%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead        298926     14.70%     95.97% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite        79007      3.89%     99.85% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead         1635      0.08%     99.93% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite         1328      0.07%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total         2033312                       # Class of committed instruction
system.switch_cpus0.tickCycles                2902564                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles                1799115                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON   3916507721                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                 4701679                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts             999917                       # Number of instructions committed
system.switch_cpus1.committedOps              2033131                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps               418762                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      4.702069                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.212672                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass          749      0.04%      0.04% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu        1647293     81.02%     81.06% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult          1556      0.08%     81.14% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv             15      0.00%     81.14% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd         2648      0.13%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead        298900     14.70%     95.97% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite        79007      3.89%     99.85% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead         1635      0.08%     99.93% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite         1328      0.07%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total         2033131                       # Class of committed instruction
system.switch_cpus1.tickCycles                2902437                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles                1799242                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON   3916507721                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                 4701668                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts            1000022                       # Number of instructions committed
system.switch_cpus2.committedOps              2033357                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps               418776                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      4.701565                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.212695                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass          749      0.04%      0.04% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu        1647487     81.02%     81.06% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult          1556      0.08%     81.14% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv             15      0.00%     81.14% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd         2648      0.13%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead        298932     14.70%     95.97% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite        79007      3.89%     99.85% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead         1635      0.08%     99.93% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite         1328      0.07%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total         2033357                       # Class of committed instruction
system.switch_cpus2.tickCycles                2902700                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles                1798968                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON   3916507721                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                 4701679                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts            1000048                       # Number of instructions committed
system.switch_cpus3.committedOps              2033413                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps               418804                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      4.701453                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.212700                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass          749      0.04%      0.04% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu        1647535     81.02%     81.06% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult          1556      0.08%     81.14% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv             15      0.00%     81.14% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd         2648      0.13%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead        298940     14.70%     95.97% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite        79007      3.89%     99.85% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead         1635      0.08%     99.93% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite         1328      0.07%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total         2033413                       # Class of committed instruction
system.switch_cpus3.tickCycles                2902850                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles                1798829                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests       720468                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       359721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             60                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           60                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114521120721                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            350270                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        32920                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       175308                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10475                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        175820                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       174452                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       131734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       138568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       131725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       138556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       131752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       138569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       131737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       138572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1081213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5617920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3478528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5617536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3479744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5618688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3477312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5618048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      3478272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               36386048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2339                       # Total snoops (count)
system.tol2bus.snoopTraffic                     28224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           363086                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000165                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012854                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 363026     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     60      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             363086                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          946312990                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109875985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         115615296                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         109869318                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         115594486                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         109891813                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         115613633                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        109883477                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            2.8                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        115614469                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            3.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.397114                       # Number of seconds simulated
sim_ticks                                397114101629                       # Number of ticks simulated
final_tick                               511635222350                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71221                       # Simulator instruction rate (inst/s)
host_op_rate                                   140012                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70087230                       # Simulator tick rate (ticks/s)
host_mem_usage                                4679992                       # Number of bytes of host memory used
host_seconds                                  5666.00                       # Real time elapsed on the host
sim_insts                                   403540509                       # Number of instructions simulated
sim_ops                                     793305347                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst       846848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     19262528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       858432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     19334528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       919808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     19404672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       876160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     19350848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           80853824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       846848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       858432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       919808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       876160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3501248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     62790080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62790080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        13232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       300977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        13413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       302102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        14372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       303198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        13690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       302357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1263341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        981095                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             981095                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      2132505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     48506280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2161676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     48687589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2316231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     48864223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2206318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     48728685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             203603508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2132505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2161676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2316231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2206318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8816730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       158115967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            158115967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       158115967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2132505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     48506280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2161676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     48687589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2316231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     48864223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2206318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     48728685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            361719474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1263342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     981095                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1263342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   981095                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               80709888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  144000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62789824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                80853888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             62790080                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             81538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             78596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             85086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             84947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             83332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             91066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             89378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             68430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            71456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            71189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            79189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            70686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            75312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            81624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             63261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             62696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             56576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            56539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            63266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            63522                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  397123099695                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1263342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               981095                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1026316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  193176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  56714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  60036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  60234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  60184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  61017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1104459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.926793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.967246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   132.662559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       682560     61.80%     61.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       276960     25.08%     86.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77224      6.99%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30434      2.76%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17938      1.62%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8421      0.76%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4979      0.45%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3145      0.28%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2798      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1104459                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        58799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.452848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.294838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.627021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           3218      5.47%      5.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         50447     85.80%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3713      6.31%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           897      1.53%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           318      0.54%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           134      0.23%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           31      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           20      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         58799                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        58799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.685505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.655917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38916     66.18%     66.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2421      4.12%     70.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14875     25.30%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2290      3.89%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              240      0.41%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               40      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         58799                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  37848825602                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             61494300602                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 6305460000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     30012.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48762.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       203.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    203.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   680937                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  456777                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     176936.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4286570400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2278343430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4878597780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2662528860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32288268480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          34229202240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1214938080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     99556605840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     32499684480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6889030275                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           220798284555                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            550.568181                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         319221613862                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1394294036                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13560834000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  18999132628                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  83596806986                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   62937359731                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 216625674248                       # Time in different power states
system.mem_ctrls_1.actEnergy               3652531260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1941351225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4215006180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2460807180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         31984636320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          34384528380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1296469920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     91781058000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     35386636320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9434037735                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           216551570190                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            539.982499                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         318701174370                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1611205537                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13426424000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  28241332708                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  91015095428                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   63374589432                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 199445454524                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                  27                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          4092217                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39466858                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4092345                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.644069                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data          128                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        355197081                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       355197081                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     29608470                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       29608470                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      9857404                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9857404                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     39465874                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39465874                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     39465874                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39465874                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      3799170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3799170                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       623064                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       623064                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      4422234                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4422234                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      4422234                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4422234                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  94439160886                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  94439160886                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  47100300674                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  47100300674                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 141539461560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 141539461560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 141539461560                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 141539461560                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     33407640                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     33407640                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     10480468                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10480468                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43888108                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43888108                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43888108                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43888108                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.113722                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113722                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.059450                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059450                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.100762                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100762                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.100762                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100762                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24857.840235                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24857.840235                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75594.643045                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75594.643045                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32006.325663                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32006.325663                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32006.325663                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32006.325663                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      2283197                       # number of writebacks
system.cpu0.dcache.writebacks::total          2283197                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80576                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80576                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       249441                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       249441                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       330017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       330017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       330017                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       330017                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      3718594                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3718594                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       373623                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       373623                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      4092217                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4092217                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      4092217                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4092217                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  85826312404                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  85826312404                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  25945881661                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  25945881661                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 111772194065                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 111772194065                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 111772194065                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 111772194065                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.111310                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.111310                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.035649                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035649                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.093242                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.093242                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.093242                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.093242                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23080.312721                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23080.312721                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69444.016190                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69444.016190                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27313.359498                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27313.359498                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27313.359498                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27313.359498                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          5696568                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           30435103                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          5696696                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.342589                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294258728                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294258728                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     30373701                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30373701                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     30373701                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30373701                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     30373701                       # number of overall hits
system.cpu0.icache.overall_hits::total       30373701                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      5696569                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5696569                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      5696569                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5696569                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      5696569                       # number of overall misses
system.cpu0.icache.overall_misses::total      5696569                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst 127613668273                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 127613668273                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst 127613668273                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 127613668273                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst 127613668273                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 127613668273                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     36070270                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36070270                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     36070270                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36070270                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     36070270                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36070270                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.157930                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.157930                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.157930                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.157930                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.157930                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.157930                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 22401.847195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22401.847195                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 22401.847195                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22401.847195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 22401.847195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22401.847195                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      5696568                       # number of writebacks
system.cpu0.icache.writebacks::total          5696568                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      5696569                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      5696569                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      5696569                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      5696569                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      5696569                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      5696569                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst 118123185985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 118123185985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst 118123185985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 118123185985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst 118123185985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 118123185985                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.157930                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157930                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.157930                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157930                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.157930                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157930                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 20735.847487                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20735.847487                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 20735.847487                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20735.847487                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 20735.847487                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20735.847487                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                  27                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          4085513                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           39407877                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4085641                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.645458                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data          128                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        354658305                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       354658305                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     29564774                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       29564774                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      9842126                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9842126                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     39406900                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39406900                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     39406900                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39406900                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      3792883                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3792883                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       621816                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       621816                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      4414699                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4414699                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      4414699                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4414699                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  94396801170                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  94396801170                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  47849595836                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  47849595836                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 142246397006                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 142246397006                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 142246397006                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 142246397006                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     33357657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33357657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     10463942                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10463942                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     43821599                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     43821599                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     43821599                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     43821599                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.113704                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.113704                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.059425                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.059425                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.100743                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.100743                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.100743                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.100743                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24887.875837                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24887.875837                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 76951.374419                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76951.374419                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32221.086195                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32221.086195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32221.086195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32221.086195                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      2165194                       # number of writebacks
system.cpu1.dcache.writebacks::total          2165194                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80346                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80346                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       248841                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       248841                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       329187                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       329187                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       329187                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       329187                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      3712537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3712537                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       372975                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       372975                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      4085512                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4085512                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      4085512                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4085512                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  85777316177                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  85777316177                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  26325695508                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  26325695508                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 112103011685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 112103011685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 112103011685                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 112103011685                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.111295                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.111295                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.035644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.093231                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.093231                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.093231                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.093231                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23104.770721                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23104.770721                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70583.002904                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70583.002904                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27439.158589                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27439.158589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27439.158589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27439.158589                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          5687317                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30389079                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          5687445                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.343186                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        293807421                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       293807421                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     30327695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30327695                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     30327695                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30327695                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     30327695                       # number of overall hits
system.cpu1.icache.overall_hits::total       30327695                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      5687318                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5687318                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      5687318                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5687318                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      5687318                       # number of overall misses
system.cpu1.icache.overall_misses::total      5687318                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst 127553516510                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 127553516510                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst 127553516510                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 127553516510                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst 127553516510                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 127553516510                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     36015013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36015013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     36015013                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36015013                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     36015013                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36015013                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.157915                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.157915                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.157915                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.157915                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.157915                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.157915                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 22427.709601                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22427.709601                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 22427.709601                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22427.709601                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 22427.709601                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22427.709601                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      5687317                       # number of writebacks
system.cpu1.icache.writebacks::total          5687317                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      5687318                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      5687318                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      5687318                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      5687318                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      5687318                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      5687318                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst 118078446388                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 118078446388                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst 118078446388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 118078446388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst 118078446388                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 118078446388                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.157915                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.157915                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.157915                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.157915                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.157915                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.157915                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 20761.709893                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20761.709893                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 20761.709893                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20761.709893                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 20761.709893                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20761.709893                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                  27                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          4084653                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           39403616                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4084781                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.646445                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data          128                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        354616333                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       354616333                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     29561173                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       29561173                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      9841453                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9841453                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     39402626                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        39402626                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     39402626                       # number of overall hits
system.cpu2.dcache.overall_hits::total       39402626                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      3792006                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3792006                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       621828                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       621828                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      4413834                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4413834                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      4413834                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4413834                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  94604405595                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  94604405595                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  47485970511                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  47485970511                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 142090376106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 142090376106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 142090376106                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 142090376106                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     33353179                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     33353179                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     10463281                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     10463281                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     43816460                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     43816460                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     43816460                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     43816460                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.113692                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.113692                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.059430                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.059430                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.100735                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.100735                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.100735                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.100735                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 24948.379722                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24948.379722                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 76365.121080                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76365.121080                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32192.052557                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32192.052557                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32192.052557                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32192.052557                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      2111693                       # number of writebacks
system.cpu2.dcache.writebacks::total          2111693                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80313                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80313                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       248868                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       248868                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       329181                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       329181                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       329181                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       329181                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      3711693                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3711693                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       372960                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       372960                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      4084653                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4084653                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      4084653                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4084653                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  85946465157                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  85946465157                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  26128711000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  26128711000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 112075176157                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 112075176157                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 112075176157                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 112075176157                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.111285                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.111285                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.035645                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035645                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.093222                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.093222                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.093222                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.093222                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 23155.596424                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 23155.596424                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 70057.676426                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70057.676426                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27438.114365                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27438.114365                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27438.114365                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27438.114365                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          5687310                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30384234                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          5687438                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             5.342341                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        293768398                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       293768398                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     30322826                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30322826                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     30322826                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30322826                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     30322826                       # number of overall hits
system.cpu2.icache.overall_hits::total       30322826                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      5687310                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      5687310                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      5687310                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       5687310                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      5687310                       # number of overall misses
system.cpu2.icache.overall_misses::total      5687310                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst 127558892692                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 127558892692                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst 127558892692                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 127558892692                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst 127558892692                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 127558892692                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     36010136                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36010136                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     36010136                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36010136                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     36010136                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36010136                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.157936                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.157936                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.157936                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.157936                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.157936                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.157936                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 22428.686443                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22428.686443                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 22428.686443                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22428.686443                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 22428.686443                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22428.686443                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      5687310                       # number of writebacks
system.cpu2.icache.writebacks::total          5687310                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      5687310                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      5687310                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      5687310                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      5687310                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      5687310                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      5687310                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst 118083834232                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 118083834232                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst 118083834232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 118083834232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst 118083834232                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 118083834232                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.157936                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.157936                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.157936                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.157936                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.157936                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.157936                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 20762.686443                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20762.686443                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 20762.686443                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20762.686443                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 20762.686443                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20762.686443                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                  27                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON   397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          4085377                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           39406811                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4085505                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.645518                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data          128                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        354647329                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       354647329                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     29563932                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       29563932                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      9841883                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9841883                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     39405815                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        39405815                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     39405815                       # number of overall hits
system.cpu3.dcache.overall_hits::total       39405815                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      3792700                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3792700                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       621729                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       621729                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      4414429                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4414429                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      4414429                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4414429                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  94455819220                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  94455819220                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  47652916206                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  47652916206                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 142108735426                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 142108735426                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 142108735426                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 142108735426                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     33356632                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     33356632                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     10463612                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     10463612                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     43820244                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     43820244                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     43820244                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     43820244                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.113702                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.113702                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.059418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.059418                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.100739                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.100739                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.100739                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.100739                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 24904.637651                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24904.637651                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 76645.799385                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76645.799385                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32191.872477                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32191.872477                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32191.872477                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32191.872477                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      2066927                       # number of writebacks
system.cpu3.dcache.writebacks::total          2066927                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80289                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80289                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       248764                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       248764                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       329053                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       329053                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       329053                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       329053                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      3712411                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3712411                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       372965                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       372965                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      4085376                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4085376                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      4085376                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4085376                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  85882205871                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  85882205871                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  26227835501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  26227835501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 112110041372                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 112110041372                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 112110041372                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 112110041372                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.111295                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.111295                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.035644                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035644                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.093230                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.093230                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.093230                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.093230                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23133.808695                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23133.808695                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 70322.511498                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70322.511498                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27441.792719                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27441.792719                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27441.792719                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27441.792719                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          5687312                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30388331                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          5687440                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.343060                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        293801176                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       293801176                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     30326921                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30326921                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     30326921                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30326921                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     30326921                       # number of overall hits
system.cpu3.icache.overall_hits::total       30326921                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      5687312                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      5687312                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      5687312                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       5687312                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      5687312                       # number of overall misses
system.cpu3.icache.overall_misses::total      5687312                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 127572973724                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 127572973724                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 127572973724                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 127572973724                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 127572973724                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 127572973724                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     36014233                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36014233                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     36014233                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36014233                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     36014233                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36014233                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.157918                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.157918                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.157918                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.157918                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.157918                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.157918                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 22431.154423                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22431.154423                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 22431.154423                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22431.154423                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 22431.154423                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22431.154423                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      5687312                       # number of writebacks
system.cpu3.icache.writebacks::total          5687312                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      5687312                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      5687312                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      5687312                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      5687312                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      5687312                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      5687312                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 118097911932                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 118097911932                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 118097911932                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 118097911932                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 118097911932                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 118097911932                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.157918                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.157918                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.157918                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.157918                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.157918                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.157918                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 20765.154423                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20765.154423                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 20765.154423                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20765.154423                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 20765.154423                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20765.154423                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1259983                       # number of replacements
system.l2.tags.tagsinuse                 16347.329550                       # Cycle average of tags in use
system.l2.tags.total_refs                    77634708                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1276367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     60.824753                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              122367679000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      199.865874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.018690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.185779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.017832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.045222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.014530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.158993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.017084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.037460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   483.749288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3524.746686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   503.081670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  3457.509135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   490.102393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3527.300975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   502.913394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3657.564544                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.012199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.029526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.215133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.030706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.211030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.029913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.215289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.030695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.223240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997762                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8748                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4877                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 626966284                       # Number of tag accesses
system.l2.tags.data_accesses                626966284                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8627011                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8627011                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     22758499                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22758499                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data       178672                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       178517                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       179046                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       178856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                715091                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      5683337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      5673905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      5672938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      5673622                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22703802                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      3612568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      3604894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      3602408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      3604163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14424033                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst      5683337                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      3791240                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      5673905                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      3783411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      5672938                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      3781454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5673622                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      3783019                       # number of demand (read+write) hits
system.l2.demand_hits::total                 37842926                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      5683337                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      3791240                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      5673905                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      3783411                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      5672938                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      3781454                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5673622                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      3783019                       # number of overall hits
system.l2.overall_hits::total                37842926                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data       194951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       194459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       193914                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       194109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              777433                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        13232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        13413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        14372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        13690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            54707                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       106026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       107643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       109285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       108248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          431202                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        13232                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       300977                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        13413                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       302102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        14372                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       303199                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        13690                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       302357                       # number of demand (read+write) misses
system.l2.demand_misses::total                1263342                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        13232                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       300977                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        13413                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       302102                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        14372                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       303199                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        13690                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       302357                       # number of overall misses
system.l2.overall_misses::total               1263342                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data  21759601010                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  22143488227                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  21939386567                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  22040905110                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   87883380914                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst   1513207808                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst   1561226093                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst   1662682994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst   1592110401                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6329227296                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data  12350224600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  12461164373                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  12662082307                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data  12576049234                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50049520514                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   1513207808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  34109825610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   1561226093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  34604652600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1662682994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  34601468874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   1592110401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  34616954344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     144262128724                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   1513207808                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  34109825610                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   1561226093                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  34604652600                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1662682994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  34601468874                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   1592110401                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  34616954344                       # number of overall miss cycles
system.l2.overall_miss_latency::total    144262128724                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8627011                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8627011                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     22758499                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22758499                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       373623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       372976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       372960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       372965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1492524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      5696569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      5687318                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      5687310                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      5687312                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22758509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      3718594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      3712537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      3711693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      3712411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14855235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      5696569                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      4092217                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      5687318                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      4085513                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      5687310                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4084653                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      5687312                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      4085376                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             39106268                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      5696569                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      4092217                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      5687318                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      4085513                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      5687310                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4084653                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      5687312                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      4085376                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            39106268                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.521785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.521371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.519932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.520448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.520885                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.002323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.002358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.002527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.002407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002404                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.028512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.028994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.029443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.029158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.029027                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.002323                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.073549                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.002358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.073945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.002527                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.074229                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.002407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.074010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.032305                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.002323                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.073549                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.002358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.073945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.002527                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.074229                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.002407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.074010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.032305                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 111615.744520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 113872.272443                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 113139.776226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 113549.114724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113043.028678                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 114359.719468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 116396.487959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 115689.047732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 116297.326589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115693.189098                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 116482.981533                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 115763.815325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 115862.948319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 116178.120926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116069.778234                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 114359.719468                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 113330.339561                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 116396.487959                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 114546.254576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 115689.047732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 114121.315948                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 116297.326589                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 114490.335411                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114190.875253                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 114359.719468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 113330.339561                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 116396.487959                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 114546.254576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 115689.047732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 114121.315948                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 116297.326589                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 114490.335411                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114190.875253                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               981095                       # number of writebacks
system.l2.writebacks::total                    981095                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           89                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            89                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       194951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       194459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       193914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       194109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         777433                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst        13232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst        13413                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst        14372                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst        13690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54707                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data       106026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data       107643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       109285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data       108248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       431202                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        13232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       300977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        13413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       302102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        14372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       303199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        13690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       302357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1263342                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        13232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       300977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        13413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       302102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        14372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       303199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        13690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       302357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1263342                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  18425510289                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  18818790971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  18623200840                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  18721748753                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  74589250853                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst   1287220627                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst   1332212416                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst   1417277472                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst   1358362749                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5395073264                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data  10539922458                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data  10623425518                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  10796117674                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data  10727997873                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42687463523                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   1287220627                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  28965432747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   1332212416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  29442216489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   1417277472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  29419318514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   1358362749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  29449746626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 122671787640                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   1287220627                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  28965432747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   1332212416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  29442216489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   1417277472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  29419318514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   1358362749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  29449746626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 122671787640                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.521785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.521371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.519932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.520448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.520885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.002323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.002358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.002527                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.002407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.028512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.028994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.029443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.029158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029027                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.002323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.073549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.002358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.073945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.002527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.074229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.002407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.074010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.032305                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.002323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.073549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.002358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.073945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.002527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.074229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.002407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.074010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.032305                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 94513.545912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 96775.109257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 96038.454366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 96449.668758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95942.995542                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 97280.881726                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 99322.479386                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 98613.795714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 99222.991161                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98617.604036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 99408.847434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 98691.280603                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 98788.650538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 99105.737501                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98996.441396                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 97280.881726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 96238.027314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 99322.479386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 97457.866843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 98613.795714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 97029.734643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 99222.991161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 97400.578211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97101.012742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 97280.881726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 96238.027314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 99322.479386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 97457.866843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 98613.795714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 97029.734643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 99222.991161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 97400.578211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97101.012742                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       2520599                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1257257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             485908                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       981095                       # Transaction distribution
system.membus.trans_dist::CleanEvict           276162                       # Transaction distribution
system.membus.trans_dist::ReadExReq            777433                       # Transaction distribution
system.membus.trans_dist::ReadExResp           777433                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        485909                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3783940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3783940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3783940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    143643904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    143643904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               143643904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1263342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1263342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1263342                       # Request fanout histogram
system.membus.reqLayer8.occupancy          7675677391                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6826800158                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups             30                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted           30                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect           27                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups           16                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups           16                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            8                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               476727613                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts           99999999                       # Number of instructions committed
system.switch_cpus0.committedOps            196515486                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps             41004115                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      4.767276                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.209763                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass        98008      0.05%      0.05% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu      156708580     79.74%     79.79% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult        167406      0.09%     79.88% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv            232      0.00%     79.88% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd       347748      0.18%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead      28498617     14.50%     94.56% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite     10306318      5.24%     99.80% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead       214427      0.11%     99.91% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite       174150      0.09%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total       196515486                       # Class of committed instruction
system.switch_cpus0.tickCycles              294179219                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles              182548394                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups             30                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted           30                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect           27                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups           16                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups           16                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            8                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               476727613                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts           99851893                       # Number of instructions committed
system.switch_cpus1.committedOps            196229408                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps             40943485                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      4.774347                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.209453                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass        97870      0.05%      0.05% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu      156482336     79.74%     79.79% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult        167186      0.09%     79.88% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv            232      0.00%     79.88% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd       347146      0.18%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead      28456640     14.50%     94.56% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite     10290093      5.24%     99.80% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead       214056      0.11%     99.91% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite       173849      0.09%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total       196229408                       # Class of committed instruction
system.switch_cpus1.tickCycles              293745369                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles              182982244                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups             30                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted           30                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect           27                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups           16                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups           16                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            8                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               476727587                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts           99839438                       # Number of instructions committed
system.switch_cpus2.committedOps            196203447                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps             40937997                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      4.774943                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.209427                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass        97865      0.05%      0.05% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu      156461174     79.74%     79.79% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult        167173      0.09%     79.88% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv            232      0.00%     79.88% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd       347146      0.18%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead      28452520     14.50%     94.56% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite     10289432      5.24%     99.80% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead       214056      0.11%     99.91% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite       173849      0.09%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total       196203447                       # Class of committed instruction
system.switch_cpus2.tickCycles              293698986                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles              183028601                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups             30                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted           30                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect           27                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups           16                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups           16                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            8                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON 397114101629                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               476727613                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts           99849171                       # Number of instructions committed
system.switch_cpus3.committedOps            196223757                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps             40942678                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      4.774477                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.209447                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass        97865      0.05%      0.05% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu      156477903     79.74%     79.79% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult        167174      0.09%     79.88% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv            232      0.00%     79.88% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd       347146      0.18%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead      28455769     14.50%     94.56% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite     10289763      5.24%     99.80% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead       214056      0.11%     99.91% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite       173849      0.09%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total       196223757                       # Class of committed instruction
system.switch_cpus3.tickCycles              293734014                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles              182993599                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests     78212535                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     39106267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2815                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2815                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 397114101629                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          37613743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9608106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22758507                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7999637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1492524                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1492524                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22758509                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14855235                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     17089705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12276651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     17061952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     12256539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     17061930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12253959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     17061936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     12256130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             117318802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    729160704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    408026496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    727976576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    400045248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    727975680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    396566144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    727975936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    393747456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4511474240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1259983                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62790080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40366251                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000070                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008362                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40363428     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2823      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40366251                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       117439314643                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             29.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       14240088565                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10242120854                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       14217164175                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10225078850                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy       14217131696                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       10223151007                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      14217149171                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            3.6                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy      10224515185                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
