{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543640239209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543640239212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 23:57:19 2018 " "Processing started: Fri Nov 30 23:57:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543640239212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640239212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640239212 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543640239352 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543640239352 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543640239352 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543640239352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543640239544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543640239544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640248701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640248701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RED red DE0_NANO.v(15) " "Verilog HDL Declaration information at DE0_NANO.v(15): object \"RED\" differs only in case from object \"red\" in the same scope" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543640248702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GREEN green DE0_NANO.v(16) " "Verilog HDL Declaration information at DE0_NANO.v(16): object \"GREEN\" differs only in case from object \"green\" in the same scope" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543640248702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLUE blue DE0_NANO.v(17) " "Verilog HDL Declaration information at DE0_NANO.v(17): object \"BLUE\" differs only in case from object \"blue\" in the same scope" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543640248702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "color COLOR DE0_NANO.v(145) " "Verilog HDL Declaration information at DE0_NANO.v(145): object \"color\" differs only in case from object \"COLOR\" in the same scope" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543640248702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640248703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640248703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640248704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640248704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FirstLine firstline IMAGE_PROCESSOR.v(29) " "Verilog HDL Declaration information at IMAGE_PROCESSOR.v(29): object \"FirstLine\" differs only in case from object \"firstline\" in the same scope" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543640248706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LastLine lastline IMAGE_PROCESSOR.v(30) " "Verilog HDL Declaration information at IMAGE_PROCESSOR.v(30): object \"LastLine\" differs only in case from object \"lastline\" in the same scope" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543640248706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640248707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640248707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweetpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sweetpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweetPLL " "Found entity 1: sweetPLL" {  } { { "sweetPLL.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/sweetPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640248708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640248708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0_sig DE0_NANO.v(71) " "Verilog HDL Implicit Net warning at DE0_NANO.v(71): created implicit net for \"c0_sig\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1_sig DE0_NANO.v(72) " "Verilog HDL Implicit Net warning at DE0_NANO.v(72): created implicit net for \"c1_sig\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_sig DE0_NANO.v(73) " "Verilog HDL Implicit Net warning at DE0_NANO.v(73): created implicit net for \"c2_sig\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D0 DE0_NANO.v(151) " "Verilog HDL Implicit Net warning at DE0_NANO.v(151): created implicit net for \"D0\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 DE0_NANO.v(152) " "Verilog HDL Implicit Net warning at DE0_NANO.v(152): created implicit net for \"D1\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 DE0_NANO.v(155) " "Verilog HDL Implicit Net warning at DE0_NANO.v(155): created implicit net for \"D2\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3 DE0_NANO.v(156) " "Verilog HDL Implicit Net warning at DE0_NANO.v(156): created implicit net for \"D3\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D4 DE0_NANO.v(157) " "Verilog HDL Implicit Net warning at DE0_NANO.v(157): created implicit net for \"D4\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5 DE0_NANO.v(158) " "Verilog HDL Implicit Net warning at DE0_NANO.v(158): created implicit net for \"D5\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D6 DE0_NANO.v(159) " "Verilog HDL Implicit Net warning at DE0_NANO.v(159): created implicit net for \"D6\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D7 DE0_NANO.v(163) " "Verilog HDL Implicit Net warning at DE0_NANO.v(163): created implicit net for \"D7\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCLK DE0_NANO.v(164) " "Verilog HDL Implicit Net warning at DE0_NANO.v(164): created implicit net for \"PCLK\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HREF DE0_NANO.v(165) " "Verilog HDL Implicit Net warning at DE0_NANO.v(165): created implicit net for \"HREF\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VSYNC DE0_NANO.v(166) " "Verilog HDL Implicit Net warning at DE0_NANO.v(166): created implicit net for \"VSYNC\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543640248813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2 DE0_NANO.v(155) " "Verilog HDL or VHDL warning at DE0_NANO.v(155): object \"D2\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "red DE0_NANO.v(142) " "Verilog HDL warning at DE0_NANO.v(142): object red used but never assigned" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 142 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "green DE0_NANO.v(143) " "Verilog HDL warning at DE0_NANO.v(143): object green used but never assigned" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 143 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "blue DE0_NANO.v(144) " "Verilog HDL warning at DE0_NANO.v(144): object blue used but never assigned" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 144 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color DE0_NANO.v(145) " "Verilog HDL or VHDL warning at DE0_NANO.v(145): object \"color\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reach2btye DE0_NANO.v(183) " "Verilog HDL or VHDL warning at DE0_NANO.v(183): object \"reach2btye\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_image_started DE0_NANO.v(185) " "Verilog HDL or VHDL warning at DE0_NANO.v(185): object \"is_image_started\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_new_row DE0_NANO.v(186) " "Verilog HDL or VHDL warning at DE0_NANO.v(186): object \"is_new_row\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_new_byte DE0_NANO.v(187) " "Verilog HDL or VHDL warning at DE0_NANO.v(187): object \"is_new_byte\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COLOR DE0_NANO.v(188) " "Verilog HDL or VHDL warning at DE0_NANO.v(188): object \"COLOR\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(41) " "Verilog HDL assignment warning at DE0_NANO.v(41): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(173) " "Verilog HDL assignment warning at DE0_NANO.v(173): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(269) " "Verilog HDL assignment warning at DE0_NANO.v(269): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(291) " "Verilog HDL assignment warning at DE0_NANO.v(291): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[33..32\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[33..32\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248815 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[30\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[30\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[28\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[28\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[26\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[26\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[24\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[24\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[22\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[22\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[20\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[20\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[18\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[18\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[16\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[16\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[14\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[14\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[12\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[12\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[10\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[10\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[8\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[8\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[6\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[6\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[4..2\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[4..2\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543640248816 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sweetPLL sweetPLL:sweetPLL_inst " "Elaborating entity \"sweetPLL\" for hierarchy \"sweetPLL:sweetPLL_inst\"" {  } { { "DE0_NANO.v" "sweetPLL_inst" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sweetPLL:sweetPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sweetPLL:sweetPLL_inst\|altpll:altpll_component\"" {  } { { "sweetPLL.v" "altpll_component" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/sweetPLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sweetPLL:sweetPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"sweetPLL:sweetPLL_inst\|altpll:altpll_component\"" {  } { { "sweetPLL.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/sweetPLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sweetPLL:sweetPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"sweetPLL:sweetPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sweetPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sweetPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640248849 ""}  } { { "sweetPLL.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/sweetPLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543640248849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sweetpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sweetpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweetPLL_altpll " "Found entity 1: sweetPLL_altpll" {  } { { "db/sweetpll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/sweetpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640248892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640248892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sweetPLL_altpll sweetPLL:sweetPLL_inst\|altpll:altpll_component\|sweetPLL_altpll:auto_generated " "Elaborating entity \"sweetPLL_altpll\" for hierarchy \"sweetPLL:sweetPLL_inst\|altpll:altpll_component\|sweetPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Port_RAM_M9K Dual_Port_RAM_M9K:mem " "Elaborating entity \"Dual_Port_RAM_M9K\" for hierarchy \"Dual_Port_RAM_M9K:mem\"" {  } { { "DE0_NANO.v" "mem" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_addr_reg Dual_Port_RAM_M9K.v(34) " "Verilog HDL or VHDL warning at Dual_Port_RAM_M9K.v(34): object \"r_addr_reg\" assigned a value but never read" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/Dual_Port_RAM_M9K.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248895 "|DE0_NANO|Dual_Port_RAM_M9K:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248896 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248896 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMAGE_PROCESSOR IMAGE_PROCESSOR:proc " "Elaborating entity \"IMAGE_PROCESSOR\" for hierarchy \"IMAGE_PROCESSOR:proc\"" {  } { { "DE0_NANO.v" "proc" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640248896 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FRAME_THRESHOLD IMAGE_PROCESSOR.v(46) " "Verilog HDL or VHDL warning at IMAGE_PROCESSOR.v(46): object \"FRAME_THRESHOLD\" assigned a value but never read" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248897 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastY IMAGE_PROCESSOR.v(50) " "Verilog HDL or VHDL warning at IMAGE_PROCESSOR.v(50): object \"lastY\" assigned a value but never read" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248897 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BLUE_LINE_4 IMAGE_PROCESSOR.v(57) " "Verilog HDL or VHDL warning at IMAGE_PROCESSOR.v(57): object \"BLUE_LINE_4\" assigned a value but never read" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248897 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "First_blueLine IMAGE_PROCESSOR.v(77) " "Verilog HDL or VHDL warning at IMAGE_PROCESSOR.v(77): object \"First_blueLine\" assigned a value but never read" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248897 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "First_blueLine_found IMAGE_PROCESSOR.v(78) " "Verilog HDL or VHDL warning at IMAGE_PROCESSOR.v(78): object \"First_blueLine_found\" assigned a value but never read" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543640248897 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 IMAGE_PROCESSOR.v(140) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(140): truncated value with size 10 to match size of target (8)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248899 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IMAGE_PROCESSOR.v(226) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(226): truncated value with size 32 to match size of target (9)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248901 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IMAGE_PROCESSOR.v(229) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(229): truncated value with size 32 to match size of target (9)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248901 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IMAGE_PROCESSOR.v(234) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(234): truncated value with size 32 to match size of target (9)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248901 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IMAGE_PROCESSOR.v(239) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(239): truncated value with size 32 to match size of target (9)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248902 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IMAGE_PROCESSOR.v(243) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(243): truncated value with size 32 to match size of target (9)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248902 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IMAGE_PROCESSOR.v(247) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(247): truncated value with size 32 to match size of target (9)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248902 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 IMAGE_PROCESSOR.v(297) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(297): truncated value with size 32 to match size of target (13)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543640248902 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_result\[3\] 0 IMAGE_PROCESSOR.v(37) " "Net \"reg_result\[3\]\" at IMAGE_PROCESSOR.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543640248907 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Dual_Port_RAM_M9K:mem\|mem_rtl_0 " "Inferred dual-clock RAM node \"Dual_Port_RAM_M9K:mem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543640249396 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Dual_Port_RAM_M9K:mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Dual_Port_RAM_M9K:mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 25344 " "Parameter NUMWORDS_A set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 25344 " "Parameter NUMWORDS_B set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543640249780 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543640249780 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543640249780 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DE0_NANO.v" "Mult0" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640249781 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "DE0_NANO.v" "Mult1" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640249781 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IMAGE_PROCESSOR:proc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IMAGE_PROCESSOR:proc\|Div0\"" {  } { { "IMAGE_PROCESSOR.v" "Div0" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640249781 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IMAGE_PROCESSOR:proc\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IMAGE_PROCESSOR:proc\|Div1\"" {  } { { "IMAGE_PROCESSOR.v" "Div1" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640249781 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IMAGE_PROCESSOR:proc\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IMAGE_PROCESSOR:proc\|Div2\"" {  } { { "IMAGE_PROCESSOR.v" "Div2" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640249781 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543640249781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640249817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 25344 " "Parameter \"NUMWORDS_A\" = \"25344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 25344 " "Parameter \"NUMWORDS_B\" = \"25344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249817 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543640249817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5f1 " "Found entity 1: altsyncram_j5f1" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/altsyncram_j5f1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640249859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640249859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640249895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640249895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640249930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640249930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640249967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640249967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640249989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640249989 ""}  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543640249989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250027 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640250089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640250089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640250131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640250131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250147 ""}  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543640250147 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250149 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250153 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMAGE_PROCESSOR:proc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_divide:Div0\"" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMAGE_PROCESSOR:proc\|lpm_divide:Div0 " "Instantiated megafunction \"IMAGE_PROCESSOR:proc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250175 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543640250175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640250215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640250215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640250221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640250221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640250252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640250252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640250301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640250301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543640250338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640250338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMAGE_PROCESSOR:proc\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_divide:Div1\"" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMAGE_PROCESSOR:proc\|lpm_divide:Div1 " "Instantiated megafunction \"IMAGE_PROCESSOR:proc\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250344 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543640250344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMAGE_PROCESSOR:proc\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_divide:Div2\"" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640250351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMAGE_PROCESSOR:proc\|lpm_divide:Div2 " "Instantiated megafunction \"IMAGE_PROCESSOR:proc\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543640250351 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543640250351 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[2\] GND " "Pin \"GPIO_0_D\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[3\] GND " "Pin \"GPIO_0_D\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[4\] GND " "Pin \"GPIO_0_D\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[6\] GND " "Pin \"GPIO_0_D\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[8\] GND " "Pin \"GPIO_0_D\[8\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[10\] GND " "Pin \"GPIO_0_D\[10\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[12\] GND " "Pin \"GPIO_0_D\[12\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[14\] GND " "Pin \"GPIO_0_D\[14\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[16\] GND " "Pin \"GPIO_0_D\[16\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[18\] GND " "Pin \"GPIO_0_D\[18\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[20\] GND " "Pin \"GPIO_0_D\[20\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[22\] GND " "Pin \"GPIO_0_D\[22\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[24\] GND " "Pin \"GPIO_0_D\[24\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[26\] GND " "Pin \"GPIO_0_D\[26\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[28\] GND " "Pin \"GPIO_0_D\[28\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[30\] GND " "Pin \"GPIO_0_D\[30\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[31\] GND " "Pin \"GPIO_0_D\[31\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[32\] GND " "Pin \"GPIO_0_D\[32\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[33\] GND " "Pin \"GPIO_0_D\[33\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543640251135 "|DE0_NANO|GPIO_0_D[33]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543640251135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543640251221 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add15~24 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add15~24\"" {  } { { "IMAGE_PROCESSOR.v" "Add15~24" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add15~26 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add15~26\"" {  } { { "IMAGE_PROCESSOR.v" "Add15~26" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add15~28 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add15~28\"" {  } { { "IMAGE_PROCESSOR.v" "Add15~28" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add15~30 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add15~30\"" {  } { { "IMAGE_PROCESSOR.v" "Add15~30" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add15~32 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add15~32\"" {  } { { "IMAGE_PROCESSOR.v" "Add15~32" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add15~34 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add15~34\"" {  } { { "IMAGE_PROCESSOR.v" "Add15~34" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add15~36 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add15~36\"" {  } { { "IMAGE_PROCESSOR.v" "Add15~36" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add15~38 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add15~38\"" {  } { { "IMAGE_PROCESSOR.v" "Add15~38" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add15~40 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add15~40\"" {  } { { "IMAGE_PROCESSOR.v" "Add15~40" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 173 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add11~22 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add11~22\"" {  } { { "IMAGE_PROCESSOR.v" "Add11~22" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add11~24 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add11~24\"" {  } { { "IMAGE_PROCESSOR.v" "Add11~24" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add11~26 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add11~26\"" {  } { { "IMAGE_PROCESSOR.v" "Add11~26" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add11~28 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add11~28\"" {  } { { "IMAGE_PROCESSOR.v" "Add11~28" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add11~30 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add11~30\"" {  } { { "IMAGE_PROCESSOR.v" "Add11~30" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add11~32 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add11~32\"" {  } { { "IMAGE_PROCESSOR.v" "Add11~32" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add11~34 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add11~34\"" {  } { { "IMAGE_PROCESSOR.v" "Add11~34" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add11~36 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add11~36\"" {  } { { "IMAGE_PROCESSOR.v" "Add11~36" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add11~38 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add11~38\"" {  } { { "IMAGE_PROCESSOR.v" "Add11~38" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add11~40 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add11~40\"" {  } { { "IMAGE_PROCESSOR.v" "Add11~40" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add17~26 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add17~26\"" {  } { { "IMAGE_PROCESSOR.v" "Add17~26" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add17~28 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add17~28\"" {  } { { "IMAGE_PROCESSOR.v" "Add17~28" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add17~30 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add17~30\"" {  } { { "IMAGE_PROCESSOR.v" "Add17~30" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add17~32 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add17~32\"" {  } { { "IMAGE_PROCESSOR.v" "Add17~32" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add17~34 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add17~34\"" {  } { { "IMAGE_PROCESSOR.v" "Add17~34" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add17~36 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add17~36\"" {  } { { "IMAGE_PROCESSOR.v" "Add17~36" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add17~38 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add17~38\"" {  } { { "IMAGE_PROCESSOR.v" "Add17~38" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add17~40 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add17~40\"" {  } { { "IMAGE_PROCESSOR.v" "Add17~40" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""} { "Info" "ISCL_SCL_CELL_NAME" "IMAGE_PROCESSOR:proc\|Add17~42 " "Logic cell \"IMAGE_PROCESSOR:proc\|Add17~42\"" {  } { { "IMAGE_PROCESSOR.v" "Add17~42" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/IMAGE_PROCESSOR.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640251980 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1543640251980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.map.smsg " "Generated suppressed messages file C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640252052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543640252259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543640252259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[22\] " "No output dependent on input pin \"GPIO_1_D\[22\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640252403 "|DE0_NANO|GPIO_1_D[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[31\] " "No output dependent on input pin \"GPIO_1_D\[31\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640252403 "|DE0_NANO|GPIO_1_D[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[32\] " "No output dependent on input pin \"GPIO_1_D\[32\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640252403 "|DE0_NANO|GPIO_1_D[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[33\] " "No output dependent on input pin \"GPIO_1_D\[33\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640252403 "|DE0_NANO|GPIO_1_D[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ece-3400-group.github.io/Lab 4/fwdquartuslab4/DE0_NANO.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543640252403 "|DE0_NANO|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543640252403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1590 " "Implemented 1590 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543640252404 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543640252404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1506 " "Implemented 1506 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543640252404 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543640252404 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543640252404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543640252404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543640252456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 23:57:32 2018 " "Processing ended: Fri Nov 30 23:57:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543640252456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543640252456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543640252456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543640252456 ""}
