\doxysubsubsubsection{PWR CR Register alias address }
\hypertarget{group___p_w_r___c_r__register__alias}{}\label{group___p_w_r___c_r__register__alias}\index{PWR CR Register alias address@{PWR CR Register alias address}}
Collaboration diagram for PWR CR Register alias address\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r___c_r__register__alias}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}{DBP\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c90e817e3ccc0031b20014ef7d434e}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}{CR\+\_\+\+DBP\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}{DBP\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}{PVDE\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4073cd8adfdba51b106072bab82fc3}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}{CR\+\_\+\+PVDE\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}{PVDE\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}{VOS\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4f27bd20dad692917746ce1f184d28}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}{CR\+\_\+\+VOS\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}{VOS\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___p_w_r___c_r__register__alias_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_DBP\_BB@{CR\_DBP\_BB}}
\index{CR\_DBP\_BB@{CR\_DBP\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{CR\_DBP\_BB}{CR\_DBP\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c} 
\#define CR\+\_\+\+DBP\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}{DBP\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00361}{361}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_PVDE\_BB@{CR\_PVDE\_BB}}
\index{CR\_PVDE\_BB@{CR\_PVDE\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{CR\_PVDE\_BB}{CR\_PVDE\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c} 
\#define CR\+\_\+\+PVDE\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}{PVDE\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00365}{365}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_VOS\_BB@{CR\_VOS\_BB}}
\index{CR\_VOS\_BB@{CR\_VOS\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{CR\_VOS\_BB}{CR\_VOS\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591} 
\#define CR\+\_\+\+VOS\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}{VOS\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00369}{369}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}\index{PWR CR Register alias address@{PWR CR Register alias address}!DBP\_BIT\_NUMBER@{DBP\_BIT\_NUMBER}}
\index{DBP\_BIT\_NUMBER@{DBP\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBP\_BIT\_NUMBER}{DBP\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3} 
\#define DBP\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c90e817e3ccc0031b20014ef7d434e}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00360}{360}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}\index{PWR CR Register alias address@{PWR CR Register alias address}!PVDE\_BIT\_NUMBER@{PVDE\_BIT\_NUMBER}}
\index{PVDE\_BIT\_NUMBER@{PVDE\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{PVDE\_BIT\_NUMBER}{PVDE\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0} 
\#define PVDE\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4073cd8adfdba51b106072bab82fc3}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00364}{364}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}\index{PWR CR Register alias address@{PWR CR Register alias address}!VOS\_BIT\_NUMBER@{VOS\_BIT\_NUMBER}}
\index{VOS\_BIT\_NUMBER@{VOS\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{VOS\_BIT\_NUMBER}{VOS\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c} 
\#define VOS\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4f27bd20dad692917746ce1f184d28}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source_l00368}{368}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}.

