Division Logic gate implementation issues?
