Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  6 14:39:17 2020
| Host         : MMK-PC-X360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file karatsuba_top_timing_summary_routed.rpt -pb karatsuba_top_timing_summary_routed.pb -rpx karatsuba_top_timing_summary_routed.rpx
| Design       : karatsuba_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.092        0.000                      0                 9930        0.054        0.000                      0                 9930        1.646        0.000                       0                  9295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.092        0.000                      0                 9930        0.054        0.000                      0                 9930        1.646        0.000                       0                  9295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 4.333ns (89.028%)  route 0.534ns (10.972%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.348     4.672 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.526     5.198    mult_ch_out_1r[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.242     5.440 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.440    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.880 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.978 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.978    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.076 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.076    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.174 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.174    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.272    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.370    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.468    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.056 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.154 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.252 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.350 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.350    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.448 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.546 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.644 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.742 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.742    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.840 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.938 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.938    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.142    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.240 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.240    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.338 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.436 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.534 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.730 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.828 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.926 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.191 r  sum_cm_ch_cl_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.191    sum_cm_ch_cl00_out[129]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_cl_reg[129]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 4.328ns (89.017%)  route 0.534ns (10.983%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.348     4.672 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.526     5.198    mult_ch_out_1r[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.242     5.440 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.440    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.880 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.978 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.978    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.076 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.076    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.174 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.174    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.272    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.370    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.468    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.056 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.154 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.252 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.350 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.350    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.448 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.546 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.644 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.742 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.742    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.840 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.938 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.938    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.142    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.240 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.240    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.338 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.436 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.534 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.730 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.828 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.926 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.186 r  sum_cm_ch_cl_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.186    sum_cm_ch_cl00_out[131]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_cl_reg[131]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 4.268ns (88.879%)  route 0.534ns (11.121%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.348     4.672 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.526     5.198    mult_ch_out_1r[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.242     5.440 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.440    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.880 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.978 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.978    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.076 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.076    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.174 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.174    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.272    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.370    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.468    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.056 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.154 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.252 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.350 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.350    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.448 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.546 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.644 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.742 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.742    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.840 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.938 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.938    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.142    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.240 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.240    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.338 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.436 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.534 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.730 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.828 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.926 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.126 r  sum_cm_ch_cl_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.126    sum_cm_ch_cl00_out[130]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_cl_reg[130]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 4.249ns (88.835%)  route 0.534ns (11.165%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.348     4.672 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.526     5.198    mult_ch_out_1r[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.242     5.440 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.440    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.880 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.978 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.978    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.076 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.076    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.174 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.174    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.272    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.370    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.468    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.056 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.154 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.252 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.350 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.350    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.448 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.546 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.644 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.742 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.742    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.840 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.938 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.938    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.142    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.240 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.240    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.338 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.436 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.534 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.730 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.828 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.926 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.107 r  sum_cm_ch_cl_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.107    sum_cm_ch_cl00_out[128]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_cl_reg[128]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 4.235ns (88.803%)  route 0.534ns (11.198%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.348     4.672 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.526     5.198    mult_ch_out_1r[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.242     5.440 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.440    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.880 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.978 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.978    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.076 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.076    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.174 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.174    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.272    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.370    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.468    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.056 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.154 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.252 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.350 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.350    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.448 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.546 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.644 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.742 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.742    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.840 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.938 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.938    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.142    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.240 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.240    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.338 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.436 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.534 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.730 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.828 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.093 r  sum_cm_ch_cl_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.093    sum_cm_ch_cl00_out[125]
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_cl_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_cl_reg[125]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[125]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 4.230ns (88.791%)  route 0.534ns (11.209%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.348     4.672 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.526     5.198    mult_ch_out_1r[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.242     5.440 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.440    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.880 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.978 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.978    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.076 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.076    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.174 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.174    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.272    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.370    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.468    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.056 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.154 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.252 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.350 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.350    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.448 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.546 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.644 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.742 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.742    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.840 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.938 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.938    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.142    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.240 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.240    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.338 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.436 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.534 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.730 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.828 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.088 r  sum_cm_ch_cl_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.088    sum_cm_ch_cl00_out[127]
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_cl_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_cl_reg[127]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[127]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 4.290ns (89.814%)  route 0.487ns (10.186%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.478     5.182    u_kara_mult_66bit_cm/Q[1]
    SLICE_X42Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.287 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.287    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.731 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.831 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.831    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.931 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.031 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.031    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.131 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.131    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.231 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.231    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.331 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.331    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.431 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.431    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.531 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.631 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.631    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.731 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.831 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.931 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.031 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.131 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.231 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.231    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.331 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.431 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.531 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.531    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.631 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.731 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.731    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.831 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.931 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.031 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.039    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.139 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.239 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.339 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.339    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.439 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.439    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.539 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.101 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.101    sum_cm_ch01_out[131]
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[131]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.101     9.325    sum_cm_ch_reg[131]
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 4.285ns (89.803%)  route 0.487ns (10.197%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.478     5.182    u_kara_mult_66bit_cm/Q[1]
    SLICE_X42Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.287 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.287    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.731 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.731    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.831 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.831    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.931 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.031 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.031    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.131 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.131    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.231 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.231    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.331 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.331    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.431 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.431    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.531 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.631 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.631    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.731 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.831 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.931 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.031 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.131 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.231 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.231    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.331 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.431 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.531 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.531    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.631 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.731 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.731    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.831 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.931 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.031 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.039    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.139 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.239 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.339 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.339    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.439 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.439    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.539 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.096 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.096    sum_cm_ch01_out[129]
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  sum_cm_ch_reg[129]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.101     9.325    sum_cm_ch_reg[129]
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 4.170ns (88.648%)  route 0.534ns (11.352%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.348     4.672 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.526     5.198    mult_ch_out_1r[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.242     5.440 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.440    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.880 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.978 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.978    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.076 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.076    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.174 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.174    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.272    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.370    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.468    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.056 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.154 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.252 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.350 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.350    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.448 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.546 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.644 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.742 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.742    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.840 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.938 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.938    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.142    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.240 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.240    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.338 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.436 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.534 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.730 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.828 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.028 r  sum_cm_ch_cl_reg[127]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.028    sum_cm_ch_cl00_out[126]
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_cl_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_cl_reg[126]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[126]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 4.151ns (88.602%)  route 0.534ns (11.398%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.348     4.672 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.526     5.198    mult_ch_out_1r[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.242     5.440 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.440    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.880 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.978 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.978    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.076 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.076    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.174 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.174    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.272    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.370    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.468    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.056 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.154 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.252 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.350 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.350    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.448 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.546 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.644 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.742 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.742    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.840 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.938 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.938    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.142    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.240 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.240    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.338 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.338    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.436 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.534 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.730 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.828 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.009 r  sum_cm_ch_cl_reg[127]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.009    sum_cm_ch_cl00_out[124]
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_cl_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_cl_reg[124]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[124]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  0.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_cl_out_3r_reg[39]_srl3___mult_cl_out_3r_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.631%)  route 0.112ns (44.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.560     1.535    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X45Y5          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  u_kara_mult_66bit_cl/mult_out_reg[39]/Q
                         net (fo=2, routed)           0.112     1.789    mult_cl_out[39]
    SLICE_X46Y4          SRL16E                                       r  mult_cl_out_3r_reg[39]_srl3___mult_cl_out_3r_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.827     2.051    clk_IBUF_BUFG
    SLICE_X46Y4          SRL16E                                       r  mult_cl_out_3r_reg[39]_srl3___mult_cl_out_3r_reg_r/CLK
                         clock pessimism             -0.500     1.551    
    SLICE_X46Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.734    mult_cl_out_3r_reg[39]_srl3___mult_cl_out_3r_reg_r
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.328%)  route 0.223ns (57.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.554     1.529    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg[13]/Q
                         net (fo=1, routed)           0.223     1.917    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_1_tmp_1r_reg_n_0_[13]
    SLICE_X50Y17         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.815     2.039    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[30]/C
                         clock pessimism             -0.254     1.785    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.064     1.849    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_2r_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.580%)  route 0.122ns (46.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.548     1.523    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[48]/Q
                         net (fo=2, routed)           0.122     1.786    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch_n_19
    SLICE_X50Y29         SRL16E                                       r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_2r_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.812     2.036    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y29         SRL16E                                       r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_2r_reg_r/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X50Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.719    u_kara_mult_66bit_ch/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_2r_reg_r
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_out_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_ch_out_1r_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.075%)  route 0.217ns (56.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.544     1.519    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  u_kara_mult_66bit_ch/mult_out_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  u_kara_mult_66bit_ch/mult_out_reg[83]/Q
                         net (fo=1, routed)           0.217     1.900    mult_ch_out[83]
    SLICE_X44Y22         FDRE                                         r  mult_ch_out_1r_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.814     2.038    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  mult_ch_out_1r_reg[83]/C
                         clock pessimism             -0.254     1.784    
    SLICE_X44Y22         FDRE (Hold_fdre_C_D)         0.047     1.831    mult_ch_out_1r_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_4r_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_chh_carry_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.293ns (66.442%)  route 0.148ns (33.558%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.547     1.522    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_4r_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  u_kara_mult_66bit_ch/mult_ch_out_4r_reg[47]/Q
                         net (fo=1, routed)           0.148     1.798    u_kara_mult_66bit_ch/mult_ch_out_4r_reg_n_0_[47]
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.963 r  u_kara_mult_66bit_ch/sum_chh_carry_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.963    u_kara_mult_66bit_ch/sum_chh_carry_reg[15]_i_1_n_5
    SLICE_X49Y29         FDRE                                         r  u_kara_mult_66bit_ch/sum_chh_carry_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.816     2.040    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  u_kara_mult_66bit_ch/sum_chh_carry_reg[14]/C
                         clock pessimism             -0.254     1.786    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.105     1.891    u_kara_mult_66bit_ch/sum_chh_carry_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_4r_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_chh_carry_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.274ns (61.916%)  route 0.169ns (38.084%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.550     1.525    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_4r_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  u_kara_mult_66bit_ch/mult_ch_out_4r_reg[54]/Q
                         net (fo=1, routed)           0.169     1.858    u_kara_mult_66bit_ch/mult_ch_out_4r_reg_n_0_[54]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.968 r  u_kara_mult_66bit_ch/sum_chh_carry_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.968    u_kara_mult_66bit_ch/sum_chh_carry_reg[23]_i_1_n_6
    SLICE_X49Y31         FDRE                                         r  u_kara_mult_66bit_ch/sum_chh_carry_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.818     2.042    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  u_kara_mult_66bit_ch/sum_chh_carry_reg[21]/C
                         clock pessimism             -0.254     1.788    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.105     1.893    u_kara_mult_66bit_ch/sum_chh_carry_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_4r_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_chh_carry_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.296ns (66.359%)  route 0.150ns (33.641%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.547     1.522    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_4r_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  u_kara_mult_66bit_ch/mult_ch_out_4r_reg[45]/Q
                         net (fo=1, routed)           0.150     1.800    u_kara_mult_66bit_ch/mult_ch_out_4r_reg_n_0_[45]
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     1.968 r  u_kara_mult_66bit_ch/sum_chh_carry_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.968    u_kara_mult_66bit_ch/sum_chh_carry_reg[15]_i_1_n_7
    SLICE_X49Y29         FDRE                                         r  u_kara_mult_66bit_ch/sum_chh_carry_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.816     2.040    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  u_kara_mult_66bit_ch/sum_chh_carry_reg[12]/C
                         clock pessimism             -0.254     1.786    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.105     1.891    u_kara_mult_66bit_ch/sum_chh_carry_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_2_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.698%)  route 0.221ns (63.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.552     1.527    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_2_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_2_tmp_reg[8]/Q
                         net (fo=1, routed)           0.221     1.876    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_2_tmp[8]
    SLICE_X52Y29         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.812     2.036    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X52Y29         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[42]/C
                         clock pessimism             -0.254     1.782    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.016     1.798    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_3r_reg[39]_mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_ch_out_4r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.249ns (55.366%)  route 0.201ns (44.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.544     1.519    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_3r_reg[39]_mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.148     1.667 r  u_kara_mult_66bit_ch/mult_ch_out_3r_reg[39]_mult_cl_out_3r_reg_r/Q
                         net (fo=1, routed)           0.201     1.868    u_kara_mult_66bit_ch/mult_ch_out_3r_reg[39]_mult_cl_out_3r_reg_r_n_0
    SLICE_X47Y26         LUT2 (Prop_lut2_I0_O)        0.101     1.969 r  u_kara_mult_66bit_ch/mult_ch_out_3r_reg_gate__21/O
                         net (fo=1, routed)           0.000     1.969    u_kara_mult_66bit_ch/mult_ch_out_3r_reg_gate__21_n_0
    SLICE_X47Y26         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_4r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.812     2.036    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_4r_reg[39]/C
                         clock pessimism             -0.254     1.782    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.107     1.889    u_kara_mult_66bit_ch/mult_ch_out_4r_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_1_tmp_1r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.311%)  route 0.215ns (62.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.552     1.527    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_1_tmp_1r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_1_tmp_1r_reg[2]/Q
                         net (fo=1, routed)           0.215     1.870    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_1_tmp_1r[2]
    SLICE_X50Y19         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.813     2.037    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[19]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.007     1.790    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y11   u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X3Y1    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y6    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y3    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y0    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y5    u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y7    u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y1    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y10   u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X3Y2    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[17]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[18]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[19]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[20]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[21]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[22]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[23]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[24]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X46Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_cl_out_3r_reg[0]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X46Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_cl_out_3r_reg[1]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X26Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[16]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[49]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[50]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[51]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[52]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[53]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[54]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[55]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X32Y17  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[56]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X18Y21  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[0]_srl2___mult_cl_out_2r_reg_r/CLK



