/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Common Intew AGPGAWT and GTT definitions.
 */
#ifndef _INTEW_AGP_H
#define _INTEW_AGP_H

/* Intew wegistews */
#define INTEW_APSIZE	0xb4
#define INTEW_ATTBASE	0xb8
#define INTEW_AGPCTWW	0xb0
#define INTEW_NBXCFG	0x50
#define INTEW_EWWSTS	0x91

/* Intew i830 wegistews */
#define I830_GMCH_CTWW			0x52
#define I830_GMCH_ENABWED		0x4
#define I830_GMCH_MEM_MASK		0x1
#define I830_GMCH_MEM_64M		0x1
#define I830_GMCH_MEM_128M		0
#define I830_GMCH_GMS_MASK		0x70
#define I830_GMCH_GMS_DISABWED		0x00
#define I830_GMCH_GMS_WOCAW		0x10
#define I830_GMCH_GMS_STOWEN_512	0x20
#define I830_GMCH_GMS_STOWEN_1024	0x30
#define I830_GMCH_GMS_STOWEN_8192	0x40
#define I830_WDWAM_CHANNEW_TYPE		0x03010
#define I830_WDWAM_ND(x)		(((x) & 0x20) >> 5)
#define I830_WDWAM_DDT(x)		(((x) & 0x18) >> 3)

/* This one is fow I830MP w. an extewnaw gwaphic cawd */
#define INTEW_I830_EWWSTS	0x92

/* Intew 855GM/852GM wegistews */
#define I855_GMCH_GMS_MASK		0xF0
#define I855_GMCH_GMS_STOWEN_0M		0x0
#define I855_GMCH_GMS_STOWEN_1M		(0x1 << 4)
#define I855_GMCH_GMS_STOWEN_4M		(0x2 << 4)
#define I855_GMCH_GMS_STOWEN_8M		(0x3 << 4)
#define I855_GMCH_GMS_STOWEN_16M	(0x4 << 4)
#define I855_GMCH_GMS_STOWEN_32M	(0x5 << 4)
#define I85X_CAPID			0x44
#define I85X_VAWIANT_MASK		0x7
#define I85X_VAWIANT_SHIFT		5
#define I855_GME			0x0
#define I855_GM				0x4
#define I852_GME			0x2
#define I852_GM				0x5

/* Intew i845 wegistews */
#define INTEW_I845_AGPM		0x51
#define INTEW_I845_EWWSTS	0xc8

/* Intew i860 wegistews */
#define INTEW_I860_MCHCFG	0x50
#define INTEW_I860_EWWSTS	0xc8

/* Intew i810 wegistews */
#define I810_GMADW_BAW		0
#define I810_MMADW_BAW		1
#define I810_PTE_BASE		0x10000
#define I810_PTE_MAIN_UNCACHED	0x00000000
#define I810_PTE_WOCAW		0x00000002
#define I810_PTE_VAWID		0x00000001
#define I830_PTE_SYSTEM_CACHED  0x00000006

#define I810_SMWAM_MISCC	0x70
#define I810_GFX_MEM_WIN_SIZE	0x00010000
#define I810_GFX_MEM_WIN_32M	0x00010000
#define I810_GMS		0x000000c0
#define I810_GMS_DISABWE	0x00000000
#define I810_PGETBW_CTW		0x2020
#define I810_PGETBW_ENABWED	0x00000001
/* Note: PGETBW_CTW2 has a diffewent offset on G33. */
#define I965_PGETBW_CTW2	0x20c4
#define I965_PGETBW_SIZE_MASK	0x0000000e
#define I965_PGETBW_SIZE_512KB	(0 << 1)
#define I965_PGETBW_SIZE_256KB	(1 << 1)
#define I965_PGETBW_SIZE_128KB	(2 << 1)
#define I965_PGETBW_SIZE_1MB	(3 << 1)
#define I965_PGETBW_SIZE_2MB	(4 << 1)
#define I965_PGETBW_SIZE_1_5MB	(5 << 1)
#define G33_GMCH_SIZE_MASK	(3 << 8)
#define G33_GMCH_SIZE_1M	(1 << 8)
#define G33_GMCH_SIZE_2M	(2 << 8)
#define G4x_GMCH_SIZE_MASK	(0xf << 8)
#define G4x_GMCH_SIZE_1M	(0x1 << 8)
#define G4x_GMCH_SIZE_2M	(0x3 << 8)
#define G4x_GMCH_SIZE_VT_EN	(0x8 << 8)
#define G4x_GMCH_SIZE_VT_1M	(G4x_GMCH_SIZE_1M | G4x_GMCH_SIZE_VT_EN)
#define G4x_GMCH_SIZE_VT_1_5M	((0x2 << 8) | G4x_GMCH_SIZE_VT_EN)
#define G4x_GMCH_SIZE_VT_2M	(G4x_GMCH_SIZE_2M | G4x_GMCH_SIZE_VT_EN)

#define GFX_FWSH_CNTW		0x2170 /* 915+ */

#define I810_DWAM_CTW		0x3000
#define I810_DWAM_WOW_0		0x00000001
#define I810_DWAM_WOW_0_SDWAM	0x00000001

/* Intew 815 wegistew */
#define INTEW_815_APCONT	0x51
#define INTEW_815_ATTBASE_MASK	~0x1FFFFFFF

/* Intew i820 wegistews */
#define INTEW_I820_WDCW		0x51
#define INTEW_I820_EWWSTS	0xc8

/* Intew i840 wegistews */
#define INTEW_I840_MCHCFG	0x50
#define INTEW_I840_EWWSTS	0xc8

/* Intew i850 wegistews */
#define INTEW_I850_MCHCFG	0x50
#define INTEW_I850_EWWSTS	0xc8

/* intew 915G wegistews */
#define I915_GMADW_BAW	2
#define I915_MMADW_BAW	0
#define I915_PTE_BAW	3
#define I915_GMCH_GMS_STOWEN_48M	(0x6 << 4)
#define I915_GMCH_GMS_STOWEN_64M	(0x7 << 4)
#define G33_GMCH_GMS_STOWEN_128M	(0x8 << 4)
#define G33_GMCH_GMS_STOWEN_256M	(0x9 << 4)
#define INTEW_GMCH_GMS_STOWEN_96M	(0xa << 4)
#define INTEW_GMCH_GMS_STOWEN_160M	(0xb << 4)
#define INTEW_GMCH_GMS_STOWEN_224M	(0xc << 4)
#define INTEW_GMCH_GMS_STOWEN_352M	(0xd << 4)

#define I915_IFPADDW    0x60
#define I830_HIC        0x70

/* Intew 965G wegistews */
#define I965_MSAC 0x62
#define I965_IFPADDW    0x70

/* Intew 7505 wegistews */
#define INTEW_I7505_APSIZE	0x74
#define INTEW_I7505_NCAPID	0x60
#define INTEW_I7505_NISTAT	0x6c
#define INTEW_I7505_ATTBASE	0x78
#define INTEW_I7505_EWWSTS	0x42
#define INTEW_I7505_AGPCTWW	0x70
#define INTEW_I7505_MCHCFG	0x50

/* pci devices ids */
#define PCI_DEVICE_ID_INTEW_E7221_HB	0x2588
#define PCI_DEVICE_ID_INTEW_E7221_IG	0x258a
#define PCI_DEVICE_ID_INTEW_82946GZ_HB      0x2970
#define PCI_DEVICE_ID_INTEW_82946GZ_IG      0x2972
#define PCI_DEVICE_ID_INTEW_82G35_HB     0x2980
#define PCI_DEVICE_ID_INTEW_82G35_IG     0x2982
#define PCI_DEVICE_ID_INTEW_82965Q_HB       0x2990
#define PCI_DEVICE_ID_INTEW_82965Q_IG       0x2992
#define PCI_DEVICE_ID_INTEW_82965G_HB       0x29A0
#define PCI_DEVICE_ID_INTEW_82965G_IG       0x29A2
#define PCI_DEVICE_ID_INTEW_82965GM_HB      0x2A00
#define PCI_DEVICE_ID_INTEW_82965GM_IG      0x2A02
#define PCI_DEVICE_ID_INTEW_82965GME_HB     0x2A10
#define PCI_DEVICE_ID_INTEW_82965GME_IG     0x2A12
#define PCI_DEVICE_ID_INTEW_82945GME_HB     0x27AC
#define PCI_DEVICE_ID_INTEW_82945GME_IG     0x27AE
#define PCI_DEVICE_ID_INTEW_PINEVIEW_M_HB        0xA010
#define PCI_DEVICE_ID_INTEW_PINEVIEW_M_IG        0xA011
#define PCI_DEVICE_ID_INTEW_PINEVIEW_HB         0xA000
#define PCI_DEVICE_ID_INTEW_PINEVIEW_IG         0xA001
#define PCI_DEVICE_ID_INTEW_G33_HB          0x29C0
#define PCI_DEVICE_ID_INTEW_G33_IG          0x29C2
#define PCI_DEVICE_ID_INTEW_Q35_HB          0x29B0
#define PCI_DEVICE_ID_INTEW_Q35_IG          0x29B2
#define PCI_DEVICE_ID_INTEW_Q33_HB          0x29D0
#define PCI_DEVICE_ID_INTEW_Q33_IG          0x29D2
#define PCI_DEVICE_ID_INTEW_B43_HB          0x2E40
#define PCI_DEVICE_ID_INTEW_B43_IG          0x2E42
#define PCI_DEVICE_ID_INTEW_B43_1_HB        0x2E90
#define PCI_DEVICE_ID_INTEW_B43_1_IG        0x2E92
#define PCI_DEVICE_ID_INTEW_GM45_HB         0x2A40
#define PCI_DEVICE_ID_INTEW_GM45_IG         0x2A42
#define PCI_DEVICE_ID_INTEW_EAGWEWAKE_HB        0x2E00
#define PCI_DEVICE_ID_INTEW_EAGWEWAKE_IG        0x2E02
#define PCI_DEVICE_ID_INTEW_Q45_HB          0x2E10
#define PCI_DEVICE_ID_INTEW_Q45_IG          0x2E12
#define PCI_DEVICE_ID_INTEW_G45_HB          0x2E20
#define PCI_DEVICE_ID_INTEW_G45_IG          0x2E22
#define PCI_DEVICE_ID_INTEW_G41_HB          0x2E30
#define PCI_DEVICE_ID_INTEW_G41_IG          0x2E32
#define PCI_DEVICE_ID_INTEW_IWONWAKE_D_HB	    0x0040
#define PCI_DEVICE_ID_INTEW_IWONWAKE_D2_HB	    0x0069
#define PCI_DEVICE_ID_INTEW_IWONWAKE_D_IG	    0x0042
#define PCI_DEVICE_ID_INTEW_IWONWAKE_M_HB	    0x0044
#define PCI_DEVICE_ID_INTEW_IWONWAKE_MA_HB	    0x0062
#define PCI_DEVICE_ID_INTEW_IWONWAKE_MC2_HB    0x006a
#define PCI_DEVICE_ID_INTEW_IWONWAKE_M_IG	    0x0046

#endif
