// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/22/2024 16:34:44"

// 
// Device: Altera EP2C35F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador16bits (
	clk,
	clear,
	en_input,
	data_out);
input 	clk;
input 	clear;
input 	en_input;
output 	[15:0] data_out;

// Design Ports Information
// en_input	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_out[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[1]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[2]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[5]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[6]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[7]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[8]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[10]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[11]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[12]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[13]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[14]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[15]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clear	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALU_INST|Add0~0_combout ;
wire \REGISTER_BANK_INST|registers[1][2]~regout ;
wire \REGISTER_BANK_INST|Mux30~0_combout ;
wire \ALU_INST|Add0~5_combout ;
wire \ALU_INST|Result~1_combout ;
wire \REGISTER_BANK_INST|Mux29~0_combout ;
wire \MUX3_INST|y[2]~14_combout ;
wire \MUX3_INST|y[2]~15_combout ;
wire \ALU_INST|Add0~8_combout ;
wire \ALU_INST|Add0~11_combout ;
wire \REGISTER_BANK_INST|Mux27~0_combout ;
wire \REGISTER_BANK_INST|registers[2][6]~regout ;
wire \ALU_INST|Add0~17_combout ;
wire \ALU_INST|Result~5_combout ;
wire \REGISTER_BANK_INST|Mux25~0_combout ;
wire \ALU_INST|Add0~23_combout ;
wire \MUX3_INST|y[8]~44_combout ;
wire \ALU_INST|Add0~26_combout ;
wire \REGISTER_BANK_INST|registers[1][10]~regout ;
wire \REGISTER_BANK_INST|Mux22~0_combout ;
wire \MUX3_INST|y[9]~49_combout ;
wire \MUX3_INST|y[9]~50_combout ;
wire \ALU_INST|Add0~29_combout ;
wire \REGISTER_BANK_INST|registers[2][11]~regout ;
wire \ALU_INST|Add0~32_combout ;
wire \ALU_INST|Add0~35_combout ;
wire \REGISTER_BANK_INST|registers[2][14]~regout ;
wire \ALU_INST|Add0~41_combout ;
wire \MUX3_INST|y[15]~84_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \REGISTER_BANK_INST|registers[1][2]~feeder_combout ;
wire \PC_INST|pc[0]~3_combout ;
wire \clear~combout ;
wire \clear~clkctrl_outclk ;
wire \PC_INST|pc[1]~1_combout ;
wire \PC_INST|pc[3]~0_combout ;
wire \PC_INST|pc[2]~2_combout ;
wire \INSTR_MEM_INST|Mux2~0_combout ;
wire \MUX3_INST|y[15]~3_combout ;
wire \REGISTER_BANK_INST|registers[2][0]~feeder_combout ;
wire \INSTR_MEM_INST|Mux0~0_combout ;
wire \INSTR_MEM_INST|Mux7~0_combout ;
wire \INSTR_MEM_INST|Mux5~0_combout ;
wire \INSTR_MEM_INST|Mux8~0_combout ;
wire \MUX1_INST|y[0]~0_combout ;
wire \REGISTER_BANK_INST|Decoder1~0_combout ;
wire \REGISTER_BANK_INST|registers[2][0]~regout ;
wire \REGISTER_BANK_INST|Decoder1~3_combout ;
wire \REGISTER_BANK_INST|registers[3][0]~regout ;
wire \REGISTER_BANK_INST|Decoder1~2_combout ;
wire \REGISTER_BANK_INST|registers[0][0]~regout ;
wire \INSTR_MEM_INST|Mux4~0_combout ;
wire \REGISTER_BANK_INST|Mux15~0_combout ;
wire \REGISTER_BANK_INST|Mux15~1_combout ;
wire \REGISTER_BANK_INST|registers[1][0]~feeder_combout ;
wire \REGISTER_BANK_INST|Decoder1~1_combout ;
wire \REGISTER_BANK_INST|registers[1][0]~regout ;
wire \REGISTER_BANK_INST|Mux31~0_combout ;
wire \INSTR_MEM_INST|Mux3~0_combout ;
wire \MUX3_INST|y[0]~5_combout ;
wire \INSTR_MEM_INST|Mux1~0_combout ;
wire \ALU_INST|Add0~2_cout ;
wire \ALU_INST|Add0~3_combout ;
wire \MUX3_INST|y[0]~4_combout ;
wire \MUX3_INST|y[0]~0_combout ;
wire \MUX3_INST|y[1]~10_combout ;
wire \MUX3_INST|y[1]~9_combout ;
wire \ALU_INST|Add0~4 ;
wire \ALU_INST|Add0~7 ;
wire \ALU_INST|Add0~9_combout ;
wire \MUX3_INST|y[2]~16_combout ;
wire \MUX3_INST|y[2]~17_combout ;
wire \MUX3_INST|y[2]~18_combout ;
wire \REGISTER_BANK_INST|registers[2][2]~regout ;
wire \REGISTER_BANK_INST|registers[3][2]~regout ;
wire \REGISTER_BANK_INST|registers[0][2]~regout ;
wire \REGISTER_BANK_INST|Mux13~0_combout ;
wire \REGISTER_BANK_INST|Mux13~1_combout ;
wire \MUX3_INST|y[1]~7_combout ;
wire \MUX3_INST|y[1]~8_combout ;
wire \ALU_INST|Add0~6_combout ;
wire \INSTR_MEM_INST|Mux6~0_combout ;
wire \REGISTER_BANK_INST|registers[0][1]~regout ;
wire \ALU_INST|Result~0_combout ;
wire \MUX3_INST|y[1]~11_combout ;
wire \MUX3_INST|y[1]~12_combout ;
wire \MUX3_INST|y[1]~13_combout ;
wire \REGISTER_BANK_INST|registers[1][1]~feeder_combout ;
wire \REGISTER_BANK_INST|registers[1][1]~regout ;
wire \REGISTER_BANK_INST|registers[3][1]~regout ;
wire \REGISTER_BANK_INST|registers[2][1]~regout ;
wire \REGISTER_BANK_INST|Mux14~0_combout ;
wire \REGISTER_BANK_INST|Mux14~1_combout ;
wire \MUX3_INST|y[0]~1_combout ;
wire \MUX3_INST|y[0]~2_combout ;
wire \MUX3_INST|y[0]~6_combout ;
wire \REGISTER_BANK_INST|registers[1][3]~regout ;
wire \REGISTER_BANK_INST|registers[0][3]~regout ;
wire \REGISTER_BANK_INST|registers[3][3]~regout ;
wire \REGISTER_BANK_INST|registers[2][3]~regout ;
wire \REGISTER_BANK_INST|Mux12~0_combout ;
wire \REGISTER_BANK_INST|Mux12~1_combout ;
wire \ALU_INST|Result~3_combout ;
wire \REGISTER_BANK_INST|registers[0][5]~regout ;
wire \ALU_INST|Result~4_combout ;
wire \REGISTER_BANK_INST|registers[1][4]~regout ;
wire \REGISTER_BANK_INST|registers[0][4]~regout ;
wire \ALU_INST|Add0~14_combout ;
wire \ALU_INST|Add0~10 ;
wire \ALU_INST|Add0~13 ;
wire \ALU_INST|Add0~16 ;
wire \ALU_INST|Add0~18_combout ;
wire \MUX3_INST|y[5]~31_combout ;
wire \REGISTER_BANK_INST|Mux26~0_combout ;
wire \MUX3_INST|y[5]~29_combout ;
wire \MUX3_INST|y[6]~34_combout ;
wire \MUX3_INST|y[6]~35_combout ;
wire \REGISTER_BANK_INST|registers[0][6]~regout ;
wire \REGISTER_BANK_INST|registers[1][6]~regout ;
wire \ALU_INST|Add0~20_combout ;
wire \ALU_INST|Add0~19 ;
wire \ALU_INST|Add0~21_combout ;
wire \MUX3_INST|y[6]~36_combout ;
wire \MUX3_INST|y[6]~37_combout ;
wire \MUX3_INST|y[6]~38_combout ;
wire \REGISTER_BANK_INST|registers[3][6]~regout ;
wire \REGISTER_BANK_INST|Mux9~0_combout ;
wire \REGISTER_BANK_INST|Mux9~1_combout ;
wire \MUX3_INST|y[5]~30_combout ;
wire \MUX3_INST|y[5]~32_combout ;
wire \MUX3_INST|y[5]~33_combout ;
wire \REGISTER_BANK_INST|registers[1][5]~regout ;
wire \REGISTER_BANK_INST|registers[3][5]~regout ;
wire \REGISTER_BANK_INST|registers[2][5]~regout ;
wire \REGISTER_BANK_INST|Mux10~0_combout ;
wire \REGISTER_BANK_INST|Mux10~1_combout ;
wire \MUX3_INST|y[4]~24_combout ;
wire \MUX3_INST|y[4]~25_combout ;
wire \ALU_INST|Add0~15_combout ;
wire \MUX3_INST|y[4]~26_combout ;
wire \MUX3_INST|y[4]~27_combout ;
wire \MUX3_INST|y[4]~28_combout ;
wire \REGISTER_BANK_INST|registers[2][4]~regout ;
wire \REGISTER_BANK_INST|registers[3][4]~regout ;
wire \REGISTER_BANK_INST|Mux11~0_combout ;
wire \REGISTER_BANK_INST|Mux11~1_combout ;
wire \REGISTER_BANK_INST|Mux28~0_combout ;
wire \MUX3_INST|y[3]~19_combout ;
wire \MUX3_INST|y[3]~20_combout ;
wire \ALU_INST|Result~2_combout ;
wire \ALU_INST|Add0~12_combout ;
wire \MUX3_INST|y[3]~21_combout ;
wire \MUX3_INST|y[3]~22_combout ;
wire \MUX3_INST|y[3]~23_combout ;
wire \REGISTER_BANK_INST|registers[0][7]~regout ;
wire \REGISTER_BANK_INST|registers[1][7]~regout ;
wire \REGISTER_BANK_INST|registers[3][7]~regout ;
wire \REGISTER_BANK_INST|registers[2][7]~regout ;
wire \REGISTER_BANK_INST|Mux8~0_combout ;
wire \REGISTER_BANK_INST|Mux8~1_combout ;
wire \ALU_INST|Result~7_combout ;
wire \REGISTER_BANK_INST|registers[1][8]~regout ;
wire \REGISTER_BANK_INST|Mux23~0_combout ;
wire \REGISTER_BANK_INST|registers[1][9]~regout ;
wire \REGISTER_BANK_INST|registers[0][9]~regout ;
wire \ALU_INST|Result~9_combout ;
wire \ALU_INST|Add0~22 ;
wire \ALU_INST|Add0~25 ;
wire \ALU_INST|Add0~28 ;
wire \ALU_INST|Add0~30_combout ;
wire \ALU_INST|Result~8_combout ;
wire \MUX3_INST|y[9]~51_combout ;
wire \MUX3_INST|y[9]~52_combout ;
wire \MUX3_INST|y[9]~53_combout ;
wire \REGISTER_BANK_INST|registers[3][9]~regout ;
wire \REGISTER_BANK_INST|registers[2][9]~regout ;
wire \REGISTER_BANK_INST|Mux6~0_combout ;
wire \REGISTER_BANK_INST|Mux6~1_combout ;
wire \MUX3_INST|y[8]~45_combout ;
wire \ALU_INST|Add0~27_combout ;
wire \MUX3_INST|y[8]~46_combout ;
wire \MUX3_INST|y[8]~47_combout ;
wire \MUX3_INST|y[8]~48_combout ;
wire \REGISTER_BANK_INST|registers[3][8]~feeder_combout ;
wire \REGISTER_BANK_INST|registers[3][8]~regout ;
wire \REGISTER_BANK_INST|registers[2][8]~regout ;
wire \REGISTER_BANK_INST|registers[0][8]~regout ;
wire \REGISTER_BANK_INST|Mux7~0_combout ;
wire \REGISTER_BANK_INST|Mux7~1_combout ;
wire \REGISTER_BANK_INST|Mux24~0_combout ;
wire \MUX3_INST|y[7]~39_combout ;
wire \MUX3_INST|y[7]~40_combout ;
wire \ALU_INST|Add0~24_combout ;
wire \ALU_INST|Result~6_combout ;
wire \MUX3_INST|y[7]~41_combout ;
wire \MUX3_INST|y[7]~42_combout ;
wire \MUX3_INST|y[7]~43_combout ;
wire \REGISTER_BANK_INST|registers[3][10]~feeder_combout ;
wire \REGISTER_BANK_INST|registers[3][10]~regout ;
wire \REGISTER_BANK_INST|registers[2][10]~regout ;
wire \REGISTER_BANK_INST|registers[0][10]~regout ;
wire \REGISTER_BANK_INST|Mux5~0_combout ;
wire \REGISTER_BANK_INST|Mux5~1_combout ;
wire \REGISTER_BANK_INST|Mux21~0_combout ;
wire \ALU_INST|Add0~31 ;
wire \ALU_INST|Add0~33_combout ;
wire \REGISTER_BANK_INST|registers[1][12]~regout ;
wire \REGISTER_BANK_INST|registers[0][12]~regout ;
wire \REGISTER_BANK_INST|Mux19~0_combout ;
wire \MUX3_INST|y[12]~64_combout ;
wire \MUX3_INST|y[12]~65_combout ;
wire \ALU_INST|Add0~38_combout ;
wire \ALU_INST|Add0~34 ;
wire \ALU_INST|Add0~37 ;
wire \ALU_INST|Add0~39_combout ;
wire \MUX3_INST|y[12]~66_combout ;
wire \MUX3_INST|y[12]~67_combout ;
wire \MUX3_INST|y[12]~68_combout ;
wire \REGISTER_BANK_INST|registers[3][12]~regout ;
wire \REGISTER_BANK_INST|registers[2][12]~regout ;
wire \REGISTER_BANK_INST|Mux3~0_combout ;
wire \REGISTER_BANK_INST|Mux3~1_combout ;
wire \REGISTER_BANK_INST|registers[0][11]~feeder_combout ;
wire \REGISTER_BANK_INST|registers[0][11]~regout ;
wire \REGISTER_BANK_INST|Mux20~0_combout ;
wire \MUX3_INST|y[11]~59_combout ;
wire \MUX3_INST|y[11]~60_combout ;
wire \ALU_INST|Result~11_combout ;
wire \ALU_INST|Add0~36_combout ;
wire \REGISTER_BANK_INST|registers[1][11]~regout ;
wire \ALU_INST|Result~10_combout ;
wire \MUX3_INST|y[11]~61_combout ;
wire \MUX3_INST|y[11]~62_combout ;
wire \MUX3_INST|y[11]~63_combout ;
wire \REGISTER_BANK_INST|registers[3][11]~regout ;
wire \REGISTER_BANK_INST|Mux4~0_combout ;
wire \REGISTER_BANK_INST|Mux4~1_combout ;
wire \MUX3_INST|y[10]~54_combout ;
wire \MUX3_INST|y[10]~55_combout ;
wire \MUX3_INST|y[10]~56_combout ;
wire \MUX3_INST|y[10]~57_combout ;
wire \MUX3_INST|y[10]~58_combout ;
wire \REGISTER_BANK_INST|registers[1][13]~regout ;
wire \REGISTER_BANK_INST|registers[0][13]~regout ;
wire \MUX3_INST|y[13]~69_combout ;
wire \REGISTER_BANK_INST|registers[3][13]~regout ;
wire \REGISTER_BANK_INST|registers[2][13]~regout ;
wire \REGISTER_BANK_INST|Mux2~0_combout ;
wire \REGISTER_BANK_INST|Mux2~1_combout ;
wire \MUX3_INST|y[13]~70_combout ;
wire \MUX3_INST|y[14]~77_combout ;
wire \REGISTER_BANK_INST|registers[1][14]~regout ;
wire \REGISTER_BANK_INST|registers[0][14]~regout ;
wire \ALU_INST|Add0~44_combout ;
wire \ALU_INST|Add0~40 ;
wire \ALU_INST|Add0~43 ;
wire \ALU_INST|Add0~45_combout ;
wire \MUX3_INST|y[15]~86_combout ;
wire \MUX3_INST|y[15]~85_combout ;
wire \MUX3_INST|y[15]~83_combout ;
wire \MUX3_INST|y[15]~87_combout ;
wire \REGISTER_BANK_INST|registers[0][15]~regout ;
wire \ALU_INST|Add0~47_combout ;
wire \ALU_INST|Add0~46 ;
wire \ALU_INST|Add0~48_combout ;
wire \MUX3_INST|y[15]~88_combout ;
wire \REGISTER_BANK_INST|registers[1][15]~regout ;
wire \REGISTER_BANK_INST|registers[3][15]~regout ;
wire \REGISTER_BANK_INST|registers[2][15]~regout ;
wire \REGISTER_BANK_INST|Mux0~0_combout ;
wire \REGISTER_BANK_INST|Mux0~1_combout ;
wire \MUX3_INST|y[14]~79_combout ;
wire \MUX3_INST|y[14]~76_combout ;
wire \MUX3_INST|y[14]~78_combout ;
wire \MUX3_INST|y[14]~80_combout ;
wire \MUX3_INST|y[14]~81_combout ;
wire \MUX3_INST|y[14]~82_combout ;
wire \REGISTER_BANK_INST|registers[3][14]~regout ;
wire \REGISTER_BANK_INST|Mux1~0_combout ;
wire \REGISTER_BANK_INST|Mux1~1_combout ;
wire \MUX3_INST|y[13]~72_combout ;
wire \MUX3_INST|y[13]~71_combout ;
wire \MUX3_INST|y[13]~73_combout ;
wire \ALU_INST|Add0~42_combout ;
wire \MUX3_INST|y[13]~74_combout ;
wire \MUX3_INST|y[13]~75_combout ;
wire [3:0] \PC_INST|pc ;
wire [15:0] \INSTR_MEM_INST|instruction ;


// Location: LCCOMB_X44_Y34_N12
cycloneii_lcell_comb \ALU_INST|Add0~0 (
// Equation(s):
// \ALU_INST|Add0~0_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][0]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][0]~regout ))))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\INSTR_MEM_INST|instruction [12]),
	.datac(\REGISTER_BANK_INST|registers[0][0]~regout ),
	.datad(\REGISTER_BANK_INST|registers[1][0]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~0 .lut_mask = 16'h369C;
defparam \ALU_INST|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N31
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REGISTER_BANK_INST|registers[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][2]~regout ));

// Location: LCCOMB_X46_Y34_N30
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux30~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux30~0_combout  = (\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][1]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][1]~regout ))

	.dataa(vcc),
	.datab(\INSTR_MEM_INST|instruction [4]),
	.datac(\REGISTER_BANK_INST|registers[0][1]~regout ),
	.datad(\REGISTER_BANK_INST|registers[1][1]~regout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux30~0 .lut_mask = 16'hFC30;
defparam \REGISTER_BANK_INST|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
cycloneii_lcell_comb \ALU_INST|Add0~5 (
// Equation(s):
// \ALU_INST|Add0~5_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][1]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][1]~regout )))))

	.dataa(\INSTR_MEM_INST|instruction [12]),
	.datab(\INSTR_MEM_INST|instruction [4]),
	.datac(\REGISTER_BANK_INST|registers[1][1]~regout ),
	.datad(\REGISTER_BANK_INST|registers[0][1]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~5 .lut_mask = 16'h596A;
defparam \ALU_INST|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneii_lcell_comb \ALU_INST|Result~1 (
// Equation(s):
// \ALU_INST|Result~1_combout  = (\REGISTER_BANK_INST|Mux14~1_combout ) # ((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][1]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][1]~regout ))))

	.dataa(\REGISTER_BANK_INST|registers[1][1]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][1]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\REGISTER_BANK_INST|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~1 .lut_mask = 16'hFFAC;
defparam \ALU_INST|Result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux29~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux29~0_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][2]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][2]~regout )))

	.dataa(vcc),
	.datab(\REGISTER_BANK_INST|registers[1][2]~regout ),
	.datac(\REGISTER_BANK_INST|registers[0][2]~regout ),
	.datad(\INSTR_MEM_INST|instruction [4]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux29~0 .lut_mask = 16'hCCF0;
defparam \REGISTER_BANK_INST|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N10
cycloneii_lcell_comb \MUX3_INST|y[2]~14 (
// Equation(s):
// \MUX3_INST|y[2]~14_combout  = (\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12])))) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux13~1_combout  $ (((\REGISTER_BANK_INST|Mux29~0_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\REGISTER_BANK_INST|Mux29~0_combout ),
	.datab(\INSTR_MEM_INST|instruction [12]),
	.datac(\INSTR_MEM_INST|instruction [13]),
	.datad(\REGISTER_BANK_INST|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[2]~14 .lut_mask = 16'hC4CB;
defparam \MUX3_INST|y[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
cycloneii_lcell_comb \MUX3_INST|y[2]~15 (
// Equation(s):
// \MUX3_INST|y[2]~15_combout  = (\INSTR_MEM_INST|instruction [13] & ((\MUX3_INST|y[2]~14_combout  & ((\REGISTER_BANK_INST|Mux14~1_combout ))) # (!\MUX3_INST|y[2]~14_combout  & (\REGISTER_BANK_INST|Mux12~1_combout )))) # (!\INSTR_MEM_INST|instruction [13] & 
// (((\MUX3_INST|y[2]~14_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux12~1_combout ),
	.datab(\INSTR_MEM_INST|instruction [13]),
	.datac(\REGISTER_BANK_INST|Mux14~1_combout ),
	.datad(\MUX3_INST|y[2]~14_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[2]~15 .lut_mask = 16'hF388;
defparam \MUX3_INST|y[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
cycloneii_lcell_comb \ALU_INST|Add0~8 (
// Equation(s):
// \ALU_INST|Add0~8_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][2]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][2]~regout )))))

	.dataa(\REGISTER_BANK_INST|registers[1][2]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][2]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\ALU_INST|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~8 .lut_mask = 16'h53AC;
defparam \ALU_INST|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneii_lcell_comb \ALU_INST|Add0~11 (
// Equation(s):
// \ALU_INST|Add0~11_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][3]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][3]~regout )))))

	.dataa(\REGISTER_BANK_INST|registers[1][3]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][3]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\ALU_INST|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~11 .lut_mask = 16'h53AC;
defparam \ALU_INST|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux27~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux27~0_combout  = (\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][4]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][4]~regout ))

	.dataa(\REGISTER_BANK_INST|registers[0][4]~regout ),
	.datab(\INSTR_MEM_INST|instruction [4]),
	.datac(vcc),
	.datad(\REGISTER_BANK_INST|registers[1][4]~regout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux27~0 .lut_mask = 16'hEE22;
defparam \REGISTER_BANK_INST|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N17
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[6]~38_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][6]~regout ));

// Location: LCCOMB_X45_Y35_N4
cycloneii_lcell_comb \ALU_INST|Add0~17 (
// Equation(s):
// \ALU_INST|Add0~17_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][5]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][5]~regout )))))

	.dataa(\REGISTER_BANK_INST|registers[1][5]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][5]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\ALU_INST|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~17 .lut_mask = 16'h53AC;
defparam \ALU_INST|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneii_lcell_comb \ALU_INST|Result~5 (
// Equation(s):
// \ALU_INST|Result~5_combout  = (\REGISTER_BANK_INST|Mux10~1_combout ) # ((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][5]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][5]~regout ))))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|Mux10~1_combout ),
	.datac(\REGISTER_BANK_INST|registers[1][5]~regout ),
	.datad(\REGISTER_BANK_INST|registers[0][5]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~5 .lut_mask = 16'hFDEC;
defparam \ALU_INST|Result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N8
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux25~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux25~0_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][6]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][6]~regout )))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[1][6]~regout ),
	.datac(vcc),
	.datad(\REGISTER_BANK_INST|registers[0][6]~regout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux25~0 .lut_mask = 16'hDD88;
defparam \REGISTER_BANK_INST|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
cycloneii_lcell_comb \ALU_INST|Add0~23 (
// Equation(s):
// \ALU_INST|Add0~23_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][7]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][7]~regout )))))

	.dataa(\INSTR_MEM_INST|instruction [12]),
	.datab(\REGISTER_BANK_INST|registers[1][7]~regout ),
	.datac(\REGISTER_BANK_INST|registers[0][7]~regout ),
	.datad(\INSTR_MEM_INST|instruction [4]),
	.cin(gnd),
	.combout(\ALU_INST|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~23 .lut_mask = 16'h665A;
defparam \ALU_INST|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
cycloneii_lcell_comb \MUX3_INST|y[8]~44 (
// Equation(s):
// \MUX3_INST|y[8]~44_combout  = (\INSTR_MEM_INST|instruction [13] & (\INSTR_MEM_INST|instruction [12])) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux7~1_combout  $ (((\REGISTER_BANK_INST|Mux23~0_combout ) # (!\INSTR_MEM_INST|instruction 
// [12])))))

	.dataa(\INSTR_MEM_INST|instruction [12]),
	.datab(\INSTR_MEM_INST|instruction [13]),
	.datac(\REGISTER_BANK_INST|Mux23~0_combout ),
	.datad(\REGISTER_BANK_INST|Mux7~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[8]~44 .lut_mask = 16'h8AB9;
defparam \MUX3_INST|y[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N18
cycloneii_lcell_comb \ALU_INST|Add0~26 (
// Equation(s):
// \ALU_INST|Add0~26_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][8]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][8]~regout ))))

	.dataa(\REGISTER_BANK_INST|registers[0][8]~regout ),
	.datab(\REGISTER_BANK_INST|registers[1][8]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\ALU_INST|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~26 .lut_mask = 16'h35CA;
defparam \ALU_INST|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N25
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[10]~58_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][10]~regout ));

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux22~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux22~0_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][9]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][9]~regout )))

	.dataa(vcc),
	.datab(\REGISTER_BANK_INST|registers[1][9]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\REGISTER_BANK_INST|registers[0][9]~regout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux22~0 .lut_mask = 16'hCFC0;
defparam \REGISTER_BANK_INST|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneii_lcell_comb \MUX3_INST|y[9]~49 (
// Equation(s):
// \MUX3_INST|y[9]~49_combout  = (\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12])))) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux6~1_combout  $ (((\REGISTER_BANK_INST|Mux22~0_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\INSTR_MEM_INST|instruction [13]),
	.datab(\REGISTER_BANK_INST|Mux22~0_combout ),
	.datac(\REGISTER_BANK_INST|Mux6~1_combout ),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\MUX3_INST|y[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[9]~49 .lut_mask = 16'hBE05;
defparam \MUX3_INST|y[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneii_lcell_comb \MUX3_INST|y[9]~50 (
// Equation(s):
// \MUX3_INST|y[9]~50_combout  = (\MUX3_INST|y[9]~49_combout  & ((\REGISTER_BANK_INST|Mux7~1_combout ) # ((!\INSTR_MEM_INST|instruction [13])))) # (!\MUX3_INST|y[9]~49_combout  & (((\REGISTER_BANK_INST|Mux5~1_combout  & \INSTR_MEM_INST|instruction [13]))))

	.dataa(\REGISTER_BANK_INST|Mux7~1_combout ),
	.datab(\REGISTER_BANK_INST|Mux5~1_combout ),
	.datac(\MUX3_INST|y[9]~49_combout ),
	.datad(\INSTR_MEM_INST|instruction [13]),
	.cin(gnd),
	.combout(\MUX3_INST|y[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[9]~50 .lut_mask = 16'hACF0;
defparam \MUX3_INST|y[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
cycloneii_lcell_comb \ALU_INST|Add0~29 (
// Equation(s):
// \ALU_INST|Add0~29_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][9]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][9]~regout )))))

	.dataa(\INSTR_MEM_INST|instruction [12]),
	.datab(\REGISTER_BANK_INST|registers[1][9]~regout ),
	.datac(\REGISTER_BANK_INST|registers[0][9]~regout ),
	.datad(\INSTR_MEM_INST|instruction [4]),
	.cin(gnd),
	.combout(\ALU_INST|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~29 .lut_mask = 16'h665A;
defparam \ALU_INST|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N31
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\MUX3_INST|y[11]~63_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][11]~regout ));

// Location: LCCOMB_X44_Y32_N2
cycloneii_lcell_comb \ALU_INST|Add0~32 (
// Equation(s):
// \ALU_INST|Add0~32_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][10]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][10]~regout )))))

	.dataa(\INSTR_MEM_INST|instruction [12]),
	.datab(\INSTR_MEM_INST|instruction [4]),
	.datac(\REGISTER_BANK_INST|registers[1][10]~regout ),
	.datad(\REGISTER_BANK_INST|registers[0][10]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~32 .lut_mask = 16'h596A;
defparam \ALU_INST|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
cycloneii_lcell_comb \ALU_INST|Add0~35 (
// Equation(s):
// \ALU_INST|Add0~35_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][11]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][11]~regout ))))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[0][11]~regout ),
	.datac(\REGISTER_BANK_INST|registers[1][11]~regout ),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\ALU_INST|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~35 .lut_mask = 16'h1BE4;
defparam \ALU_INST|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N13
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[14]~82_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][14]~regout ));

// Location: LCCOMB_X45_Y32_N20
cycloneii_lcell_comb \ALU_INST|Add0~41 (
// Equation(s):
// \ALU_INST|Add0~41_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][13]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][13]~regout )))))

	.dataa(\INSTR_MEM_INST|instruction [12]),
	.datab(\REGISTER_BANK_INST|registers[1][13]~regout ),
	.datac(\REGISTER_BANK_INST|registers[0][13]~regout ),
	.datad(\INSTR_MEM_INST|instruction [4]),
	.cin(gnd),
	.combout(\ALU_INST|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~41 .lut_mask = 16'h665A;
defparam \ALU_INST|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
cycloneii_lcell_comb \MUX3_INST|y[15]~84 (
// Equation(s):
// \MUX3_INST|y[15]~84_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][15]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][15]~regout )))

	.dataa(vcc),
	.datab(\REGISTER_BANK_INST|registers[1][15]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\REGISTER_BANK_INST|registers[0][15]~regout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[15]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[15]~84 .lut_mask = 16'hCFC0;
defparam \MUX3_INST|y[15]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N30
cycloneii_lcell_comb \REGISTER_BANK_INST|registers[1][2]~feeder (
// Equation(s):
// \REGISTER_BANK_INST|registers[1][2]~feeder_combout  = \MUX3_INST|y[2]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX3_INST|y[2]~18_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|registers[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|registers[1][2]~feeder .lut_mask = 16'hFF00;
defparam \REGISTER_BANK_INST|registers[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneii_lcell_comb \PC_INST|pc[0]~3 (
// Equation(s):
// \PC_INST|pc[0]~3_combout  = !\PC_INST|pc [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC_INST|pc [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_INST|pc[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC_INST|pc[0]~3 .lut_mask = 16'h0F0F;
defparam \PC_INST|pc[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clear~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clear~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clear));
// synopsys translate_off
defparam \clear~I .input_async_reset = "none";
defparam \clear~I .input_power_up = "low";
defparam \clear~I .input_register_mode = "none";
defparam \clear~I .input_sync_reset = "none";
defparam \clear~I .oe_async_reset = "none";
defparam \clear~I .oe_power_up = "low";
defparam \clear~I .oe_register_mode = "none";
defparam \clear~I .oe_sync_reset = "none";
defparam \clear~I .operation_mode = "input";
defparam \clear~I .output_async_reset = "none";
defparam \clear~I .output_power_up = "low";
defparam \clear~I .output_register_mode = "none";
defparam \clear~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \clear~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clear~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clear~clkctrl_outclk ));
// synopsys translate_off
defparam \clear~clkctrl .clock_type = "global clock";
defparam \clear~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X43_Y34_N23
cycloneii_lcell_ff \PC_INST|pc[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC_INST|pc[0]~3_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_INST|pc [0]));

// Location: LCCOMB_X44_Y32_N16
cycloneii_lcell_comb \PC_INST|pc[1]~1 (
// Equation(s):
// \PC_INST|pc[1]~1_combout  = \PC_INST|pc [0] $ (\PC_INST|pc [1])

	.dataa(vcc),
	.datab(\PC_INST|pc [0]),
	.datac(\PC_INST|pc [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_INST|pc[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_INST|pc[1]~1 .lut_mask = 16'h3C3C;
defparam \PC_INST|pc[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N17
cycloneii_lcell_ff \PC_INST|pc[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC_INST|pc[1]~1_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_INST|pc [1]));

// Location: LCCOMB_X43_Y34_N12
cycloneii_lcell_comb \PC_INST|pc[3]~0 (
// Equation(s):
// \PC_INST|pc[3]~0_combout  = \PC_INST|pc [3] $ (((\PC_INST|pc [2] & (\PC_INST|pc [1] & \PC_INST|pc [0]))))

	.dataa(\PC_INST|pc [2]),
	.datab(\PC_INST|pc [1]),
	.datac(\PC_INST|pc [3]),
	.datad(\PC_INST|pc [0]),
	.cin(gnd),
	.combout(\PC_INST|pc[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_INST|pc[3]~0 .lut_mask = 16'h78F0;
defparam \PC_INST|pc[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N13
cycloneii_lcell_ff \PC_INST|pc[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC_INST|pc[3]~0_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_INST|pc [3]));

// Location: LCCOMB_X44_Y32_N6
cycloneii_lcell_comb \PC_INST|pc[2]~2 (
// Equation(s):
// \PC_INST|pc[2]~2_combout  = \PC_INST|pc [2] $ (((\PC_INST|pc [1] & \PC_INST|pc [0])))

	.dataa(\PC_INST|pc [1]),
	.datab(\PC_INST|pc [0]),
	.datac(\PC_INST|pc [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_INST|pc[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_INST|pc[2]~2 .lut_mask = 16'h7878;
defparam \PC_INST|pc[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N7
cycloneii_lcell_ff \PC_INST|pc[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC_INST|pc[2]~2_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_INST|pc [2]));

// Location: LCCOMB_X44_Y32_N28
cycloneii_lcell_comb \INSTR_MEM_INST|Mux2~0 (
// Equation(s):
// \INSTR_MEM_INST|Mux2~0_combout  = (!\PC_INST|pc [1] & ((\PC_INST|pc [3] & ((!\PC_INST|pc [2]))) # (!\PC_INST|pc [3] & (\PC_INST|pc [0] & \PC_INST|pc [2]))))

	.dataa(\PC_INST|pc [1]),
	.datab(\PC_INST|pc [0]),
	.datac(\PC_INST|pc [3]),
	.datad(\PC_INST|pc [2]),
	.cin(gnd),
	.combout(\INSTR_MEM_INST|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \INSTR_MEM_INST|Mux2~0 .lut_mask = 16'h0450;
defparam \INSTR_MEM_INST|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N29
cycloneii_lcell_ff \INSTR_MEM_INST|instruction[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\INSTR_MEM_INST|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\INSTR_MEM_INST|instruction [13]));

// Location: LCCOMB_X46_Y32_N28
cycloneii_lcell_comb \MUX3_INST|y[15]~3 (
// Equation(s):
// \MUX3_INST|y[15]~3_combout  = (!\INSTR_MEM_INST|instruction [15] & !\INSTR_MEM_INST|instruction [13])

	.dataa(\INSTR_MEM_INST|instruction [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\INSTR_MEM_INST|instruction [13]),
	.cin(gnd),
	.combout(\MUX3_INST|y[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[15]~3 .lut_mask = 16'h0055;
defparam \MUX3_INST|y[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
cycloneii_lcell_comb \REGISTER_BANK_INST|registers[2][0]~feeder (
// Equation(s):
// \REGISTER_BANK_INST|registers[2][0]~feeder_combout  = \MUX3_INST|y[0]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX3_INST|y[0]~6_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|registers[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|registers[2][0]~feeder .lut_mask = 16'hFF00;
defparam \REGISTER_BANK_INST|registers[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N20
cycloneii_lcell_comb \INSTR_MEM_INST|Mux0~0 (
// Equation(s):
// \INSTR_MEM_INST|Mux0~0_combout  = (!\PC_INST|pc [3] & (!\PC_INST|pc [2] & ((\PC_INST|pc [0]) # (!\PC_INST|pc [1]))))

	.dataa(\PC_INST|pc [1]),
	.datab(\PC_INST|pc [0]),
	.datac(\PC_INST|pc [3]),
	.datad(\PC_INST|pc [2]),
	.cin(gnd),
	.combout(\INSTR_MEM_INST|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INSTR_MEM_INST|Mux0~0 .lut_mask = 16'h000D;
defparam \INSTR_MEM_INST|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N21
cycloneii_lcell_ff \INSTR_MEM_INST|instruction[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\INSTR_MEM_INST|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\INSTR_MEM_INST|instruction [15]));

// Location: LCCOMB_X43_Y34_N20
cycloneii_lcell_comb \INSTR_MEM_INST|Mux7~0 (
// Equation(s):
// \INSTR_MEM_INST|Mux7~0_combout  = (\PC_INST|pc [2] & (((!\PC_INST|pc [3])))) # (!\PC_INST|pc [2] & ((\PC_INST|pc [0] & (!\PC_INST|pc [1])) # (!\PC_INST|pc [0] & ((\PC_INST|pc [1]) # (\PC_INST|pc [3])))))

	.dataa(\PC_INST|pc [2]),
	.datab(\PC_INST|pc [0]),
	.datac(\PC_INST|pc [1]),
	.datad(\PC_INST|pc [3]),
	.cin(gnd),
	.combout(\INSTR_MEM_INST|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \INSTR_MEM_INST|Mux7~0 .lut_mask = 16'h15BE;
defparam \INSTR_MEM_INST|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N21
cycloneii_lcell_ff \INSTR_MEM_INST|instruction[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\INSTR_MEM_INST|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\INSTR_MEM_INST|instruction [1]));

// Location: LCCOMB_X44_Y32_N8
cycloneii_lcell_comb \INSTR_MEM_INST|Mux5~0 (
// Equation(s):
// \INSTR_MEM_INST|Mux5~0_combout  = (!\PC_INST|pc [1] & (!\PC_INST|pc [3] & (\PC_INST|pc [0] $ (\PC_INST|pc [2]))))

	.dataa(\PC_INST|pc [1]),
	.datab(\PC_INST|pc [0]),
	.datac(\PC_INST|pc [3]),
	.datad(\PC_INST|pc [2]),
	.cin(gnd),
	.combout(\INSTR_MEM_INST|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \INSTR_MEM_INST|Mux5~0 .lut_mask = 16'h0104;
defparam \INSTR_MEM_INST|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N9
cycloneii_lcell_ff \INSTR_MEM_INST|instruction[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\INSTR_MEM_INST|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\INSTR_MEM_INST|instruction [8]));

// Location: LCCOMB_X43_Y34_N24
cycloneii_lcell_comb \INSTR_MEM_INST|Mux8~0 (
// Equation(s):
// \INSTR_MEM_INST|Mux8~0_combout  = (!\PC_INST|pc [3] & (!\PC_INST|pc [1] & !\PC_INST|pc [0]))

	.dataa(\PC_INST|pc [3]),
	.datab(vcc),
	.datac(\PC_INST|pc [1]),
	.datad(\PC_INST|pc [0]),
	.cin(gnd),
	.combout(\INSTR_MEM_INST|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \INSTR_MEM_INST|Mux8~0 .lut_mask = 16'h0005;
defparam \INSTR_MEM_INST|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N25
cycloneii_lcell_ff \INSTR_MEM_INST|instruction[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\INSTR_MEM_INST|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\INSTR_MEM_INST|instruction [0]));

// Location: LCCOMB_X44_Y34_N22
cycloneii_lcell_comb \MUX1_INST|y[0]~0 (
// Equation(s):
// \MUX1_INST|y[0]~0_combout  = (\INSTR_MEM_INST|instruction [15] & (\INSTR_MEM_INST|instruction [8])) # (!\INSTR_MEM_INST|instruction [15] & ((\INSTR_MEM_INST|instruction [0])))

	.dataa(\INSTR_MEM_INST|instruction [15]),
	.datab(\INSTR_MEM_INST|instruction [8]),
	.datac(vcc),
	.datad(\INSTR_MEM_INST|instruction [0]),
	.cin(gnd),
	.combout(\MUX1_INST|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1_INST|y[0]~0 .lut_mask = 16'hDD88;
defparam \MUX1_INST|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneii_lcell_comb \REGISTER_BANK_INST|Decoder1~0 (
// Equation(s):
// \REGISTER_BANK_INST|Decoder1~0_combout  = (!\MUX1_INST|y[0]~0_combout  & ((\INSTR_MEM_INST|instruction [15] & (\INSTR_MEM_INST|instruction [9])) # (!\INSTR_MEM_INST|instruction [15] & ((\INSTR_MEM_INST|instruction [1])))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\INSTR_MEM_INST|instruction [15]),
	.datac(\INSTR_MEM_INST|instruction [1]),
	.datad(\MUX1_INST|y[0]~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Decoder1~0 .lut_mask = 16'h00B8;
defparam \REGISTER_BANK_INST|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y35_N17
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REGISTER_BANK_INST|registers[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][0]~regout ));

// Location: LCCOMB_X46_Y34_N14
cycloneii_lcell_comb \REGISTER_BANK_INST|Decoder1~3 (
// Equation(s):
// \REGISTER_BANK_INST|Decoder1~3_combout  = (\MUX1_INST|y[0]~0_combout  & ((\INSTR_MEM_INST|instruction [15] & (\INSTR_MEM_INST|instruction [9])) # (!\INSTR_MEM_INST|instruction [15] & ((\INSTR_MEM_INST|instruction [1])))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\INSTR_MEM_INST|instruction [15]),
	.datac(\INSTR_MEM_INST|instruction [1]),
	.datad(\MUX1_INST|y[0]~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Decoder1~3 .lut_mask = 16'hB800;
defparam \REGISTER_BANK_INST|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N17
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[0]~6_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][0]~regout ));

// Location: LCCOMB_X46_Y34_N16
cycloneii_lcell_comb \REGISTER_BANK_INST|Decoder1~2 (
// Equation(s):
// \REGISTER_BANK_INST|Decoder1~2_combout  = (!\MUX1_INST|y[0]~0_combout  & ((\INSTR_MEM_INST|instruction [15] & (!\INSTR_MEM_INST|instruction [9])) # (!\INSTR_MEM_INST|instruction [15] & ((!\INSTR_MEM_INST|instruction [1])))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\INSTR_MEM_INST|instruction [15]),
	.datac(\INSTR_MEM_INST|instruction [1]),
	.datad(\MUX1_INST|y[0]~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Decoder1~2 .lut_mask = 16'h0047;
defparam \REGISTER_BANK_INST|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N9
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[0]~6_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][0]~regout ));

// Location: LCCOMB_X44_Y32_N14
cycloneii_lcell_comb \INSTR_MEM_INST|Mux4~0 (
// Equation(s):
// \INSTR_MEM_INST|Mux4~0_combout  = (\PC_INST|pc [2] & (!\PC_INST|pc [3] & ((\PC_INST|pc [1]) # (\PC_INST|pc [0])))) # (!\PC_INST|pc [2] & (\PC_INST|pc [3] $ (((\PC_INST|pc [1] & \PC_INST|pc [0])))))

	.dataa(\PC_INST|pc [1]),
	.datab(\PC_INST|pc [0]),
	.datac(\PC_INST|pc [3]),
	.datad(\PC_INST|pc [2]),
	.cin(gnd),
	.combout(\INSTR_MEM_INST|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \INSTR_MEM_INST|Mux4~0 .lut_mask = 16'h0E78;
defparam \INSTR_MEM_INST|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N15
cycloneii_lcell_ff \INSTR_MEM_INST|instruction[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\INSTR_MEM_INST|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\INSTR_MEM_INST|instruction [9]));

// Location: LCCOMB_X44_Y35_N10
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux15~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux15~0_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|registers[1][0]~regout ) # ((\INSTR_MEM_INST|instruction [9])))) # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|registers[0][0]~regout  & 
// !\INSTR_MEM_INST|instruction [9]))))

	.dataa(\REGISTER_BANK_INST|registers[1][0]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][0]~regout ),
	.datac(\INSTR_MEM_INST|instruction [8]),
	.datad(\INSTR_MEM_INST|instruction [9]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux15~0 .lut_mask = 16'hF0AC;
defparam \REGISTER_BANK_INST|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N16
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux15~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux15~1_combout  = (\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|Mux15~0_combout  & ((\REGISTER_BANK_INST|registers[3][0]~regout ))) # (!\REGISTER_BANK_INST|Mux15~0_combout  & (\REGISTER_BANK_INST|registers[2][0]~regout )))) 
// # (!\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|Mux15~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\REGISTER_BANK_INST|registers[2][0]~regout ),
	.datac(\REGISTER_BANK_INST|registers[3][0]~regout ),
	.datad(\REGISTER_BANK_INST|Mux15~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux15~1 .lut_mask = 16'hF588;
defparam \REGISTER_BANK_INST|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
cycloneii_lcell_comb \REGISTER_BANK_INST|registers[1][0]~feeder (
// Equation(s):
// \REGISTER_BANK_INST|registers[1][0]~feeder_combout  = \MUX3_INST|y[0]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX3_INST|y[0]~6_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|registers[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|registers[1][0]~feeder .lut_mask = 16'hFF00;
defparam \REGISTER_BANK_INST|registers[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneii_lcell_comb \REGISTER_BANK_INST|Decoder1~1 (
// Equation(s):
// \REGISTER_BANK_INST|Decoder1~1_combout  = (\MUX1_INST|y[0]~0_combout  & ((\INSTR_MEM_INST|instruction [15] & (!\INSTR_MEM_INST|instruction [9])) # (!\INSTR_MEM_INST|instruction [15] & ((!\INSTR_MEM_INST|instruction [1])))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\INSTR_MEM_INST|instruction [15]),
	.datac(\INSTR_MEM_INST|instruction [1]),
	.datad(\MUX1_INST|y[0]~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Decoder1~1 .lut_mask = 16'h4700;
defparam \REGISTER_BANK_INST|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y35_N31
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REGISTER_BANK_INST|registers[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][0]~regout ));

// Location: LCCOMB_X44_Y34_N8
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux31~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux31~0_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][0]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][0]~regout )))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[1][0]~regout ),
	.datac(vcc),
	.datad(\REGISTER_BANK_INST|registers[0][0]~regout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux31~0 .lut_mask = 16'hDD88;
defparam \REGISTER_BANK_INST|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N26
cycloneii_lcell_comb \INSTR_MEM_INST|Mux3~0 (
// Equation(s):
// \INSTR_MEM_INST|Mux3~0_combout  = (\PC_INST|pc [0] & ((\PC_INST|pc [2] & ((!\PC_INST|pc [3]))) # (!\PC_INST|pc [2] & (!\PC_INST|pc [1])))) # (!\PC_INST|pc [0] & (((!\PC_INST|pc [1] & !\PC_INST|pc [3]))))

	.dataa(\PC_INST|pc [2]),
	.datab(\PC_INST|pc [0]),
	.datac(\PC_INST|pc [1]),
	.datad(\PC_INST|pc [3]),
	.cin(gnd),
	.combout(\INSTR_MEM_INST|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \INSTR_MEM_INST|Mux3~0 .lut_mask = 16'h048F;
defparam \INSTR_MEM_INST|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N27
cycloneii_lcell_ff \INSTR_MEM_INST|instruction[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\INSTR_MEM_INST|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\INSTR_MEM_INST|instruction [12]));

// Location: LCCOMB_X44_Y34_N0
cycloneii_lcell_comb \MUX3_INST|y[0]~5 (
// Equation(s):
// \MUX3_INST|y[0]~5_combout  = (\INSTR_MEM_INST|instruction [14] & (\REGISTER_BANK_INST|Mux15~1_combout  $ (((\REGISTER_BANK_INST|Mux31~0_combout ) # (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\INSTR_MEM_INST|instruction [14]),
	.datab(\REGISTER_BANK_INST|Mux15~1_combout ),
	.datac(\REGISTER_BANK_INST|Mux31~0_combout ),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\MUX3_INST|y[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[0]~5 .lut_mask = 16'h2822;
defparam \MUX3_INST|y[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N10
cycloneii_lcell_comb \INSTR_MEM_INST|Mux1~0 (
// Equation(s):
// \INSTR_MEM_INST|Mux1~0_combout  = (\PC_INST|pc [1] & (!\PC_INST|pc [3] & \PC_INST|pc [2])) # (!\PC_INST|pc [1] & (\PC_INST|pc [3] & !\PC_INST|pc [2]))

	.dataa(\PC_INST|pc [1]),
	.datab(vcc),
	.datac(\PC_INST|pc [3]),
	.datad(\PC_INST|pc [2]),
	.cin(gnd),
	.combout(\INSTR_MEM_INST|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INSTR_MEM_INST|Mux1~0 .lut_mask = 16'h0A50;
defparam \INSTR_MEM_INST|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N11
cycloneii_lcell_ff \INSTR_MEM_INST|instruction[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\INSTR_MEM_INST|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\INSTR_MEM_INST|instruction [14]));

// Location: LCCOMB_X45_Y34_N16
cycloneii_lcell_comb \ALU_INST|Add0~2 (
// Equation(s):
// \ALU_INST|Add0~2_cout  = CARRY(\INSTR_MEM_INST|instruction [12])

	.dataa(vcc),
	.datab(\INSTR_MEM_INST|instruction [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU_INST|Add0~2_cout ));
// synopsys translate_off
defparam \ALU_INST|Add0~2 .lut_mask = 16'h00CC;
defparam \ALU_INST|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneii_lcell_comb \ALU_INST|Add0~3 (
// Equation(s):
// \ALU_INST|Add0~3_combout  = (\ALU_INST|Add0~0_combout  & ((\REGISTER_BANK_INST|Mux15~1_combout  & (\ALU_INST|Add0~2_cout  & VCC)) # (!\REGISTER_BANK_INST|Mux15~1_combout  & (!\ALU_INST|Add0~2_cout )))) # (!\ALU_INST|Add0~0_combout  & 
// ((\REGISTER_BANK_INST|Mux15~1_combout  & (!\ALU_INST|Add0~2_cout )) # (!\REGISTER_BANK_INST|Mux15~1_combout  & ((\ALU_INST|Add0~2_cout ) # (GND)))))
// \ALU_INST|Add0~4  = CARRY((\ALU_INST|Add0~0_combout  & (!\REGISTER_BANK_INST|Mux15~1_combout  & !\ALU_INST|Add0~2_cout )) # (!\ALU_INST|Add0~0_combout  & ((!\ALU_INST|Add0~2_cout ) # (!\REGISTER_BANK_INST|Mux15~1_combout ))))

	.dataa(\ALU_INST|Add0~0_combout ),
	.datab(\REGISTER_BANK_INST|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~2_cout ),
	.combout(\ALU_INST|Add0~3_combout ),
	.cout(\ALU_INST|Add0~4 ));
// synopsys translate_off
defparam \ALU_INST|Add0~3 .lut_mask = 16'h9617;
defparam \ALU_INST|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N18
cycloneii_lcell_comb \MUX3_INST|y[0]~4 (
// Equation(s):
// \MUX3_INST|y[0]~4_combout  = (!\INSTR_MEM_INST|instruction [14] & \ALU_INST|Add0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INSTR_MEM_INST|instruction [14]),
	.datad(\ALU_INST|Add0~3_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[0]~4 .lut_mask = 16'h0F00;
defparam \MUX3_INST|y[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
cycloneii_lcell_comb \MUX3_INST|y[0]~0 (
// Equation(s):
// \MUX3_INST|y[0]~0_combout  = (!\INSTR_MEM_INST|instruction [14] & ((\INSTR_MEM_INST|instruction [12] & ((\REGISTER_BANK_INST|Mux31~0_combout ) # (\REGISTER_BANK_INST|Mux15~1_combout ))) # (!\INSTR_MEM_INST|instruction [12] & 
// (\REGISTER_BANK_INST|Mux31~0_combout  & \REGISTER_BANK_INST|Mux15~1_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [14]),
	.datab(\INSTR_MEM_INST|instruction [12]),
	.datac(\REGISTER_BANK_INST|Mux31~0_combout ),
	.datad(\REGISTER_BANK_INST|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[0]~0 .lut_mask = 16'h5440;
defparam \MUX3_INST|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N30
cycloneii_lcell_comb \MUX3_INST|y[1]~10 (
// Equation(s):
// \MUX3_INST|y[1]~10_combout  = (!\INSTR_MEM_INST|instruction [14] & \INSTR_MEM_INST|instruction [13])

	.dataa(\INSTR_MEM_INST|instruction [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(\INSTR_MEM_INST|instruction [13]),
	.cin(gnd),
	.combout(\MUX3_INST|y[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[1]~10 .lut_mask = 16'h5500;
defparam \MUX3_INST|y[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cycloneii_lcell_comb \MUX3_INST|y[1]~9 (
// Equation(s):
// \MUX3_INST|y[1]~9_combout  = (\INSTR_MEM_INST|instruction [14]) # ((\INSTR_MEM_INST|instruction [13] & \INSTR_MEM_INST|instruction [12]))

	.dataa(\INSTR_MEM_INST|instruction [14]),
	.datab(\INSTR_MEM_INST|instruction [13]),
	.datac(vcc),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\MUX3_INST|y[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[1]~9 .lut_mask = 16'hEEAA;
defparam \MUX3_INST|y[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneii_lcell_comb \ALU_INST|Add0~6 (
// Equation(s):
// \ALU_INST|Add0~6_combout  = ((\ALU_INST|Add0~5_combout  $ (\REGISTER_BANK_INST|Mux14~1_combout  $ (!\ALU_INST|Add0~4 )))) # (GND)
// \ALU_INST|Add0~7  = CARRY((\ALU_INST|Add0~5_combout  & ((\REGISTER_BANK_INST|Mux14~1_combout ) # (!\ALU_INST|Add0~4 ))) # (!\ALU_INST|Add0~5_combout  & (\REGISTER_BANK_INST|Mux14~1_combout  & !\ALU_INST|Add0~4 )))

	.dataa(\ALU_INST|Add0~5_combout ),
	.datab(\REGISTER_BANK_INST|Mux14~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~4 ),
	.combout(\ALU_INST|Add0~6_combout ),
	.cout(\ALU_INST|Add0~7 ));
// synopsys translate_off
defparam \ALU_INST|Add0~6 .lut_mask = 16'h698E;
defparam \ALU_INST|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneii_lcell_comb \ALU_INST|Add0~9 (
// Equation(s):
// \ALU_INST|Add0~9_combout  = (\ALU_INST|Add0~8_combout  & ((\REGISTER_BANK_INST|Mux13~1_combout  & (\ALU_INST|Add0~7  & VCC)) # (!\REGISTER_BANK_INST|Mux13~1_combout  & (!\ALU_INST|Add0~7 )))) # (!\ALU_INST|Add0~8_combout  & 
// ((\REGISTER_BANK_INST|Mux13~1_combout  & (!\ALU_INST|Add0~7 )) # (!\REGISTER_BANK_INST|Mux13~1_combout  & ((\ALU_INST|Add0~7 ) # (GND)))))
// \ALU_INST|Add0~10  = CARRY((\ALU_INST|Add0~8_combout  & (!\REGISTER_BANK_INST|Mux13~1_combout  & !\ALU_INST|Add0~7 )) # (!\ALU_INST|Add0~8_combout  & ((!\ALU_INST|Add0~7 ) # (!\REGISTER_BANK_INST|Mux13~1_combout ))))

	.dataa(\ALU_INST|Add0~8_combout ),
	.datab(\REGISTER_BANK_INST|Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~7 ),
	.combout(\ALU_INST|Add0~9_combout ),
	.cout(\ALU_INST|Add0~10 ));
// synopsys translate_off
defparam \ALU_INST|Add0~9 .lut_mask = 16'h9617;
defparam \ALU_INST|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
cycloneii_lcell_comb \MUX3_INST|y[2]~16 (
// Equation(s):
// \MUX3_INST|y[2]~16_combout  = (\MUX3_INST|y[1]~10_combout  & (((\MUX3_INST|y[1]~9_combout )))) # (!\MUX3_INST|y[1]~10_combout  & ((\MUX3_INST|y[1]~9_combout  & (\MUX3_INST|y[2]~15_combout )) # (!\MUX3_INST|y[1]~9_combout  & ((\ALU_INST|Add0~9_combout 
// )))))

	.dataa(\MUX3_INST|y[2]~15_combout ),
	.datab(\MUX3_INST|y[1]~10_combout ),
	.datac(\MUX3_INST|y[1]~9_combout ),
	.datad(\ALU_INST|Add0~9_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[2]~16 .lut_mask = 16'hE3E0;
defparam \MUX3_INST|y[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
cycloneii_lcell_comb \MUX3_INST|y[2]~17 (
// Equation(s):
// \MUX3_INST|y[2]~17_combout  = (\REGISTER_BANK_INST|Mux29~0_combout  & ((\MUX3_INST|y[2]~16_combout ) # ((\MUX3_INST|y[1]~10_combout  & \REGISTER_BANK_INST|Mux13~1_combout )))) # (!\REGISTER_BANK_INST|Mux29~0_combout  & (\MUX3_INST|y[2]~16_combout  & 
// ((\REGISTER_BANK_INST|Mux13~1_combout ) # (!\MUX3_INST|y[1]~10_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux29~0_combout ),
	.datab(\MUX3_INST|y[1]~10_combout ),
	.datac(\MUX3_INST|y[2]~16_combout ),
	.datad(\REGISTER_BANK_INST|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[2]~17 .lut_mask = 16'hF8B0;
defparam \MUX3_INST|y[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N4
cycloneii_lcell_comb \MUX3_INST|y[2]~18 (
// Equation(s):
// \MUX3_INST|y[2]~18_combout  = (!\INSTR_MEM_INST|instruction [15] & \MUX3_INST|y[2]~17_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INSTR_MEM_INST|instruction [15]),
	.datad(\MUX3_INST|y[2]~17_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[2]~18 .lut_mask = 16'h0F00;
defparam \MUX3_INST|y[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N23
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[2]~18_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][2]~regout ));

// Location: LCFF_X45_Y34_N3
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[2]~18_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][2]~regout ));

// Location: LCFF_X44_Y34_N9
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[2]~18_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][2]~regout ));

// Location: LCCOMB_X44_Y34_N16
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux13~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux13~0_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|registers[1][2]~regout ) # ((\INSTR_MEM_INST|instruction [9])))) # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|registers[0][2]~regout  & 
// !\INSTR_MEM_INST|instruction [9]))))

	.dataa(\REGISTER_BANK_INST|registers[1][2]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][2]~regout ),
	.datac(\INSTR_MEM_INST|instruction [8]),
	.datad(\INSTR_MEM_INST|instruction [9]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux13~0 .lut_mask = 16'hF0AC;
defparam \REGISTER_BANK_INST|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux13~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux13~1_combout  = (\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|Mux13~0_combout  & ((\REGISTER_BANK_INST|registers[3][2]~regout ))) # (!\REGISTER_BANK_INST|Mux13~0_combout  & (\REGISTER_BANK_INST|registers[2][2]~regout )))) 
// # (!\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|Mux13~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\REGISTER_BANK_INST|registers[2][2]~regout ),
	.datac(\REGISTER_BANK_INST|registers[3][2]~regout ),
	.datad(\REGISTER_BANK_INST|Mux13~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux13~1 .lut_mask = 16'hF588;
defparam \REGISTER_BANK_INST|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneii_lcell_comb \MUX3_INST|y[1]~7 (
// Equation(s):
// \MUX3_INST|y[1]~7_combout  = (\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12])))) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux14~1_combout  $ (((\REGISTER_BANK_INST|Mux30~0_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\REGISTER_BANK_INST|Mux30~0_combout ),
	.datab(\INSTR_MEM_INST|instruction [13]),
	.datac(\INSTR_MEM_INST|instruction [12]),
	.datad(\REGISTER_BANK_INST|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[1]~7 .lut_mask = 16'hD0E3;
defparam \MUX3_INST|y[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneii_lcell_comb \MUX3_INST|y[1]~8 (
// Equation(s):
// \MUX3_INST|y[1]~8_combout  = (\INSTR_MEM_INST|instruction [13] & ((\MUX3_INST|y[1]~7_combout  & (\REGISTER_BANK_INST|Mux15~1_combout )) # (!\MUX3_INST|y[1]~7_combout  & ((\REGISTER_BANK_INST|Mux13~1_combout ))))) # (!\INSTR_MEM_INST|instruction [13] & 
// (((\MUX3_INST|y[1]~7_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux15~1_combout ),
	.datab(\INSTR_MEM_INST|instruction [13]),
	.datac(\REGISTER_BANK_INST|Mux13~1_combout ),
	.datad(\MUX3_INST|y[1]~7_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[1]~8 .lut_mask = 16'hBBC0;
defparam \MUX3_INST|y[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
cycloneii_lcell_comb \INSTR_MEM_INST|Mux6~0 (
// Equation(s):
// \INSTR_MEM_INST|Mux6~0_combout  = (!\PC_INST|pc [3] & ((\PC_INST|pc [0] & (\PC_INST|pc [2] & !\PC_INST|pc [1])) # (!\PC_INST|pc [0] & ((\PC_INST|pc [1])))))

	.dataa(\PC_INST|pc [2]),
	.datab(\PC_INST|pc [0]),
	.datac(\PC_INST|pc [1]),
	.datad(\PC_INST|pc [3]),
	.cin(gnd),
	.combout(\INSTR_MEM_INST|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \INSTR_MEM_INST|Mux6~0 .lut_mask = 16'h0038;
defparam \INSTR_MEM_INST|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N1
cycloneii_lcell_ff \INSTR_MEM_INST|instruction[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\INSTR_MEM_INST|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\INSTR_MEM_INST|instruction [4]));

// Location: LCFF_X46_Y34_N31
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[1]~13_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][1]~regout ));

// Location: LCCOMB_X46_Y34_N28
cycloneii_lcell_comb \ALU_INST|Result~0 (
// Equation(s):
// \ALU_INST|Result~0_combout  = (\REGISTER_BANK_INST|Mux14~1_combout  & ((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][1]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][1]~regout )))))

	.dataa(\REGISTER_BANK_INST|registers[1][1]~regout ),
	.datab(\INSTR_MEM_INST|instruction [4]),
	.datac(\REGISTER_BANK_INST|Mux14~1_combout ),
	.datad(\REGISTER_BANK_INST|registers[0][1]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~0 .lut_mask = 16'hB080;
defparam \ALU_INST|Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneii_lcell_comb \MUX3_INST|y[1]~11 (
// Equation(s):
// \MUX3_INST|y[1]~11_combout  = (\MUX3_INST|y[1]~10_combout  & ((\MUX3_INST|y[1]~9_combout ) # ((\ALU_INST|Result~0_combout )))) # (!\MUX3_INST|y[1]~10_combout  & (!\MUX3_INST|y[1]~9_combout  & (\ALU_INST|Add0~6_combout )))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\MUX3_INST|y[1]~9_combout ),
	.datac(\ALU_INST|Add0~6_combout ),
	.datad(\ALU_INST|Result~0_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[1]~11 .lut_mask = 16'hBA98;
defparam \MUX3_INST|y[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneii_lcell_comb \MUX3_INST|y[1]~12 (
// Equation(s):
// \MUX3_INST|y[1]~12_combout  = (\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[1]~11_combout  & (\ALU_INST|Result~1_combout )) # (!\MUX3_INST|y[1]~11_combout  & ((\MUX3_INST|y[1]~8_combout ))))) # (!\MUX3_INST|y[1]~9_combout  & (((\MUX3_INST|y[1]~11_combout 
// ))))

	.dataa(\ALU_INST|Result~1_combout ),
	.datab(\MUX3_INST|y[1]~8_combout ),
	.datac(\MUX3_INST|y[1]~9_combout ),
	.datad(\MUX3_INST|y[1]~11_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[1]~12 .lut_mask = 16'hAFC0;
defparam \MUX3_INST|y[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneii_lcell_comb \MUX3_INST|y[1]~13 (
// Equation(s):
// \MUX3_INST|y[1]~13_combout  = (\INSTR_MEM_INST|instruction [15] & (\INSTR_MEM_INST|instruction [1])) # (!\INSTR_MEM_INST|instruction [15] & ((\MUX3_INST|y[1]~12_combout )))

	.dataa(vcc),
	.datab(\INSTR_MEM_INST|instruction [15]),
	.datac(\INSTR_MEM_INST|instruction [1]),
	.datad(\MUX3_INST|y[1]~12_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[1]~13 .lut_mask = 16'hF3C0;
defparam \MUX3_INST|y[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
cycloneii_lcell_comb \REGISTER_BANK_INST|registers[1][1]~feeder (
// Equation(s):
// \REGISTER_BANK_INST|registers[1][1]~feeder_combout  = \MUX3_INST|y[1]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX3_INST|y[1]~13_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|registers[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|registers[1][1]~feeder .lut_mask = 16'hFF00;
defparam \REGISTER_BANK_INST|registers[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N15
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REGISTER_BANK_INST|registers[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][1]~regout ));

// Location: LCFF_X45_Y34_N9
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[1]~13_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][1]~regout ));

// Location: LCFF_X46_Y34_N5
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[1]~13_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][1]~regout ));

// Location: LCCOMB_X46_Y34_N4
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux14~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux14~0_combout  = (\INSTR_MEM_INST|instruction [8] & (((\INSTR_MEM_INST|instruction [9])))) # (!\INSTR_MEM_INST|instruction [8] & ((\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|registers[2][1]~regout ))) # 
// (!\INSTR_MEM_INST|instruction [9] & (\REGISTER_BANK_INST|registers[0][1]~regout ))))

	.dataa(\INSTR_MEM_INST|instruction [8]),
	.datab(\REGISTER_BANK_INST|registers[0][1]~regout ),
	.datac(\REGISTER_BANK_INST|registers[2][1]~regout ),
	.datad(\INSTR_MEM_INST|instruction [9]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux14~0 .lut_mask = 16'hFA44;
defparam \REGISTER_BANK_INST|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux14~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux14~1_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|Mux14~0_combout  & ((\REGISTER_BANK_INST|registers[3][1]~regout ))) # (!\REGISTER_BANK_INST|Mux14~0_combout  & (\REGISTER_BANK_INST|registers[1][1]~regout )))) 
// # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|Mux14~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [8]),
	.datab(\REGISTER_BANK_INST|registers[1][1]~regout ),
	.datac(\REGISTER_BANK_INST|registers[3][1]~regout ),
	.datad(\REGISTER_BANK_INST|Mux14~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux14~1 .lut_mask = 16'hF588;
defparam \REGISTER_BANK_INST|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N28
cycloneii_lcell_comb \MUX3_INST|y[0]~1 (
// Equation(s):
// \MUX3_INST|y[0]~1_combout  = (\MUX3_INST|y[0]~0_combout ) # ((\INSTR_MEM_INST|instruction [14] & (\REGISTER_BANK_INST|Mux14~1_combout  & !\INSTR_MEM_INST|instruction [12])))

	.dataa(\INSTR_MEM_INST|instruction [14]),
	.datab(\MUX3_INST|y[0]~0_combout ),
	.datac(\REGISTER_BANK_INST|Mux14~1_combout ),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\MUX3_INST|y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[0]~1 .lut_mask = 16'hCCEC;
defparam \MUX3_INST|y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N6
cycloneii_lcell_comb \MUX3_INST|y[0]~2 (
// Equation(s):
// \MUX3_INST|y[0]~2_combout  = (\INSTR_MEM_INST|instruction [15] & (\INSTR_MEM_INST|instruction [0])) # (!\INSTR_MEM_INST|instruction [15] & (((\INSTR_MEM_INST|instruction [13] & \MUX3_INST|y[0]~1_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [15]),
	.datab(\INSTR_MEM_INST|instruction [0]),
	.datac(\INSTR_MEM_INST|instruction [13]),
	.datad(\MUX3_INST|y[0]~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[0]~2 .lut_mask = 16'hD888;
defparam \MUX3_INST|y[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
cycloneii_lcell_comb \MUX3_INST|y[0]~6 (
// Equation(s):
// \MUX3_INST|y[0]~6_combout  = (\MUX3_INST|y[0]~2_combout ) # ((\MUX3_INST|y[15]~3_combout  & ((\MUX3_INST|y[0]~5_combout ) # (\MUX3_INST|y[0]~4_combout ))))

	.dataa(\MUX3_INST|y[15]~3_combout ),
	.datab(\MUX3_INST|y[0]~5_combout ),
	.datac(\MUX3_INST|y[0]~4_combout ),
	.datad(\MUX3_INST|y[0]~2_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[0]~6 .lut_mask = 16'hFFA8;
defparam \MUX3_INST|y[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N21
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[3]~23_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][3]~regout ));

// Location: LCFF_X44_Y35_N23
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[3]~23_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][3]~regout ));

// Location: LCFF_X45_Y34_N5
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[3]~23_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][3]~regout ));

// Location: LCFF_X45_Y35_N27
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[3]~23_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][3]~regout ));

// Location: LCCOMB_X45_Y35_N26
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux12~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux12~0_combout  = (\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|registers[2][3]~regout ) # (\INSTR_MEM_INST|instruction [8])))) # (!\INSTR_MEM_INST|instruction [9] & (\REGISTER_BANK_INST|registers[0][3]~regout  & 
// ((!\INSTR_MEM_INST|instruction [8]))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\REGISTER_BANK_INST|registers[0][3]~regout ),
	.datac(\REGISTER_BANK_INST|registers[2][3]~regout ),
	.datad(\INSTR_MEM_INST|instruction [8]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux12~0 .lut_mask = 16'hAAE4;
defparam \REGISTER_BANK_INST|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux12~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux12~1_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|Mux12~0_combout  & ((\REGISTER_BANK_INST|registers[3][3]~regout ))) # (!\REGISTER_BANK_INST|Mux12~0_combout  & (\REGISTER_BANK_INST|registers[1][3]~regout )))) 
// # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|Mux12~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [8]),
	.datab(\REGISTER_BANK_INST|registers[1][3]~regout ),
	.datac(\REGISTER_BANK_INST|registers[3][3]~regout ),
	.datad(\REGISTER_BANK_INST|Mux12~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux12~1 .lut_mask = 16'hF588;
defparam \REGISTER_BANK_INST|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N22
cycloneii_lcell_comb \ALU_INST|Result~3 (
// Equation(s):
// \ALU_INST|Result~3_combout  = (\REGISTER_BANK_INST|Mux12~1_combout ) # ((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][3]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][3]~regout ))))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[1][3]~regout ),
	.datac(\REGISTER_BANK_INST|registers[0][3]~regout ),
	.datad(\REGISTER_BANK_INST|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~3 .lut_mask = 16'hFFD8;
defparam \ALU_INST|Result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N29
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\MUX3_INST|y[5]~33_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][5]~regout ));

// Location: LCCOMB_X45_Y35_N18
cycloneii_lcell_comb \ALU_INST|Result~4 (
// Equation(s):
// \ALU_INST|Result~4_combout  = (\REGISTER_BANK_INST|Mux10~1_combout  & ((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][5]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][5]~regout )))))

	.dataa(\REGISTER_BANK_INST|registers[1][5]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][5]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\REGISTER_BANK_INST|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~4 .lut_mask = 16'hAC00;
defparam \ALU_INST|Result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N31
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[4]~28_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][4]~regout ));

// Location: LCFF_X45_Y32_N9
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[4]~28_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][4]~regout ));

// Location: LCCOMB_X46_Y34_N24
cycloneii_lcell_comb \ALU_INST|Add0~14 (
// Equation(s):
// \ALU_INST|Add0~14_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][4]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][4]~regout )))))

	.dataa(\INSTR_MEM_INST|instruction [12]),
	.datab(\REGISTER_BANK_INST|registers[1][4]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\REGISTER_BANK_INST|registers[0][4]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~14 .lut_mask = 16'h656A;
defparam \ALU_INST|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneii_lcell_comb \ALU_INST|Add0~12 (
// Equation(s):
// \ALU_INST|Add0~12_combout  = ((\ALU_INST|Add0~11_combout  $ (\REGISTER_BANK_INST|Mux12~1_combout  $ (!\ALU_INST|Add0~10 )))) # (GND)
// \ALU_INST|Add0~13  = CARRY((\ALU_INST|Add0~11_combout  & ((\REGISTER_BANK_INST|Mux12~1_combout ) # (!\ALU_INST|Add0~10 ))) # (!\ALU_INST|Add0~11_combout  & (\REGISTER_BANK_INST|Mux12~1_combout  & !\ALU_INST|Add0~10 )))

	.dataa(\ALU_INST|Add0~11_combout ),
	.datab(\REGISTER_BANK_INST|Mux12~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~10 ),
	.combout(\ALU_INST|Add0~12_combout ),
	.cout(\ALU_INST|Add0~13 ));
// synopsys translate_off
defparam \ALU_INST|Add0~12 .lut_mask = 16'h698E;
defparam \ALU_INST|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneii_lcell_comb \ALU_INST|Add0~15 (
// Equation(s):
// \ALU_INST|Add0~15_combout  = (\REGISTER_BANK_INST|Mux11~1_combout  & ((\ALU_INST|Add0~14_combout  & (\ALU_INST|Add0~13  & VCC)) # (!\ALU_INST|Add0~14_combout  & (!\ALU_INST|Add0~13 )))) # (!\REGISTER_BANK_INST|Mux11~1_combout  & 
// ((\ALU_INST|Add0~14_combout  & (!\ALU_INST|Add0~13 )) # (!\ALU_INST|Add0~14_combout  & ((\ALU_INST|Add0~13 ) # (GND)))))
// \ALU_INST|Add0~16  = CARRY((\REGISTER_BANK_INST|Mux11~1_combout  & (!\ALU_INST|Add0~14_combout  & !\ALU_INST|Add0~13 )) # (!\REGISTER_BANK_INST|Mux11~1_combout  & ((!\ALU_INST|Add0~13 ) # (!\ALU_INST|Add0~14_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux11~1_combout ),
	.datab(\ALU_INST|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~13 ),
	.combout(\ALU_INST|Add0~15_combout ),
	.cout(\ALU_INST|Add0~16 ));
// synopsys translate_off
defparam \ALU_INST|Add0~15 .lut_mask = 16'h9617;
defparam \ALU_INST|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneii_lcell_comb \ALU_INST|Add0~18 (
// Equation(s):
// \ALU_INST|Add0~18_combout  = ((\ALU_INST|Add0~17_combout  $ (\REGISTER_BANK_INST|Mux10~1_combout  $ (!\ALU_INST|Add0~16 )))) # (GND)
// \ALU_INST|Add0~19  = CARRY((\ALU_INST|Add0~17_combout  & ((\REGISTER_BANK_INST|Mux10~1_combout ) # (!\ALU_INST|Add0~16 ))) # (!\ALU_INST|Add0~17_combout  & (\REGISTER_BANK_INST|Mux10~1_combout  & !\ALU_INST|Add0~16 )))

	.dataa(\ALU_INST|Add0~17_combout ),
	.datab(\REGISTER_BANK_INST|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~16 ),
	.combout(\ALU_INST|Add0~18_combout ),
	.cout(\ALU_INST|Add0~19 ));
// synopsys translate_off
defparam \ALU_INST|Add0~18 .lut_mask = 16'h698E;
defparam \ALU_INST|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N24
cycloneii_lcell_comb \MUX3_INST|y[5]~31 (
// Equation(s):
// \MUX3_INST|y[5]~31_combout  = (\MUX3_INST|y[1]~10_combout  & ((\ALU_INST|Result~4_combout ) # ((\MUX3_INST|y[1]~9_combout )))) # (!\MUX3_INST|y[1]~10_combout  & (((!\MUX3_INST|y[1]~9_combout  & \ALU_INST|Add0~18_combout ))))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\ALU_INST|Result~4_combout ),
	.datac(\MUX3_INST|y[1]~9_combout ),
	.datad(\ALU_INST|Add0~18_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[5]~31 .lut_mask = 16'hADA8;
defparam \MUX3_INST|y[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux26~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux26~0_combout  = (\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][5]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][5]~regout ))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[0][5]~regout ),
	.datac(vcc),
	.datad(\REGISTER_BANK_INST|registers[1][5]~regout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux26~0 .lut_mask = 16'hEE44;
defparam \REGISTER_BANK_INST|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneii_lcell_comb \MUX3_INST|y[5]~29 (
// Equation(s):
// \MUX3_INST|y[5]~29_combout  = (\INSTR_MEM_INST|instruction [13] & (\INSTR_MEM_INST|instruction [12])) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux10~1_combout  $ (((\REGISTER_BANK_INST|Mux26~0_combout ) # (!\INSTR_MEM_INST|instruction 
// [12])))))

	.dataa(\INSTR_MEM_INST|instruction [12]),
	.datab(\REGISTER_BANK_INST|Mux26~0_combout ),
	.datac(\INSTR_MEM_INST|instruction [13]),
	.datad(\REGISTER_BANK_INST|Mux10~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[5]~29 .lut_mask = 16'hA2AD;
defparam \MUX3_INST|y[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneii_lcell_comb \MUX3_INST|y[6]~34 (
// Equation(s):
// \MUX3_INST|y[6]~34_combout  = (\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12])))) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux9~1_combout  $ (((\REGISTER_BANK_INST|Mux25~0_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\REGISTER_BANK_INST|Mux25~0_combout ),
	.datab(\REGISTER_BANK_INST|Mux9~1_combout ),
	.datac(\INSTR_MEM_INST|instruction [13]),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\MUX3_INST|y[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[6]~34 .lut_mask = 16'hF603;
defparam \MUX3_INST|y[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneii_lcell_comb \MUX3_INST|y[6]~35 (
// Equation(s):
// \MUX3_INST|y[6]~35_combout  = (\INSTR_MEM_INST|instruction [13] & ((\MUX3_INST|y[6]~34_combout  & ((\REGISTER_BANK_INST|Mux10~1_combout ))) # (!\MUX3_INST|y[6]~34_combout  & (\REGISTER_BANK_INST|Mux8~1_combout )))) # (!\INSTR_MEM_INST|instruction [13] & 
// (((\MUX3_INST|y[6]~34_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux8~1_combout ),
	.datab(\REGISTER_BANK_INST|Mux10~1_combout ),
	.datac(\INSTR_MEM_INST|instruction [13]),
	.datad(\MUX3_INST|y[6]~34_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[6]~35 .lut_mask = 16'hCFA0;
defparam \MUX3_INST|y[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N13
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[6]~38_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][6]~regout ));

// Location: LCFF_X45_Y35_N1
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[6]~38_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][6]~regout ));

// Location: LCCOMB_X44_Y34_N26
cycloneii_lcell_comb \ALU_INST|Add0~20 (
// Equation(s):
// \ALU_INST|Add0~20_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][6]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][6]~regout ))))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\INSTR_MEM_INST|instruction [12]),
	.datac(\REGISTER_BANK_INST|registers[0][6]~regout ),
	.datad(\REGISTER_BANK_INST|registers[1][6]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~20 .lut_mask = 16'h369C;
defparam \ALU_INST|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneii_lcell_comb \ALU_INST|Add0~21 (
// Equation(s):
// \ALU_INST|Add0~21_combout  = (\REGISTER_BANK_INST|Mux9~1_combout  & ((\ALU_INST|Add0~20_combout  & (\ALU_INST|Add0~19  & VCC)) # (!\ALU_INST|Add0~20_combout  & (!\ALU_INST|Add0~19 )))) # (!\REGISTER_BANK_INST|Mux9~1_combout  & ((\ALU_INST|Add0~20_combout  
// & (!\ALU_INST|Add0~19 )) # (!\ALU_INST|Add0~20_combout  & ((\ALU_INST|Add0~19 ) # (GND)))))
// \ALU_INST|Add0~22  = CARRY((\REGISTER_BANK_INST|Mux9~1_combout  & (!\ALU_INST|Add0~20_combout  & !\ALU_INST|Add0~19 )) # (!\REGISTER_BANK_INST|Mux9~1_combout  & ((!\ALU_INST|Add0~19 ) # (!\ALU_INST|Add0~20_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux9~1_combout ),
	.datab(\ALU_INST|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~19 ),
	.combout(\ALU_INST|Add0~21_combout ),
	.cout(\ALU_INST|Add0~22 ));
// synopsys translate_off
defparam \ALU_INST|Add0~21 .lut_mask = 16'h9617;
defparam \ALU_INST|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneii_lcell_comb \MUX3_INST|y[6]~36 (
// Equation(s):
// \MUX3_INST|y[6]~36_combout  = (\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[1]~10_combout ) # ((\MUX3_INST|y[6]~35_combout )))) # (!\MUX3_INST|y[1]~9_combout  & (!\MUX3_INST|y[1]~10_combout  & ((\ALU_INST|Add0~21_combout ))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\MUX3_INST|y[1]~10_combout ),
	.datac(\MUX3_INST|y[6]~35_combout ),
	.datad(\ALU_INST|Add0~21_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[6]~36 .lut_mask = 16'hB9A8;
defparam \MUX3_INST|y[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneii_lcell_comb \MUX3_INST|y[6]~37 (
// Equation(s):
// \MUX3_INST|y[6]~37_combout  = (\REGISTER_BANK_INST|Mux25~0_combout  & ((\MUX3_INST|y[6]~36_combout ) # ((\REGISTER_BANK_INST|Mux9~1_combout  & \MUX3_INST|y[1]~10_combout )))) # (!\REGISTER_BANK_INST|Mux25~0_combout  & (\MUX3_INST|y[6]~36_combout  & 
// ((\REGISTER_BANK_INST|Mux9~1_combout ) # (!\MUX3_INST|y[1]~10_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux25~0_combout ),
	.datab(\REGISTER_BANK_INST|Mux9~1_combout ),
	.datac(\MUX3_INST|y[1]~10_combout ),
	.datad(\MUX3_INST|y[6]~36_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[6]~37 .lut_mask = 16'hEF80;
defparam \MUX3_INST|y[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneii_lcell_comb \MUX3_INST|y[6]~38 (
// Equation(s):
// \MUX3_INST|y[6]~38_combout  = (!\INSTR_MEM_INST|instruction [15] & \MUX3_INST|y[6]~37_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INSTR_MEM_INST|instruction [15]),
	.datad(\MUX3_INST|y[6]~37_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[6]~38 .lut_mask = 16'h0F00;
defparam \MUX3_INST|y[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N27
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[6]~38_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][6]~regout ));

// Location: LCCOMB_X44_Y35_N12
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux9~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux9~0_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|registers[1][6]~regout ) # ((\INSTR_MEM_INST|instruction [9])))) # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|registers[0][6]~regout  & 
// !\INSTR_MEM_INST|instruction [9]))))

	.dataa(\INSTR_MEM_INST|instruction [8]),
	.datab(\REGISTER_BANK_INST|registers[1][6]~regout ),
	.datac(\REGISTER_BANK_INST|registers[0][6]~regout ),
	.datad(\INSTR_MEM_INST|instruction [9]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux9~0 .lut_mask = 16'hAAD8;
defparam \REGISTER_BANK_INST|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N26
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux9~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux9~1_combout  = (\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|Mux9~0_combout  & ((\REGISTER_BANK_INST|registers[3][6]~regout ))) # (!\REGISTER_BANK_INST|Mux9~0_combout  & (\REGISTER_BANK_INST|registers[2][6]~regout )))) # 
// (!\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|Mux9~0_combout ))))

	.dataa(\REGISTER_BANK_INST|registers[2][6]~regout ),
	.datab(\INSTR_MEM_INST|instruction [9]),
	.datac(\REGISTER_BANK_INST|registers[3][6]~regout ),
	.datad(\REGISTER_BANK_INST|Mux9~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux9~1 .lut_mask = 16'hF388;
defparam \REGISTER_BANK_INST|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneii_lcell_comb \MUX3_INST|y[5]~30 (
// Equation(s):
// \MUX3_INST|y[5]~30_combout  = (\MUX3_INST|y[5]~29_combout  & ((\REGISTER_BANK_INST|Mux11~1_combout ) # ((!\INSTR_MEM_INST|instruction [13])))) # (!\MUX3_INST|y[5]~29_combout  & (((\INSTR_MEM_INST|instruction [13] & \REGISTER_BANK_INST|Mux9~1_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux11~1_combout ),
	.datab(\MUX3_INST|y[5]~29_combout ),
	.datac(\INSTR_MEM_INST|instruction [13]),
	.datad(\REGISTER_BANK_INST|Mux9~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[5]~30 .lut_mask = 16'hBC8C;
defparam \MUX3_INST|y[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N6
cycloneii_lcell_comb \MUX3_INST|y[5]~32 (
// Equation(s):
// \MUX3_INST|y[5]~32_combout  = (\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[5]~31_combout  & (\ALU_INST|Result~5_combout )) # (!\MUX3_INST|y[5]~31_combout  & ((\MUX3_INST|y[5]~30_combout ))))) # (!\MUX3_INST|y[1]~9_combout  & (((\MUX3_INST|y[5]~31_combout 
// ))))

	.dataa(\ALU_INST|Result~5_combout ),
	.datab(\MUX3_INST|y[1]~9_combout ),
	.datac(\MUX3_INST|y[5]~31_combout ),
	.datad(\MUX3_INST|y[5]~30_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[5]~32 .lut_mask = 16'hBCB0;
defparam \MUX3_INST|y[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N28
cycloneii_lcell_comb \MUX3_INST|y[5]~33 (
// Equation(s):
// \MUX3_INST|y[5]~33_combout  = (!\INSTR_MEM_INST|instruction [15] & \MUX3_INST|y[5]~32_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INSTR_MEM_INST|instruction [15]),
	.datad(\MUX3_INST|y[5]~32_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[5]~33 .lut_mask = 16'h0F00;
defparam \MUX3_INST|y[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N13
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[5]~33_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][5]~regout ));

// Location: LCFF_X44_Y35_N19
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[5]~33_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][5]~regout ));

// Location: LCFF_X45_Y35_N31
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[5]~33_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][5]~regout ));

// Location: LCCOMB_X45_Y35_N30
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux10~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux10~0_combout  = (\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|registers[2][5]~regout ) # (\INSTR_MEM_INST|instruction [8])))) # (!\INSTR_MEM_INST|instruction [9] & (\REGISTER_BANK_INST|registers[0][5]~regout  & 
// ((!\INSTR_MEM_INST|instruction [8]))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\REGISTER_BANK_INST|registers[0][5]~regout ),
	.datac(\REGISTER_BANK_INST|registers[2][5]~regout ),
	.datad(\INSTR_MEM_INST|instruction [8]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux10~0 .lut_mask = 16'hAAE4;
defparam \REGISTER_BANK_INST|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N18
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux10~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux10~1_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|Mux10~0_combout  & ((\REGISTER_BANK_INST|registers[3][5]~regout ))) # (!\REGISTER_BANK_INST|Mux10~0_combout  & (\REGISTER_BANK_INST|registers[1][5]~regout )))) 
// # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|Mux10~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [8]),
	.datab(\REGISTER_BANK_INST|registers[1][5]~regout ),
	.datac(\REGISTER_BANK_INST|registers[3][5]~regout ),
	.datad(\REGISTER_BANK_INST|Mux10~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux10~1 .lut_mask = 16'hF588;
defparam \REGISTER_BANK_INST|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneii_lcell_comb \MUX3_INST|y[4]~24 (
// Equation(s):
// \MUX3_INST|y[4]~24_combout  = (\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12])))) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux11~1_combout  $ (((\REGISTER_BANK_INST|Mux27~0_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\REGISTER_BANK_INST|Mux27~0_combout ),
	.datab(\INSTR_MEM_INST|instruction [12]),
	.datac(\INSTR_MEM_INST|instruction [13]),
	.datad(\REGISTER_BANK_INST|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[4]~24 .lut_mask = 16'hC4CB;
defparam \MUX3_INST|y[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneii_lcell_comb \MUX3_INST|y[4]~25 (
// Equation(s):
// \MUX3_INST|y[4]~25_combout  = (\INSTR_MEM_INST|instruction [13] & ((\MUX3_INST|y[4]~24_combout  & (\REGISTER_BANK_INST|Mux12~1_combout )) # (!\MUX3_INST|y[4]~24_combout  & ((\REGISTER_BANK_INST|Mux10~1_combout ))))) # (!\INSTR_MEM_INST|instruction [13] & 
// (((\MUX3_INST|y[4]~24_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux12~1_combout ),
	.datab(\INSTR_MEM_INST|instruction [13]),
	.datac(\REGISTER_BANK_INST|Mux10~1_combout ),
	.datad(\MUX3_INST|y[4]~24_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[4]~25 .lut_mask = 16'hBBC0;
defparam \MUX3_INST|y[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneii_lcell_comb \MUX3_INST|y[4]~26 (
// Equation(s):
// \MUX3_INST|y[4]~26_combout  = (\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[1]~10_combout ) # ((\MUX3_INST|y[4]~25_combout )))) # (!\MUX3_INST|y[1]~9_combout  & (!\MUX3_INST|y[1]~10_combout  & ((\ALU_INST|Add0~15_combout ))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\MUX3_INST|y[1]~10_combout ),
	.datac(\MUX3_INST|y[4]~25_combout ),
	.datad(\ALU_INST|Add0~15_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[4]~26 .lut_mask = 16'hB9A8;
defparam \MUX3_INST|y[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneii_lcell_comb \MUX3_INST|y[4]~27 (
// Equation(s):
// \MUX3_INST|y[4]~27_combout  = (\REGISTER_BANK_INST|Mux27~0_combout  & ((\MUX3_INST|y[4]~26_combout ) # ((\REGISTER_BANK_INST|Mux11~1_combout  & \MUX3_INST|y[1]~10_combout )))) # (!\REGISTER_BANK_INST|Mux27~0_combout  & (\MUX3_INST|y[4]~26_combout  & 
// ((\REGISTER_BANK_INST|Mux11~1_combout ) # (!\MUX3_INST|y[1]~10_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux27~0_combout ),
	.datab(\REGISTER_BANK_INST|Mux11~1_combout ),
	.datac(\MUX3_INST|y[1]~10_combout ),
	.datad(\MUX3_INST|y[4]~26_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[4]~27 .lut_mask = 16'hEF80;
defparam \MUX3_INST|y[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneii_lcell_comb \MUX3_INST|y[4]~28 (
// Equation(s):
// \MUX3_INST|y[4]~28_combout  = (\INSTR_MEM_INST|instruction [15] & (\INSTR_MEM_INST|instruction [4])) # (!\INSTR_MEM_INST|instruction [15] & ((\MUX3_INST|y[4]~27_combout )))

	.dataa(vcc),
	.datab(\INSTR_MEM_INST|instruction [15]),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\MUX3_INST|y[4]~27_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[4]~28 .lut_mask = 16'hF3C0;
defparam \MUX3_INST|y[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N27
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[4]~28_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][4]~regout ));

// Location: LCFF_X45_Y34_N7
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[4]~28_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][4]~regout ));

// Location: LCCOMB_X45_Y32_N8
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux11~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux11~0_combout  = (\INSTR_MEM_INST|instruction [9] & (((\INSTR_MEM_INST|instruction [8])))) # (!\INSTR_MEM_INST|instruction [9] & ((\INSTR_MEM_INST|instruction [8] & (\REGISTER_BANK_INST|registers[1][4]~regout )) # 
// (!\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|registers[0][4]~regout )))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\REGISTER_BANK_INST|registers[1][4]~regout ),
	.datac(\REGISTER_BANK_INST|registers[0][4]~regout ),
	.datad(\INSTR_MEM_INST|instruction [8]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux11~0 .lut_mask = 16'hEE50;
defparam \REGISTER_BANK_INST|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux11~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux11~1_combout  = (\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|Mux11~0_combout  & ((\REGISTER_BANK_INST|registers[3][4]~regout ))) # (!\REGISTER_BANK_INST|Mux11~0_combout  & (\REGISTER_BANK_INST|registers[2][4]~regout )))) 
// # (!\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|Mux11~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\REGISTER_BANK_INST|registers[2][4]~regout ),
	.datac(\REGISTER_BANK_INST|registers[3][4]~regout ),
	.datad(\REGISTER_BANK_INST|Mux11~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux11~1 .lut_mask = 16'hF588;
defparam \REGISTER_BANK_INST|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux28~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux28~0_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][3]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][3]~regout )))

	.dataa(\REGISTER_BANK_INST|registers[1][3]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][3]~regout ),
	.datac(vcc),
	.datad(\INSTR_MEM_INST|instruction [4]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux28~0 .lut_mask = 16'hAACC;
defparam \REGISTER_BANK_INST|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N20
cycloneii_lcell_comb \MUX3_INST|y[3]~19 (
// Equation(s):
// \MUX3_INST|y[3]~19_combout  = (\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12])))) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux12~1_combout  $ (((\REGISTER_BANK_INST|Mux28~0_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\INSTR_MEM_INST|instruction [13]),
	.datab(\REGISTER_BANK_INST|Mux28~0_combout ),
	.datac(\INSTR_MEM_INST|instruction [12]),
	.datad(\REGISTER_BANK_INST|Mux12~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[3]~19 .lut_mask = 16'hB0E5;
defparam \MUX3_INST|y[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N14
cycloneii_lcell_comb \MUX3_INST|y[3]~20 (
// Equation(s):
// \MUX3_INST|y[3]~20_combout  = (\INSTR_MEM_INST|instruction [13] & ((\MUX3_INST|y[3]~19_combout  & ((\REGISTER_BANK_INST|Mux13~1_combout ))) # (!\MUX3_INST|y[3]~19_combout  & (\REGISTER_BANK_INST|Mux11~1_combout )))) # (!\INSTR_MEM_INST|instruction [13] & 
// (((\MUX3_INST|y[3]~19_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [13]),
	.datab(\REGISTER_BANK_INST|Mux11~1_combout ),
	.datac(\MUX3_INST|y[3]~19_combout ),
	.datad(\REGISTER_BANK_INST|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[3]~20 .lut_mask = 16'hF858;
defparam \MUX3_INST|y[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N4
cycloneii_lcell_comb \ALU_INST|Result~2 (
// Equation(s):
// \ALU_INST|Result~2_combout  = (\REGISTER_BANK_INST|Mux12~1_combout  & ((\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][3]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][3]~regout ))))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[0][3]~regout ),
	.datac(\REGISTER_BANK_INST|registers[1][3]~regout ),
	.datad(\REGISTER_BANK_INST|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~2 .lut_mask = 16'hE400;
defparam \ALU_INST|Result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N2
cycloneii_lcell_comb \MUX3_INST|y[3]~21 (
// Equation(s):
// \MUX3_INST|y[3]~21_combout  = (\MUX3_INST|y[1]~9_combout  & (\MUX3_INST|y[1]~10_combout )) # (!\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[1]~10_combout  & (\ALU_INST|Result~2_combout )) # (!\MUX3_INST|y[1]~10_combout  & ((\ALU_INST|Add0~12_combout )))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\MUX3_INST|y[1]~10_combout ),
	.datac(\ALU_INST|Result~2_combout ),
	.datad(\ALU_INST|Add0~12_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[3]~21 .lut_mask = 16'hD9C8;
defparam \MUX3_INST|y[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N0
cycloneii_lcell_comb \MUX3_INST|y[3]~22 (
// Equation(s):
// \MUX3_INST|y[3]~22_combout  = (\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[3]~21_combout  & (\ALU_INST|Result~3_combout )) # (!\MUX3_INST|y[3]~21_combout  & ((\MUX3_INST|y[3]~20_combout ))))) # (!\MUX3_INST|y[1]~9_combout  & (((\MUX3_INST|y[3]~21_combout 
// ))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\ALU_INST|Result~3_combout ),
	.datac(\MUX3_INST|y[3]~20_combout ),
	.datad(\MUX3_INST|y[3]~21_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[3]~22 .lut_mask = 16'hDDA0;
defparam \MUX3_INST|y[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N30
cycloneii_lcell_comb \MUX3_INST|y[3]~23 (
// Equation(s):
// \MUX3_INST|y[3]~23_combout  = (!\INSTR_MEM_INST|instruction [15] & \MUX3_INST|y[3]~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INSTR_MEM_INST|instruction [15]),
	.datad(\MUX3_INST|y[3]~22_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[3]~23 .lut_mask = 16'h0F00;
defparam \MUX3_INST|y[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N5
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[7]~43_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][7]~regout ));

// Location: LCFF_X44_Y33_N5
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[7]~43_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][7]~regout ));

// Location: LCFF_X44_Y33_N23
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[7]~43_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][7]~regout ));

// Location: LCFF_X43_Y33_N27
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[7]~43_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][7]~regout ));

// Location: LCCOMB_X43_Y33_N26
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux8~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux8~0_combout  = (\INSTR_MEM_INST|instruction [8] & (((\INSTR_MEM_INST|instruction [9])))) # (!\INSTR_MEM_INST|instruction [8] & ((\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|registers[2][7]~regout ))) # 
// (!\INSTR_MEM_INST|instruction [9] & (\REGISTER_BANK_INST|registers[0][7]~regout ))))

	.dataa(\REGISTER_BANK_INST|registers[0][7]~regout ),
	.datab(\INSTR_MEM_INST|instruction [8]),
	.datac(\REGISTER_BANK_INST|registers[2][7]~regout ),
	.datad(\INSTR_MEM_INST|instruction [9]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux8~0 .lut_mask = 16'hFC22;
defparam \REGISTER_BANK_INST|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux8~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux8~1_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|Mux8~0_combout  & ((\REGISTER_BANK_INST|registers[3][7]~regout ))) # (!\REGISTER_BANK_INST|Mux8~0_combout  & (\REGISTER_BANK_INST|registers[1][7]~regout )))) # 
// (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|Mux8~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [8]),
	.datab(\REGISTER_BANK_INST|registers[1][7]~regout ),
	.datac(\REGISTER_BANK_INST|registers[3][7]~regout ),
	.datad(\REGISTER_BANK_INST|Mux8~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux8~1 .lut_mask = 16'hF588;
defparam \REGISTER_BANK_INST|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneii_lcell_comb \ALU_INST|Result~7 (
// Equation(s):
// \ALU_INST|Result~7_combout  = (\REGISTER_BANK_INST|Mux8~1_combout ) # ((\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][7]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][7]~regout )))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[0][7]~regout ),
	.datac(\REGISTER_BANK_INST|Mux8~1_combout ),
	.datad(\REGISTER_BANK_INST|registers[1][7]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~7 .lut_mask = 16'hFEF4;
defparam \ALU_INST|Result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N31
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[8]~48_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][8]~regout ));

// Location: LCCOMB_X44_Y32_N4
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux23~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux23~0_combout  = (\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][8]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][8]~regout ))

	.dataa(\REGISTER_BANK_INST|registers[0][8]~regout ),
	.datab(\REGISTER_BANK_INST|registers[1][8]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux23~0 .lut_mask = 16'hCACA;
defparam \REGISTER_BANK_INST|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N17
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\MUX3_INST|y[9]~53_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][9]~regout ));

// Location: LCFF_X45_Y32_N3
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[9]~53_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][9]~regout ));

// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \ALU_INST|Result~9 (
// Equation(s):
// \ALU_INST|Result~9_combout  = (\REGISTER_BANK_INST|Mux6~1_combout ) # ((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][9]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][9]~regout ))))

	.dataa(\REGISTER_BANK_INST|Mux6~1_combout ),
	.datab(\REGISTER_BANK_INST|registers[1][9]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\REGISTER_BANK_INST|registers[0][9]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~9 .lut_mask = 16'hEFEA;
defparam \ALU_INST|Result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneii_lcell_comb \ALU_INST|Add0~24 (
// Equation(s):
// \ALU_INST|Add0~24_combout  = ((\ALU_INST|Add0~23_combout  $ (\REGISTER_BANK_INST|Mux8~1_combout  $ (!\ALU_INST|Add0~22 )))) # (GND)
// \ALU_INST|Add0~25  = CARRY((\ALU_INST|Add0~23_combout  & ((\REGISTER_BANK_INST|Mux8~1_combout ) # (!\ALU_INST|Add0~22 ))) # (!\ALU_INST|Add0~23_combout  & (\REGISTER_BANK_INST|Mux8~1_combout  & !\ALU_INST|Add0~22 )))

	.dataa(\ALU_INST|Add0~23_combout ),
	.datab(\REGISTER_BANK_INST|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~22 ),
	.combout(\ALU_INST|Add0~24_combout ),
	.cout(\ALU_INST|Add0~25 ));
// synopsys translate_off
defparam \ALU_INST|Add0~24 .lut_mask = 16'h698E;
defparam \ALU_INST|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneii_lcell_comb \ALU_INST|Add0~27 (
// Equation(s):
// \ALU_INST|Add0~27_combout  = (\ALU_INST|Add0~26_combout  & ((\REGISTER_BANK_INST|Mux7~1_combout  & (\ALU_INST|Add0~25  & VCC)) # (!\REGISTER_BANK_INST|Mux7~1_combout  & (!\ALU_INST|Add0~25 )))) # (!\ALU_INST|Add0~26_combout  & 
// ((\REGISTER_BANK_INST|Mux7~1_combout  & (!\ALU_INST|Add0~25 )) # (!\REGISTER_BANK_INST|Mux7~1_combout  & ((\ALU_INST|Add0~25 ) # (GND)))))
// \ALU_INST|Add0~28  = CARRY((\ALU_INST|Add0~26_combout  & (!\REGISTER_BANK_INST|Mux7~1_combout  & !\ALU_INST|Add0~25 )) # (!\ALU_INST|Add0~26_combout  & ((!\ALU_INST|Add0~25 ) # (!\REGISTER_BANK_INST|Mux7~1_combout ))))

	.dataa(\ALU_INST|Add0~26_combout ),
	.datab(\REGISTER_BANK_INST|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~25 ),
	.combout(\ALU_INST|Add0~27_combout ),
	.cout(\ALU_INST|Add0~28 ));
// synopsys translate_off
defparam \ALU_INST|Add0~27 .lut_mask = 16'h9617;
defparam \ALU_INST|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneii_lcell_comb \ALU_INST|Add0~30 (
// Equation(s):
// \ALU_INST|Add0~30_combout  = ((\ALU_INST|Add0~29_combout  $ (\REGISTER_BANK_INST|Mux6~1_combout  $ (!\ALU_INST|Add0~28 )))) # (GND)
// \ALU_INST|Add0~31  = CARRY((\ALU_INST|Add0~29_combout  & ((\REGISTER_BANK_INST|Mux6~1_combout ) # (!\ALU_INST|Add0~28 ))) # (!\ALU_INST|Add0~29_combout  & (\REGISTER_BANK_INST|Mux6~1_combout  & !\ALU_INST|Add0~28 )))

	.dataa(\ALU_INST|Add0~29_combout ),
	.datab(\REGISTER_BANK_INST|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~28 ),
	.combout(\ALU_INST|Add0~30_combout ),
	.cout(\ALU_INST|Add0~31 ));
// synopsys translate_off
defparam \ALU_INST|Add0~30 .lut_mask = 16'h698E;
defparam \ALU_INST|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneii_lcell_comb \ALU_INST|Result~8 (
// Equation(s):
// \ALU_INST|Result~8_combout  = (\REGISTER_BANK_INST|Mux6~1_combout  & ((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][9]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][9]~regout )))))

	.dataa(\REGISTER_BANK_INST|Mux6~1_combout ),
	.datab(\REGISTER_BANK_INST|registers[1][9]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\REGISTER_BANK_INST|registers[0][9]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~8 .lut_mask = 16'h8A80;
defparam \ALU_INST|Result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneii_lcell_comb \MUX3_INST|y[9]~51 (
// Equation(s):
// \MUX3_INST|y[9]~51_combout  = (\MUX3_INST|y[1]~10_combout  & ((\MUX3_INST|y[1]~9_combout ) # ((\ALU_INST|Result~8_combout )))) # (!\MUX3_INST|y[1]~10_combout  & (!\MUX3_INST|y[1]~9_combout  & (\ALU_INST|Add0~30_combout )))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\MUX3_INST|y[1]~9_combout ),
	.datac(\ALU_INST|Add0~30_combout ),
	.datad(\ALU_INST|Result~8_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[9]~51 .lut_mask = 16'hBA98;
defparam \MUX3_INST|y[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneii_lcell_comb \MUX3_INST|y[9]~52 (
// Equation(s):
// \MUX3_INST|y[9]~52_combout  = (\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[9]~51_combout  & ((\ALU_INST|Result~9_combout ))) # (!\MUX3_INST|y[9]~51_combout  & (\MUX3_INST|y[9]~50_combout )))) # (!\MUX3_INST|y[1]~9_combout  & (((\MUX3_INST|y[9]~51_combout 
// ))))

	.dataa(\MUX3_INST|y[9]~50_combout ),
	.datab(\ALU_INST|Result~9_combout ),
	.datac(\MUX3_INST|y[1]~9_combout ),
	.datad(\MUX3_INST|y[9]~51_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[9]~52 .lut_mask = 16'hCFA0;
defparam \MUX3_INST|y[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneii_lcell_comb \MUX3_INST|y[9]~53 (
// Equation(s):
// \MUX3_INST|y[9]~53_combout  = (!\INSTR_MEM_INST|instruction [15] & \MUX3_INST|y[9]~52_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INSTR_MEM_INST|instruction [15]),
	.datad(\MUX3_INST|y[9]~52_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[9]~53 .lut_mask = 16'h0F00;
defparam \MUX3_INST|y[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N15
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[9]~53_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][9]~regout ));

// Location: LCFF_X45_Y32_N29
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[9]~53_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][9]~regout ));

// Location: LCCOMB_X45_Y32_N28
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux6~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux6~0_combout  = (\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|registers[2][9]~regout ) # (\INSTR_MEM_INST|instruction [8])))) # (!\INSTR_MEM_INST|instruction [9] & (\REGISTER_BANK_INST|registers[0][9]~regout  & 
// ((!\INSTR_MEM_INST|instruction [8]))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\REGISTER_BANK_INST|registers[0][9]~regout ),
	.datac(\REGISTER_BANK_INST|registers[2][9]~regout ),
	.datad(\INSTR_MEM_INST|instruction [8]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux6~0 .lut_mask = 16'hAAE4;
defparam \REGISTER_BANK_INST|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux6~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux6~1_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|Mux6~0_combout  & ((\REGISTER_BANK_INST|registers[3][9]~regout ))) # (!\REGISTER_BANK_INST|Mux6~0_combout  & (\REGISTER_BANK_INST|registers[1][9]~regout )))) # 
// (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|Mux6~0_combout ))))

	.dataa(\REGISTER_BANK_INST|registers[1][9]~regout ),
	.datab(\INSTR_MEM_INST|instruction [8]),
	.datac(\REGISTER_BANK_INST|registers[3][9]~regout ),
	.datad(\REGISTER_BANK_INST|Mux6~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux6~1 .lut_mask = 16'hF388;
defparam \REGISTER_BANK_INST|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneii_lcell_comb \MUX3_INST|y[8]~45 (
// Equation(s):
// \MUX3_INST|y[8]~45_combout  = (\MUX3_INST|y[8]~44_combout  & (((\REGISTER_BANK_INST|Mux8~1_combout )) # (!\INSTR_MEM_INST|instruction [13]))) # (!\MUX3_INST|y[8]~44_combout  & (\INSTR_MEM_INST|instruction [13] & ((\REGISTER_BANK_INST|Mux6~1_combout ))))

	.dataa(\MUX3_INST|y[8]~44_combout ),
	.datab(\INSTR_MEM_INST|instruction [13]),
	.datac(\REGISTER_BANK_INST|Mux8~1_combout ),
	.datad(\REGISTER_BANK_INST|Mux6~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[8]~45 .lut_mask = 16'hE6A2;
defparam \MUX3_INST|y[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneii_lcell_comb \MUX3_INST|y[8]~46 (
// Equation(s):
// \MUX3_INST|y[8]~46_combout  = (\MUX3_INST|y[1]~10_combout  & (((\MUX3_INST|y[1]~9_combout )))) # (!\MUX3_INST|y[1]~10_combout  & ((\MUX3_INST|y[1]~9_combout  & (\MUX3_INST|y[8]~45_combout )) # (!\MUX3_INST|y[1]~9_combout  & ((\ALU_INST|Add0~27_combout 
// )))))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\MUX3_INST|y[8]~45_combout ),
	.datac(\MUX3_INST|y[1]~9_combout ),
	.datad(\ALU_INST|Add0~27_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[8]~46 .lut_mask = 16'hE5E0;
defparam \MUX3_INST|y[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneii_lcell_comb \MUX3_INST|y[8]~47 (
// Equation(s):
// \MUX3_INST|y[8]~47_combout  = (\MUX3_INST|y[1]~10_combout  & ((\REGISTER_BANK_INST|Mux7~1_combout  & ((\REGISTER_BANK_INST|Mux23~0_combout ) # (\MUX3_INST|y[8]~46_combout ))) # (!\REGISTER_BANK_INST|Mux7~1_combout  & (\REGISTER_BANK_INST|Mux23~0_combout  
// & \MUX3_INST|y[8]~46_combout )))) # (!\MUX3_INST|y[1]~10_combout  & (((\MUX3_INST|y[8]~46_combout ))))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\REGISTER_BANK_INST|Mux7~1_combout ),
	.datac(\REGISTER_BANK_INST|Mux23~0_combout ),
	.datad(\MUX3_INST|y[8]~46_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[8]~47 .lut_mask = 16'hFD80;
defparam \MUX3_INST|y[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
cycloneii_lcell_comb \MUX3_INST|y[8]~48 (
// Equation(s):
// \MUX3_INST|y[8]~48_combout  = (!\INSTR_MEM_INST|instruction [15] & \MUX3_INST|y[8]~47_combout )

	.dataa(vcc),
	.datab(\INSTR_MEM_INST|instruction [15]),
	.datac(vcc),
	.datad(\MUX3_INST|y[8]~47_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[8]~48 .lut_mask = 16'h3300;
defparam \MUX3_INST|y[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneii_lcell_comb \REGISTER_BANK_INST|registers[3][8]~feeder (
// Equation(s):
// \REGISTER_BANK_INST|registers[3][8]~feeder_combout  = \MUX3_INST|y[8]~48_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX3_INST|y[8]~48_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|registers[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|registers[3][8]~feeder .lut_mask = 16'hFF00;
defparam \REGISTER_BANK_INST|registers[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N13
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REGISTER_BANK_INST|registers[3][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][8]~regout ));

// Location: LCFF_X45_Y32_N11
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[8]~48_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][8]~regout ));

// Location: LCFF_X45_Y32_N17
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\MUX3_INST|y[8]~48_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][8]~regout ));

// Location: LCCOMB_X45_Y32_N26
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux7~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux7~0_combout  = (\INSTR_MEM_INST|instruction [9] & (((\INSTR_MEM_INST|instruction [8])))) # (!\INSTR_MEM_INST|instruction [9] & ((\INSTR_MEM_INST|instruction [8] & (\REGISTER_BANK_INST|registers[1][8]~regout )) # 
// (!\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|registers[0][8]~regout )))))

	.dataa(\REGISTER_BANK_INST|registers[1][8]~regout ),
	.datab(\INSTR_MEM_INST|instruction [9]),
	.datac(\REGISTER_BANK_INST|registers[0][8]~regout ),
	.datad(\INSTR_MEM_INST|instruction [8]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux7~0 .lut_mask = 16'hEE30;
defparam \REGISTER_BANK_INST|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux7~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux7~1_combout  = (\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|Mux7~0_combout  & (\REGISTER_BANK_INST|registers[3][8]~regout )) # (!\REGISTER_BANK_INST|Mux7~0_combout  & ((\REGISTER_BANK_INST|registers[2][8]~regout ))))) # 
// (!\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|Mux7~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\REGISTER_BANK_INST|registers[3][8]~regout ),
	.datac(\REGISTER_BANK_INST|registers[2][8]~regout ),
	.datad(\REGISTER_BANK_INST|Mux7~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux7~1 .lut_mask = 16'hDDA0;
defparam \REGISTER_BANK_INST|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux24~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux24~0_combout  = (\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][7]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][7]~regout ))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(vcc),
	.datac(\REGISTER_BANK_INST|registers[0][7]~regout ),
	.datad(\REGISTER_BANK_INST|registers[1][7]~regout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux24~0 .lut_mask = 16'hFA50;
defparam \REGISTER_BANK_INST|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneii_lcell_comb \MUX3_INST|y[7]~39 (
// Equation(s):
// \MUX3_INST|y[7]~39_combout  = (\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12])))) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux8~1_combout  $ (((\REGISTER_BANK_INST|Mux24~0_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\INSTR_MEM_INST|instruction [13]),
	.datab(\REGISTER_BANK_INST|Mux24~0_combout ),
	.datac(\REGISTER_BANK_INST|Mux8~1_combout ),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\MUX3_INST|y[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[7]~39 .lut_mask = 16'hBE05;
defparam \MUX3_INST|y[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneii_lcell_comb \MUX3_INST|y[7]~40 (
// Equation(s):
// \MUX3_INST|y[7]~40_combout  = (\INSTR_MEM_INST|instruction [13] & ((\MUX3_INST|y[7]~39_combout  & (\REGISTER_BANK_INST|Mux9~1_combout )) # (!\MUX3_INST|y[7]~39_combout  & ((\REGISTER_BANK_INST|Mux7~1_combout ))))) # (!\INSTR_MEM_INST|instruction [13] & 
// (((\MUX3_INST|y[7]~39_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [13]),
	.datab(\REGISTER_BANK_INST|Mux9~1_combout ),
	.datac(\REGISTER_BANK_INST|Mux7~1_combout ),
	.datad(\MUX3_INST|y[7]~39_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[7]~40 .lut_mask = 16'hDDA0;
defparam \MUX3_INST|y[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
cycloneii_lcell_comb \ALU_INST|Result~6 (
// Equation(s):
// \ALU_INST|Result~6_combout  = (\REGISTER_BANK_INST|Mux8~1_combout  & ((\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][7]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][7]~regout ))))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[0][7]~regout ),
	.datac(\REGISTER_BANK_INST|registers[1][7]~regout ),
	.datad(\REGISTER_BANK_INST|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~6 .lut_mask = 16'hE400;
defparam \ALU_INST|Result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
cycloneii_lcell_comb \MUX3_INST|y[7]~41 (
// Equation(s):
// \MUX3_INST|y[7]~41_combout  = (\MUX3_INST|y[1]~9_combout  & (\MUX3_INST|y[1]~10_combout )) # (!\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[1]~10_combout  & ((\ALU_INST|Result~6_combout ))) # (!\MUX3_INST|y[1]~10_combout  & (\ALU_INST|Add0~24_combout ))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\MUX3_INST|y[1]~10_combout ),
	.datac(\ALU_INST|Add0~24_combout ),
	.datad(\ALU_INST|Result~6_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[7]~41 .lut_mask = 16'hDC98;
defparam \MUX3_INST|y[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \MUX3_INST|y[7]~42 (
// Equation(s):
// \MUX3_INST|y[7]~42_combout  = (\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[7]~41_combout  & (\ALU_INST|Result~7_combout )) # (!\MUX3_INST|y[7]~41_combout  & ((\MUX3_INST|y[7]~40_combout ))))) # (!\MUX3_INST|y[1]~9_combout  & (((\MUX3_INST|y[7]~41_combout 
// ))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\ALU_INST|Result~7_combout ),
	.datac(\MUX3_INST|y[7]~40_combout ),
	.datad(\MUX3_INST|y[7]~41_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[7]~42 .lut_mask = 16'hDDA0;
defparam \MUX3_INST|y[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N14
cycloneii_lcell_comb \MUX3_INST|y[7]~43 (
// Equation(s):
// \MUX3_INST|y[7]~43_combout  = (!\INSTR_MEM_INST|instruction [15] & \MUX3_INST|y[7]~42_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INSTR_MEM_INST|instruction [15]),
	.datad(\MUX3_INST|y[7]~42_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[7]~43 .lut_mask = 16'h0F00;
defparam \MUX3_INST|y[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
cycloneii_lcell_comb \REGISTER_BANK_INST|registers[3][10]~feeder (
// Equation(s):
// \REGISTER_BANK_INST|registers[3][10]~feeder_combout  = \MUX3_INST|y[10]~58_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX3_INST|y[10]~58_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|registers[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|registers[3][10]~feeder .lut_mask = 16'hFF00;
defparam \REGISTER_BANK_INST|registers[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N11
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REGISTER_BANK_INST|registers[3][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][10]~regout ));

// Location: LCFF_X45_Y32_N1
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[10]~58_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][10]~regout ));

// Location: LCFF_X45_Y32_N15
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\MUX3_INST|y[10]~58_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][10]~regout ));

// Location: LCCOMB_X44_Y32_N26
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux5~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux5~0_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|registers[1][10]~regout ) # ((\INSTR_MEM_INST|instruction [9])))) # (!\INSTR_MEM_INST|instruction [8] & (((!\INSTR_MEM_INST|instruction [9] & 
// \REGISTER_BANK_INST|registers[0][10]~regout ))))

	.dataa(\REGISTER_BANK_INST|registers[1][10]~regout ),
	.datab(\INSTR_MEM_INST|instruction [8]),
	.datac(\INSTR_MEM_INST|instruction [9]),
	.datad(\REGISTER_BANK_INST|registers[0][10]~regout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux5~0 .lut_mask = 16'hCBC8;
defparam \REGISTER_BANK_INST|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux5~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux5~1_combout  = (\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|Mux5~0_combout  & (\REGISTER_BANK_INST|registers[3][10]~regout )) # (!\REGISTER_BANK_INST|Mux5~0_combout  & ((\REGISTER_BANK_INST|registers[2][10]~regout ))))) 
// # (!\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|Mux5~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\REGISTER_BANK_INST|registers[3][10]~regout ),
	.datac(\REGISTER_BANK_INST|registers[2][10]~regout ),
	.datad(\REGISTER_BANK_INST|Mux5~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux5~1 .lut_mask = 16'hDDA0;
defparam \REGISTER_BANK_INST|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N12
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux21~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux21~0_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][10]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][10]~regout )))

	.dataa(\REGISTER_BANK_INST|registers[1][10]~regout ),
	.datab(vcc),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(\REGISTER_BANK_INST|registers[0][10]~regout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux21~0 .lut_mask = 16'hAFA0;
defparam \REGISTER_BANK_INST|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneii_lcell_comb \ALU_INST|Add0~33 (
// Equation(s):
// \ALU_INST|Add0~33_combout  = (\ALU_INST|Add0~32_combout  & ((\REGISTER_BANK_INST|Mux5~1_combout  & (\ALU_INST|Add0~31  & VCC)) # (!\REGISTER_BANK_INST|Mux5~1_combout  & (!\ALU_INST|Add0~31 )))) # (!\ALU_INST|Add0~32_combout  & 
// ((\REGISTER_BANK_INST|Mux5~1_combout  & (!\ALU_INST|Add0~31 )) # (!\REGISTER_BANK_INST|Mux5~1_combout  & ((\ALU_INST|Add0~31 ) # (GND)))))
// \ALU_INST|Add0~34  = CARRY((\ALU_INST|Add0~32_combout  & (!\REGISTER_BANK_INST|Mux5~1_combout  & !\ALU_INST|Add0~31 )) # (!\ALU_INST|Add0~32_combout  & ((!\ALU_INST|Add0~31 ) # (!\REGISTER_BANK_INST|Mux5~1_combout ))))

	.dataa(\ALU_INST|Add0~32_combout ),
	.datab(\REGISTER_BANK_INST|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~31 ),
	.combout(\ALU_INST|Add0~33_combout ),
	.cout(\ALU_INST|Add0~34 ));
// synopsys translate_off
defparam \ALU_INST|Add0~33 .lut_mask = 16'h9617;
defparam \ALU_INST|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y33_N9
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[12]~68_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][12]~regout ));

// Location: LCFF_X43_Y33_N15
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[12]~68_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][12]~regout ));

// Location: LCCOMB_X44_Y33_N16
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux19~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux19~0_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][12]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][12]~regout )))

	.dataa(vcc),
	.datab(\REGISTER_BANK_INST|registers[1][12]~regout ),
	.datac(\REGISTER_BANK_INST|registers[0][12]~regout ),
	.datad(\INSTR_MEM_INST|instruction [4]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux19~0 .lut_mask = 16'hCCF0;
defparam \REGISTER_BANK_INST|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
cycloneii_lcell_comb \MUX3_INST|y[12]~64 (
// Equation(s):
// \MUX3_INST|y[12]~64_combout  = (\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12])))) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux3~1_combout  $ (((\REGISTER_BANK_INST|Mux19~0_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\REGISTER_BANK_INST|Mux19~0_combout ),
	.datab(\INSTR_MEM_INST|instruction [12]),
	.datac(\INSTR_MEM_INST|instruction [13]),
	.datad(\REGISTER_BANK_INST|Mux3~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[12]~64 .lut_mask = 16'hC4CB;
defparam \MUX3_INST|y[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneii_lcell_comb \MUX3_INST|y[12]~65 (
// Equation(s):
// \MUX3_INST|y[12]~65_combout  = (\MUX3_INST|y[12]~64_combout  & (((\REGISTER_BANK_INST|Mux4~1_combout ) # (!\INSTR_MEM_INST|instruction [13])))) # (!\MUX3_INST|y[12]~64_combout  & (\REGISTER_BANK_INST|Mux2~1_combout  & ((\INSTR_MEM_INST|instruction 
// [13]))))

	.dataa(\REGISTER_BANK_INST|Mux2~1_combout ),
	.datab(\REGISTER_BANK_INST|Mux4~1_combout ),
	.datac(\MUX3_INST|y[12]~64_combout ),
	.datad(\INSTR_MEM_INST|instruction [13]),
	.cin(gnd),
	.combout(\MUX3_INST|y[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[12]~65 .lut_mask = 16'hCAF0;
defparam \MUX3_INST|y[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
cycloneii_lcell_comb \ALU_INST|Add0~38 (
// Equation(s):
// \ALU_INST|Add0~38_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][12]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][12]~regout ))))

	.dataa(\INSTR_MEM_INST|instruction [12]),
	.datab(\REGISTER_BANK_INST|registers[0][12]~regout ),
	.datac(\REGISTER_BANK_INST|registers[1][12]~regout ),
	.datad(\INSTR_MEM_INST|instruction [4]),
	.cin(gnd),
	.combout(\ALU_INST|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~38 .lut_mask = 16'h5A66;
defparam \ALU_INST|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
cycloneii_lcell_comb \ALU_INST|Add0~36 (
// Equation(s):
// \ALU_INST|Add0~36_combout  = ((\ALU_INST|Add0~35_combout  $ (\REGISTER_BANK_INST|Mux4~1_combout  $ (!\ALU_INST|Add0~34 )))) # (GND)
// \ALU_INST|Add0~37  = CARRY((\ALU_INST|Add0~35_combout  & ((\REGISTER_BANK_INST|Mux4~1_combout ) # (!\ALU_INST|Add0~34 ))) # (!\ALU_INST|Add0~35_combout  & (\REGISTER_BANK_INST|Mux4~1_combout  & !\ALU_INST|Add0~34 )))

	.dataa(\ALU_INST|Add0~35_combout ),
	.datab(\REGISTER_BANK_INST|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~34 ),
	.combout(\ALU_INST|Add0~36_combout ),
	.cout(\ALU_INST|Add0~37 ));
// synopsys translate_off
defparam \ALU_INST|Add0~36 .lut_mask = 16'h698E;
defparam \ALU_INST|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneii_lcell_comb \ALU_INST|Add0~39 (
// Equation(s):
// \ALU_INST|Add0~39_combout  = (\REGISTER_BANK_INST|Mux3~1_combout  & ((\ALU_INST|Add0~38_combout  & (\ALU_INST|Add0~37  & VCC)) # (!\ALU_INST|Add0~38_combout  & (!\ALU_INST|Add0~37 )))) # (!\REGISTER_BANK_INST|Mux3~1_combout  & ((\ALU_INST|Add0~38_combout  
// & (!\ALU_INST|Add0~37 )) # (!\ALU_INST|Add0~38_combout  & ((\ALU_INST|Add0~37 ) # (GND)))))
// \ALU_INST|Add0~40  = CARRY((\REGISTER_BANK_INST|Mux3~1_combout  & (!\ALU_INST|Add0~38_combout  & !\ALU_INST|Add0~37 )) # (!\REGISTER_BANK_INST|Mux3~1_combout  & ((!\ALU_INST|Add0~37 ) # (!\ALU_INST|Add0~38_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux3~1_combout ),
	.datab(\ALU_INST|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~37 ),
	.combout(\ALU_INST|Add0~39_combout ),
	.cout(\ALU_INST|Add0~40 ));
// synopsys translate_off
defparam \ALU_INST|Add0~39 .lut_mask = 16'h9617;
defparam \ALU_INST|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneii_lcell_comb \MUX3_INST|y[12]~66 (
// Equation(s):
// \MUX3_INST|y[12]~66_combout  = (\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[1]~10_combout ) # ((\MUX3_INST|y[12]~65_combout )))) # (!\MUX3_INST|y[1]~9_combout  & (!\MUX3_INST|y[1]~10_combout  & ((\ALU_INST|Add0~39_combout ))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\MUX3_INST|y[1]~10_combout ),
	.datac(\MUX3_INST|y[12]~65_combout ),
	.datad(\ALU_INST|Add0~39_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[12]~66 .lut_mask = 16'hB9A8;
defparam \MUX3_INST|y[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
cycloneii_lcell_comb \MUX3_INST|y[12]~67 (
// Equation(s):
// \MUX3_INST|y[12]~67_combout  = (\MUX3_INST|y[1]~10_combout  & ((\REGISTER_BANK_INST|Mux3~1_combout  & ((\REGISTER_BANK_INST|Mux19~0_combout ) # (\MUX3_INST|y[12]~66_combout ))) # (!\REGISTER_BANK_INST|Mux3~1_combout  & (\REGISTER_BANK_INST|Mux19~0_combout 
//  & \MUX3_INST|y[12]~66_combout )))) # (!\MUX3_INST|y[1]~10_combout  & (((\MUX3_INST|y[12]~66_combout ))))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\REGISTER_BANK_INST|Mux3~1_combout ),
	.datac(\REGISTER_BANK_INST|Mux19~0_combout ),
	.datad(\MUX3_INST|y[12]~66_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[12]~67 .lut_mask = 16'hFD80;
defparam \MUX3_INST|y[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
cycloneii_lcell_comb \MUX3_INST|y[12]~68 (
// Equation(s):
// \MUX3_INST|y[12]~68_combout  = (!\INSTR_MEM_INST|instruction [15] & \MUX3_INST|y[12]~67_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INSTR_MEM_INST|instruction [15]),
	.datad(\MUX3_INST|y[12]~67_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[12]~68 .lut_mask = 16'h0F00;
defparam \MUX3_INST|y[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N27
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\MUX3_INST|y[12]~68_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][12]~regout ));

// Location: LCFF_X43_Y33_N29
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[12]~68_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][12]~regout ));

// Location: LCCOMB_X43_Y33_N16
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux3~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux3~0_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|registers[1][12]~regout ) # ((\INSTR_MEM_INST|instruction [9])))) # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|registers[0][12]~regout  & 
// !\INSTR_MEM_INST|instruction [9]))))

	.dataa(\REGISTER_BANK_INST|registers[1][12]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][12]~regout ),
	.datac(\INSTR_MEM_INST|instruction [8]),
	.datad(\INSTR_MEM_INST|instruction [9]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux3~0 .lut_mask = 16'hF0AC;
defparam \REGISTER_BANK_INST|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux3~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux3~1_combout  = (\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|Mux3~0_combout  & (\REGISTER_BANK_INST|registers[3][12]~regout )) # (!\REGISTER_BANK_INST|Mux3~0_combout  & ((\REGISTER_BANK_INST|registers[2][12]~regout ))))) 
// # (!\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|Mux3~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [9]),
	.datab(\REGISTER_BANK_INST|registers[3][12]~regout ),
	.datac(\REGISTER_BANK_INST|registers[2][12]~regout ),
	.datad(\REGISTER_BANK_INST|Mux3~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux3~1 .lut_mask = 16'hDDA0;
defparam \REGISTER_BANK_INST|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneii_lcell_comb \REGISTER_BANK_INST|registers[0][11]~feeder (
// Equation(s):
// \REGISTER_BANK_INST|registers[0][11]~feeder_combout  = \MUX3_INST|y[11]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX3_INST|y[11]~63_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|registers[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|registers[0][11]~feeder .lut_mask = 16'hFF00;
defparam \REGISTER_BANK_INST|registers[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N15
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\REGISTER_BANK_INST|registers[0][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][11]~regout ));

// Location: LCCOMB_X47_Y33_N0
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux20~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux20~0_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][11]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][11]~regout )))

	.dataa(\REGISTER_BANK_INST|registers[1][11]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][11]~regout ),
	.datac(\INSTR_MEM_INST|instruction [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux20~0 .lut_mask = 16'hACAC;
defparam \REGISTER_BANK_INST|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneii_lcell_comb \MUX3_INST|y[11]~59 (
// Equation(s):
// \MUX3_INST|y[11]~59_combout  = (\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12])))) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux4~1_combout  $ (((\REGISTER_BANK_INST|Mux20~0_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\INSTR_MEM_INST|instruction [13]),
	.datab(\REGISTER_BANK_INST|Mux4~1_combout ),
	.datac(\REGISTER_BANK_INST|Mux20~0_combout ),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\MUX3_INST|y[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[11]~59 .lut_mask = 16'hBE11;
defparam \MUX3_INST|y[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneii_lcell_comb \MUX3_INST|y[11]~60 (
// Equation(s):
// \MUX3_INST|y[11]~60_combout  = (\INSTR_MEM_INST|instruction [13] & ((\MUX3_INST|y[11]~59_combout  & (\REGISTER_BANK_INST|Mux5~1_combout )) # (!\MUX3_INST|y[11]~59_combout  & ((\REGISTER_BANK_INST|Mux3~1_combout ))))) # (!\INSTR_MEM_INST|instruction [13] & 
// (((\MUX3_INST|y[11]~59_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [13]),
	.datab(\REGISTER_BANK_INST|Mux5~1_combout ),
	.datac(\REGISTER_BANK_INST|Mux3~1_combout ),
	.datad(\MUX3_INST|y[11]~59_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[11]~60 .lut_mask = 16'hDDA0;
defparam \MUX3_INST|y[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneii_lcell_comb \ALU_INST|Result~11 (
// Equation(s):
// \ALU_INST|Result~11_combout  = (\REGISTER_BANK_INST|Mux4~1_combout ) # ((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][11]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][11]~regout ))))

	.dataa(\REGISTER_BANK_INST|registers[1][11]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][11]~regout ),
	.datac(\REGISTER_BANK_INST|Mux4~1_combout ),
	.datad(\INSTR_MEM_INST|instruction [4]),
	.cin(gnd),
	.combout(\ALU_INST|Result~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~11 .lut_mask = 16'hFAFC;
defparam \ALU_INST|Result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N21
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[11]~63_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][11]~regout ));

// Location: LCCOMB_X46_Y33_N20
cycloneii_lcell_comb \ALU_INST|Result~10 (
// Equation(s):
// \ALU_INST|Result~10_combout  = (\REGISTER_BANK_INST|Mux4~1_combout  & ((\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[1][11]~regout ))) # (!\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[0][11]~regout ))))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[0][11]~regout ),
	.datac(\REGISTER_BANK_INST|registers[1][11]~regout ),
	.datad(\REGISTER_BANK_INST|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ALU_INST|Result~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Result~10 .lut_mask = 16'hE400;
defparam \ALU_INST|Result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneii_lcell_comb \MUX3_INST|y[11]~61 (
// Equation(s):
// \MUX3_INST|y[11]~61_combout  = (\MUX3_INST|y[1]~9_combout  & (\MUX3_INST|y[1]~10_combout )) # (!\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[1]~10_combout  & ((\ALU_INST|Result~10_combout ))) # (!\MUX3_INST|y[1]~10_combout  & (\ALU_INST|Add0~36_combout 
// ))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\MUX3_INST|y[1]~10_combout ),
	.datac(\ALU_INST|Add0~36_combout ),
	.datad(\ALU_INST|Result~10_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[11]~61 .lut_mask = 16'hDC98;
defparam \MUX3_INST|y[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneii_lcell_comb \MUX3_INST|y[11]~62 (
// Equation(s):
// \MUX3_INST|y[11]~62_combout  = (\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[11]~61_combout  & ((\ALU_INST|Result~11_combout ))) # (!\MUX3_INST|y[11]~61_combout  & (\MUX3_INST|y[11]~60_combout )))) # (!\MUX3_INST|y[1]~9_combout  & 
// (((\MUX3_INST|y[11]~61_combout ))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\MUX3_INST|y[11]~60_combout ),
	.datac(\ALU_INST|Result~11_combout ),
	.datad(\MUX3_INST|y[11]~61_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[11]~62 .lut_mask = 16'hF588;
defparam \MUX3_INST|y[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneii_lcell_comb \MUX3_INST|y[11]~63 (
// Equation(s):
// \MUX3_INST|y[11]~63_combout  = (!\INSTR_MEM_INST|instruction [15] & \MUX3_INST|y[11]~62_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INSTR_MEM_INST|instruction [15]),
	.datad(\MUX3_INST|y[11]~62_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[11]~63 .lut_mask = 16'h0F00;
defparam \MUX3_INST|y[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N9
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[11]~63_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][11]~regout ));

// Location: LCCOMB_X46_Y33_N2
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux4~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux4~0_combout  = (\INSTR_MEM_INST|instruction [8] & (((\INSTR_MEM_INST|instruction [9])))) # (!\INSTR_MEM_INST|instruction [8] & ((\INSTR_MEM_INST|instruction [9] & (\REGISTER_BANK_INST|registers[2][11]~regout )) # 
// (!\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|registers[0][11]~regout )))))

	.dataa(\REGISTER_BANK_INST|registers[2][11]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][11]~regout ),
	.datac(\INSTR_MEM_INST|instruction [8]),
	.datad(\INSTR_MEM_INST|instruction [9]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux4~0 .lut_mask = 16'hFA0C;
defparam \REGISTER_BANK_INST|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux4~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux4~1_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|Mux4~0_combout  & ((\REGISTER_BANK_INST|registers[3][11]~regout ))) # (!\REGISTER_BANK_INST|Mux4~0_combout  & (\REGISTER_BANK_INST|registers[1][11]~regout )))) 
// # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|Mux4~0_combout ))))

	.dataa(\REGISTER_BANK_INST|registers[1][11]~regout ),
	.datab(\INSTR_MEM_INST|instruction [8]),
	.datac(\REGISTER_BANK_INST|registers[3][11]~regout ),
	.datad(\REGISTER_BANK_INST|Mux4~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux4~1 .lut_mask = 16'hF388;
defparam \REGISTER_BANK_INST|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneii_lcell_comb \MUX3_INST|y[10]~54 (
// Equation(s):
// \MUX3_INST|y[10]~54_combout  = (\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12])))) # (!\INSTR_MEM_INST|instruction [13] & (\REGISTER_BANK_INST|Mux5~1_combout  $ (((\REGISTER_BANK_INST|Mux21~0_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\REGISTER_BANK_INST|Mux21~0_combout ),
	.datab(\INSTR_MEM_INST|instruction [13]),
	.datac(\INSTR_MEM_INST|instruction [12]),
	.datad(\REGISTER_BANK_INST|Mux5~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[10]~54 .lut_mask = 16'hD0E3;
defparam \MUX3_INST|y[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneii_lcell_comb \MUX3_INST|y[10]~55 (
// Equation(s):
// \MUX3_INST|y[10]~55_combout  = (\INSTR_MEM_INST|instruction [13] & ((\MUX3_INST|y[10]~54_combout  & (\REGISTER_BANK_INST|Mux6~1_combout )) # (!\MUX3_INST|y[10]~54_combout  & ((\REGISTER_BANK_INST|Mux4~1_combout ))))) # (!\INSTR_MEM_INST|instruction [13] & 
// (((\MUX3_INST|y[10]~54_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [13]),
	.datab(\REGISTER_BANK_INST|Mux6~1_combout ),
	.datac(\REGISTER_BANK_INST|Mux4~1_combout ),
	.datad(\MUX3_INST|y[10]~54_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[10]~55 .lut_mask = 16'hDDA0;
defparam \MUX3_INST|y[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneii_lcell_comb \MUX3_INST|y[10]~56 (
// Equation(s):
// \MUX3_INST|y[10]~56_combout  = (\MUX3_INST|y[1]~10_combout  & (\MUX3_INST|y[1]~9_combout )) # (!\MUX3_INST|y[1]~10_combout  & ((\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[10]~55_combout ))) # (!\MUX3_INST|y[1]~9_combout  & (\ALU_INST|Add0~33_combout ))))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\MUX3_INST|y[1]~9_combout ),
	.datac(\ALU_INST|Add0~33_combout ),
	.datad(\MUX3_INST|y[10]~55_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[10]~56 .lut_mask = 16'hDC98;
defparam \MUX3_INST|y[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneii_lcell_comb \MUX3_INST|y[10]~57 (
// Equation(s):
// \MUX3_INST|y[10]~57_combout  = (\MUX3_INST|y[1]~10_combout  & ((\REGISTER_BANK_INST|Mux5~1_combout  & ((\REGISTER_BANK_INST|Mux21~0_combout ) # (\MUX3_INST|y[10]~56_combout ))) # (!\REGISTER_BANK_INST|Mux5~1_combout  & (\REGISTER_BANK_INST|Mux21~0_combout 
//  & \MUX3_INST|y[10]~56_combout )))) # (!\MUX3_INST|y[1]~10_combout  & (((\MUX3_INST|y[10]~56_combout ))))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\REGISTER_BANK_INST|Mux5~1_combout ),
	.datac(\REGISTER_BANK_INST|Mux21~0_combout ),
	.datad(\MUX3_INST|y[10]~56_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[10]~57 .lut_mask = 16'hFD80;
defparam \MUX3_INST|y[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneii_lcell_comb \MUX3_INST|y[10]~58 (
// Equation(s):
// \MUX3_INST|y[10]~58_combout  = (!\INSTR_MEM_INST|instruction [15] & \MUX3_INST|y[10]~57_combout )

	.dataa(vcc),
	.datab(\INSTR_MEM_INST|instruction [15]),
	.datac(vcc),
	.datad(\MUX3_INST|y[10]~57_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[10]~58 .lut_mask = 16'h3300;
defparam \MUX3_INST|y[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N3
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[13]~75_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][13]~regout ));

// Location: LCFF_X45_Y32_N21
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[13]~75_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][13]~regout ));

// Location: LCCOMB_X44_Y32_N24
cycloneii_lcell_comb \MUX3_INST|y[13]~69 (
// Equation(s):
// \MUX3_INST|y[13]~69_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][13]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][13]~regout )))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[1][13]~regout ),
	.datac(vcc),
	.datad(\REGISTER_BANK_INST|registers[0][13]~regout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[13]~69 .lut_mask = 16'hDD88;
defparam \MUX3_INST|y[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N25
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\MUX3_INST|y[13]~75_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][13]~regout ));

// Location: LCFF_X45_Y32_N23
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[13]~75_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][13]~regout ));

// Location: LCCOMB_X45_Y32_N22
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux2~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux2~0_combout  = (\INSTR_MEM_INST|instruction [9] & (((\REGISTER_BANK_INST|registers[2][13]~regout ) # (\INSTR_MEM_INST|instruction [8])))) # (!\INSTR_MEM_INST|instruction [9] & (\REGISTER_BANK_INST|registers[0][13]~regout  & 
// ((!\INSTR_MEM_INST|instruction [8]))))

	.dataa(\REGISTER_BANK_INST|registers[0][13]~regout ),
	.datab(\INSTR_MEM_INST|instruction [9]),
	.datac(\REGISTER_BANK_INST|registers[2][13]~regout ),
	.datad(\INSTR_MEM_INST|instruction [8]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux2~0 .lut_mask = 16'hCCE2;
defparam \REGISTER_BANK_INST|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N2
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux2~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux2~1_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|Mux2~0_combout  & (\REGISTER_BANK_INST|registers[3][13]~regout )) # (!\REGISTER_BANK_INST|Mux2~0_combout  & ((\REGISTER_BANK_INST|registers[1][13]~regout ))))) 
// # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|Mux2~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [8]),
	.datab(\REGISTER_BANK_INST|registers[3][13]~regout ),
	.datac(\REGISTER_BANK_INST|registers[1][13]~regout ),
	.datad(\REGISTER_BANK_INST|Mux2~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux2~1 .lut_mask = 16'hDDA0;
defparam \REGISTER_BANK_INST|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N0
cycloneii_lcell_comb \MUX3_INST|y[13]~70 (
// Equation(s):
// \MUX3_INST|y[13]~70_combout  = (!\INSTR_MEM_INST|instruction [15] & (((\MUX3_INST|y[13]~69_combout ) # (\REGISTER_BANK_INST|Mux2~1_combout )) # (!\MUX3_INST|y[1]~10_combout )))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\MUX3_INST|y[13]~69_combout ),
	.datac(\REGISTER_BANK_INST|Mux2~1_combout ),
	.datad(\INSTR_MEM_INST|instruction [15]),
	.cin(gnd),
	.combout(\MUX3_INST|y[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[13]~70 .lut_mask = 16'h00FD;
defparam \MUX3_INST|y[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cycloneii_lcell_comb \MUX3_INST|y[14]~77 (
// Equation(s):
// \MUX3_INST|y[14]~77_combout  = (\MUX3_INST|y[14]~76_combout  & ((\REGISTER_BANK_INST|Mux1~1_combout ) # (\MUX3_INST|y[1]~9_combout ))) # (!\MUX3_INST|y[14]~76_combout  & (\REGISTER_BANK_INST|Mux1~1_combout  & \MUX3_INST|y[1]~9_combout ))

	.dataa(\MUX3_INST|y[14]~76_combout ),
	.datab(\REGISTER_BANK_INST|Mux1~1_combout ),
	.datac(vcc),
	.datad(\MUX3_INST|y[1]~9_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[14]~77 .lut_mask = 16'hEE88;
defparam \MUX3_INST|y[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N11
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\MUX3_INST|y[14]~82_combout ),
	.sdata(gnd),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][14]~regout ));

// Location: LCFF_X43_Y33_N11
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[14]~82_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][14]~regout ));

// Location: LCCOMB_X43_Y33_N24
cycloneii_lcell_comb \ALU_INST|Add0~44 (
// Equation(s):
// \ALU_INST|Add0~44_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][14]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][14]~regout )))))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[1][14]~regout ),
	.datac(\REGISTER_BANK_INST|registers[0][14]~regout ),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\ALU_INST|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~44 .lut_mask = 16'h27D8;
defparam \ALU_INST|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneii_lcell_comb \ALU_INST|Add0~42 (
// Equation(s):
// \ALU_INST|Add0~42_combout  = ((\ALU_INST|Add0~41_combout  $ (\REGISTER_BANK_INST|Mux2~1_combout  $ (!\ALU_INST|Add0~40 )))) # (GND)
// \ALU_INST|Add0~43  = CARRY((\ALU_INST|Add0~41_combout  & ((\REGISTER_BANK_INST|Mux2~1_combout ) # (!\ALU_INST|Add0~40 ))) # (!\ALU_INST|Add0~41_combout  & (\REGISTER_BANK_INST|Mux2~1_combout  & !\ALU_INST|Add0~40 )))

	.dataa(\ALU_INST|Add0~41_combout ),
	.datab(\REGISTER_BANK_INST|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~40 ),
	.combout(\ALU_INST|Add0~42_combout ),
	.cout(\ALU_INST|Add0~43 ));
// synopsys translate_off
defparam \ALU_INST|Add0~42 .lut_mask = 16'h698E;
defparam \ALU_INST|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneii_lcell_comb \ALU_INST|Add0~45 (
// Equation(s):
// \ALU_INST|Add0~45_combout  = (\REGISTER_BANK_INST|Mux1~1_combout  & ((\ALU_INST|Add0~44_combout  & (\ALU_INST|Add0~43  & VCC)) # (!\ALU_INST|Add0~44_combout  & (!\ALU_INST|Add0~43 )))) # (!\REGISTER_BANK_INST|Mux1~1_combout  & ((\ALU_INST|Add0~44_combout  
// & (!\ALU_INST|Add0~43 )) # (!\ALU_INST|Add0~44_combout  & ((\ALU_INST|Add0~43 ) # (GND)))))
// \ALU_INST|Add0~46  = CARRY((\REGISTER_BANK_INST|Mux1~1_combout  & (!\ALU_INST|Add0~44_combout  & !\ALU_INST|Add0~43 )) # (!\REGISTER_BANK_INST|Mux1~1_combout  & ((!\ALU_INST|Add0~43 ) # (!\ALU_INST|Add0~44_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux1~1_combout ),
	.datab(\ALU_INST|Add0~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_INST|Add0~43 ),
	.combout(\ALU_INST|Add0~45_combout ),
	.cout(\ALU_INST|Add0~46 ));
// synopsys translate_off
defparam \ALU_INST|Add0~45 .lut_mask = 16'h9617;
defparam \ALU_INST|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
cycloneii_lcell_comb \MUX3_INST|y[15]~86 (
// Equation(s):
// \MUX3_INST|y[15]~86_combout  = (\INSTR_MEM_INST|instruction [14] & (\REGISTER_BANK_INST|Mux0~1_combout  $ (((\MUX3_INST|y[15]~84_combout ) # (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\MUX3_INST|y[15]~84_combout ),
	.datab(\REGISTER_BANK_INST|Mux0~1_combout ),
	.datac(\INSTR_MEM_INST|instruction [14]),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\MUX3_INST|y[15]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[15]~86 .lut_mask = 16'h6030;
defparam \MUX3_INST|y[15]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
cycloneii_lcell_comb \MUX3_INST|y[15]~85 (
// Equation(s):
// \MUX3_INST|y[15]~85_combout  = (\MUX3_INST|y[15]~84_combout  & ((\INSTR_MEM_INST|instruction [12]) # ((\REGISTER_BANK_INST|Mux0~1_combout  & !\INSTR_MEM_INST|instruction [14])))) # (!\MUX3_INST|y[15]~84_combout  & (\INSTR_MEM_INST|instruction [12] & 
// ((\REGISTER_BANK_INST|Mux0~1_combout ) # (\INSTR_MEM_INST|instruction [14]))))

	.dataa(\MUX3_INST|y[15]~84_combout ),
	.datab(\REGISTER_BANK_INST|Mux0~1_combout ),
	.datac(\INSTR_MEM_INST|instruction [14]),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\MUX3_INST|y[15]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[15]~85 .lut_mask = 16'hFE08;
defparam \MUX3_INST|y[15]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
cycloneii_lcell_comb \MUX3_INST|y[15]~83 (
// Equation(s):
// \MUX3_INST|y[15]~83_combout  = (!\INSTR_MEM_INST|instruction [15] & (\INSTR_MEM_INST|instruction [13] & ((\REGISTER_BANK_INST|Mux1~1_combout ) # (!\INSTR_MEM_INST|instruction [14]))))

	.dataa(\INSTR_MEM_INST|instruction [14]),
	.datab(\INSTR_MEM_INST|instruction [15]),
	.datac(\REGISTER_BANK_INST|Mux1~1_combout ),
	.datad(\INSTR_MEM_INST|instruction [13]),
	.cin(gnd),
	.combout(\MUX3_INST|y[15]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[15]~83 .lut_mask = 16'h3100;
defparam \MUX3_INST|y[15]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
cycloneii_lcell_comb \MUX3_INST|y[15]~87 (
// Equation(s):
// \MUX3_INST|y[15]~87_combout  = (\MUX3_INST|y[15]~3_combout  & ((\MUX3_INST|y[15]~86_combout ) # ((\MUX3_INST|y[15]~85_combout  & \MUX3_INST|y[15]~83_combout )))) # (!\MUX3_INST|y[15]~3_combout  & (((\MUX3_INST|y[15]~85_combout  & 
// \MUX3_INST|y[15]~83_combout ))))

	.dataa(\MUX3_INST|y[15]~3_combout ),
	.datab(\MUX3_INST|y[15]~86_combout ),
	.datac(\MUX3_INST|y[15]~85_combout ),
	.datad(\MUX3_INST|y[15]~83_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[15]~87 .lut_mask = 16'hF888;
defparam \MUX3_INST|y[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N31
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[0][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[15]~88_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[0][15]~regout ));

// Location: LCCOMB_X46_Y32_N22
cycloneii_lcell_comb \ALU_INST|Add0~47 (
// Equation(s):
// \ALU_INST|Add0~47_combout  = \INSTR_MEM_INST|instruction [12] $ (((\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][15]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][15]~regout )))))

	.dataa(\INSTR_MEM_INST|instruction [4]),
	.datab(\REGISTER_BANK_INST|registers[1][15]~regout ),
	.datac(\INSTR_MEM_INST|instruction [12]),
	.datad(\REGISTER_BANK_INST|registers[0][15]~regout ),
	.cin(gnd),
	.combout(\ALU_INST|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~47 .lut_mask = 16'h2D78;
defparam \ALU_INST|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneii_lcell_comb \ALU_INST|Add0~48 (
// Equation(s):
// \ALU_INST|Add0~48_combout  = \REGISTER_BANK_INST|Mux0~1_combout  $ (\ALU_INST|Add0~46  $ (!\ALU_INST|Add0~47_combout ))

	.dataa(vcc),
	.datab(\REGISTER_BANK_INST|Mux0~1_combout ),
	.datac(vcc),
	.datad(\ALU_INST|Add0~47_combout ),
	.cin(\ALU_INST|Add0~46 ),
	.combout(\ALU_INST|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_INST|Add0~48 .lut_mask = 16'h3CC3;
defparam \ALU_INST|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
cycloneii_lcell_comb \MUX3_INST|y[15]~88 (
// Equation(s):
// \MUX3_INST|y[15]~88_combout  = (\MUX3_INST|y[15]~87_combout ) # ((\MUX3_INST|y[15]~3_combout  & (!\INSTR_MEM_INST|instruction [14] & \ALU_INST|Add0~48_combout )))

	.dataa(\MUX3_INST|y[15]~3_combout ),
	.datab(\INSTR_MEM_INST|instruction [14]),
	.datac(\MUX3_INST|y[15]~87_combout ),
	.datad(\ALU_INST|Add0~48_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[15]~88 .lut_mask = 16'hF2F0;
defparam \MUX3_INST|y[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N29
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[1][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[15]~88_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[1][15]~regout ));

// Location: LCFF_X46_Y32_N5
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[15]~88_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][15]~regout ));

// Location: LCFF_X47_Y32_N25
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[2][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[15]~88_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[2][15]~regout ));

// Location: LCCOMB_X47_Y32_N24
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux0~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux0~0_combout  = (\INSTR_MEM_INST|instruction [8] & (\INSTR_MEM_INST|instruction [9])) # (!\INSTR_MEM_INST|instruction [8] & ((\INSTR_MEM_INST|instruction [9] & (\REGISTER_BANK_INST|registers[2][15]~regout )) # 
// (!\INSTR_MEM_INST|instruction [9] & ((\REGISTER_BANK_INST|registers[0][15]~regout )))))

	.dataa(\INSTR_MEM_INST|instruction [8]),
	.datab(\INSTR_MEM_INST|instruction [9]),
	.datac(\REGISTER_BANK_INST|registers[2][15]~regout ),
	.datad(\REGISTER_BANK_INST|registers[0][15]~regout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux0~0 .lut_mask = 16'hD9C8;
defparam \REGISTER_BANK_INST|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux0~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux0~1_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|Mux0~0_combout  & ((\REGISTER_BANK_INST|registers[3][15]~regout ))) # (!\REGISTER_BANK_INST|Mux0~0_combout  & (\REGISTER_BANK_INST|registers[1][15]~regout )))) 
// # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|Mux0~0_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [8]),
	.datab(\REGISTER_BANK_INST|registers[1][15]~regout ),
	.datac(\REGISTER_BANK_INST|registers[3][15]~regout ),
	.datad(\REGISTER_BANK_INST|Mux0~0_combout ),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux0~1 .lut_mask = 16'hF588;
defparam \REGISTER_BANK_INST|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneii_lcell_comb \MUX3_INST|y[14]~79 (
// Equation(s):
// \MUX3_INST|y[14]~79_combout  = (\INSTR_MEM_INST|instruction [13] & ((\INSTR_MEM_INST|instruction [12] & (\REGISTER_BANK_INST|Mux2~1_combout )) # (!\INSTR_MEM_INST|instruction [12] & ((\REGISTER_BANK_INST|Mux0~1_combout ))))) # 
// (!\INSTR_MEM_INST|instruction [13] & (((\INSTR_MEM_INST|instruction [12]))))

	.dataa(\REGISTER_BANK_INST|Mux2~1_combout ),
	.datab(\INSTR_MEM_INST|instruction [13]),
	.datac(\INSTR_MEM_INST|instruction [12]),
	.datad(\REGISTER_BANK_INST|Mux0~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[14]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[14]~79 .lut_mask = 16'hBCB0;
defparam \MUX3_INST|y[14]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneii_lcell_comb \MUX3_INST|y[14]~76 (
// Equation(s):
// \MUX3_INST|y[14]~76_combout  = (\INSTR_MEM_INST|instruction [4] & (\REGISTER_BANK_INST|registers[1][14]~regout )) # (!\INSTR_MEM_INST|instruction [4] & ((\REGISTER_BANK_INST|registers[0][14]~regout )))

	.dataa(vcc),
	.datab(\REGISTER_BANK_INST|registers[1][14]~regout ),
	.datac(\REGISTER_BANK_INST|registers[0][14]~regout ),
	.datad(\INSTR_MEM_INST|instruction [4]),
	.cin(gnd),
	.combout(\MUX3_INST|y[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[14]~76 .lut_mask = 16'hCCF0;
defparam \MUX3_INST|y[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneii_lcell_comb \MUX3_INST|y[14]~78 (
// Equation(s):
// \MUX3_INST|y[14]~78_combout  = (\MUX3_INST|y[1]~9_combout  & ((\REGISTER_BANK_INST|Mux1~1_combout  & (!\MUX3_INST|y[1]~10_combout  & \MUX3_INST|y[14]~76_combout )) # (!\REGISTER_BANK_INST|Mux1~1_combout  & ((!\MUX3_INST|y[14]~76_combout ))))) # 
// (!\MUX3_INST|y[1]~9_combout  & (\MUX3_INST|y[1]~10_combout  & ((!\MUX3_INST|y[14]~76_combout ) # (!\REGISTER_BANK_INST|Mux1~1_combout ))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\REGISTER_BANK_INST|Mux1~1_combout ),
	.datac(\MUX3_INST|y[1]~10_combout ),
	.datad(\MUX3_INST|y[14]~76_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[14]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[14]~78 .lut_mask = 16'h1872;
defparam \MUX3_INST|y[14]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
cycloneii_lcell_comb \MUX3_INST|y[14]~80 (
// Equation(s):
// \MUX3_INST|y[14]~80_combout  = (\INSTR_MEM_INST|instruction [13] & (((\MUX3_INST|y[14]~79_combout )))) # (!\INSTR_MEM_INST|instruction [13] & (\MUX3_INST|y[14]~78_combout  $ (((\MUX3_INST|y[14]~76_combout ) # (\MUX3_INST|y[14]~79_combout )))))

	.dataa(\MUX3_INST|y[14]~76_combout ),
	.datab(\INSTR_MEM_INST|instruction [13]),
	.datac(\MUX3_INST|y[14]~79_combout ),
	.datad(\MUX3_INST|y[14]~78_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[14]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[14]~80 .lut_mask = 16'hC1F2;
defparam \MUX3_INST|y[14]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
cycloneii_lcell_comb \MUX3_INST|y[14]~81 (
// Equation(s):
// \MUX3_INST|y[14]~81_combout  = (\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[14]~80_combout ))) # (!\MUX3_INST|y[1]~9_combout  & (\ALU_INST|Add0~45_combout ))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\ALU_INST|Add0~45_combout ),
	.datac(vcc),
	.datad(\MUX3_INST|y[14]~80_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[14]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[14]~81 .lut_mask = 16'hEE44;
defparam \MUX3_INST|y[14]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
cycloneii_lcell_comb \MUX3_INST|y[14]~82 (
// Equation(s):
// \MUX3_INST|y[14]~82_combout  = (!\INSTR_MEM_INST|instruction [15] & ((\MUX3_INST|y[1]~10_combout  & (\MUX3_INST|y[14]~77_combout )) # (!\MUX3_INST|y[1]~10_combout  & ((\MUX3_INST|y[14]~81_combout )))))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\INSTR_MEM_INST|instruction [15]),
	.datac(\MUX3_INST|y[14]~77_combout ),
	.datad(\MUX3_INST|y[14]~81_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[14]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[14]~82 .lut_mask = 16'h3120;
defparam \MUX3_INST|y[14]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N29
cycloneii_lcell_ff \REGISTER_BANK_INST|registers[3][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX3_INST|y[14]~82_combout ),
	.aclr(\clear~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGISTER_BANK_INST|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGISTER_BANK_INST|registers[3][14]~regout ));

// Location: LCCOMB_X43_Y33_N8
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux1~0 (
// Equation(s):
// \REGISTER_BANK_INST|Mux1~0_combout  = (\INSTR_MEM_INST|instruction [8] & ((\REGISTER_BANK_INST|registers[1][14]~regout ) # ((\INSTR_MEM_INST|instruction [9])))) # (!\INSTR_MEM_INST|instruction [8] & (((\REGISTER_BANK_INST|registers[0][14]~regout  & 
// !\INSTR_MEM_INST|instruction [9]))))

	.dataa(\REGISTER_BANK_INST|registers[1][14]~regout ),
	.datab(\REGISTER_BANK_INST|registers[0][14]~regout ),
	.datac(\INSTR_MEM_INST|instruction [8]),
	.datad(\INSTR_MEM_INST|instruction [9]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux1~0 .lut_mask = 16'hF0AC;
defparam \REGISTER_BANK_INST|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneii_lcell_comb \REGISTER_BANK_INST|Mux1~1 (
// Equation(s):
// \REGISTER_BANK_INST|Mux1~1_combout  = (\REGISTER_BANK_INST|Mux1~0_combout  & (((\REGISTER_BANK_INST|registers[3][14]~regout ) # (!\INSTR_MEM_INST|instruction [9])))) # (!\REGISTER_BANK_INST|Mux1~0_combout  & (\REGISTER_BANK_INST|registers[2][14]~regout  & 
// ((\INSTR_MEM_INST|instruction [9]))))

	.dataa(\REGISTER_BANK_INST|registers[2][14]~regout ),
	.datab(\REGISTER_BANK_INST|registers[3][14]~regout ),
	.datac(\REGISTER_BANK_INST|Mux1~0_combout ),
	.datad(\INSTR_MEM_INST|instruction [9]),
	.cin(gnd),
	.combout(\REGISTER_BANK_INST|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGISTER_BANK_INST|Mux1~1 .lut_mask = 16'hCAF0;
defparam \REGISTER_BANK_INST|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneii_lcell_comb \MUX3_INST|y[13]~72 (
// Equation(s):
// \MUX3_INST|y[13]~72_combout  = (\MUX3_INST|y[1]~10_combout ) # ((\INSTR_MEM_INST|instruction [12] & (\REGISTER_BANK_INST|Mux3~1_combout )) # (!\INSTR_MEM_INST|instruction [12] & ((\REGISTER_BANK_INST|Mux1~1_combout ))))

	.dataa(\INSTR_MEM_INST|instruction [12]),
	.datab(\REGISTER_BANK_INST|Mux3~1_combout ),
	.datac(\MUX3_INST|y[1]~10_combout ),
	.datad(\REGISTER_BANK_INST|Mux1~1_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[13]~72 .lut_mask = 16'hFDF8;
defparam \MUX3_INST|y[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N22
cycloneii_lcell_comb \MUX3_INST|y[13]~71 (
// Equation(s):
// \MUX3_INST|y[13]~71_combout  = (\MUX3_INST|y[1]~10_combout  & ((\MUX3_INST|y[13]~69_combout ) # ((\REGISTER_BANK_INST|Mux2~1_combout )))) # (!\MUX3_INST|y[1]~10_combout  & (\REGISTER_BANK_INST|Mux2~1_combout  $ (((\MUX3_INST|y[13]~69_combout ) # 
// (!\INSTR_MEM_INST|instruction [12])))))

	.dataa(\MUX3_INST|y[1]~10_combout ),
	.datab(\MUX3_INST|y[13]~69_combout ),
	.datac(\REGISTER_BANK_INST|Mux2~1_combout ),
	.datad(\INSTR_MEM_INST|instruction [12]),
	.cin(gnd),
	.combout(\MUX3_INST|y[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[13]~71 .lut_mask = 16'hBCAD;
defparam \MUX3_INST|y[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneii_lcell_comb \MUX3_INST|y[13]~73 (
// Equation(s):
// \MUX3_INST|y[13]~73_combout  = (\INSTR_MEM_INST|instruction [13] & (\MUX3_INST|y[13]~72_combout )) # (!\INSTR_MEM_INST|instruction [13] & ((\MUX3_INST|y[13]~71_combout )))

	.dataa(\INSTR_MEM_INST|instruction [13]),
	.datab(\MUX3_INST|y[13]~72_combout ),
	.datac(vcc),
	.datad(\MUX3_INST|y[13]~71_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[13]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[13]~73 .lut_mask = 16'hDD88;
defparam \MUX3_INST|y[13]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneii_lcell_comb \MUX3_INST|y[13]~74 (
// Equation(s):
// \MUX3_INST|y[13]~74_combout  = (\MUX3_INST|y[1]~10_combout  & (\REGISTER_BANK_INST|Mux2~1_combout  & (\MUX3_INST|y[13]~69_combout ))) # (!\MUX3_INST|y[1]~10_combout  & (((\ALU_INST|Add0~42_combout ))))

	.dataa(\REGISTER_BANK_INST|Mux2~1_combout ),
	.datab(\MUX3_INST|y[1]~10_combout ),
	.datac(\MUX3_INST|y[13]~69_combout ),
	.datad(\ALU_INST|Add0~42_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[13]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[13]~74 .lut_mask = 16'hB380;
defparam \MUX3_INST|y[13]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
cycloneii_lcell_comb \MUX3_INST|y[13]~75 (
// Equation(s):
// \MUX3_INST|y[13]~75_combout  = (\MUX3_INST|y[13]~70_combout  & ((\MUX3_INST|y[1]~9_combout  & (\MUX3_INST|y[13]~73_combout )) # (!\MUX3_INST|y[1]~9_combout  & ((\MUX3_INST|y[13]~74_combout )))))

	.dataa(\MUX3_INST|y[1]~9_combout ),
	.datab(\MUX3_INST|y[13]~70_combout ),
	.datac(\MUX3_INST|y[13]~73_combout ),
	.datad(\MUX3_INST|y[13]~74_combout ),
	.cin(gnd),
	.combout(\MUX3_INST|y[13]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MUX3_INST|y[13]~75 .lut_mask = 16'hC480;
defparam \MUX3_INST|y[13]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \en_input~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(en_input));
// synopsys translate_off
defparam \en_input~I .input_async_reset = "none";
defparam \en_input~I .input_power_up = "low";
defparam \en_input~I .input_register_mode = "none";
defparam \en_input~I .input_sync_reset = "none";
defparam \en_input~I .oe_async_reset = "none";
defparam \en_input~I .oe_power_up = "low";
defparam \en_input~I .oe_register_mode = "none";
defparam \en_input~I .oe_sync_reset = "none";
defparam \en_input~I .operation_mode = "input";
defparam \en_input~I .output_async_reset = "none";
defparam \en_input~I .output_power_up = "low";
defparam \en_input~I .output_register_mode = "none";
defparam \en_input~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[0]~I (
	.datain(\MUX3_INST|y[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[0]));
// synopsys translate_off
defparam \data_out[0]~I .input_async_reset = "none";
defparam \data_out[0]~I .input_power_up = "low";
defparam \data_out[0]~I .input_register_mode = "none";
defparam \data_out[0]~I .input_sync_reset = "none";
defparam \data_out[0]~I .oe_async_reset = "none";
defparam \data_out[0]~I .oe_power_up = "low";
defparam \data_out[0]~I .oe_register_mode = "none";
defparam \data_out[0]~I .oe_sync_reset = "none";
defparam \data_out[0]~I .operation_mode = "output";
defparam \data_out[0]~I .output_async_reset = "none";
defparam \data_out[0]~I .output_power_up = "low";
defparam \data_out[0]~I .output_register_mode = "none";
defparam \data_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[1]~I (
	.datain(\MUX3_INST|y[1]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[1]));
// synopsys translate_off
defparam \data_out[1]~I .input_async_reset = "none";
defparam \data_out[1]~I .input_power_up = "low";
defparam \data_out[1]~I .input_register_mode = "none";
defparam \data_out[1]~I .input_sync_reset = "none";
defparam \data_out[1]~I .oe_async_reset = "none";
defparam \data_out[1]~I .oe_power_up = "low";
defparam \data_out[1]~I .oe_register_mode = "none";
defparam \data_out[1]~I .oe_sync_reset = "none";
defparam \data_out[1]~I .operation_mode = "output";
defparam \data_out[1]~I .output_async_reset = "none";
defparam \data_out[1]~I .output_power_up = "low";
defparam \data_out[1]~I .output_register_mode = "none";
defparam \data_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[2]~I (
	.datain(\MUX3_INST|y[2]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[2]));
// synopsys translate_off
defparam \data_out[2]~I .input_async_reset = "none";
defparam \data_out[2]~I .input_power_up = "low";
defparam \data_out[2]~I .input_register_mode = "none";
defparam \data_out[2]~I .input_sync_reset = "none";
defparam \data_out[2]~I .oe_async_reset = "none";
defparam \data_out[2]~I .oe_power_up = "low";
defparam \data_out[2]~I .oe_register_mode = "none";
defparam \data_out[2]~I .oe_sync_reset = "none";
defparam \data_out[2]~I .operation_mode = "output";
defparam \data_out[2]~I .output_async_reset = "none";
defparam \data_out[2]~I .output_power_up = "low";
defparam \data_out[2]~I .output_register_mode = "none";
defparam \data_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[3]~I (
	.datain(\MUX3_INST|y[3]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[3]));
// synopsys translate_off
defparam \data_out[3]~I .input_async_reset = "none";
defparam \data_out[3]~I .input_power_up = "low";
defparam \data_out[3]~I .input_register_mode = "none";
defparam \data_out[3]~I .input_sync_reset = "none";
defparam \data_out[3]~I .oe_async_reset = "none";
defparam \data_out[3]~I .oe_power_up = "low";
defparam \data_out[3]~I .oe_register_mode = "none";
defparam \data_out[3]~I .oe_sync_reset = "none";
defparam \data_out[3]~I .operation_mode = "output";
defparam \data_out[3]~I .output_async_reset = "none";
defparam \data_out[3]~I .output_power_up = "low";
defparam \data_out[3]~I .output_register_mode = "none";
defparam \data_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[4]~I (
	.datain(\MUX3_INST|y[4]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[4]));
// synopsys translate_off
defparam \data_out[4]~I .input_async_reset = "none";
defparam \data_out[4]~I .input_power_up = "low";
defparam \data_out[4]~I .input_register_mode = "none";
defparam \data_out[4]~I .input_sync_reset = "none";
defparam \data_out[4]~I .oe_async_reset = "none";
defparam \data_out[4]~I .oe_power_up = "low";
defparam \data_out[4]~I .oe_register_mode = "none";
defparam \data_out[4]~I .oe_sync_reset = "none";
defparam \data_out[4]~I .operation_mode = "output";
defparam \data_out[4]~I .output_async_reset = "none";
defparam \data_out[4]~I .output_power_up = "low";
defparam \data_out[4]~I .output_register_mode = "none";
defparam \data_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[5]~I (
	.datain(\MUX3_INST|y[5]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[5]));
// synopsys translate_off
defparam \data_out[5]~I .input_async_reset = "none";
defparam \data_out[5]~I .input_power_up = "low";
defparam \data_out[5]~I .input_register_mode = "none";
defparam \data_out[5]~I .input_sync_reset = "none";
defparam \data_out[5]~I .oe_async_reset = "none";
defparam \data_out[5]~I .oe_power_up = "low";
defparam \data_out[5]~I .oe_register_mode = "none";
defparam \data_out[5]~I .oe_sync_reset = "none";
defparam \data_out[5]~I .operation_mode = "output";
defparam \data_out[5]~I .output_async_reset = "none";
defparam \data_out[5]~I .output_power_up = "low";
defparam \data_out[5]~I .output_register_mode = "none";
defparam \data_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[6]~I (
	.datain(\MUX3_INST|y[6]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[6]));
// synopsys translate_off
defparam \data_out[6]~I .input_async_reset = "none";
defparam \data_out[6]~I .input_power_up = "low";
defparam \data_out[6]~I .input_register_mode = "none";
defparam \data_out[6]~I .input_sync_reset = "none";
defparam \data_out[6]~I .oe_async_reset = "none";
defparam \data_out[6]~I .oe_power_up = "low";
defparam \data_out[6]~I .oe_register_mode = "none";
defparam \data_out[6]~I .oe_sync_reset = "none";
defparam \data_out[6]~I .operation_mode = "output";
defparam \data_out[6]~I .output_async_reset = "none";
defparam \data_out[6]~I .output_power_up = "low";
defparam \data_out[6]~I .output_register_mode = "none";
defparam \data_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[7]~I (
	.datain(\MUX3_INST|y[7]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[7]));
// synopsys translate_off
defparam \data_out[7]~I .input_async_reset = "none";
defparam \data_out[7]~I .input_power_up = "low";
defparam \data_out[7]~I .input_register_mode = "none";
defparam \data_out[7]~I .input_sync_reset = "none";
defparam \data_out[7]~I .oe_async_reset = "none";
defparam \data_out[7]~I .oe_power_up = "low";
defparam \data_out[7]~I .oe_register_mode = "none";
defparam \data_out[7]~I .oe_sync_reset = "none";
defparam \data_out[7]~I .operation_mode = "output";
defparam \data_out[7]~I .output_async_reset = "none";
defparam \data_out[7]~I .output_power_up = "low";
defparam \data_out[7]~I .output_register_mode = "none";
defparam \data_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[8]~I (
	.datain(\MUX3_INST|y[8]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[8]));
// synopsys translate_off
defparam \data_out[8]~I .input_async_reset = "none";
defparam \data_out[8]~I .input_power_up = "low";
defparam \data_out[8]~I .input_register_mode = "none";
defparam \data_out[8]~I .input_sync_reset = "none";
defparam \data_out[8]~I .oe_async_reset = "none";
defparam \data_out[8]~I .oe_power_up = "low";
defparam \data_out[8]~I .oe_register_mode = "none";
defparam \data_out[8]~I .oe_sync_reset = "none";
defparam \data_out[8]~I .operation_mode = "output";
defparam \data_out[8]~I .output_async_reset = "none";
defparam \data_out[8]~I .output_power_up = "low";
defparam \data_out[8]~I .output_register_mode = "none";
defparam \data_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[9]~I (
	.datain(\MUX3_INST|y[9]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[9]));
// synopsys translate_off
defparam \data_out[9]~I .input_async_reset = "none";
defparam \data_out[9]~I .input_power_up = "low";
defparam \data_out[9]~I .input_register_mode = "none";
defparam \data_out[9]~I .input_sync_reset = "none";
defparam \data_out[9]~I .oe_async_reset = "none";
defparam \data_out[9]~I .oe_power_up = "low";
defparam \data_out[9]~I .oe_register_mode = "none";
defparam \data_out[9]~I .oe_sync_reset = "none";
defparam \data_out[9]~I .operation_mode = "output";
defparam \data_out[9]~I .output_async_reset = "none";
defparam \data_out[9]~I .output_power_up = "low";
defparam \data_out[9]~I .output_register_mode = "none";
defparam \data_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[10]~I (
	.datain(\MUX3_INST|y[10]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[10]));
// synopsys translate_off
defparam \data_out[10]~I .input_async_reset = "none";
defparam \data_out[10]~I .input_power_up = "low";
defparam \data_out[10]~I .input_register_mode = "none";
defparam \data_out[10]~I .input_sync_reset = "none";
defparam \data_out[10]~I .oe_async_reset = "none";
defparam \data_out[10]~I .oe_power_up = "low";
defparam \data_out[10]~I .oe_register_mode = "none";
defparam \data_out[10]~I .oe_sync_reset = "none";
defparam \data_out[10]~I .operation_mode = "output";
defparam \data_out[10]~I .output_async_reset = "none";
defparam \data_out[10]~I .output_power_up = "low";
defparam \data_out[10]~I .output_register_mode = "none";
defparam \data_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[11]~I (
	.datain(\MUX3_INST|y[11]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[11]));
// synopsys translate_off
defparam \data_out[11]~I .input_async_reset = "none";
defparam \data_out[11]~I .input_power_up = "low";
defparam \data_out[11]~I .input_register_mode = "none";
defparam \data_out[11]~I .input_sync_reset = "none";
defparam \data_out[11]~I .oe_async_reset = "none";
defparam \data_out[11]~I .oe_power_up = "low";
defparam \data_out[11]~I .oe_register_mode = "none";
defparam \data_out[11]~I .oe_sync_reset = "none";
defparam \data_out[11]~I .operation_mode = "output";
defparam \data_out[11]~I .output_async_reset = "none";
defparam \data_out[11]~I .output_power_up = "low";
defparam \data_out[11]~I .output_register_mode = "none";
defparam \data_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[12]~I (
	.datain(\MUX3_INST|y[12]~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[12]));
// synopsys translate_off
defparam \data_out[12]~I .input_async_reset = "none";
defparam \data_out[12]~I .input_power_up = "low";
defparam \data_out[12]~I .input_register_mode = "none";
defparam \data_out[12]~I .input_sync_reset = "none";
defparam \data_out[12]~I .oe_async_reset = "none";
defparam \data_out[12]~I .oe_power_up = "low";
defparam \data_out[12]~I .oe_register_mode = "none";
defparam \data_out[12]~I .oe_sync_reset = "none";
defparam \data_out[12]~I .operation_mode = "output";
defparam \data_out[12]~I .output_async_reset = "none";
defparam \data_out[12]~I .output_power_up = "low";
defparam \data_out[12]~I .output_register_mode = "none";
defparam \data_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[13]~I (
	.datain(\MUX3_INST|y[13]~75_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[13]));
// synopsys translate_off
defparam \data_out[13]~I .input_async_reset = "none";
defparam \data_out[13]~I .input_power_up = "low";
defparam \data_out[13]~I .input_register_mode = "none";
defparam \data_out[13]~I .input_sync_reset = "none";
defparam \data_out[13]~I .oe_async_reset = "none";
defparam \data_out[13]~I .oe_power_up = "low";
defparam \data_out[13]~I .oe_register_mode = "none";
defparam \data_out[13]~I .oe_sync_reset = "none";
defparam \data_out[13]~I .operation_mode = "output";
defparam \data_out[13]~I .output_async_reset = "none";
defparam \data_out[13]~I .output_power_up = "low";
defparam \data_out[13]~I .output_register_mode = "none";
defparam \data_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[14]~I (
	.datain(\MUX3_INST|y[14]~82_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[14]));
// synopsys translate_off
defparam \data_out[14]~I .input_async_reset = "none";
defparam \data_out[14]~I .input_power_up = "low";
defparam \data_out[14]~I .input_register_mode = "none";
defparam \data_out[14]~I .input_sync_reset = "none";
defparam \data_out[14]~I .oe_async_reset = "none";
defparam \data_out[14]~I .oe_power_up = "low";
defparam \data_out[14]~I .oe_register_mode = "none";
defparam \data_out[14]~I .oe_sync_reset = "none";
defparam \data_out[14]~I .operation_mode = "output";
defparam \data_out[14]~I .output_async_reset = "none";
defparam \data_out[14]~I .output_power_up = "low";
defparam \data_out[14]~I .output_register_mode = "none";
defparam \data_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[15]~I (
	.datain(\MUX3_INST|y[15]~88_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[15]));
// synopsys translate_off
defparam \data_out[15]~I .input_async_reset = "none";
defparam \data_out[15]~I .input_power_up = "low";
defparam \data_out[15]~I .input_register_mode = "none";
defparam \data_out[15]~I .input_sync_reset = "none";
defparam \data_out[15]~I .oe_async_reset = "none";
defparam \data_out[15]~I .oe_power_up = "low";
defparam \data_out[15]~I .oe_register_mode = "none";
defparam \data_out[15]~I .oe_sync_reset = "none";
defparam \data_out[15]~I .operation_mode = "output";
defparam \data_out[15]~I .output_async_reset = "none";
defparam \data_out[15]~I .output_power_up = "low";
defparam \data_out[15]~I .output_register_mode = "none";
defparam \data_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
