#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Dec 12 16:03:59 2025
# Process ID         : 594
# Current directory  : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025
# Command line       : vivado sdr-psk-fpga-2025.xpr
# Log file           : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.log
# Journal file       : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.jou
# Running On         : LiPtPDesktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419.198 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 16611 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20906 MB
# Available Virtual  : 20249 MB
#-----------------------------------------------------------
start_gui
open_project sdr-psk-fpga-2025.xpr
update_compile_order -fileset sources_1
create_ip -name c_shift_ram -vendor xilinx.com -library ip -version 12.0 -module_name gardner_shift_ram -dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner
generate_target {instantiation_template} [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.xci]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.xci]
catch { config_ip_cache -export [get_ips -all gardner_shift_ram] }
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.xci]
launch_runs gardner_shift_ram_synth_1 -jobs 32
wait_on_run gardner_shift_ram_synth_1
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name interp_smoothing_filter -dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner
set_property -dict [list \
  CONFIG.Clock_Frequency {32.768} \
  CONFIG.CoefficientVector {1,2,1} \
  CONFIG.Coefficient_Fanout {false} \
  CONFIG.Coefficient_Fractional_Bits {0} \
  CONFIG.Coefficient_Sets {1} \
  CONFIG.Coefficient_Sign {Unsigned} \
  CONFIG.Coefficient_Structure {Inferred} \
  CONFIG.Coefficient_Width {2} \
  CONFIG.Control_Broadcast_Fanout {false} \
  CONFIG.Control_Column_Fanout {false} \
  CONFIG.Control_LUT_Pipeline {false} \
  CONFIG.Control_Path_Fanout {false} \
  CONFIG.Data_Path_Broadcast {false} \
  CONFIG.Data_Path_Fanout {false} \
  CONFIG.Data_Width {16} \
  CONFIG.Decimation_Rate {1} \
  CONFIG.Disable_Half_Band_Centre_Tap {false} \
  CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
  CONFIG.Filter_Type {Interpolation} \
  CONFIG.Interpolation_Rate {2} \
  CONFIG.No_BRAM_Read_First_Mode {false} \
  CONFIG.No_SRL_Attributes {false} \
  CONFIG.Number_Channels {1} \
  CONFIG.Optimal_Column_Lengths {false} \
  CONFIG.Optimization_Goal {Area} \
  CONFIG.Optimization_List {None} \
  CONFIG.Optimization_Selection {None} \
  CONFIG.Other {false} \
  CONFIG.Output_Rounding_Mode {Truncate_LSBs} \
  CONFIG.Output_Width {16} \
  CONFIG.Pre_Adder_Pipeline {false} \
  CONFIG.Quantization {Integer_Coefficients} \
  CONFIG.RateSpecification {Frequency_Specification} \
  CONFIG.Sample_Frequency {16.384} \
  CONFIG.Zero_Pack_Factor {1} \
] [get_ips interp_smoothing_filter]
generate_target {instantiation_template} [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.xci]
catch { config_ip_cache -export [get_ips -all interp_smoothing_filter] }
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.xci]
launch_runs interp_smoothing_filter_synth_1 -jobs 32
wait_on_run interp_smoothing_filter_synth_1
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
create_ip -name c_shift_ram -vendor xilinx.com -library ip -version 12.0 -module_name shift_ram_is_bpsk -dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Rx
set_property -dict [list \
  CONFIG.DefaultData {1} \
  CONFIG.Width {1} \
] [get_ips shift_ram_is_bpsk]
generate_target {instantiation_template} [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Rx/shift_ram_is_bpsk/shift_ram_is_bpsk.xci]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Rx/shift_ram_is_bpsk/shift_ram_is_bpsk.xci]
catch { config_ip_cache -export [get_ips -all shift_ram_is_bpsk] }
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Rx/shift_ram_is_bpsk/shift_ram_is_bpsk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Rx/shift_ram_is_bpsk/shift_ram_is_bpsk.xci]
launch_runs shift_ram_is_bpsk_synth_1 -jobs 32
wait_on_run shift_ram_is_bpsk_synth_1
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Rx/shift_ram_is_bpsk/shift_ram_is_bpsk.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_files -from_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v -to_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Pre.v -filesets [get_filesets *]
add_files -norecurse -scan_for_includes {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Not_Gate.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Delay.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/flatten_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v}
import_files -norecurse {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Not_Gate.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Delay.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/flatten_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Rx/shift_ram_is_bpsk/shift_ram_is_bpsk.xci] -no_script -reset -force -quiet
remove_files  -fileset shift_ram_is_bpsk /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Rx/shift_ram_is_bpsk/shift_ram_is_bpsk.xci
add_files -norecurse -scan_for_includes {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Not_Gate.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Delay.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/flatten_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v}
import_files -force -norecurse {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Not_Gate.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Delay.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/flatten_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v}
update_compile_order -fileset sources_1
create_fileset -simset sim_Tx
set_property SOURCE_SET sources_1 [get_filesets sim_Tx]
add_files -fileset sim_Tx -norecurse -scan_for_includes /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v
import_files -fileset sim_Tx -norecurse /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v
update_compile_order -fileset sim_Tx
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_Tx [get_filesets sim_Tx]
set_property top_lib xil_defaultlib [get_filesets sim_Tx]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
add_files -norecurse -scan_for_includes {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Not_Gate.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Delay.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/flatten_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/AXI_2x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Abs.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Bits_Flatten.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Clock_Gen_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Delay.v] -no_script -reset -force -quiet
remove_files  {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/AXI_2x.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Abs.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Bits_Flatten.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Clock_Gen_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Delay.v}
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Depacketizer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Div_clk32M768.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Error_Detect_Ctrl.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Gardner_Corrector.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Gardner_IQ_Preprocess.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Gardner_Timing_Error.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/NCO_Phase.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/NCO_cos_sin.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/NCO_rx_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Not_Gate.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/PN_Gen.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/PSK_Detection.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/PSK_Mod.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/PSK_Modulation_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/PSK_Signal_Extend.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Packetizer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Rx_BD.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Rx_PD.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Rx_SD.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Rx_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Truncate_IQ.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/SPB_Detection_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Tx_Data.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Tx_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/costas_loop_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/flatten_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/gardner_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/interpolation_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/timing_error_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/top_wrapper.v] -no_script -reset -force -quiet
remove_files  {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Depacketizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Div_clk32M768.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Error_Detect_Ctrl.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Gardner_Corrector.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Gardner_IQ_Preprocess.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Gardner_Timing_Error.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/NCO_Phase.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/NCO_cos_sin.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/NCO_rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Not_Gate.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/PN_Gen.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/PSK_Detection.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/PSK_Mod.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/PSK_Modulation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/PSK_Signal_Extend.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Packetizer.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Rx_BD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Rx_PD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Rx_SD.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Rx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Truncate_IQ.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/SPB_Detection_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Tx_Data.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/Tx_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/costas_loop_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/flatten_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/gardner_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/interpolation_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/timing_error_wrapper.v /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sources_1/imports/verilog/top_wrapper.v}
create_fileset -simset sim_BPSK
set_property SOURCE_SET sources_1 [get_filesets sim_BPSK]
add_files -fileset sim_BPSK -norecurse -scan_for_includes /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v
update_compile_order -fileset sim_BPSK
move_files -fileset sim_BPSK [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v]
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v] -no_script -reset -force -quiet
remove_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_BPSK [get_filesets sim_BPSK]
set_property top_lib xil_defaultlib [get_filesets sim_BPSK]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_BPSK
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v] -no_script -reset -force -quiet
remove_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v
update_compile_order -fileset sim_Tx
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v] -no_script -reset -force -quiet
remove_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v] -no_script -reset -force -quiet
remove_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v
current_fileset -simset [ get_filesets sim_BPSK ]
current_fileset -simset [ get_filesets sim_Tx ]
launch_simulation -simset [get_filesets sim_Tx ]
launch_simulation -simset [get_filesets sim_Tx ]
update_files -from_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v -to_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v -filesets [get_filesets *]
launch_simulation -simset [get_filesets sim_Tx ]
launch_simulation -simset [get_filesets sim_Tx ]
update_files -from_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v -to_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v -filesets [get_filesets *]
launch_simulation -simset [get_filesets sim_Tx ]
launch_simulation -simset [get_filesets sim_Tx ]
update_files -from_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v -to_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v -filesets [get_filesets *]
launch_simulation -simset [get_filesets sim_Tx ]
update_files -from_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v -to_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v -filesets [get_filesets *]
launch_simulation -simset [get_filesets sim_Tx ]
launch_simulation -simset [get_filesets sim_Tx ]
launch_simulation -simset [get_filesets sim_Tx ]
source tb_Tx.tcl
run all
close_sim
