#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000019764686480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019764686610 .scope module, "average_power_detector_tb" "average_power_detector_tb" 3 3;
 .timescale -9 -12;
P_000001976478ebe0 .param/l "AVG_WINDOW_BITS" 0 3 7, +C4<00000000000000000000000000001010>;
P_000001976478ec18 .param/l "CLK_PERIOD" 0 3 8, +C4<00000000000000000000000000001010>;
P_000001976478ec50 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v000001976450c360_0 .net "avg_power_out", 31 0, L_000001976450c2c0;  1 drivers
v000001976450bfa0_0 .net "avg_power_valid", 0 0, L_00000197647bffe0;  1 drivers
v000001976450c4a0_0 .var "clk", 0 0;
v000001976450ce00_0 .var "i", 31 0;
v000001976450c540_0 .var "rst_n", 0 0;
v000001976450c9a0_0 .var "sample_in", 31 0;
v000001976450c5e0_0 .var "sample_valid_in", 0 0;
S_000001976463b160 .scope module, "dut" "average_power_detector" 3 20, 4 9 0, S_0000019764686610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "sample_in";
    .port_info 3 /INPUT 1 "sample_valid_in";
    .port_info 4 /OUTPUT 32 "avg_power_out";
    .port_info 5 /OUTPUT 1 "avg_power_valid";
P_000001976477a3a0 .param/l "AVG_WINDOW_BITS" 0 4 11, +C4<00000000000000000000000000001010>;
P_000001976477a3d8 .param/l "DATA_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
L_00000197647bffe0 .functor BUFZ 1, v0000019764686840_0, C4<0>, C4<0>, C4<0>;
v0000019764501e90_0 .net/s *"_ivl_0", 63 0, L_000001976450c860;  1 drivers
L_0000019764822018 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000197645021d0_0 .net *"_ivl_10", 9 0, L_0000019764822018;  1 drivers
v00000197646cd6d0_0 .net/s *"_ivl_2", 63 0, L_000001976450c900;  1 drivers
v00000197645a91d0_0 .net *"_ivl_6", 73 0, L_000001976450ccc0;  1 drivers
v00000197645d5460_0 .net *"_ivl_8", 63 0, L_000001976450cc20;  1 drivers
v00000197647c6440_0 .net "avg_power_out", 31 0, L_000001976450c2c0;  alias, 1 drivers
v00000197647c64e0_0 .net "avg_power_valid", 0 0, L_00000197647bffe0;  alias, 1 drivers
v00000197646867a0_0 .net "clk", 0 0, v000001976450c4a0_0;  1 drivers
v0000019764686840_0 .var "output_valid_reg", 0 0;
v000001976450c680_0 .net "rst_n", 0 0, v000001976450c540_0;  1 drivers
v000001976450cae0_0 .var "sample_count", 9 0;
v000001976450c720_0 .net "sample_in", 31 0, v000001976450c9a0_0;  1 drivers
v000001976450c400_0 .net "sample_squared", 63 0, L_000001976450cb80;  1 drivers
v000001976450c180_0 .net "sample_valid_in", 0 0, v000001976450c5e0_0;  1 drivers
v000001976450c7c0_0 .var "sum_of_squares", 73 0;
E_0000019764799c40/0 .event negedge, v000001976450c680_0;
E_0000019764799c40/1 .event posedge, v00000197646867a0_0;
E_0000019764799c40 .event/or E_0000019764799c40/0, E_0000019764799c40/1;
L_000001976450c860 .extend/s 64, v000001976450c9a0_0;
L_000001976450c900 .extend/s 64, v000001976450c9a0_0;
L_000001976450cb80 .arith/mult 64, L_000001976450c860, L_000001976450c900;
L_000001976450cc20 .part v000001976450c7c0_0, 10, 64;
L_000001976450ccc0 .concat [ 64 10 0 0], L_000001976450cc20, L_0000019764822018;
L_000001976450c2c0 .part L_000001976450ccc0, 0, 32;
    .scope S_000001976463b160;
T_0 ;
    %wait E_0000019764799c40;
    %load/vec4 v000001976450c680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v000001976450c7c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001976450cae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019764686840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019764686840_0, 0;
    %load/vec4 v000001976450c180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001976450cae0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000001976450c400_0;
    %pad/u 74;
    %assign/vec4 v000001976450c7c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001976450cae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019764686840_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001976450c7c0_0;
    %load/vec4 v000001976450c400_0;
    %pad/u 74;
    %add;
    %assign/vec4 v000001976450c7c0_0, 0;
    %load/vec4 v000001976450cae0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001976450cae0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019764686610;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001976450c4a0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v000001976450c4a0_0;
    %inv;
    %store/vec4 v000001976450c4a0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000019764686610;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001976450c540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001976450c9a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001976450c5e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001976450c540_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 49 "$display", "Testing Average Power Detector..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001976450ce00_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001976450ce00_0;
    %cmpi/u 2048, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v000001976450ce00_0;
    %pushi/vec4 256, 0, 32;
    %mod;
    %store/vec4 v000001976450c9a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001976450c5e0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001976450ce00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001976450ce00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001976450c5e0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 62 "$display", "Average Power Detector test completed" {0 0 0};
    %load/vec4 v000001976450bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call/w 3 66 "$display", "(OK) Average power calculation functional: 0x%h", v000001976450c360_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "TEST PASSED" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 69 "$display", "\342\232\240 No valid average power output" {0 0 0};
    %vpi_call/w 3 70 "$display", "TEST FAILED" {0 0 0};
T_2.3 ;
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verilog\average_power_detector_tb.v";
    "verilog\average_power_detector.v";
