{COMPONENT S:\MH6502\EEPLD\REV4.1_IO.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Sun May 08 09:52:37 2022 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P RW {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P IOREQ' {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P A7 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P A6 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A5 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A4 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P A3 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P A2 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P A1 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P A0 {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P BDIR_4 {Pt "I/O"}{Lq 0}{Ploc 310 20}}
   {P BC1_4 {Pt "I/O"}{Lq 0}{Ploc 310 40}}
   {P BDIR_3 {Pt "I/O"}{Lq 0}{Ploc 310 60}}
   {P BC1_3 {Pt "I/O"}{Lq 0}{Ploc 310 80}}
   {P BDIR_2 {Pt "I/O"}{Lq 0}{Ploc 310 100}}
   {P BC1_2 {Pt "I/O"}{Lq 0}{Ploc 310 120}}
   {P BDIR_1 {Pt "I/O"}{Lq 0}{Ploc 310 140}}
   {P BC1_1 {Pt "I/O"}{Lq 0}{Ploc 310 160}}
   {P VDPCSW' {Pt "I/O"}{Lq 0}{Ploc 310 180}}
   {P VDPCSR' {Pt "I/O"}{Lq 0}{Ploc 310 200}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 205 270}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 250}
   [Ts 15][Tj "RC"]
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 290 30}
   {Pnl 290 50}
   {Pnl 290 70}
   {Pnl 290 90}
   {Pnl 290 110}
   {Pnl 290 130}
   {Pnl 290 150}
   {Pnl 290 170}
   {Pnl 290 190}
   {Pnl 290 210}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 14 15 16 17 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 260 280 0}
   {L 130 240 100 240}
   {L 130 250 140 240 130 230}
   {L 130 200 100 200}
   {L 120 180 100 180}
   {C 125 180 5}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 280 20 310 20}
   {L 280 40 310 40}
   {L 280 60 310 60}
   {L 280 80 310 80}
   {L 280 100 310 100}
   {L 280 120 310 120}
   {L 280 140 310 140}
   {L 280 160 310 160}
   {C 285 180 5}
   {L 290 180 310 180}
   {C 285 200 5}
   {L 290 200 310 200}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK" 140 240}
   {T "RW" 140 200}
   {T "IOREQ'" 140 180}
   {T "A7" 140 160}
   {T "A6" 140 140}
   {T "A5" 140 120}
   {T "A4" 140 100}
   {T "A3" 140 80}
   {T "A2" 140 60}
   {T "A1" 140 40}
   {T "A0" 140 20}
   [Tj "RC"]
   {T "BDIR_4" 270 20}
   {T "BC1_4" 270 40}
   {T "BDIR_3" 270 60}
   {T "BC1_3" 270 80}
   {T "BDIR_2" 270 100}
   {T "BC1_2" 270 120}
   {T "BDIR_1" 270 140}
   {T "BC1_1" 270 160}
   {T "VDPCSW'" 270 180}
   {T "VDPCSR'" 270 200}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 205 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD S:\MH6502\EEPLD\REV4.1_IO 205 260}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK
   }
   {N RW
   }
   {N IOREQ'
   }
   {N A7
   }
   {N A6
   }
   {N A5
   }
   {N A4
   }
   {N A3
   }
   {N A2
   }
   {N A1
   }
   {N A0
   }
   {N BDIR_4
   }
   {N BC1_4
   }
   {N BDIR_3
   }
   {N BC1_3
   }
   {N BDIR_2
   }
   {N BC1_2
   }
   {N BDIR_1
   }
   {N BC1_1
   }
   {N VDPCSW'
   }
   {N VDPCSR'
   }
  }

  {SUBCOMP
  }
 }
}
