<stg><name>load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l</name>


<trans_list>

<trans id="400" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %dim_out = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_out"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %dim_out_offset = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_out_offset"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="256" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %weights_cache_7_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_cache_7_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %dim_out_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_out_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten22"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %channel = alloca i32 1

]]></Node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %indvar_flatten56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten56"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %zext_ln29_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %zext_ln38_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_14

]]></Node>
<StgValue><ssdm name="zext_ln38_14_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %zext_ln38_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_13

]]></Node>
<StgValue><ssdm name="zext_ln38_13_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %zext_ln38_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_12

]]></Node>
<StgValue><ssdm name="zext_ln38_12_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %zext_ln38_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_11

]]></Node>
<StgValue><ssdm name="zext_ln38_11_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %zext_ln38_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_10

]]></Node>
<StgValue><ssdm name="zext_ln38_10_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %zext_ln38_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_9

]]></Node>
<StgValue><ssdm name="zext_ln38_9_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %zext_ln38_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_8

]]></Node>
<StgValue><ssdm name="zext_ln38_8_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %zext_ln38_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_7

]]></Node>
<StgValue><ssdm name="zext_ln38_7_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %zext_ln38_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_6

]]></Node>
<StgValue><ssdm name="zext_ln38_6_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %zext_ln38_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_5

]]></Node>
<StgValue><ssdm name="zext_ln38_5_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %zext_ln38_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_4

]]></Node>
<StgValue><ssdm name="zext_ln38_4_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %zext_ln38_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_3

]]></Node>
<StgValue><ssdm name="zext_ln38_3_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %zext_ln38_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_2

]]></Node>
<StgValue><ssdm name="zext_ln38_2_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %zext_ln38_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_1

]]></Node>
<StgValue><ssdm name="zext_ln38_1_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %zext_ln38_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38

]]></Node>
<StgValue><ssdm name="zext_ln38_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:25 %patch_embed_weights_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %patch_embed_weights_load

]]></Node>
<StgValue><ssdm name="patch_embed_weights_load_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:26 %zext_ln29_cast = zext i8 %zext_ln29_read

]]></Node>
<StgValue><ssdm name="zext_ln29_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:27 %zext_ln38_14_cast = zext i8 %zext_ln38_14_read

]]></Node>
<StgValue><ssdm name="zext_ln38_14_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:28 %zext_ln38_13_cast = zext i8 %zext_ln38_13_read

]]></Node>
<StgValue><ssdm name="zext_ln38_13_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:29 %zext_ln38_12_cast = zext i8 %zext_ln38_12_read

]]></Node>
<StgValue><ssdm name="zext_ln38_12_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:30 %zext_ln38_11_cast = zext i8 %zext_ln38_11_read

]]></Node>
<StgValue><ssdm name="zext_ln38_11_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:31 %zext_ln38_10_cast = zext i8 %zext_ln38_10_read

]]></Node>
<StgValue><ssdm name="zext_ln38_10_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:32 %zext_ln38_9_cast = zext i8 %zext_ln38_9_read

]]></Node>
<StgValue><ssdm name="zext_ln38_9_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:33 %zext_ln38_8_cast = zext i8 %zext_ln38_8_read

]]></Node>
<StgValue><ssdm name="zext_ln38_8_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:34 %zext_ln38_7_cast = zext i8 %zext_ln38_7_read

]]></Node>
<StgValue><ssdm name="zext_ln38_7_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:35 %zext_ln38_6_cast = zext i8 %zext_ln38_6_read

]]></Node>
<StgValue><ssdm name="zext_ln38_6_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:36 %zext_ln38_5_cast = zext i8 %zext_ln38_5_read

]]></Node>
<StgValue><ssdm name="zext_ln38_5_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:37 %zext_ln38_4_cast = zext i8 %zext_ln38_4_read

]]></Node>
<StgValue><ssdm name="zext_ln38_4_cast"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:38 %zext_ln38_3_cast = zext i8 %zext_ln38_3_read

]]></Node>
<StgValue><ssdm name="zext_ln38_3_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:39 %zext_ln38_2_cast = zext i8 %zext_ln38_2_read

]]></Node>
<StgValue><ssdm name="zext_ln38_2_cast"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:40 %zext_ln38_1_cast = zext i8 %zext_ln38_1_read

]]></Node>
<StgValue><ssdm name="zext_ln38_1_cast"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:41 %zext_ln38_cast = zext i8 %zext_ln38_read

]]></Node>
<StgValue><ssdm name="zext_ln38_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i14 0, i14 %indvar_flatten56

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i2 0, i2 %channel

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i13 0, i13 %indvar_flatten22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i5 0, i5 %y

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i8 0, i8 %dim_out_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i4 0, i4 %dim_out_offset

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i8 0, i8 %dim_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:51 %br_ln0 = br void %for.body35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body35:0 %dim_out_base = load i8 %dim_out_1

]]></Node>
<StgValue><ssdm name="dim_out_base"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body35:1 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body35:2 %y_1 = load i5 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body35:3 %indvar_flatten22_load = load i13 %indvar_flatten22

]]></Node>
<StgValue><ssdm name="indvar_flatten22_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body35:4 %indvar_flatten56_load = load i14 %indvar_flatten56

]]></Node>
<StgValue><ssdm name="indvar_flatten56_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="5">
<![CDATA[
for.body35:5 %empty = trunc i5 %y_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
for.body35:6 %tmp_466 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body35:7 %tmp_467 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %dim_out_base, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body35:8 %icmp_ln29 = icmp_eq  i14 %indvar_flatten56_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body35:9 %add_ln29 = add i14 %indvar_flatten56_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body35:10 %br_ln29 = br i1 %icmp_ln29, void %for.inc83, void %for.end85.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc83:0 %dim_out_load = load i8 %dim_out

]]></Node>
<StgValue><ssdm name="dim_out_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc83:1 %dim_out_offset_load = load i4 %dim_out_offset

]]></Node>
<StgValue><ssdm name="dim_out_offset_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc83:3 %channel_load = load i2 %channel

]]></Node>
<StgValue><ssdm name="channel_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc83:4 %add_ln29_1 = add i2 %channel_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc83:7 %icmp_ln31 = icmp_eq  i13 %indvar_flatten22_load, i13 3072

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc83:8 %select_ln29 = select i1 %icmp_ln31, i5 0, i5 %y_1

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc83:9 %select_ln29_1 = select i1 %icmp_ln31, i2 %add_ln29_1, i2 %channel_load

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="2">
<![CDATA[
for.inc83:10 %select_ln29_2_cast = zext i2 %select_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln29_2_cast"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc83:11 %select_ln29_2 = select i1 %icmp_ln31, i9 0, i9 %tmp_466

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83:12 %xor_ln29 = xor i1 %icmp_ln31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc83:13 %icmp_ln35 = icmp_eq  i4 %dim_out_offset_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83:14 %and_ln29 = and i1 %icmp_ln35, i1 %xor_ln29

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:15 %icmp_ln33 = icmp_eq  i9 %indvar_flatten_load, i9 192

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83:16 %and_ln29_1 = and i1 %icmp_ln33, i1 %xor_ln29

]]></Node>
<StgValue><ssdm name="and_ln29_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc83:17 %add_ln31 = add i5 %select_ln29, i5 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83:19 %or_ln31 = or i1 %and_ln29_1, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc83:20 %select_ln31 = select i1 %or_ln31, i8 0, i8 %dim_out_base

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc83:21 %select_ln31_1 = select i1 %or_ln31, i8 0, i8 %dim_out_load

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc83:22 %select_ln31_2 = select i1 %and_ln29_1, i5 %add_ln31, i5 %select_ln29

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="5">
<![CDATA[
for.inc83:23 %select_ln31_2_cast = zext i5 %select_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31_2_cast"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="5">
<![CDATA[
for.inc83:24 %empty_196 = trunc i5 %add_ln31

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
for.inc83:25 %p_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_196, i5 0

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc83:26 %select_ln31_3 = select i1 %and_ln29_1, i9 %p_mid, i9 %select_ln29_2

]]></Node>
<StgValue><ssdm name="select_ln31_3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc83:27 %select_ln31_4 = select i1 %or_ln31, i5 0, i5 %tmp_467

]]></Node>
<StgValue><ssdm name="select_ln31_4"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83:28 %xor_ln31 = xor i1 %icmp_ln33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83:29 %or_ln31_1 = or i1 %icmp_ln31, i1 %xor_ln31

]]></Node>
<StgValue><ssdm name="or_ln31_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83:30 %and_ln31 = and i1 %and_ln29, i1 %or_ln31_1

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc83:31 %add_ln33 = add i8 %select_ln31, i8 8

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83:33 %or_ln33 = or i1 %and_ln31, i1 %and_ln29_1

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83:34 %or_ln33_1 = or i1 %or_ln33, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc83:35 %select_ln33 = select i1 %or_ln33_1, i4 0, i4 %dim_out_offset_load

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc83:36 %select_ln33_1 = select i1 %and_ln31, i8 %add_ln33, i8 %select_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln33_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:37 %p_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln33, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc83:38 %select_ln33_2 = select i1 %and_ln31, i5 %p_mid1, i5 %select_ln31_4

]]></Node>
<StgValue><ssdm name="select_ln33_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="5">
<![CDATA[
for.inc83:39 %select_ln33_2_cast = zext i5 %select_ln33_2

]]></Node>
<StgValue><ssdm name="select_ln33_2_cast"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc83:40 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln33_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc83:41 %empty_197 = sub i7 %tmp, i7 %select_ln33_2_cast

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc83:42 %empty_198 = add i7 %empty_197, i7 %select_ln29_2_cast

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc83:43 %tmp_468 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_198, i4 0

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:44 %empty_199 = add i11 %tmp_468, i11 %select_ln31_2_cast

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc83:47 %select_ln33_3 = select i1 %and_ln31, i8 %add_ln33, i8 %select_ln31

]]></Node>
<StgValue><ssdm name="select_ln33_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
for.inc83:50 %p_shl = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i8.i11, i8 %select_ln33_1, i11 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="20" op_0_bw="19">
<![CDATA[
for.inc83:51 %p_shl_cast = zext i19 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
for.inc83:52 %p_shl1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %select_ln33_1, i9 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="20" op_0_bw="17">
<![CDATA[
for.inc83:53 %p_shl1_cast = zext i17 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc83:54 %empty_200 = sub i20 %p_shl_cast, i20 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="20">
<![CDATA[
for.inc83:55 %p_cast20 = sext i20 %empty_200

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
for.inc83:56 %tmp3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %select_ln29_1, i9 %select_ln31_3

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="11">
<![CDATA[
for.inc83:57 %tmp3_cast = zext i11 %tmp3

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:58 %tmp2 = add i64 %p_cast20, i64 %patch_embed_weights_load_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:59 %empty_201 = add i64 %tmp2, i64 %tmp3_cast

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:60 %trunc_ln38_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty_201, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_s"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="4">
<![CDATA[
for.inc83:187 %trunc_ln38_31 = trunc i4 %select_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln38_31"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc83:188 %icmp_ln38 = icmp_eq  i3 %trunc_ln38_31, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc83:191 %icmp_ln39 = icmp_eq  i4 %select_ln33, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc83:192 %br_ln39 = br i1 %icmp_ln39, void %for.inc72, void %for.inc66.7

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc72:0 %add_ln35 = add i4 %select_ln33, i4 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:1 %add_ln35_1 = add i8 %select_ln33_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc72:2 %add_ln33_31 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln33_31"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc72:3 %select_ln33_4 = select i1 %or_ln31, i9 1, i9 %add_ln33_31

]]></Node>
<StgValue><ssdm name="select_ln33_4"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc72:4 %add_ln31_1 = add i13 %indvar_flatten22_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc72:5 %select_ln31_5 = select i1 %icmp_ln31, i13 1, i13 %add_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_5"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:6 %store_ln35 = store i14 %add_ln29, i14 %indvar_flatten56

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:7 %store_ln35 = store i2 %select_ln29_1, i2 %channel

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:8 %store_ln35 = store i13 %select_ln31_5, i13 %indvar_flatten22

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:9 %store_ln35 = store i5 %select_ln31_2, i5 %y

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:10 %store_ln35 = store i9 %select_ln33_4, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:11 %store_ln35 = store i8 %select_ln33_3, i8 %dim_out_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:13 %store_ln35 = store i4 %add_ln35, i4 %dim_out_offset

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:14 %store_ln35 = store i8 %add_ln35_1, i8 %dim_out

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:61 %sext_ln38 = sext i59 %trunc_ln38_s

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:62 %weights_addr = getelementptr i256 %weights, i64 %sext_ln38

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc83:63 %weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_8_req"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:67 %add_ln38 = add i64 %empty_201, i64 2

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:68 %trunc_ln38_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="166" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc83:63 %weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_8_req"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:69 %sext_ln38_1 = sext i59 %trunc_ln38_1

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:70 %weights_addr_1 = getelementptr i256 %weights, i64 %sext_ln38_1

]]></Node>
<StgValue><ssdm name="weights_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:71 %weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_9_req"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:75 %add_ln38_1 = add i64 %empty_201, i64 4

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:76 %trunc_ln38_3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_1, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="172" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc83:63 %weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_8_req"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:71 %weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_9_req"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:77 %sext_ln38_2 = sext i59 %trunc_ln38_3

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:78 %weights_addr_2 = getelementptr i256 %weights, i64 %sext_ln38_2

]]></Node>
<StgValue><ssdm name="weights_addr_2"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:79 %weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_10_req"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:83 %add_ln38_2 = add i64 %empty_201, i64 6

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:84 %trunc_ln38_5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_2, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="179" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc83:63 %weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_8_req"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:71 %weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_9_req"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:79 %weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_10_req"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:85 %sext_ln38_3 = sext i59 %trunc_ln38_5

]]></Node>
<StgValue><ssdm name="sext_ln38_3"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:86 %weights_addr_3 = getelementptr i256 %weights, i64 %sext_ln38_3

]]></Node>
<StgValue><ssdm name="weights_addr_3"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:87 %weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_11_req"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:91 %add_ln38_3 = add i64 %empty_201, i64 8

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:92 %trunc_ln38_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_3, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="187" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc83:63 %weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_8_req"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:71 %weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_9_req"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:79 %weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_10_req"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:87 %weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_11_req"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:93 %sext_ln38_4 = sext i59 %trunc_ln38_7

]]></Node>
<StgValue><ssdm name="sext_ln38_4"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:94 %weights_addr_4 = getelementptr i256 %weights, i64 %sext_ln38_4

]]></Node>
<StgValue><ssdm name="weights_addr_4"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:95 %weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_12_req"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:99 %add_ln38_4 = add i64 %empty_201, i64 10

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:100 %trunc_ln38_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_4, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="196" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc83:63 %weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_8_req"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:71 %weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_9_req"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:79 %weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_10_req"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:87 %weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_11_req"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:95 %weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_12_req"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:101 %sext_ln38_5 = sext i59 %trunc_ln38_9

]]></Node>
<StgValue><ssdm name="sext_ln38_5"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:102 %weights_addr_5 = getelementptr i256 %weights, i64 %sext_ln38_5

]]></Node>
<StgValue><ssdm name="weights_addr_5"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:103 %weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_13_req"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:107 %add_ln38_5 = add i64 %empty_201, i64 12

]]></Node>
<StgValue><ssdm name="add_ln38_5"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:108 %trunc_ln38_11 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_5, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="206" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc83:63 %weights_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_8_req"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:71 %weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_9_req"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:79 %weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_10_req"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:87 %weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_11_req"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:95 %weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_12_req"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:103 %weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_13_req"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:109 %sext_ln38_6 = sext i59 %trunc_ln38_11

]]></Node>
<StgValue><ssdm name="sext_ln38_6"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:110 %weights_addr_6 = getelementptr i256 %weights, i64 %sext_ln38_6

]]></Node>
<StgValue><ssdm name="weights_addr_6"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:111 %weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_14_req"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:115 %add_ln38_6 = add i64 %empty_201, i64 14

]]></Node>
<StgValue><ssdm name="add_ln38_6"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:116 %trunc_ln38_13 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_6, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="217" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.inc83:64 %weights_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_addr_read"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:71 %weights_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_9_req"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:79 %weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_10_req"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:87 %weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_11_req"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:95 %weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_12_req"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:103 %weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_13_req"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:111 %weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_14_req"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:117 %sext_ln38_7 = sext i59 %trunc_ln38_13

]]></Node>
<StgValue><ssdm name="sext_ln38_7"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:118 %weights_addr_7 = getelementptr i256 %weights, i64 %sext_ln38_7

]]></Node>
<StgValue><ssdm name="weights_addr_7"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:119 %weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_15_req"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:123 %add_ln38_7 = add i64 %empty_201, i64 16

]]></Node>
<StgValue><ssdm name="add_ln38_7"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:124 %trunc_ln38_15 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_7, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_15"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0">
<![CDATA[
for.end85.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="229" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:72 %weights_addr_1_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_1

]]></Node>
<StgValue><ssdm name="weights_addr_1_read"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:79 %weights_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_10_req"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:87 %weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_11_req"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:95 %weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_12_req"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:103 %weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_13_req"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:111 %weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_14_req"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:119 %weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_15_req"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:125 %sext_ln38_8 = sext i59 %trunc_ln38_15

]]></Node>
<StgValue><ssdm name="sext_ln38_8"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:126 %weights_addr_8 = getelementptr i256 %weights, i64 %sext_ln38_8

]]></Node>
<StgValue><ssdm name="weights_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:127 %weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_16_req"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:131 %add_ln38_8 = add i64 %empty_201, i64 18

]]></Node>
<StgValue><ssdm name="add_ln38_8"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:132 %trunc_ln38_17 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_8, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="241" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:80 %weights_addr_2_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_2

]]></Node>
<StgValue><ssdm name="weights_addr_2_read"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:87 %weights_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_11_req"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:95 %weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_12_req"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:103 %weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_13_req"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:111 %weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_14_req"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:119 %weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_15_req"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:127 %weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_16_req"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:133 %sext_ln38_9 = sext i59 %trunc_ln38_17

]]></Node>
<StgValue><ssdm name="sext_ln38_9"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:134 %weights_addr_9 = getelementptr i256 %weights, i64 %sext_ln38_9

]]></Node>
<StgValue><ssdm name="weights_addr_9"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:135 %weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_17_req"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:139 %add_ln38_9 = add i64 %empty_201, i64 20

]]></Node>
<StgValue><ssdm name="add_ln38_9"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:140 %trunc_ln38_19 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_9, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="253" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:88 %weights_addr_3_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_3

]]></Node>
<StgValue><ssdm name="weights_addr_3_read"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:95 %weights_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_12_req"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:103 %weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_13_req"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:111 %weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_14_req"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:119 %weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_15_req"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:127 %weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_16_req"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:135 %weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_17_req"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:141 %sext_ln38_10 = sext i59 %trunc_ln38_19

]]></Node>
<StgValue><ssdm name="sext_ln38_10"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:142 %weights_addr_10 = getelementptr i256 %weights, i64 %sext_ln38_10

]]></Node>
<StgValue><ssdm name="weights_addr_10"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:143 %weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_18_req"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:147 %add_ln38_10 = add i64 %empty_201, i64 22

]]></Node>
<StgValue><ssdm name="add_ln38_10"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:148 %trunc_ln38_21 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_10, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="265" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:96 %weights_addr_4_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_4

]]></Node>
<StgValue><ssdm name="weights_addr_4_read"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:103 %weights_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_13_req"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:111 %weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_14_req"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:119 %weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_15_req"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:127 %weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_16_req"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:135 %weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_17_req"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:143 %weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_18_req"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:149 %sext_ln38_11 = sext i59 %trunc_ln38_21

]]></Node>
<StgValue><ssdm name="sext_ln38_11"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:150 %weights_addr_11 = getelementptr i256 %weights, i64 %sext_ln38_11

]]></Node>
<StgValue><ssdm name="weights_addr_11"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:151 %weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_19_req"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:155 %add_ln38_11 = add i64 %empty_201, i64 24

]]></Node>
<StgValue><ssdm name="add_ln38_11"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:156 %trunc_ln38_23 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_11, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="277" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:104 %weights_addr_5_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_5

]]></Node>
<StgValue><ssdm name="weights_addr_5_read"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:111 %weights_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_14_req"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:119 %weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_15_req"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:127 %weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_16_req"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:135 %weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_17_req"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:143 %weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_18_req"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:151 %weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_19_req"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:157 %sext_ln38_12 = sext i59 %trunc_ln38_23

]]></Node>
<StgValue><ssdm name="sext_ln38_12"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:158 %weights_addr_12 = getelementptr i256 %weights, i64 %sext_ln38_12

]]></Node>
<StgValue><ssdm name="weights_addr_12"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:159 %weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_20_req"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:163 %add_ln38_12 = add i64 %empty_201, i64 26

]]></Node>
<StgValue><ssdm name="add_ln38_12"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:164 %trunc_ln38_25 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_12, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="289" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:112 %weights_addr_6_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_6

]]></Node>
<StgValue><ssdm name="weights_addr_6_read"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:119 %weights_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_15_req"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:127 %weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_16_req"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:135 %weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_17_req"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:143 %weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_18_req"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:151 %weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_19_req"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:159 %weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_20_req"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:165 %sext_ln38_13 = sext i59 %trunc_ln38_25

]]></Node>
<StgValue><ssdm name="sext_ln38_13"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:166 %weights_addr_13 = getelementptr i256 %weights, i64 %sext_ln38_13

]]></Node>
<StgValue><ssdm name="weights_addr_13"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:167 %weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_21_req"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:171 %add_ln38_13 = add i64 %empty_201, i64 28

]]></Node>
<StgValue><ssdm name="add_ln38_13"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:172 %trunc_ln38_27 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_13, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_27"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83:179 %add_ln38_14 = add i64 %empty_201, i64 30

]]></Node>
<StgValue><ssdm name="add_ln38_14"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:180 %trunc_ln38_29 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln38_14, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln38_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="303" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:120 %weights_addr_7_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_7

]]></Node>
<StgValue><ssdm name="weights_addr_7_read"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:127 %weights_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_16_req"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:135 %weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_17_req"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:143 %weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_18_req"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:151 %weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_19_req"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:159 %weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_20_req"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:167 %weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_21_req"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:173 %sext_ln38_14 = sext i59 %trunc_ln38_27

]]></Node>
<StgValue><ssdm name="sext_ln38_14"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:174 %weights_addr_14 = getelementptr i256 %weights, i64 %sext_ln38_14

]]></Node>
<StgValue><ssdm name="weights_addr_14"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:175 %weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_22_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="313" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:128 %weights_addr_8_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_8

]]></Node>
<StgValue><ssdm name="weights_addr_8_read"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:135 %weights_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_17_req"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:143 %weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_18_req"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:151 %weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_19_req"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:159 %weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_20_req"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:167 %weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_21_req"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:175 %weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_22_req"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="59">
<![CDATA[
for.inc83:181 %sext_ln38_15 = sext i59 %trunc_ln38_29

]]></Node>
<StgValue><ssdm name="sext_ln38_15"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc83:182 %weights_addr_15 = getelementptr i256 %weights, i64 %sext_ln38_15

]]></Node>
<StgValue><ssdm name="weights_addr_15"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:183 %weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_23_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="323" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:136 %weights_addr_9_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_9

]]></Node>
<StgValue><ssdm name="weights_addr_9_read"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:143 %weights_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_18_req"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:151 %weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_19_req"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:159 %weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_20_req"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:167 %weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_21_req"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:175 %weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_22_req"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:183 %weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_23_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="330" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:144 %weights_addr_10_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_10

]]></Node>
<StgValue><ssdm name="weights_addr_10_read"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:151 %weights_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_19_req"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:159 %weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_20_req"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:167 %weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_21_req"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:175 %weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_22_req"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:183 %weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_23_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="336" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:152 %weights_addr_11_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_11

]]></Node>
<StgValue><ssdm name="weights_addr_11_read"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:159 %weights_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_20_req"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:167 %weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_21_req"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:175 %weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_22_req"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:183 %weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_23_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="341" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:160 %weights_addr_12_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_12

]]></Node>
<StgValue><ssdm name="weights_addr_12_read"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:167 %weights_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_21_req"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:175 %weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_22_req"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:183 %weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_23_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="345" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:168 %weights_addr_13_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_13

]]></Node>
<StgValue><ssdm name="weights_addr_13_read"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:175 %weights_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_22_req"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:183 %weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_23_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="348" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:176 %weights_addr_14_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_14

]]></Node>
<StgValue><ssdm name="weights_addr_14_read"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc83:183 %weights_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_23_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="350" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:184 %weights_addr_15_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_15

]]></Node>
<StgValue><ssdm name="weights_addr_15_read"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="351" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="256" op_0_bw="256">
<![CDATA[
for.inc83:2 %weights_cache_7_3_load = load i256 %weights_cache_7_3

]]></Node>
<StgValue><ssdm name="weights_cache_7_3_load"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln29_for_each_channel_ln33_for_block_dim_out_ln35_for_offset_dim_out_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc83:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln31_for_each_y_ln33_for_block_dim_out_ln35_for_offset_dim_out_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83:32 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln33_for_block_dim_out_ln35_for_offset_dim_out_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="11">
<![CDATA[
for.inc83:45 %p_cast2 = zext i11 %empty_199

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="2048" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:46 %patch_embed_weights_addr = getelementptr i2048 %patch_embed_weights, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="patch_embed_weights_addr"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc83:48 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83:49 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_75

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:65 %lshr_ln38 = lshr i256 %weights_addr_read, i256 %zext_ln38_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:66 %trunc_ln38 = trunc i256 %lshr_ln38

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:73 %lshr_ln38_1 = lshr i256 %weights_addr_1_read, i256 %zext_ln38_1_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_1"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:74 %trunc_ln38_2 = trunc i256 %lshr_ln38_1

]]></Node>
<StgValue><ssdm name="trunc_ln38_2"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:81 %lshr_ln38_2 = lshr i256 %weights_addr_2_read, i256 %zext_ln38_2_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_2"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:82 %trunc_ln38_4 = trunc i256 %lshr_ln38_2

]]></Node>
<StgValue><ssdm name="trunc_ln38_4"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:89 %lshr_ln38_3 = lshr i256 %weights_addr_3_read, i256 %zext_ln38_3_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_3"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:90 %trunc_ln38_6 = trunc i256 %lshr_ln38_3

]]></Node>
<StgValue><ssdm name="trunc_ln38_6"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:97 %lshr_ln38_4 = lshr i256 %weights_addr_4_read, i256 %zext_ln38_4_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_4"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:98 %trunc_ln38_8 = trunc i256 %lshr_ln38_4

]]></Node>
<StgValue><ssdm name="trunc_ln38_8"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:105 %lshr_ln38_5 = lshr i256 %weights_addr_5_read, i256 %zext_ln38_5_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_5"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:106 %trunc_ln38_10 = trunc i256 %lshr_ln38_5

]]></Node>
<StgValue><ssdm name="trunc_ln38_10"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:113 %lshr_ln38_6 = lshr i256 %weights_addr_6_read, i256 %zext_ln38_6_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_6"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:114 %trunc_ln38_12 = trunc i256 %lshr_ln38_6

]]></Node>
<StgValue><ssdm name="trunc_ln38_12"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:121 %lshr_ln38_7 = lshr i256 %weights_addr_7_read, i256 %zext_ln38_7_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_7"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:122 %trunc_ln38_14 = trunc i256 %lshr_ln38_7

]]></Node>
<StgValue><ssdm name="trunc_ln38_14"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:129 %lshr_ln38_8 = lshr i256 %weights_addr_8_read, i256 %zext_ln38_8_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_8"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:130 %trunc_ln38_16 = trunc i256 %lshr_ln38_8

]]></Node>
<StgValue><ssdm name="trunc_ln38_16"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:137 %lshr_ln38_9 = lshr i256 %weights_addr_9_read, i256 %zext_ln38_9_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_9"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:138 %trunc_ln38_18 = trunc i256 %lshr_ln38_9

]]></Node>
<StgValue><ssdm name="trunc_ln38_18"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:145 %lshr_ln38_10 = lshr i256 %weights_addr_10_read, i256 %zext_ln38_10_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_10"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:146 %trunc_ln38_20 = trunc i256 %lshr_ln38_10

]]></Node>
<StgValue><ssdm name="trunc_ln38_20"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:153 %lshr_ln38_11 = lshr i256 %weights_addr_11_read, i256 %zext_ln38_11_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_11"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:154 %trunc_ln38_22 = trunc i256 %lshr_ln38_11

]]></Node>
<StgValue><ssdm name="trunc_ln38_22"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:161 %lshr_ln38_12 = lshr i256 %weights_addr_12_read, i256 %zext_ln38_12_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_12"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:162 %trunc_ln38_24 = trunc i256 %lshr_ln38_12

]]></Node>
<StgValue><ssdm name="trunc_ln38_24"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:169 %lshr_ln38_13 = lshr i256 %weights_addr_13_read, i256 %zext_ln38_13_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_13"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:170 %trunc_ln38_26 = trunc i256 %lshr_ln38_13

]]></Node>
<StgValue><ssdm name="trunc_ln38_26"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:177 %lshr_ln38_14 = lshr i256 %weights_addr_14_read, i256 %zext_ln38_14_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_14"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:178 %trunc_ln38_28 = trunc i256 %lshr_ln38_14

]]></Node>
<StgValue><ssdm name="trunc_ln38_28"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc83:185 %lshr_ln38_15 = lshr i256 %weights_addr_15_read, i256 %zext_ln29_cast

]]></Node>
<StgValue><ssdm name="lshr_ln38_15"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="256">
<![CDATA[
for.inc83:186 %trunc_ln38_30 = trunc i256 %lshr_ln38_15

]]></Node>
<StgValue><ssdm name="trunc_ln38_30"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
for.inc83:189 %or_ln38_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln38_30, i16 %trunc_ln38_28, i16 %trunc_ln38_26, i16 %trunc_ln38_24, i16 %trunc_ln38_22, i16 %trunc_ln38_20, i16 %trunc_ln38_18, i16 %trunc_ln38_16, i16 %trunc_ln38_14, i16 %trunc_ln38_12, i16 %trunc_ln38_10, i16 %trunc_ln38_8, i16 %trunc_ln38_6, i16 %trunc_ln38_4, i16 %trunc_ln38_2, i16 %trunc_ln38

]]></Node>
<StgValue><ssdm name="or_ln38_s"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.inc83:190 %select_ln38 = select i1 %icmp_ln38, i256 %or_ln38_s, i256 %weights_cache_7_3_load

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="2048" op_0_bw="2048" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="256" op_6_bw="256" op_7_bw="256" op_8_bw="256">
<![CDATA[
for.inc66.7:0 %tmp_s = bitconcatenate i2048 @_ssdm_op_BitConcatenate.i2048.i256.i256.i256.i256.i256.i256.i256.i256, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38, i256 %select_ln38

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="2048" op_1_bw="11">
<![CDATA[
for.inc66.7:1 %store_ln48 = store i2048 %tmp_s, i11 %patch_embed_weights_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
for.inc66.7:2 %br_ln52 = br void %for.inc72

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.inc72:12 %store_ln35 = store i256 %select_ln38, i256 %weights_cache_7_3

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
for.inc72:15 %br_ln35 = br void %for.body35

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
