# Verilog-Project
Automatic Washing Machine
This is the project in verilog HDL.
A washing machine has been implemented.

![machine1](https://github.com/ReenaSinghal/Verilog-Project/assets/145100765/3f52a877-73ee-45b5-b622-acf20895e924)



![machine2](https://github.com/ReenaSinghal/Verilog-Project/assets/145100765/e4fedfad-2289-4aff-8610-934564e8e282)
