Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAM_behav xil_defaultlib.tb_RAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 12 [C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sim_1/new/tb_RAM.vhd:93]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_ram in library work failed.
