
buck_converter_hal_library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001344  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080014d8  080014d8  000024d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080014e8  080014e8  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080014e8  080014e8  000024e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080014f0  080014f0  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080014f0  080014f0  000024f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080014f4  080014f4  000024f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080014f8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000003c  2000000c  08001504  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000048  08001504  00003048  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000033f6  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ec7  00000000  00000000  00006432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000400  00000000  00000000  00007300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002d7  00000000  00000000  00007700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001432c  00000000  00000000  000079d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005040  00000000  00000000  0001bd03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ebaa  00000000  00000000  00020d43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009f8ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000df8  00000000  00000000  0009f930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000a0728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080014c0 	.word	0x080014c0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080014c0 	.word	0x080014c0

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000504:	f000 f95e 	bl	80007c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000508:	f000 f830 	bl	800056c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800050c:	f000 f898 	bl	8000640 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  // DMA buffer (DMA modunda kullanılır)
  ADC_Reader_Init_DMA();  // Başlat (DMA & scan mode)
 8000510:	f000 fed4 	bl	80012bc <ADC_Reader_Init_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      g_system.vout = Sensor_ConvertToVoltage(adc_dma_buffer[0]);
 8000514:	4b13      	ldr	r3, [pc, #76]	@ (8000564 <main+0x64>)
 8000516:	881b      	ldrh	r3, [r3, #0]
 8000518:	b29b      	uxth	r3, r3
 800051a:	4618      	mov	r0, r3
 800051c:	f000 ff66 	bl	80013ec <Sensor_ConvertToVoltage>
 8000520:	eef0 7a40 	vmov.f32	s15, s0
 8000524:	4b10      	ldr	r3, [pc, #64]	@ (8000568 <main+0x68>)
 8000526:	edc3 7a00 	vstr	s15, [r3]
      g_system.iout = Sensor_ConvertToCurrent(adc_dma_buffer[1]);
 800052a:	4b0e      	ldr	r3, [pc, #56]	@ (8000564 <main+0x64>)
 800052c:	885b      	ldrh	r3, [r3, #2]
 800052e:	b29b      	uxth	r3, r3
 8000530:	4618      	mov	r0, r3
 8000532:	f000 ff81 	bl	8001438 <Sensor_ConvertToCurrent>
 8000536:	eef0 7a40 	vmov.f32	s15, s0
 800053a:	4b0b      	ldr	r3, [pc, #44]	@ (8000568 <main+0x68>)
 800053c:	edc3 7a01 	vstr	s15, [r3, #4]

      if (g_system.iout >= 10.0f) {
 8000540:	4b09      	ldr	r3, [pc, #36]	@ (8000568 <main+0x68>)
 8000542:	edd3 7a01 	vldr	s15, [r3, #4]
 8000546:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800054a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800054e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000552:	db03      	blt.n	800055c <main+0x5c>
          g_system.overcurrent = 1;
 8000554:	4b04      	ldr	r3, [pc, #16]	@ (8000568 <main+0x68>)
 8000556:	2201      	movs	r2, #1
 8000558:	751a      	strb	r2, [r3, #20]
 800055a:	e7db      	b.n	8000514 <main+0x14>
      } else {
          g_system.overcurrent = 0;
 800055c:	4b02      	ldr	r3, [pc, #8]	@ (8000568 <main+0x68>)
 800055e:	2200      	movs	r2, #0
 8000560:	751a      	strb	r2, [r3, #20]
      g_system.vout = Sensor_ConvertToVoltage(adc_dma_buffer[0]);
 8000562:	e7d7      	b.n	8000514 <main+0x14>
 8000564:	20000044 	.word	0x20000044
 8000568:	20000028 	.word	0x20000028

0800056c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b094      	sub	sp, #80	@ 0x50
 8000570:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000572:	f107 0320 	add.w	r3, r7, #32
 8000576:	2230      	movs	r2, #48	@ 0x30
 8000578:	2100      	movs	r1, #0
 800057a:	4618      	mov	r0, r3
 800057c:	f000 ff74 	bl	8001468 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000580:	f107 030c 	add.w	r3, r7, #12
 8000584:	2200      	movs	r2, #0
 8000586:	601a      	str	r2, [r3, #0]
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	609a      	str	r2, [r3, #8]
 800058c:	60da      	str	r2, [r3, #12]
 800058e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000590:	2300      	movs	r3, #0
 8000592:	60bb      	str	r3, [r7, #8]
 8000594:	4b28      	ldr	r3, [pc, #160]	@ (8000638 <SystemClock_Config+0xcc>)
 8000596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000598:	4a27      	ldr	r2, [pc, #156]	@ (8000638 <SystemClock_Config+0xcc>)
 800059a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800059e:	6413      	str	r3, [r2, #64]	@ 0x40
 80005a0:	4b25      	ldr	r3, [pc, #148]	@ (8000638 <SystemClock_Config+0xcc>)
 80005a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80005ac:	2300      	movs	r3, #0
 80005ae:	607b      	str	r3, [r7, #4]
 80005b0:	4b22      	ldr	r3, [pc, #136]	@ (800063c <SystemClock_Config+0xd0>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005b8:	4a20      	ldr	r2, [pc, #128]	@ (800063c <SystemClock_Config+0xd0>)
 80005ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80005be:	6013      	str	r3, [r2, #0]
 80005c0:	4b1e      	ldr	r3, [pc, #120]	@ (800063c <SystemClock_Config+0xd0>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005c8:	607b      	str	r3, [r7, #4]
 80005ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005cc:	2302      	movs	r3, #2
 80005ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d0:	2301      	movs	r3, #1
 80005d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d4:	2310      	movs	r3, #16
 80005d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d8:	2302      	movs	r3, #2
 80005da:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005dc:	2300      	movs	r3, #0
 80005de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005e0:	2308      	movs	r3, #8
 80005e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80005e4:	2354      	movs	r3, #84	@ 0x54
 80005e6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005e8:	2302      	movs	r3, #2
 80005ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80005ec:	2304      	movs	r3, #4
 80005ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005f0:	f107 0320 	add.w	r3, r7, #32
 80005f4:	4618      	mov	r0, r3
 80005f6:	f000 fa3d 	bl	8000a74 <HAL_RCC_OscConfig>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000600:	f000 f846 	bl	8000690 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000604:	230f      	movs	r3, #15
 8000606:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000608:	2302      	movs	r3, #2
 800060a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060c:	2300      	movs	r3, #0
 800060e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000610:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000614:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000616:	2300      	movs	r3, #0
 8000618:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800061a:	f107 030c 	add.w	r3, r7, #12
 800061e:	2102      	movs	r1, #2
 8000620:	4618      	mov	r0, r3
 8000622:	f000 fc9f 	bl	8000f64 <HAL_RCC_ClockConfig>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800062c:	f000 f830 	bl	8000690 <Error_Handler>
  }
}
 8000630:	bf00      	nop
 8000632:	3750      	adds	r7, #80	@ 0x50
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40023800 	.word	0x40023800
 800063c:	40007000 	.word	0x40007000

08000640 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	4b10      	ldr	r3, [pc, #64]	@ (800068c <MX_GPIO_Init+0x4c>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	4a0f      	ldr	r2, [pc, #60]	@ (800068c <MX_GPIO_Init+0x4c>)
 8000650:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000654:	6313      	str	r3, [r2, #48]	@ 0x30
 8000656:	4b0d      	ldr	r3, [pc, #52]	@ (800068c <MX_GPIO_Init+0x4c>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	603b      	str	r3, [r7, #0]
 8000666:	4b09      	ldr	r3, [pc, #36]	@ (800068c <MX_GPIO_Init+0x4c>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a08      	ldr	r2, [pc, #32]	@ (800068c <MX_GPIO_Init+0x4c>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
 8000672:	4b06      	ldr	r3, [pc, #24]	@ (800068c <MX_GPIO_Init+0x4c>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	603b      	str	r3, [r7, #0]
 800067c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	40023800 	.word	0x40023800

08000690 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000694:	b672      	cpsid	i
}
 8000696:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000698:	bf00      	nop
 800069a:	e7fd      	b.n	8000698 <Error_Handler+0x8>

0800069c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	4b10      	ldr	r3, [pc, #64]	@ (80006e8 <HAL_MspInit+0x4c>)
 80006a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006aa:	4a0f      	ldr	r2, [pc, #60]	@ (80006e8 <HAL_MspInit+0x4c>)
 80006ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80006b2:	4b0d      	ldr	r3, [pc, #52]	@ (80006e8 <HAL_MspInit+0x4c>)
 80006b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	603b      	str	r3, [r7, #0]
 80006c2:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <HAL_MspInit+0x4c>)
 80006c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c6:	4a08      	ldr	r2, [pc, #32]	@ (80006e8 <HAL_MspInit+0x4c>)
 80006c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80006ce:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <HAL_MspInit+0x4c>)
 80006d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006d6:	603b      	str	r3, [r7, #0]
 80006d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006da:	bf00      	nop
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	40023800 	.word	0x40023800

080006ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006f0:	bf00      	nop
 80006f2:	e7fd      	b.n	80006f0 <NMI_Handler+0x4>

080006f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006f8:	bf00      	nop
 80006fa:	e7fd      	b.n	80006f8 <HardFault_Handler+0x4>

080006fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000700:	bf00      	nop
 8000702:	e7fd      	b.n	8000700 <MemManage_Handler+0x4>

08000704 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <BusFault_Handler+0x4>

0800070c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000710:	bf00      	nop
 8000712:	e7fd      	b.n	8000710 <UsageFault_Handler+0x4>

08000714 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000718:	bf00      	nop
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr

08000722 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000722:	b480      	push	{r7}
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000726:	bf00      	nop
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr

08000730 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr

0800073e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800073e:	b580      	push	{r7, lr}
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000742:	f000 f891 	bl	8000868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000746:	bf00      	nop
 8000748:	bd80      	pop	{r7, pc}
	...

0800074c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000750:	4b06      	ldr	r3, [pc, #24]	@ (800076c <SystemInit+0x20>)
 8000752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000756:	4a05      	ldr	r2, [pc, #20]	@ (800076c <SystemInit+0x20>)
 8000758:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800075c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000770:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000774:	f7ff ffea 	bl	800074c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000778:	480c      	ldr	r0, [pc, #48]	@ (80007ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800077a:	490d      	ldr	r1, [pc, #52]	@ (80007b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800077c:	4a0d      	ldr	r2, [pc, #52]	@ (80007b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800077e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000780:	e002      	b.n	8000788 <LoopCopyDataInit>

08000782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000786:	3304      	adds	r3, #4

08000788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800078a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800078c:	d3f9      	bcc.n	8000782 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800078e:	4a0a      	ldr	r2, [pc, #40]	@ (80007b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000790:	4c0a      	ldr	r4, [pc, #40]	@ (80007bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000794:	e001      	b.n	800079a <LoopFillZerobss>

08000796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000798:	3204      	adds	r2, #4

0800079a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800079a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800079c:	d3fb      	bcc.n	8000796 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800079e:	f000 fe6b 	bl	8001478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007a2:	f7ff fead 	bl	8000500 <main>
  bx  lr    
 80007a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80007a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80007ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007b4:	080014f8 	.word	0x080014f8
  ldr r2, =_sbss
 80007b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007bc:	20000048 	.word	0x20000048

080007c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007c0:	e7fe      	b.n	80007c0 <ADC_IRQHandler>
	...

080007c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80007c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <HAL_Init+0x40>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000804 <HAL_Init+0x40>)
 80007ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80007d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000804 <HAL_Init+0x40>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000804 <HAL_Init+0x40>)
 80007da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80007de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007e0:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <HAL_Init+0x40>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a07      	ldr	r2, [pc, #28]	@ (8000804 <HAL_Init+0x40>)
 80007e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007ec:	2003      	movs	r0, #3
 80007ee:	f000 f90d 	bl	8000a0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007f2:	200f      	movs	r0, #15
 80007f4:	f000 f808 	bl	8000808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007f8:	f7ff ff50 	bl	800069c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007fc:	2300      	movs	r3, #0
}
 80007fe:	4618      	mov	r0, r3
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40023c00 	.word	0x40023c00

08000808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000810:	4b12      	ldr	r3, [pc, #72]	@ (800085c <HAL_InitTick+0x54>)
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	4b12      	ldr	r3, [pc, #72]	@ (8000860 <HAL_InitTick+0x58>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	4619      	mov	r1, r3
 800081a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800081e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000822:	fbb2 f3f3 	udiv	r3, r2, r3
 8000826:	4618      	mov	r0, r3
 8000828:	f000 f917 	bl	8000a5a <HAL_SYSTICK_Config>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000832:	2301      	movs	r3, #1
 8000834:	e00e      	b.n	8000854 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	2b0f      	cmp	r3, #15
 800083a:	d80a      	bhi.n	8000852 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800083c:	2200      	movs	r2, #0
 800083e:	6879      	ldr	r1, [r7, #4]
 8000840:	f04f 30ff 	mov.w	r0, #4294967295
 8000844:	f000 f8ed 	bl	8000a22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000848:	4a06      	ldr	r2, [pc, #24]	@ (8000864 <HAL_InitTick+0x5c>)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800084e:	2300      	movs	r3, #0
 8000850:	e000      	b.n	8000854 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000852:	2301      	movs	r3, #1
}
 8000854:	4618      	mov	r0, r3
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	20000000 	.word	0x20000000
 8000860:	20000008 	.word	0x20000008
 8000864:	20000004 	.word	0x20000004

08000868 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800086c:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <HAL_IncTick+0x20>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	461a      	mov	r2, r3
 8000872:	4b06      	ldr	r3, [pc, #24]	@ (800088c <HAL_IncTick+0x24>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4413      	add	r3, r2
 8000878:	4a04      	ldr	r2, [pc, #16]	@ (800088c <HAL_IncTick+0x24>)
 800087a:	6013      	str	r3, [r2, #0]
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	20000008 	.word	0x20000008
 800088c:	20000040 	.word	0x20000040

08000890 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  return uwTick;
 8000894:	4b03      	ldr	r3, [pc, #12]	@ (80008a4 <HAL_GetTick+0x14>)
 8000896:	681b      	ldr	r3, [r3, #0]
}
 8000898:	4618      	mov	r0, r3
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	20000040 	.word	0x20000040

080008a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	f003 0307 	and.w	r3, r3, #7
 80008b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008b8:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <__NVIC_SetPriorityGrouping+0x44>)
 80008ba:	68db      	ldr	r3, [r3, #12]
 80008bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008be:	68ba      	ldr	r2, [r7, #8]
 80008c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008c4:	4013      	ands	r3, r2
 80008c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008da:	4a04      	ldr	r2, [pc, #16]	@ (80008ec <__NVIC_SetPriorityGrouping+0x44>)
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	60d3      	str	r3, [r2, #12]
}
 80008e0:	bf00      	nop
 80008e2:	3714      	adds	r7, #20
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr
 80008ec:	e000ed00 	.word	0xe000ed00

080008f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008f4:	4b04      	ldr	r3, [pc, #16]	@ (8000908 <__NVIC_GetPriorityGrouping+0x18>)
 80008f6:	68db      	ldr	r3, [r3, #12]
 80008f8:	0a1b      	lsrs	r3, r3, #8
 80008fa:	f003 0307 	and.w	r3, r3, #7
}
 80008fe:	4618      	mov	r0, r3
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr
 8000908:	e000ed00 	.word	0xe000ed00

0800090c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	4603      	mov	r3, r0
 8000914:	6039      	str	r1, [r7, #0]
 8000916:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091c:	2b00      	cmp	r3, #0
 800091e:	db0a      	blt.n	8000936 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	b2da      	uxtb	r2, r3
 8000924:	490c      	ldr	r1, [pc, #48]	@ (8000958 <__NVIC_SetPriority+0x4c>)
 8000926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092a:	0112      	lsls	r2, r2, #4
 800092c:	b2d2      	uxtb	r2, r2
 800092e:	440b      	add	r3, r1
 8000930:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000934:	e00a      	b.n	800094c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	b2da      	uxtb	r2, r3
 800093a:	4908      	ldr	r1, [pc, #32]	@ (800095c <__NVIC_SetPriority+0x50>)
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	f003 030f 	and.w	r3, r3, #15
 8000942:	3b04      	subs	r3, #4
 8000944:	0112      	lsls	r2, r2, #4
 8000946:	b2d2      	uxtb	r2, r2
 8000948:	440b      	add	r3, r1
 800094a:	761a      	strb	r2, [r3, #24]
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	e000e100 	.word	0xe000e100
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000960:	b480      	push	{r7}
 8000962:	b089      	sub	sp, #36	@ 0x24
 8000964:	af00      	add	r7, sp, #0
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	f003 0307 	and.w	r3, r3, #7
 8000972:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000974:	69fb      	ldr	r3, [r7, #28]
 8000976:	f1c3 0307 	rsb	r3, r3, #7
 800097a:	2b04      	cmp	r3, #4
 800097c:	bf28      	it	cs
 800097e:	2304      	movcs	r3, #4
 8000980:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000982:	69fb      	ldr	r3, [r7, #28]
 8000984:	3304      	adds	r3, #4
 8000986:	2b06      	cmp	r3, #6
 8000988:	d902      	bls.n	8000990 <NVIC_EncodePriority+0x30>
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	3b03      	subs	r3, #3
 800098e:	e000      	b.n	8000992 <NVIC_EncodePriority+0x32>
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000994:	f04f 32ff 	mov.w	r2, #4294967295
 8000998:	69bb      	ldr	r3, [r7, #24]
 800099a:	fa02 f303 	lsl.w	r3, r2, r3
 800099e:	43da      	mvns	r2, r3
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	401a      	ands	r2, r3
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009a8:	f04f 31ff 	mov.w	r1, #4294967295
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	fa01 f303 	lsl.w	r3, r1, r3
 80009b2:	43d9      	mvns	r1, r3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009b8:	4313      	orrs	r3, r2
         );
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3724      	adds	r7, #36	@ 0x24
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
	...

080009c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009d8:	d301      	bcc.n	80009de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009da:	2301      	movs	r3, #1
 80009dc:	e00f      	b.n	80009fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009de:	4a0a      	ldr	r2, [pc, #40]	@ (8000a08 <SysTick_Config+0x40>)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3b01      	subs	r3, #1
 80009e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009e6:	210f      	movs	r1, #15
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	f7ff ff8e 	bl	800090c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009f0:	4b05      	ldr	r3, [pc, #20]	@ (8000a08 <SysTick_Config+0x40>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009f6:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <SysTick_Config+0x40>)
 80009f8:	2207      	movs	r2, #7
 80009fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009fc:	2300      	movs	r3, #0
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	e000e010 	.word	0xe000e010

08000a0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a14:	6878      	ldr	r0, [r7, #4]
 8000a16:	f7ff ff47 	bl	80008a8 <__NVIC_SetPriorityGrouping>
}
 8000a1a:	bf00      	nop
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b086      	sub	sp, #24
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	4603      	mov	r3, r0
 8000a2a:	60b9      	str	r1, [r7, #8]
 8000a2c:	607a      	str	r2, [r7, #4]
 8000a2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a30:	2300      	movs	r3, #0
 8000a32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a34:	f7ff ff5c 	bl	80008f0 <__NVIC_GetPriorityGrouping>
 8000a38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a3a:	687a      	ldr	r2, [r7, #4]
 8000a3c:	68b9      	ldr	r1, [r7, #8]
 8000a3e:	6978      	ldr	r0, [r7, #20]
 8000a40:	f7ff ff8e 	bl	8000960 <NVIC_EncodePriority>
 8000a44:	4602      	mov	r2, r0
 8000a46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a4a:	4611      	mov	r1, r2
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff ff5d 	bl	800090c <__NVIC_SetPriority>
}
 8000a52:	bf00      	nop
 8000a54:	3718      	adds	r7, #24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b082      	sub	sp, #8
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f7ff ffb0 	bl	80009c8 <SysTick_Config>
 8000a68:	4603      	mov	r3, r0
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d101      	bne.n	8000a86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	e267      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d075      	beq.n	8000b7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000a92:	4b88      	ldr	r3, [pc, #544]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000a94:	689b      	ldr	r3, [r3, #8]
 8000a96:	f003 030c 	and.w	r3, r3, #12
 8000a9a:	2b04      	cmp	r3, #4
 8000a9c:	d00c      	beq.n	8000ab8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a9e:	4b85      	ldr	r3, [pc, #532]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000aa0:	689b      	ldr	r3, [r3, #8]
 8000aa2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000aa6:	2b08      	cmp	r3, #8
 8000aa8:	d112      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000aaa:	4b82      	ldr	r3, [pc, #520]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ab2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000ab6:	d10b      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ab8:	4b7e      	ldr	r3, [pc, #504]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d05b      	beq.n	8000b7c <HAL_RCC_OscConfig+0x108>
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d157      	bne.n	8000b7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000acc:	2301      	movs	r3, #1
 8000ace:	e242      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ad8:	d106      	bne.n	8000ae8 <HAL_RCC_OscConfig+0x74>
 8000ada:	4b76      	ldr	r3, [pc, #472]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a75      	ldr	r2, [pc, #468]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000ae0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ae4:	6013      	str	r3, [r2, #0]
 8000ae6:	e01d      	b.n	8000b24 <HAL_RCC_OscConfig+0xb0>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000af0:	d10c      	bne.n	8000b0c <HAL_RCC_OscConfig+0x98>
 8000af2:	4b70      	ldr	r3, [pc, #448]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a6f      	ldr	r2, [pc, #444]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000af8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000afc:	6013      	str	r3, [r2, #0]
 8000afe:	4b6d      	ldr	r3, [pc, #436]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a6c      	ldr	r2, [pc, #432]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000b04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b08:	6013      	str	r3, [r2, #0]
 8000b0a:	e00b      	b.n	8000b24 <HAL_RCC_OscConfig+0xb0>
 8000b0c:	4b69      	ldr	r3, [pc, #420]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a68      	ldr	r2, [pc, #416]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000b12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b16:	6013      	str	r3, [r2, #0]
 8000b18:	4b66      	ldr	r3, [pc, #408]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a65      	ldr	r2, [pc, #404]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000b1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d013      	beq.n	8000b54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b2c:	f7ff feb0 	bl	8000890 <HAL_GetTick>
 8000b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b32:	e008      	b.n	8000b46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b34:	f7ff feac 	bl	8000890 <HAL_GetTick>
 8000b38:	4602      	mov	r2, r0
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	1ad3      	subs	r3, r2, r3
 8000b3e:	2b64      	cmp	r3, #100	@ 0x64
 8000b40:	d901      	bls.n	8000b46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000b42:	2303      	movs	r3, #3
 8000b44:	e207      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b46:	4b5b      	ldr	r3, [pc, #364]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d0f0      	beq.n	8000b34 <HAL_RCC_OscConfig+0xc0>
 8000b52:	e014      	b.n	8000b7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b54:	f7ff fe9c 	bl	8000890 <HAL_GetTick>
 8000b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b5a:	e008      	b.n	8000b6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b5c:	f7ff fe98 	bl	8000890 <HAL_GetTick>
 8000b60:	4602      	mov	r2, r0
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	1ad3      	subs	r3, r2, r3
 8000b66:	2b64      	cmp	r3, #100	@ 0x64
 8000b68:	d901      	bls.n	8000b6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	e1f3      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b6e:	4b51      	ldr	r3, [pc, #324]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d1f0      	bne.n	8000b5c <HAL_RCC_OscConfig+0xe8>
 8000b7a:	e000      	b.n	8000b7e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f003 0302 	and.w	r3, r3, #2
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d063      	beq.n	8000c52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000b8a:	4b4a      	ldr	r3, [pc, #296]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000b8c:	689b      	ldr	r3, [r3, #8]
 8000b8e:	f003 030c 	and.w	r3, r3, #12
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d00b      	beq.n	8000bae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b96:	4b47      	ldr	r3, [pc, #284]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000b98:	689b      	ldr	r3, [r3, #8]
 8000b9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000b9e:	2b08      	cmp	r3, #8
 8000ba0:	d11c      	bne.n	8000bdc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ba2:	4b44      	ldr	r3, [pc, #272]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d116      	bne.n	8000bdc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bae:	4b41      	ldr	r3, [pc, #260]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d005      	beq.n	8000bc6 <HAL_RCC_OscConfig+0x152>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	68db      	ldr	r3, [r3, #12]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d001      	beq.n	8000bc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e1c7      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bc6:	4b3b      	ldr	r3, [pc, #236]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	691b      	ldr	r3, [r3, #16]
 8000bd2:	00db      	lsls	r3, r3, #3
 8000bd4:	4937      	ldr	r1, [pc, #220]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bda:	e03a      	b.n	8000c52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d020      	beq.n	8000c26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000be4:	4b34      	ldr	r3, [pc, #208]	@ (8000cb8 <HAL_RCC_OscConfig+0x244>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bea:	f7ff fe51 	bl	8000890 <HAL_GetTick>
 8000bee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bf0:	e008      	b.n	8000c04 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bf2:	f7ff fe4d 	bl	8000890 <HAL_GetTick>
 8000bf6:	4602      	mov	r2, r0
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	2b02      	cmp	r3, #2
 8000bfe:	d901      	bls.n	8000c04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000c00:	2303      	movs	r3, #3
 8000c02:	e1a8      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c04:	4b2b      	ldr	r3, [pc, #172]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f003 0302 	and.w	r3, r3, #2
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d0f0      	beq.n	8000bf2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c10:	4b28      	ldr	r3, [pc, #160]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	691b      	ldr	r3, [r3, #16]
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	4925      	ldr	r1, [pc, #148]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000c20:	4313      	orrs	r3, r2
 8000c22:	600b      	str	r3, [r1, #0]
 8000c24:	e015      	b.n	8000c52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c26:	4b24      	ldr	r3, [pc, #144]	@ (8000cb8 <HAL_RCC_OscConfig+0x244>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c2c:	f7ff fe30 	bl	8000890 <HAL_GetTick>
 8000c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c32:	e008      	b.n	8000c46 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c34:	f7ff fe2c 	bl	8000890 <HAL_GetTick>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	2b02      	cmp	r3, #2
 8000c40:	d901      	bls.n	8000c46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000c42:	2303      	movs	r3, #3
 8000c44:	e187      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c46:	4b1b      	ldr	r3, [pc, #108]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d1f0      	bne.n	8000c34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 0308 	and.w	r3, r3, #8
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d036      	beq.n	8000ccc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	695b      	ldr	r3, [r3, #20]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d016      	beq.n	8000c94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c66:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <HAL_RCC_OscConfig+0x248>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c6c:	f7ff fe10 	bl	8000890 <HAL_GetTick>
 8000c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c72:	e008      	b.n	8000c86 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c74:	f7ff fe0c 	bl	8000890 <HAL_GetTick>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	2b02      	cmp	r3, #2
 8000c80:	d901      	bls.n	8000c86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000c82:	2303      	movs	r3, #3
 8000c84:	e167      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c86:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb4 <HAL_RCC_OscConfig+0x240>)
 8000c88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000c8a:	f003 0302 	and.w	r3, r3, #2
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d0f0      	beq.n	8000c74 <HAL_RCC_OscConfig+0x200>
 8000c92:	e01b      	b.n	8000ccc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c94:	4b09      	ldr	r3, [pc, #36]	@ (8000cbc <HAL_RCC_OscConfig+0x248>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c9a:	f7ff fdf9 	bl	8000890 <HAL_GetTick>
 8000c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ca0:	e00e      	b.n	8000cc0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ca2:	f7ff fdf5 	bl	8000890 <HAL_GetTick>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	1ad3      	subs	r3, r2, r3
 8000cac:	2b02      	cmp	r3, #2
 8000cae:	d907      	bls.n	8000cc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e150      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
 8000cb4:	40023800 	.word	0x40023800
 8000cb8:	42470000 	.word	0x42470000
 8000cbc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cc0:	4b88      	ldr	r3, [pc, #544]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000cc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000cc4:	f003 0302 	and.w	r3, r3, #2
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d1ea      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f003 0304 	and.w	r3, r3, #4
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	f000 8097 	beq.w	8000e08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cde:	4b81      	ldr	r3, [pc, #516]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d10f      	bne.n	8000d0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	60bb      	str	r3, [r7, #8]
 8000cee:	4b7d      	ldr	r3, [pc, #500]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf2:	4a7c      	ldr	r2, [pc, #496]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000cf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cfa:	4b7a      	ldr	r3, [pc, #488]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d02:	60bb      	str	r3, [r7, #8]
 8000d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d06:	2301      	movs	r3, #1
 8000d08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d0a:	4b77      	ldr	r3, [pc, #476]	@ (8000ee8 <HAL_RCC_OscConfig+0x474>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d118      	bne.n	8000d48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d16:	4b74      	ldr	r3, [pc, #464]	@ (8000ee8 <HAL_RCC_OscConfig+0x474>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a73      	ldr	r2, [pc, #460]	@ (8000ee8 <HAL_RCC_OscConfig+0x474>)
 8000d1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d22:	f7ff fdb5 	bl	8000890 <HAL_GetTick>
 8000d26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d28:	e008      	b.n	8000d3c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d2a:	f7ff fdb1 	bl	8000890 <HAL_GetTick>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	1ad3      	subs	r3, r2, r3
 8000d34:	2b02      	cmp	r3, #2
 8000d36:	d901      	bls.n	8000d3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	e10c      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d3c:	4b6a      	ldr	r3, [pc, #424]	@ (8000ee8 <HAL_RCC_OscConfig+0x474>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d0f0      	beq.n	8000d2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d106      	bne.n	8000d5e <HAL_RCC_OscConfig+0x2ea>
 8000d50:	4b64      	ldr	r3, [pc, #400]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d54:	4a63      	ldr	r2, [pc, #396]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8000d5c:	e01c      	b.n	8000d98 <HAL_RCC_OscConfig+0x324>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	2b05      	cmp	r3, #5
 8000d64:	d10c      	bne.n	8000d80 <HAL_RCC_OscConfig+0x30c>
 8000d66:	4b5f      	ldr	r3, [pc, #380]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d6a:	4a5e      	ldr	r2, [pc, #376]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000d6c:	f043 0304 	orr.w	r3, r3, #4
 8000d70:	6713      	str	r3, [r2, #112]	@ 0x70
 8000d72:	4b5c      	ldr	r3, [pc, #368]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d76:	4a5b      	ldr	r2, [pc, #364]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8000d7e:	e00b      	b.n	8000d98 <HAL_RCC_OscConfig+0x324>
 8000d80:	4b58      	ldr	r3, [pc, #352]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000d82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d84:	4a57      	ldr	r2, [pc, #348]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000d86:	f023 0301 	bic.w	r3, r3, #1
 8000d8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8000d8c:	4b55      	ldr	r3, [pc, #340]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d90:	4a54      	ldr	r2, [pc, #336]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000d92:	f023 0304 	bic.w	r3, r3, #4
 8000d96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	689b      	ldr	r3, [r3, #8]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d015      	beq.n	8000dcc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000da0:	f7ff fd76 	bl	8000890 <HAL_GetTick>
 8000da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000da6:	e00a      	b.n	8000dbe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000da8:	f7ff fd72 	bl	8000890 <HAL_GetTick>
 8000dac:	4602      	mov	r2, r0
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	1ad3      	subs	r3, r2, r3
 8000db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d901      	bls.n	8000dbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	e0cb      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dbe:	4b49      	ldr	r3, [pc, #292]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d0ee      	beq.n	8000da8 <HAL_RCC_OscConfig+0x334>
 8000dca:	e014      	b.n	8000df6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dcc:	f7ff fd60 	bl	8000890 <HAL_GetTick>
 8000dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dd2:	e00a      	b.n	8000dea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dd4:	f7ff fd5c 	bl	8000890 <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d901      	bls.n	8000dea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000de6:	2303      	movs	r3, #3
 8000de8:	e0b5      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dea:	4b3e      	ldr	r3, [pc, #248]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d1ee      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000df6:	7dfb      	ldrb	r3, [r7, #23]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d105      	bne.n	8000e08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dfc:	4b39      	ldr	r3, [pc, #228]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e00:	4a38      	ldr	r2, [pc, #224]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000e02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	f000 80a1 	beq.w	8000f54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000e12:	4b34      	ldr	r3, [pc, #208]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000e14:	689b      	ldr	r3, [r3, #8]
 8000e16:	f003 030c 	and.w	r3, r3, #12
 8000e1a:	2b08      	cmp	r3, #8
 8000e1c:	d05c      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	2b02      	cmp	r3, #2
 8000e24:	d141      	bne.n	8000eaa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e26:	4b31      	ldr	r3, [pc, #196]	@ (8000eec <HAL_RCC_OscConfig+0x478>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e2c:	f7ff fd30 	bl	8000890 <HAL_GetTick>
 8000e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e32:	e008      	b.n	8000e46 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e34:	f7ff fd2c 	bl	8000890 <HAL_GetTick>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d901      	bls.n	8000e46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e087      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e46:	4b27      	ldr	r3, [pc, #156]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d1f0      	bne.n	8000e34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	69da      	ldr	r2, [r3, #28]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6a1b      	ldr	r3, [r3, #32]
 8000e5a:	431a      	orrs	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e60:	019b      	lsls	r3, r3, #6
 8000e62:	431a      	orrs	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e68:	085b      	lsrs	r3, r3, #1
 8000e6a:	3b01      	subs	r3, #1
 8000e6c:	041b      	lsls	r3, r3, #16
 8000e6e:	431a      	orrs	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e74:	061b      	lsls	r3, r3, #24
 8000e76:	491b      	ldr	r1, [pc, #108]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eec <HAL_RCC_OscConfig+0x478>)
 8000e7e:	2201      	movs	r2, #1
 8000e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e82:	f7ff fd05 	bl	8000890 <HAL_GetTick>
 8000e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e88:	e008      	b.n	8000e9c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e8a:	f7ff fd01 	bl	8000890 <HAL_GetTick>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	1ad3      	subs	r3, r2, r3
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d901      	bls.n	8000e9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	e05c      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d0f0      	beq.n	8000e8a <HAL_RCC_OscConfig+0x416>
 8000ea8:	e054      	b.n	8000f54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eaa:	4b10      	ldr	r3, [pc, #64]	@ (8000eec <HAL_RCC_OscConfig+0x478>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb0:	f7ff fcee 	bl	8000890 <HAL_GetTick>
 8000eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000eb6:	e008      	b.n	8000eca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eb8:	f7ff fcea 	bl	8000890 <HAL_GetTick>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d901      	bls.n	8000eca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	e045      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000eca:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <HAL_RCC_OscConfig+0x470>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d1f0      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x444>
 8000ed6:	e03d      	b.n	8000f54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d107      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e038      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
 8000ee4:	40023800 	.word	0x40023800
 8000ee8:	40007000 	.word	0x40007000
 8000eec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f60 <HAL_RCC_OscConfig+0x4ec>)
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	699b      	ldr	r3, [r3, #24]
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d028      	beq.n	8000f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d121      	bne.n	8000f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d11a      	bne.n	8000f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8000f20:	4013      	ands	r3, r2
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000f26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d111      	bne.n	8000f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f36:	085b      	lsrs	r3, r3, #1
 8000f38:	3b01      	subs	r3, #1
 8000f3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d107      	bne.n	8000f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d001      	beq.n	8000f54 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	e000      	b.n	8000f56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3718      	adds	r7, #24
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40023800 	.word	0x40023800

08000f64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d101      	bne.n	8000f78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f74:	2301      	movs	r3, #1
 8000f76:	e0cc      	b.n	8001112 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f78:	4b68      	ldr	r3, [pc, #416]	@ (800111c <HAL_RCC_ClockConfig+0x1b8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0307 	and.w	r3, r3, #7
 8000f80:	683a      	ldr	r2, [r7, #0]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d90c      	bls.n	8000fa0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f86:	4b65      	ldr	r3, [pc, #404]	@ (800111c <HAL_RCC_ClockConfig+0x1b8>)
 8000f88:	683a      	ldr	r2, [r7, #0]
 8000f8a:	b2d2      	uxtb	r2, r2
 8000f8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f8e:	4b63      	ldr	r3, [pc, #396]	@ (800111c <HAL_RCC_ClockConfig+0x1b8>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f003 0307 	and.w	r3, r3, #7
 8000f96:	683a      	ldr	r2, [r7, #0]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d001      	beq.n	8000fa0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e0b8      	b.n	8001112 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 0302 	and.w	r3, r3, #2
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d020      	beq.n	8000fee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0304 	and.w	r3, r3, #4
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d005      	beq.n	8000fc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fb8:	4b59      	ldr	r3, [pc, #356]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	4a58      	ldr	r2, [pc, #352]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8000fbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8000fc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f003 0308 	and.w	r3, r3, #8
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d005      	beq.n	8000fdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000fd0:	4b53      	ldr	r3, [pc, #332]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	4a52      	ldr	r2, [pc, #328]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8000fd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8000fda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fdc:	4b50      	ldr	r3, [pc, #320]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	494d      	ldr	r1, [pc, #308]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8000fea:	4313      	orrs	r3, r2
 8000fec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d044      	beq.n	8001084 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d107      	bne.n	8001012 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001002:	4b47      	ldr	r3, [pc, #284]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800100a:	2b00      	cmp	r3, #0
 800100c:	d119      	bne.n	8001042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
 8001010:	e07f      	b.n	8001112 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	2b02      	cmp	r3, #2
 8001018:	d003      	beq.n	8001022 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800101e:	2b03      	cmp	r3, #3
 8001020:	d107      	bne.n	8001032 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001022:	4b3f      	ldr	r3, [pc, #252]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d109      	bne.n	8001042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e06f      	b.n	8001112 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001032:	4b3b      	ldr	r3, [pc, #236]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e067      	b.n	8001112 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001042:	4b37      	ldr	r3, [pc, #220]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	f023 0203 	bic.w	r2, r3, #3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	4934      	ldr	r1, [pc, #208]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8001050:	4313      	orrs	r3, r2
 8001052:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001054:	f7ff fc1c 	bl	8000890 <HAL_GetTick>
 8001058:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800105a:	e00a      	b.n	8001072 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800105c:	f7ff fc18 	bl	8000890 <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800106a:	4293      	cmp	r3, r2
 800106c:	d901      	bls.n	8001072 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800106e:	2303      	movs	r3, #3
 8001070:	e04f      	b.n	8001112 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001072:	4b2b      	ldr	r3, [pc, #172]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	f003 020c 	and.w	r2, r3, #12
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	429a      	cmp	r2, r3
 8001082:	d1eb      	bne.n	800105c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001084:	4b25      	ldr	r3, [pc, #148]	@ (800111c <HAL_RCC_ClockConfig+0x1b8>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 0307 	and.w	r3, r3, #7
 800108c:	683a      	ldr	r2, [r7, #0]
 800108e:	429a      	cmp	r2, r3
 8001090:	d20c      	bcs.n	80010ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001092:	4b22      	ldr	r3, [pc, #136]	@ (800111c <HAL_RCC_ClockConfig+0x1b8>)
 8001094:	683a      	ldr	r2, [r7, #0]
 8001096:	b2d2      	uxtb	r2, r2
 8001098:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800109a:	4b20      	ldr	r3, [pc, #128]	@ (800111c <HAL_RCC_ClockConfig+0x1b8>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d001      	beq.n	80010ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e032      	b.n	8001112 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f003 0304 	and.w	r3, r3, #4
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d008      	beq.n	80010ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010b8:	4b19      	ldr	r3, [pc, #100]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	4916      	ldr	r1, [pc, #88]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 80010c6:	4313      	orrs	r3, r2
 80010c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f003 0308 	and.w	r3, r3, #8
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d009      	beq.n	80010ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80010d6:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	691b      	ldr	r3, [r3, #16]
 80010e2:	00db      	lsls	r3, r3, #3
 80010e4:	490e      	ldr	r1, [pc, #56]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 80010e6:	4313      	orrs	r3, r2
 80010e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010ea:	f000 f821 	bl	8001130 <HAL_RCC_GetSysClockFreq>
 80010ee:	4602      	mov	r2, r0
 80010f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001120 <HAL_RCC_ClockConfig+0x1bc>)
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	091b      	lsrs	r3, r3, #4
 80010f6:	f003 030f 	and.w	r3, r3, #15
 80010fa:	490a      	ldr	r1, [pc, #40]	@ (8001124 <HAL_RCC_ClockConfig+0x1c0>)
 80010fc:	5ccb      	ldrb	r3, [r1, r3]
 80010fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001102:	4a09      	ldr	r2, [pc, #36]	@ (8001128 <HAL_RCC_ClockConfig+0x1c4>)
 8001104:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001106:	4b09      	ldr	r3, [pc, #36]	@ (800112c <HAL_RCC_ClockConfig+0x1c8>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fb7c 	bl	8000808 <HAL_InitTick>

  return HAL_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40023c00 	.word	0x40023c00
 8001120:	40023800 	.word	0x40023800
 8001124:	080014d8 	.word	0x080014d8
 8001128:	20000000 	.word	0x20000000
 800112c:	20000004 	.word	0x20000004

08001130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001134:	b090      	sub	sp, #64	@ 0x40
 8001136:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001138:	2300      	movs	r3, #0
 800113a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800113c:	2300      	movs	r3, #0
 800113e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001140:	2300      	movs	r3, #0
 8001142:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001144:	2300      	movs	r3, #0
 8001146:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001148:	4b59      	ldr	r3, [pc, #356]	@ (80012b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	f003 030c 	and.w	r3, r3, #12
 8001150:	2b08      	cmp	r3, #8
 8001152:	d00d      	beq.n	8001170 <HAL_RCC_GetSysClockFreq+0x40>
 8001154:	2b08      	cmp	r3, #8
 8001156:	f200 80a1 	bhi.w	800129c <HAL_RCC_GetSysClockFreq+0x16c>
 800115a:	2b00      	cmp	r3, #0
 800115c:	d002      	beq.n	8001164 <HAL_RCC_GetSysClockFreq+0x34>
 800115e:	2b04      	cmp	r3, #4
 8001160:	d003      	beq.n	800116a <HAL_RCC_GetSysClockFreq+0x3a>
 8001162:	e09b      	b.n	800129c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001164:	4b53      	ldr	r3, [pc, #332]	@ (80012b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001166:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001168:	e09b      	b.n	80012a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800116a:	4b53      	ldr	r3, [pc, #332]	@ (80012b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800116c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800116e:	e098      	b.n	80012a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001170:	4b4f      	ldr	r3, [pc, #316]	@ (80012b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001178:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800117a:	4b4d      	ldr	r3, [pc, #308]	@ (80012b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d028      	beq.n	80011d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001186:	4b4a      	ldr	r3, [pc, #296]	@ (80012b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	099b      	lsrs	r3, r3, #6
 800118c:	2200      	movs	r2, #0
 800118e:	623b      	str	r3, [r7, #32]
 8001190:	627a      	str	r2, [r7, #36]	@ 0x24
 8001192:	6a3b      	ldr	r3, [r7, #32]
 8001194:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001198:	2100      	movs	r1, #0
 800119a:	4b47      	ldr	r3, [pc, #284]	@ (80012b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800119c:	fb03 f201 	mul.w	r2, r3, r1
 80011a0:	2300      	movs	r3, #0
 80011a2:	fb00 f303 	mul.w	r3, r0, r3
 80011a6:	4413      	add	r3, r2
 80011a8:	4a43      	ldr	r2, [pc, #268]	@ (80012b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80011aa:	fba0 1202 	umull	r1, r2, r0, r2
 80011ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80011b0:	460a      	mov	r2, r1
 80011b2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80011b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80011b6:	4413      	add	r3, r2
 80011b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011bc:	2200      	movs	r2, #0
 80011be:	61bb      	str	r3, [r7, #24]
 80011c0:	61fa      	str	r2, [r7, #28]
 80011c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80011c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80011ca:	f7ff f803 	bl	80001d4 <__aeabi_uldivmod>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4613      	mov	r3, r2
 80011d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80011d6:	e053      	b.n	8001280 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011d8:	4b35      	ldr	r3, [pc, #212]	@ (80012b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	099b      	lsrs	r3, r3, #6
 80011de:	2200      	movs	r2, #0
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	617a      	str	r2, [r7, #20]
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80011ea:	f04f 0b00 	mov.w	fp, #0
 80011ee:	4652      	mov	r2, sl
 80011f0:	465b      	mov	r3, fp
 80011f2:	f04f 0000 	mov.w	r0, #0
 80011f6:	f04f 0100 	mov.w	r1, #0
 80011fa:	0159      	lsls	r1, r3, #5
 80011fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001200:	0150      	lsls	r0, r2, #5
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	ebb2 080a 	subs.w	r8, r2, sl
 800120a:	eb63 090b 	sbc.w	r9, r3, fp
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	f04f 0300 	mov.w	r3, #0
 8001216:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800121a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800121e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001222:	ebb2 0408 	subs.w	r4, r2, r8
 8001226:	eb63 0509 	sbc.w	r5, r3, r9
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	f04f 0300 	mov.w	r3, #0
 8001232:	00eb      	lsls	r3, r5, #3
 8001234:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001238:	00e2      	lsls	r2, r4, #3
 800123a:	4614      	mov	r4, r2
 800123c:	461d      	mov	r5, r3
 800123e:	eb14 030a 	adds.w	r3, r4, sl
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	eb45 030b 	adc.w	r3, r5, fp
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	f04f 0300 	mov.w	r3, #0
 8001252:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001256:	4629      	mov	r1, r5
 8001258:	028b      	lsls	r3, r1, #10
 800125a:	4621      	mov	r1, r4
 800125c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001260:	4621      	mov	r1, r4
 8001262:	028a      	lsls	r2, r1, #10
 8001264:	4610      	mov	r0, r2
 8001266:	4619      	mov	r1, r3
 8001268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800126a:	2200      	movs	r2, #0
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	60fa      	str	r2, [r7, #12]
 8001270:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001274:	f7fe ffae 	bl	80001d4 <__aeabi_uldivmod>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4613      	mov	r3, r2
 800127e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001280:	4b0b      	ldr	r3, [pc, #44]	@ (80012b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	0c1b      	lsrs	r3, r3, #16
 8001286:	f003 0303 	and.w	r3, r3, #3
 800128a:	3301      	adds	r3, #1
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001290:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001294:	fbb2 f3f3 	udiv	r3, r2, r3
 8001298:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800129a:	e002      	b.n	80012a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800129c:	4b05      	ldr	r3, [pc, #20]	@ (80012b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800129e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80012a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3740      	adds	r7, #64	@ 0x40
 80012a8:	46bd      	mov	sp, r7
 80012aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80012ae:	bf00      	nop
 80012b0:	40023800 	.word	0x40023800
 80012b4:	00f42400 	.word	0x00f42400
 80012b8:	017d7840 	.word	0x017d7840

080012bc <ADC_Reader_Init_DMA>:
#include "stm32f4xx.h"

volatile uint16_t adc_dma_buffer[2];  // DMA ile doldurulacak

void ADC_Reader_Init_DMA(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
    // 1. GPIOA saat ve analog moda al
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80012c0:	4b43      	ldr	r3, [pc, #268]	@ (80013d0 <ADC_Reader_Init_DMA+0x114>)
 80012c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c4:	4a42      	ldr	r2, [pc, #264]	@ (80013d0 <ADC_Reader_Init_DMA+0x114>)
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	6313      	str	r3, [r2, #48]	@ 0x30
    GPIOA->MODER |= (3 << (0 * 2)) | (3 << (1 * 2));  // PA0 & PA1 analog
 80012cc:	4b41      	ldr	r3, [pc, #260]	@ (80013d4 <ADC_Reader_Init_DMA+0x118>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a40      	ldr	r2, [pc, #256]	@ (80013d4 <ADC_Reader_Init_DMA+0x118>)
 80012d2:	f043 030f 	orr.w	r3, r3, #15
 80012d6:	6013      	str	r3, [r2, #0]

    // 2. DMA2 saatini aç (ADC1 için DMA2 Stream 0 kullanılır)
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80012d8:	4b3d      	ldr	r3, [pc, #244]	@ (80013d0 <ADC_Reader_Init_DMA+0x114>)
 80012da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012dc:	4a3c      	ldr	r2, [pc, #240]	@ (80013d0 <ADC_Reader_Init_DMA+0x114>)
 80012de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012e2:	6313      	str	r3, [r2, #48]	@ 0x30

    // 3. ADC1 saatini aç
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80012e4:	4b3a      	ldr	r3, [pc, #232]	@ (80013d0 <ADC_Reader_Init_DMA+0x114>)
 80012e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012e8:	4a39      	ldr	r2, [pc, #228]	@ (80013d0 <ADC_Reader_Init_DMA+0x114>)
 80012ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012ee:	6453      	str	r3, [r2, #68]	@ 0x44

    // 4. ADC ortak clock prescaler ayarı (PCLK2 / 4)
    ADC->CCR &= ~ADC_CCR_ADCPRE;
 80012f0:	4b39      	ldr	r3, [pc, #228]	@ (80013d8 <ADC_Reader_Init_DMA+0x11c>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	4a38      	ldr	r2, [pc, #224]	@ (80013d8 <ADC_Reader_Init_DMA+0x11c>)
 80012f6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80012fa:	6053      	str	r3, [r2, #4]
    ADC->CCR |= (1 << 16); // PCLK2 / 4
 80012fc:	4b36      	ldr	r3, [pc, #216]	@ (80013d8 <ADC_Reader_Init_DMA+0x11c>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	4a35      	ldr	r2, [pc, #212]	@ (80013d8 <ADC_Reader_Init_DMA+0x11c>)
 8001302:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001306:	6053      	str	r3, [r2, #4]

    // 5. DMA2 Stream 0 konfigürasyonu (ADC1 için)
    DMA2_Stream0->CR &= ~DMA_SxCR_EN; // önce DMA'yı kapat
 8001308:	4b34      	ldr	r3, [pc, #208]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a33      	ldr	r2, [pc, #204]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 800130e:	f023 0301 	bic.w	r3, r3, #1
 8001312:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream0->CR & DMA_SxCR_EN); // emin olmak için bekle
 8001314:	bf00      	nop
 8001316:	4b31      	ldr	r3, [pc, #196]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	2b00      	cmp	r3, #0
 8001320:	d1f9      	bne.n	8001316 <ADC_Reader_Init_DMA+0x5a>

    DMA2_Stream0->PAR = (uint32_t)&ADC1->DR;
 8001322:	4b2e      	ldr	r3, [pc, #184]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 8001324:	4a2e      	ldr	r2, [pc, #184]	@ (80013e0 <ADC_Reader_Init_DMA+0x124>)
 8001326:	609a      	str	r2, [r3, #8]
    DMA2_Stream0->M0AR = (uint32_t)adc_dma_buffer;
 8001328:	4b2c      	ldr	r3, [pc, #176]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 800132a:	4a2e      	ldr	r2, [pc, #184]	@ (80013e4 <ADC_Reader_Init_DMA+0x128>)
 800132c:	60da      	str	r2, [r3, #12]
    DMA2_Stream0->NDTR = 2;  // 2 kanal veri
 800132e:	4b2b      	ldr	r3, [pc, #172]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 8001330:	2202      	movs	r2, #2
 8001332:	605a      	str	r2, [r3, #4]

    DMA2_Stream0->CR = 0;
 8001334:	4b29      	ldr	r3, [pc, #164]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
    DMA2_Stream0->CR |= (0 << 25);  // Channel 0 (ADC1)
 800133a:	4b28      	ldr	r3, [pc, #160]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 800133c:	4a27      	ldr	r2, [pc, #156]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= DMA_SxCR_MINC     // Memory increment
 8001342:	4b26      	ldr	r3, [pc, #152]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a25      	ldr	r2, [pc, #148]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 8001348:	f443 330b 	orr.w	r3, r3, #142336	@ 0x22c00
 800134c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001350:	6013      	str	r3, [r2, #0]
                      | DMA_SxCR_CIRC     // Circular mode
                      | DMA_SxCR_PSIZE_0  // 16-bit peripheral
                      | DMA_SxCR_MSIZE_0  // 16-bit memory
                      | DMA_SxCR_PL_1;    // High priority

    DMA2_Stream0->FCR = 0; // FIFO devre dışı (direct mode)
 8001352:	4b22      	ldr	r3, [pc, #136]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 8001354:	2200      	movs	r2, #0
 8001356:	615a      	str	r2, [r3, #20]

    DMA2_Stream0->CR |= DMA_SxCR_EN;
 8001358:	4b20      	ldr	r3, [pc, #128]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a1f      	ldr	r2, [pc, #124]	@ (80013dc <ADC_Reader_Init_DMA+0x120>)
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	6013      	str	r3, [r2, #0]

    // 6. ADC ayarları
    ADC1->CR2 &= ~ADC_CR2_CONT;  // Tek çevrim
 8001364:	4b20      	ldr	r3, [pc, #128]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	4a1f      	ldr	r2, [pc, #124]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 800136a:	f023 0302 	bic.w	r3, r3, #2
 800136e:	6093      	str	r3, [r2, #8]
    ADC1->CR1 |= ADC_CR1_SCAN;   // Çok kanallı okuma (scan mode)
 8001370:	4b1d      	ldr	r3, [pc, #116]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	4a1c      	ldr	r2, [pc, #112]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 8001376:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800137a:	6053      	str	r3, [r2, #4]
    ADC1->CR2 |= ADC_CR2_CONT;  // ADC sürekli çevrim moduna alınır
 800137c:	4b1a      	ldr	r3, [pc, #104]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	4a19      	ldr	r2, [pc, #100]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 8001382:	f043 0302 	orr.w	r3, r3, #2
 8001386:	6093      	str	r3, [r2, #8]

    // Sıralama: SQR3[4:0] = kanal 0 (VOUT), SQR3[9:5] = kanal 1 (IOUT)
    ADC1->SQR1 = (1 << 20);  // L[3:0] = 1 → 2 kanal
 8001388:	4b17      	ldr	r3, [pc, #92]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 800138a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800138e:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADC1->SQR3 = (ADC_CHANNEL_VOUT << 0) | (ADC_CHANNEL_IOUT << 5);
 8001390:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 8001392:	2220      	movs	r2, #32
 8001394:	635a      	str	r2, [r3, #52]	@ 0x34

    // Örnekleme süresi: her kanal için 84 clk
    ADC1->SMPR2 |= (7 << (0 * 3)) | (7 << (1 * 3));  // IN0 ve IN1
 8001396:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 8001398:	691b      	ldr	r3, [r3, #16]
 800139a:	4a13      	ldr	r2, [pc, #76]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 800139c:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 80013a0:	6113      	str	r3, [r2, #16]

    // DMA ayarları ADC içinde
    ADC1->CR2 |= ADC_CR2_DMA | ADC_CR2_DDS;  // DMA + sürekli istek
 80013a2:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	4a10      	ldr	r2, [pc, #64]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 80013a8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80013ac:	6093      	str	r3, [r2, #8]

    // ADC etkinleştir
    ADC1->CR2 |= ADC_CR2_ADON;
 80013ae:	4b0e      	ldr	r3, [pc, #56]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	4a0d      	ldr	r2, [pc, #52]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6093      	str	r3, [r2, #8]

    // 7. ADC çevrim başlat
    ADC1->CR2 |= ADC_CR2_SWSTART;
 80013ba:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <ADC_Reader_Init_DMA+0x12c>)
 80013c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80013c4:	6093      	str	r3, [r2, #8]
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40020000 	.word	0x40020000
 80013d8:	40012300 	.word	0x40012300
 80013dc:	40026410 	.word	0x40026410
 80013e0:	4001204c 	.word	0x4001204c
 80013e4:	20000044 	.word	0x20000044
 80013e8:	40012000 	.word	0x40012000

080013ec <Sensor_ConvertToVoltage>:
 *      Author: 90545
 */
#include "sensor_converter.h"

float Sensor_ConvertToVoltage(uint16_t adc_val)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	80fb      	strh	r3, [r7, #6]
    float v_adc = ((float)adc_val * ADC_VREF) / ADC_RESOLUTION;
 80013f6:	88fb      	ldrh	r3, [r7, #6]
 80013f8:	ee07 3a90 	vmov	s15, r3
 80013fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001400:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001430 <Sensor_ConvertToVoltage+0x44>
 8001404:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001408:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001434 <Sensor_ConvertToVoltage+0x48>
 800140c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001410:	edc7 7a03 	vstr	s15, [r7, #12]
    return v_adc * VOLTAGE_DIVIDER_GAIN;
 8001414:	edd7 7a03 	vldr	s15, [r7, #12]
 8001418:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 800141c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001420:	eeb0 0a67 	vmov.f32	s0, s15
 8001424:	3714      	adds	r7, #20
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	40533333 	.word	0x40533333
 8001434:	457ff000 	.word	0x457ff000

08001438 <Sensor_ConvertToCurrent>:

float Sensor_ConvertToCurrent(uint16_t adc_val)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	4603      	mov	r3, r0
 8001440:	80fb      	strh	r3, [r7, #6]
    return ((float)adc_val) * CURRENT_CALC_FACTOR;
 8001442:	88fb      	ldrh	r3, [r7, #6]
 8001444:	ee07 3a90 	vmov	s15, r3
 8001448:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800144c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001464 <Sensor_ConvertToCurrent+0x2c>
 8001450:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001454:	eeb0 0a67 	vmov.f32	s0, s15
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	3ad34067 	.word	0x3ad34067

08001468 <memset>:
 8001468:	4402      	add	r2, r0
 800146a:	4603      	mov	r3, r0
 800146c:	4293      	cmp	r3, r2
 800146e:	d100      	bne.n	8001472 <memset+0xa>
 8001470:	4770      	bx	lr
 8001472:	f803 1b01 	strb.w	r1, [r3], #1
 8001476:	e7f9      	b.n	800146c <memset+0x4>

08001478 <__libc_init_array>:
 8001478:	b570      	push	{r4, r5, r6, lr}
 800147a:	4d0d      	ldr	r5, [pc, #52]	@ (80014b0 <__libc_init_array+0x38>)
 800147c:	4c0d      	ldr	r4, [pc, #52]	@ (80014b4 <__libc_init_array+0x3c>)
 800147e:	1b64      	subs	r4, r4, r5
 8001480:	10a4      	asrs	r4, r4, #2
 8001482:	2600      	movs	r6, #0
 8001484:	42a6      	cmp	r6, r4
 8001486:	d109      	bne.n	800149c <__libc_init_array+0x24>
 8001488:	4d0b      	ldr	r5, [pc, #44]	@ (80014b8 <__libc_init_array+0x40>)
 800148a:	4c0c      	ldr	r4, [pc, #48]	@ (80014bc <__libc_init_array+0x44>)
 800148c:	f000 f818 	bl	80014c0 <_init>
 8001490:	1b64      	subs	r4, r4, r5
 8001492:	10a4      	asrs	r4, r4, #2
 8001494:	2600      	movs	r6, #0
 8001496:	42a6      	cmp	r6, r4
 8001498:	d105      	bne.n	80014a6 <__libc_init_array+0x2e>
 800149a:	bd70      	pop	{r4, r5, r6, pc}
 800149c:	f855 3b04 	ldr.w	r3, [r5], #4
 80014a0:	4798      	blx	r3
 80014a2:	3601      	adds	r6, #1
 80014a4:	e7ee      	b.n	8001484 <__libc_init_array+0xc>
 80014a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80014aa:	4798      	blx	r3
 80014ac:	3601      	adds	r6, #1
 80014ae:	e7f2      	b.n	8001496 <__libc_init_array+0x1e>
 80014b0:	080014f0 	.word	0x080014f0
 80014b4:	080014f0 	.word	0x080014f0
 80014b8:	080014f0 	.word	0x080014f0
 80014bc:	080014f4 	.word	0x080014f4

080014c0 <_init>:
 80014c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014c2:	bf00      	nop
 80014c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014c6:	bc08      	pop	{r3}
 80014c8:	469e      	mov	lr, r3
 80014ca:	4770      	bx	lr

080014cc <_fini>:
 80014cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ce:	bf00      	nop
 80014d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014d2:	bc08      	pop	{r3}
 80014d4:	469e      	mov	lr, r3
 80014d6:	4770      	bx	lr
