<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="klm_scrod_b2tt.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="klm_scrod.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="klm_scrod.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="klm_scrod.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="klm_scrod.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="klm_scrod.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="klm_scrod.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="klm_scrod.ngd"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="klm_scrod.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="klm_scrod.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="klm_scrod.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="klm_scrod.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="klm_scrod.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="klm_scrod.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="klm_scrod.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="klm_scrod.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="klm_scrod.xpi"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="klm_scrod_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="klm_scrod_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="klm_scrod_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="klm_scrod_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="klm_scrod_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="klm_scrod_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="klm_scrod_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="klm_scrod_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="klm_scrod_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="klm_scrod_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="klm_scrod_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="klm_scrod_usage.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="smartxplorer_results"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="smartxplorer_setup"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1403274105" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1403274105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403274105" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-431233265241321257" xil_pn:start_ts="1403274105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403274105" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2827791916242064860" xil_pn:start_ts="1403274105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403274105" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1403274105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403274105" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-877541635621212455" xil_pn:start_ts="1403274105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403274105" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221826088" xil_pn:start_ts="1403274105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403274105" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4771010031318889190" xil_pn:start_ts="1403274105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403274105" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3594934539959751235" xil_pn:start_ts="1403274105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413292713" xil_pn:in_ck="-7495912421794421580" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119199784824191712" xil_pn:start_ts="1413292713">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413306281" xil_pn:in_ck="7805444505622432394" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7707150941359181014" xil_pn:start_ts="1413306271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="klm_scrod.bld"/>
      <outfile xil_pn:name="klm_scrod.ngd"/>
      <outfile xil_pn:name="klm_scrod_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1413306368" xil_pn:in_ck="6475435074530197145" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6392316745860629401" xil_pn:start_ts="1413306281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="klm_scrod.pcf"/>
      <outfile xil_pn:name="klm_scrod_map.map"/>
      <outfile xil_pn:name="klm_scrod_map.mrp"/>
      <outfile xil_pn:name="klm_scrod_map.ncd"/>
      <outfile xil_pn:name="klm_scrod_map.ngm"/>
      <outfile xil_pn:name="klm_scrod_map.xrpt"/>
      <outfile xil_pn:name="klm_scrod_summary.xml"/>
      <outfile xil_pn:name="klm_scrod_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1413306462" xil_pn:in_ck="-6672117199906360782" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-5532773532809494528" xil_pn:start_ts="1413306368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="klm_scrod.ncd"/>
      <outfile xil_pn:name="klm_scrod.pad"/>
      <outfile xil_pn:name="klm_scrod.par"/>
      <outfile xil_pn:name="klm_scrod.ptwx"/>
      <outfile xil_pn:name="klm_scrod.unroutes"/>
      <outfile xil_pn:name="klm_scrod.xpi"/>
      <outfile xil_pn:name="klm_scrod_pad.csv"/>
      <outfile xil_pn:name="klm_scrod_pad.txt"/>
      <outfile xil_pn:name="klm_scrod_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1413308855" xil_pn:in_ck="-373197825322920735" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-7011406494891320952" xil_pn:start_ts="1413308828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="klm_scrod.bgn"/>
      <outfile xil_pn:name="klm_scrod.bit"/>
      <outfile xil_pn:name="klm_scrod.drc"/>
      <outfile xil_pn:name="klm_scrod.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1413306462" xil_pn:in_ck="6475435074530197013" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1413306448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="klm_scrod.twr"/>
      <outfile xil_pn:name="klm_scrod.twx"/>
    </transform>
    <transform xil_pn:end_ts="1413305110" xil_pn:in_ck="-373197825322920603" xil_pn:name="TRAN_SmartXplorer" xil_pn:prop_ck="-4875218390153404968" xil_pn:start_ts="1413305109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="smartxplorer_results"/>
      <outfile xil_pn:name="smartxplorer_setup"/>
    </transform>
    <transform xil_pn:end_ts="1413305658" xil_pn:in_ck="-373197825322920603" xil_pn:name="TRAN_CopySmartXplorerResult" xil_pn:start_ts="1413305658">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
