#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Aug 21 16:00:58 2023
# Process ID: 30920
# Current directory: C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.runs/design_1_vadd_0_0_synth_1
# Command line: vivado.exe -log design_1_vadd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vadd_0_0.tcl
# Log file: C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.runs/design_1_vadd_0_0_synth_1/design_1_vadd_0_0.vds
# Journal file: C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.runs/design_1_vadd_0_0_synth_1\vivado.jou
# Running On: Mus, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 33546 MB
#-----------------------------------------------------------
source design_1_vadd_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 473.746 ; gain = 163.254
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/vadd_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_vadd_0_0
Command: synth_design -top design_1_vadd_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1859.523 ; gain = 339.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_vadd_0_0' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ip/design_1_vadd_0_0/synth/design_1_vadd_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vadd' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd.v:9]
INFO: [Synth 8-6157] synthesizing module 'vadd_control_s_axi' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_control_s_axi.v:225]
INFO: [Synth 8-6155] done synthesizing module 'vadd_control_s_axi' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_store' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_fifo' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_srl' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_srl' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_fifo' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_fifo__parameterized0' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_mem' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_mem' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_fifo__parameterized0' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_fifo__parameterized1' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_srl__parameterized0' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_srl__parameterized0' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_fifo__parameterized1' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_fifo__parameterized2' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_srl__parameterized1' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_srl__parameterized1' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_fifo__parameterized2' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_store' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_load' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_fifo__parameterized3' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_mem__parameterized0' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_mem__parameterized0' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_fifo__parameterized3' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_load' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_write' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_burst_converter' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_reg_slice' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_reg_slice' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_burst_converter' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_fifo__parameterized4' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_srl__parameterized2' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_srl__parameterized2' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_fifo__parameterized4' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_throttle' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_reg_slice__parameterized0' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_fifo__parameterized5' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_srl__parameterized3' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_srl__parameterized3' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_fifo__parameterized5' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_fifo__parameterized6' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_srl__parameterized4' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_srl__parameterized4' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_fifo__parameterized6' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_throttle' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_reg_slice__parameterized1' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_write' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_read' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'vadd_gmem_m_axi_reg_slice__parameterized2' [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi_read' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'vadd_gmem_m_axi' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_gmem_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'vadd' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vadd_0_0' (0#1) [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ip/design_1_vadd_0_0/synth/design_1_vadd_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ipshared/4072/hdl/verilog/vadd_control_s_axi.v:303]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module vadd_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module vadd_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module vadd_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module vadd_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module vadd_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module vadd_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module vadd_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module vadd_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module vadd_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module vadd_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1975.332 ; gain = 455.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1993.219 ; gain = 472.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1993.219 ; gain = 472.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1993.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ip/design_1_vadd_0_0/constraints/vadd_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2109.578 ; gain = 0.055
Finished Parsing XDC File [c:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.gen/sources_1/bd/design_1/ip/design_1_vadd_0_0/constraints/vadd_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.runs/design_1_vadd_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.runs/design_1_vadd_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2109.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2109.578 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2109.578 ; gain = 589.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2109.578 ; gain = 589.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.runs/design_1_vadd_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2109.578 ; gain = 589.277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'vadd_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'vadd_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vadd_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vadd_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vadd_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vadd_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'vadd_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'vadd_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'vadd_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'vadd_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'vadd_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'vadd_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2109.578 ; gain = 589.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   63 Bit       Adders := 2     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 10    
	               63 Bit    Registers := 3     
	               62 Bit    Registers := 4     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 13    
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 72    
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	  21 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 17    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 17    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 63    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 86    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module vadd_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module vadd_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module vadd_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module vadd_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module vadd_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module vadd_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module vadd_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module vadd_gmem_m_axi_write is either unconnected or has no load
INFO: [Synth 8-7082] The signal gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module vadd.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module vadd.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 2109.578 ; gain = 589.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|inst        | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:30 . Memory (MB): peak = 2532.445 ; gain = 1012.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:38 . Memory (MB): peak = 2631.207 ; gain = 1110.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|inst        | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:39 . Memory (MB): peak = 2649.316 ; gain = 1129.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:48 . Memory (MB): peak = 2649.316 ; gain = 1129.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:48 . Memory (MB): peak = 2649.316 ; gain = 1129.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:48 . Memory (MB): peak = 2649.316 ; gain = 1129.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:48 . Memory (MB): peak = 2649.316 ; gain = 1129.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:48 . Memory (MB): peak = 2649.316 ; gain = 1129.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:48 . Memory (MB): peak = 2649.316 ; gain = 1129.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    80|
|2     |LUT1     |    50|
|3     |LUT2     |   177|
|4     |LUT3     |   632|
|5     |LUT4     |   318|
|6     |LUT5     |   190|
|7     |LUT6     |   244|
|8     |RAMB18E2 |     2|
|10    |SRL16E   |   238|
|11    |FDRE     |  2509|
|12    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:48 . Memory (MB): peak = 2649.316 ; gain = 1129.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:36 . Memory (MB): peak = 2649.316 ; gain = 1012.656
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:49 . Memory (MB): peak = 2649.316 ; gain = 1129.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2652.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2666.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 99aaea47
INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 2666.000 ; gain = 2119.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.runs/design_1_vadd_0_0_synth_1/design_1_vadd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_vadd_0_0, cache-ID = 25ba4fed3d2f9080
INFO: [Coretcl 2-1174] Renamed 37 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/workshop_3.runs/design_1_vadd_0_0_synth_1/design_1_vadd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_vadd_0_0_utilization_synth.rpt -pb design_1_vadd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 21 16:03:21 2023...
