// Seed: 1520297240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
  ;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    input  wire  id_2[-1 : -1 'b0],
    output logic id_3
);
  assign id_3 = -1'b0;
  always begin : LABEL_0
    id_3 <= id_1;
  end
  supply0 [-1 'b0 : -1] id_5;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
