# CA_project
RISC V RTL Implementation
Top Module is main.v
Test-Bench is tb.v
Memory Files are *mem files
Binary of Code to be implemented is in "instruction.mem"
