

================================================================
== Vitis HLS Report for 'lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter'
================================================================
* Date:           Sat Nov  1 14:11:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.597 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_bestMatchFilter  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outValue = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:331]   --->   Operation 6 'alloca' 'outValue' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%compareValue = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 7 'alloca' 'compareValue' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%compareValue_1 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 8 'alloca' 'compareValue_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%compareValue_2 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 9 'alloca' 'compareValue_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%compareValue_3 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 10 'alloca' 'compareValue_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%compareValue_4 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 11 'alloca' 'compareValue_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_size_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:313]   --->   Operation 15 'read' 'input_size_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%compare_window_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %compare_window" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:313]   --->   Operation 16 'read' 'compare_window_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%compare_window_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %compare_window_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:313]   --->   Operation 17 'read' 'compare_window_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%compare_window_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %compare_window_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:313]   --->   Operation 18 'read' 'compare_window_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%compare_window_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %compare_window_3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:313]   --->   Operation 19 'read' 'compare_window_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%compare_window_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %compare_window_4" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:313]   --->   Operation 20 'read' 'compare_window_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%compare_window_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %compare_window_5" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:313]   --->   Operation 21 'read' 'compare_window_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln342 = store i32 %compare_window_5_read, i32 %compareValue_4" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 22 'store' 'store_ln342' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln342 = store i32 %compare_window_4_read, i32 %compareValue_3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 23 'store' 'store_ln342' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln342 = store i32 %compare_window_3_read, i32 %compareValue_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 24 'store' 'store_ln342' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln342 = store i32 %compare_window_2_read, i32 %compareValue_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 25 'store' 'store_ln342' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln342 = store i32 %compare_window_1_read, i32 %compareValue" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 26 'store' 'store_ln342' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln331 = store i32 %compare_window_read, i32 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:331]   --->   Operation 27 'store' 'store_ln331' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln327 = store i32 6, i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 28 'store' 'store_ln327' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln327 = br void %VITIS_LOOP_332_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 29 'br' 'br_ln327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_8 = load i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 30 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%icmp_ln327 = icmp_ult  i32 %i_8, i32 %input_size_2_read" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 31 'icmp' 'icmp_ln327' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327, void %for.inc58.preheader.exitStub, void %VITIS_LOOP_332_2.split_ifconv" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 32 'br' 'br_ln327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.55ns)   --->   "%i_9 = add i32 %i_8, i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 33 'add' 'i_9' <Predicate = (icmp_ln327)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln327 = store i32 %i_9, i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 34 'store' 'store_ln327' <Predicate = (icmp_ln327)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 10.5>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%compare_window_15 = load i32 %compareValue"   --->   Operation 35 'load' 'compare_window_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%compare_window_14 = load i32 %compareValue_1"   --->   Operation 36 'load' 'compare_window_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%compare_window_13 = load i32 %compareValue_2"   --->   Operation 37 'load' 'compare_window_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%compare_window_12 = load i32 %compareValue_3"   --->   Operation 38 'load' 'compare_window_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%compare_window_11 = load i32 %compareValue_4"   --->   Operation 39 'load' 'compare_window_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%outValue_load = load i32 %outValue"   --->   Operation 40 'load' 'outValue_load' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln329 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:329]   --->   Operation 41 'specpipeline' 'specpipeline_ln329' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 42 'specloopname' 'specloopname_ln327' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compareValue_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:336]   --->   Operation 43 'read' 'compareValue_10' <Predicate = (icmp_ln327)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%match_length = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %outValue_load, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:338]   --->   Operation 44 'partselect' 'match_length' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i8 %match_length" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 45 'zext' 'zext_ln342' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%compareLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %compare_window_15, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:343]   --->   Operation 46 'partselect' 'compareLen' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.91ns)   --->   "%icmp_ln344 = icmp_ult  i8 %match_length, i8 %compareLen" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 47 'icmp' 'icmp_ln344' <Predicate = (icmp_ln327)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node best_match_1)   --->   "%best_match = xor i1 %icmp_ln344, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 48 'xor' 'best_match' <Predicate = (icmp_ln327)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%compareLen_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %compare_window_14, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:343]   --->   Operation 49 'partselect' 'compareLen_1' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln344 = add i9 %zext_ln342, i9 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 50 'add' 'add_ln344' <Predicate = (icmp_ln327)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %compareLen_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 51 'zext' 'zext_ln344' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.82ns)   --->   "%icmp_ln344_1 = icmp_ult  i9 %add_ln344, i9 %zext_ln344" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 52 'icmp' 'icmp_ln344_1' <Predicate = (icmp_ln327)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node best_match_1)   --->   "%xor_ln344 = xor i1 %icmp_ln344_1, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 53 'xor' 'xor_ln344' <Predicate = (icmp_ln327)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%compareLen_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %compare_window_13, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:343]   --->   Operation 54 'partselect' 'compareLen_2' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln344_1 = add i9 %zext_ln342, i9 2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 55 'add' 'add_ln344_1' <Predicate = (icmp_ln327)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i8 %compareLen_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 56 'zext' 'zext_ln344_1' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.82ns)   --->   "%icmp_ln344_2 = icmp_ult  i9 %add_ln344_1, i9 %zext_ln344_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 57 'icmp' 'icmp_ln344_2' <Predicate = (icmp_ln327)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node best_match_1)   --->   "%xor_ln344_1 = xor i1 %icmp_ln344_2, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 58 'xor' 'xor_ln344_1' <Predicate = (icmp_ln327)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%compareLen_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %compare_window_12, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:343]   --->   Operation 59 'partselect' 'compareLen_3' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln344_2 = add i9 %zext_ln342, i9 3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 60 'add' 'add_ln344_2' <Predicate = (icmp_ln327)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln344_2 = zext i8 %compareLen_3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 61 'zext' 'zext_ln344_2' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.82ns)   --->   "%icmp_ln344_3 = icmp_ult  i9 %add_ln344_2, i9 %zext_ln344_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 62 'icmp' 'icmp_ln344_3' <Predicate = (icmp_ln327)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node best_match_1)   --->   "%xor_ln344_2 = xor i1 %icmp_ln344_3, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 63 'xor' 'xor_ln344_2' <Predicate = (icmp_ln327)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%compareLen_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %compare_window_11, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:343]   --->   Operation 64 'partselect' 'compareLen_4' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.91ns)   --->   "%add_ln344_3 = add i9 %zext_ln342, i9 4" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 65 'add' 'add_ln344_3' <Predicate = (icmp_ln327)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln344_3 = zext i8 %compareLen_4" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 66 'zext' 'zext_ln344_3' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.82ns)   --->   "%icmp_ln344_4 = icmp_ult  i9 %add_ln344_3, i9 %zext_ln344_3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 67 'icmp' 'icmp_ln344_4' <Predicate = (icmp_ln327)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node best_match_1)   --->   "%xor_ln344_3 = xor i1 %icmp_ln344_4, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 68 'xor' 'xor_ln344_3' <Predicate = (icmp_ln327)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%compareLen_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %compareValue_10, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:343]   --->   Operation 69 'partselect' 'compareLen_5' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.91ns)   --->   "%add_ln344_4 = add i9 %zext_ln342, i9 5" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 70 'add' 'add_ln344_4' <Predicate = (icmp_ln327)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln344_4 = zext i8 %compareLen_5" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 71 'zext' 'zext_ln344_4' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.82ns)   --->   "%icmp_ln344_5 = icmp_ult  i9 %add_ln344_4, i9 %zext_ln344_4" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 72 'icmp' 'icmp_ln344_5' <Predicate = (icmp_ln327)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node best_match_1)   --->   "%xor_ln344_4 = xor i1 %icmp_ln344_5, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 73 'xor' 'xor_ln344_4' <Predicate = (icmp_ln327)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node best_match_1)   --->   "%and_ln344 = and i1 %xor_ln344, i1 %xor_ln344_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 74 'and' 'and_ln344' <Predicate = (icmp_ln327)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node best_match_1)   --->   "%and_ln344_1 = and i1 %and_ln344, i1 %best_match" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 75 'and' 'and_ln344_1' <Predicate = (icmp_ln327)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node best_match_1)   --->   "%and_ln344_2 = and i1 %xor_ln344_3, i1 %xor_ln344_4" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 76 'and' 'and_ln344_2' <Predicate = (icmp_ln327)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node best_match_1)   --->   "%and_ln344_3 = and i1 %and_ln344_2, i1 %xor_ln344_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 77 'and' 'and_ln344_3' <Predicate = (icmp_ln327)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%best_match_1 = and i1 %and_ln344_3, i1 %and_ln344_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 78 'and' 'best_match_1' <Predicate = (icmp_ln327)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node outValue_4)   --->   "%outValue_3 = partset i32 @_ssdm_op_PartSet.i32.i32.i24.i32.i32, i32 %outValue_load, i24 0, i32 8, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:350]   --->   Operation 79 'partset' 'outValue_3' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.69ns) (out node of the LUT)   --->   "%outValue_4 = select i1 %best_match_1, i32 %outValue_load, i32 %outValue_3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344]   --->   Operation 80 'select' 'outValue_4' <Predicate = (icmp_ln327)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln352 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %bestMatchStream, i32 %outValue_4" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:352]   --->   Operation 81 'write' 'write_ln352' <Predicate = (icmp_ln327)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln342 = store i32 %compareValue_10, i32 %compareValue_4" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 82 'store' 'store_ln342' <Predicate = (icmp_ln327)> <Delay = 1.58>
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln342 = store i32 %compare_window_11, i32 %compareValue_3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 83 'store' 'store_ln342' <Predicate = (icmp_ln327)> <Delay = 1.58>
ST_2 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln342 = store i32 %compare_window_12, i32 %compareValue_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 84 'store' 'store_ln342' <Predicate = (icmp_ln327)> <Delay = 1.58>
ST_2 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln342 = store i32 %compare_window_13, i32 %compareValue_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 85 'store' 'store_ln342' <Predicate = (icmp_ln327)> <Delay = 1.58>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln342 = store i32 %compare_window_14, i32 %compareValue" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:342]   --->   Operation 86 'store' 'store_ln342' <Predicate = (icmp_ln327)> <Delay = 1.58>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln331 = store i32 %compare_window_15, i32 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:331]   --->   Operation 87 'store' 'store_ln331' <Predicate = (icmp_ln327)> <Delay = 1.58>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln327 = br void %VITIS_LOOP_332_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 88 'br' 'br_ln327' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%outValue_load_3 = load i32 %outValue"   --->   Operation 89 'load' 'outValue_load_3' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compare_window_12_out, i32 %compare_window_11"   --->   Operation 90 'write' 'write_ln0' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compare_window_13_out, i32 %compare_window_12"   --->   Operation 91 'write' 'write_ln0' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compare_window_14_out, i32 %compare_window_13"   --->   Operation 92 'write' 'write_ln0' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compare_window_15_out, i32 %compare_window_14"   --->   Operation 93 'write' 'write_ln0' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compare_window_16_out, i32 %compare_window_15"   --->   Operation 94 'write' 'write_ln0' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compare_window_17_out, i32 %outValue_load_3"   --->   Operation 95 'write' 'write_ln0' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (!icmp_ln327)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln327', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327) of constant 6 on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327 [39]  (1.588 ns)
	'load' operation 32 bit ('i', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327) on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327 [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln327', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327) [48]  (2.552 ns)
	'store' operation 0 bit ('store_ln327', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327) of variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327 on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327 [100]  (1.588 ns)

 <State 2>: 10.597ns
The critical path consists of the following:
	fifo read operation ('compareValue', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:336) on port 'compressdStream' (/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:336) [54]  (3.549 ns)
	'icmp' operation 1 bit ('icmp_ln344_5', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344) [83]  (1.823 ns)
	'xor' operation 1 bit ('xor_ln344_4', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344) [84]  (0.000 ns)
	'and' operation 1 bit ('and_ln344_2', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344) [87]  (0.000 ns)
	'and' operation 1 bit ('and_ln344_3', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344) [88]  (0.000 ns)
	'and' operation 1 bit ('best_match', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344) [89]  (0.978 ns)
	'select' operation 32 bit ('outValue', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:344) [91]  (0.698 ns)
	fifo write operation ('write_ln352', /root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:352) on port 'bestMatchStream' (/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:352) [92]  (3.549 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
