{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649665615756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649665615756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 13:56:55 2022 " "Processing started: Mon Apr 11 13:56:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649665615756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649665615756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_4_bit -c counter_4_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter_4_bit -c counter_4_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649665615756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649665616062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649665616062 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter_4_bit.v(7) " "Verilog HDL information at counter_4_bit.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/counter_4_bit.v" "" { Text "D:/Maven Learning/Practicals/Lab4/3 4_BIT_COUNTER/rtl/counter_4_bit.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649665622539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/lab4/3 4_bit_counter/rtl/counter_4_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/lab4/3 4_bit_counter/rtl/counter_4_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4_bit " "Found entity 1: counter_4_bit" {  } { { "../rtl/counter_4_bit.v" "" { Text "D:/Maven Learning/Practicals/Lab4/3 4_BIT_COUNTER/rtl/counter_4_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649665622540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649665622540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_4_bit " "Elaborating entity \"counter_4_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649665622563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4_bit.v(12) " "Verilog HDL assignment warning at counter_4_bit.v(12): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/counter_4_bit.v" "" { Text "D:/Maven Learning/Practicals/Lab4/3 4_BIT_COUNTER/rtl/counter_4_bit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649665622564 "|counter_4_bit"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out\[0\]~reg0 out\[0\]~reg0_emulated out\[0\]~1 " "Register \"out\[0\]~reg0\" is converted into an equivalent circuit using register \"out\[0\]~reg0_emulated\" and latch \"out\[0\]~1\"" {  } { { "../rtl/counter_4_bit.v" "" { Text "D:/Maven Learning/Practicals/Lab4/3 4_BIT_COUNTER/rtl/counter_4_bit.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649665622928 "|counter_4_bit|out[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out\[1\]~reg0 out\[1\]~reg0_emulated out\[1\]~5 " "Register \"out\[1\]~reg0\" is converted into an equivalent circuit using register \"out\[1\]~reg0_emulated\" and latch \"out\[1\]~5\"" {  } { { "../rtl/counter_4_bit.v" "" { Text "D:/Maven Learning/Practicals/Lab4/3 4_BIT_COUNTER/rtl/counter_4_bit.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649665622928 "|counter_4_bit|out[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out\[2\]~reg0 out\[2\]~reg0_emulated out\[2\]~9 " "Register \"out\[2\]~reg0\" is converted into an equivalent circuit using register \"out\[2\]~reg0_emulated\" and latch \"out\[2\]~9\"" {  } { { "../rtl/counter_4_bit.v" "" { Text "D:/Maven Learning/Practicals/Lab4/3 4_BIT_COUNTER/rtl/counter_4_bit.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649665622928 "|counter_4_bit|out[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out\[3\]~reg0 out\[3\]~reg0_emulated out\[3\]~13 " "Register \"out\[3\]~reg0\" is converted into an equivalent circuit using register \"out\[3\]~reg0_emulated\" and latch \"out\[3\]~13\"" {  } { { "../rtl/counter_4_bit.v" "" { Text "D:/Maven Learning/Practicals/Lab4/3 4_BIT_COUNTER/rtl/counter_4_bit.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649665622928 "|counter_4_bit|out[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1649665622928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649665622999 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Maven Learning/Practicals/Lab4/3 4_BIT_COUNTER/quartus/output_files/counter_4_bit.map.smsg " "Generated suppressed messages file D:/Maven Learning/Practicals/Lab4/3 4_BIT_COUNTER/quartus/output_files/counter_4_bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649665623149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649665623210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649665623210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649665623227 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649665623227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649665623227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649665623227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649665623238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 13:57:03 2022 " "Processing ended: Mon Apr 11 13:57:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649665623238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649665623238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649665623238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649665623238 ""}
