
Semaphore5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009068  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08009268  08009268  0000a268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093b8  080093b8  0000b1a0  2**0
                  CONTENTS
  4 .ARM          00000008  080093b8  080093b8  0000a3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093c0  080093c0  0000b1a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093c0  080093c0  0000a3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093c4  080093c4  0000a3c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080093c8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000060  08009428  0000b060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000100  080094c8  0000b100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000053e4  200001a0  08009568  0000b1a0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20005584  08009568  0000b584  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000b1a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   000239f8  00000000  00000000  0000b1ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000453b  00000000  00000000  0002ebc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b60  00000000  00000000  00033108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001555  00000000  00000000  00034c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00004ada  00000000  00000000  000361bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020e22  00000000  00000000  0003ac97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00113242  00000000  00000000  0005bab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0016ecfb  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000079b8  00000000  00000000  0016ed40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000068  00000000  00000000  001766f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001a0 	.word	0x200001a0
 800021c:	00000000 	.word	0x00000000
 8000220:	08009250 	.word	0x08009250

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001a4 	.word	0x200001a4
 800023c:	08009250 	.word	0x08009250

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 0 */
uint32_t samples[100];
uint32_t g_avg = 0;
volatile bool restartFlag = false;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin = GPIO_PIN_13){
 80005ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005ee:	80fb      	strh	r3, [r7, #6]
		restartFlag = true;
 80005f0:	4b04      	ldr	r3, [pc, #16]	@ (8000604 <HAL_GPIO_EXTI_Callback+0x24>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	701a      	strb	r2, [r3, #0]
	}
}
 80005f6:	bf00      	nop
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	200009fc 	.word	0x200009fc

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f000 fe51 	bl	80012b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f852 	bl	80006b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 f9c0 	bl	8000998 <MX_GPIO_Init>
  MX_ETH_Init();
 8000618:	f000 f912 	bl	8000840 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800061c:	f000 f95e 	bl	80008dc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000620:	f000 f98c 	bl	800093c <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000624:	f000 f8ba 	bl	800079c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000628:	f004 fd26 	bl	8005078 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of semADC */
  semADCHandle = osSemaphoreNew(1, 0, &semADC_attributes);
 800062c:	4a15      	ldr	r2, [pc, #84]	@ (8000684 <main+0x7c>)
 800062e:	2100      	movs	r1, #0
 8000630:	2001      	movs	r0, #1
 8000632:	f004 fe5f 	bl	80052f4 <osSemaphoreNew>
 8000636:	4603      	mov	r3, r0
 8000638:	4a13      	ldr	r2, [pc, #76]	@ (8000688 <main+0x80>)
 800063a:	6013      	str	r3, [r2, #0]

  /* creation of semSend */
  semSendHandle = osSemaphoreNew(1, 0, &semSend_attributes);
 800063c:	4a13      	ldr	r2, [pc, #76]	@ (800068c <main+0x84>)
 800063e:	2100      	movs	r1, #0
 8000640:	2001      	movs	r0, #1
 8000642:	f004 fe57 	bl	80052f4 <osSemaphoreNew>
 8000646:	4603      	mov	r3, r0
 8000648:	4a11      	ldr	r2, [pc, #68]	@ (8000690 <main+0x88>)
 800064a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskADC */
  TaskADCHandle = osThreadNew(StartADCTask, NULL, &TaskADC_attributes);
 800064c:	4a11      	ldr	r2, [pc, #68]	@ (8000694 <main+0x8c>)
 800064e:	2100      	movs	r1, #0
 8000650:	4811      	ldr	r0, [pc, #68]	@ (8000698 <main+0x90>)
 8000652:	f004 fd7b 	bl	800514c <osThreadNew>
 8000656:	4603      	mov	r3, r0
 8000658:	4a10      	ldr	r2, [pc, #64]	@ (800069c <main+0x94>)
 800065a:	6013      	str	r3, [r2, #0]

  /* creation of TaskCalc */
  TaskCalcHandle = osThreadNew(StartCalcTask, NULL, &TaskCalc_attributes);
 800065c:	4a10      	ldr	r2, [pc, #64]	@ (80006a0 <main+0x98>)
 800065e:	2100      	movs	r1, #0
 8000660:	4810      	ldr	r0, [pc, #64]	@ (80006a4 <main+0x9c>)
 8000662:	f004 fd73 	bl	800514c <osThreadNew>
 8000666:	4603      	mov	r3, r0
 8000668:	4a0f      	ldr	r2, [pc, #60]	@ (80006a8 <main+0xa0>)
 800066a:	6013      	str	r3, [r2, #0]

  /* creation of TaskSend */
  TaskSendHandle = osThreadNew(StartSendTask, NULL, &TaskSend_attributes);
 800066c:	4a0f      	ldr	r2, [pc, #60]	@ (80006ac <main+0xa4>)
 800066e:	2100      	movs	r1, #0
 8000670:	480f      	ldr	r0, [pc, #60]	@ (80006b0 <main+0xa8>)
 8000672:	f004 fd6b 	bl	800514c <osThreadNew>
 8000676:	4603      	mov	r3, r0
 8000678:	4a0e      	ldr	r2, [pc, #56]	@ (80006b4 <main+0xac>)
 800067a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800067c:	f004 fd30 	bl	80050e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000680:	bf00      	nop
 8000682:	e7fd      	b.n	8000680 <main+0x78>
 8000684:	0800934c 	.word	0x0800934c
 8000688:	20000860 	.word	0x20000860
 800068c:	0800935c 	.word	0x0800935c
 8000690:	20000864 	.word	0x20000864
 8000694:	080092e0 	.word	0x080092e0
 8000698:	08000aed 	.word	0x08000aed
 800069c:	20000854 	.word	0x20000854
 80006a0:	08009304 	.word	0x08009304
 80006a4:	08000b49 	.word	0x08000b49
 80006a8:	20000858 	.word	0x20000858
 80006ac:	08009328 	.word	0x08009328
 80006b0:	08000bb9 	.word	0x08000bb9
 80006b4:	2000085c 	.word	0x2000085c

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b094      	sub	sp, #80	@ 0x50
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 031c 	add.w	r3, r7, #28
 80006c2:	2234      	movs	r2, #52	@ 0x34
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f008 f8ec 	bl	80088a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	f107 0308 	add.w	r3, r7, #8
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006dc:	f002 f81a 	bl	8002714 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e0:	4b2c      	ldr	r3, [pc, #176]	@ (8000794 <SystemClock_Config+0xdc>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e4:	4a2b      	ldr	r2, [pc, #172]	@ (8000794 <SystemClock_Config+0xdc>)
 80006e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80006ec:	4b29      	ldr	r3, [pc, #164]	@ (8000794 <SystemClock_Config+0xdc>)
 80006ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006f8:	4b27      	ldr	r3, [pc, #156]	@ (8000798 <SystemClock_Config+0xe0>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000700:	4a25      	ldr	r2, [pc, #148]	@ (8000798 <SystemClock_Config+0xe0>)
 8000702:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000706:	6013      	str	r3, [r2, #0]
 8000708:	4b23      	ldr	r3, [pc, #140]	@ (8000798 <SystemClock_Config+0xe0>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000710:	603b      	str	r3, [r7, #0]
 8000712:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000714:	2301      	movs	r3, #1
 8000716:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000718:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800071c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071e:	2302      	movs	r3, #2
 8000720:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000722:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000726:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000728:	2304      	movs	r3, #4
 800072a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800072c:	2360      	movs	r3, #96	@ 0x60
 800072e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000730:	2302      	movs	r3, #2
 8000732:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000734:	2304      	movs	r3, #4
 8000736:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000738:	2302      	movs	r3, #2
 800073a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800073c:	f107 031c 	add.w	r3, r7, #28
 8000740:	4618      	mov	r0, r3
 8000742:	f002 f847 	bl	80027d4 <HAL_RCC_OscConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800074c:	f000 fa98 	bl	8000c80 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000750:	f001 fff0 	bl	8002734 <HAL_PWREx_EnableOverDrive>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800075a:	f000 fa91 	bl	8000c80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075e:	230f      	movs	r3, #15
 8000760:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000762:	2302      	movs	r3, #2
 8000764:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800076a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800076e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000774:	f107 0308 	add.w	r3, r7, #8
 8000778:	2103      	movs	r1, #3
 800077a:	4618      	mov	r0, r3
 800077c:	f002 fad8 	bl	8002d30 <HAL_RCC_ClockConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000786:	f000 fa7b 	bl	8000c80 <Error_Handler>
  }
}
 800078a:	bf00      	nop
 800078c:	3750      	adds	r7, #80	@ 0x50
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40023800 	.word	0x40023800
 8000798:	40007000 	.word	0x40007000

0800079c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007a2:	463b      	mov	r3, r7
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80007ae:	4b21      	ldr	r3, [pc, #132]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007b0:	4a21      	ldr	r2, [pc, #132]	@ (8000838 <MX_ADC1_Init+0x9c>)
 80007b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007b6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007ce:	4b19      	ldr	r3, [pc, #100]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d6:	4b17      	ldr	r3, [pc, #92]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007d8:	2200      	movs	r2, #0
 80007da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007dc:	4b15      	ldr	r3, [pc, #84]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007de:	4a17      	ldr	r2, [pc, #92]	@ (800083c <MX_ADC1_Init+0xa0>)
 80007e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007e2:	4b14      	ldr	r3, [pc, #80]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007e8:	4b12      	ldr	r3, [pc, #72]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007ea:	2201      	movs	r2, #1
 80007ec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007ee:	4b11      	ldr	r3, [pc, #68]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007fc:	480d      	ldr	r0, [pc, #52]	@ (8000834 <MX_ADC1_Init+0x98>)
 80007fe:	f000 fda9 	bl	8001354 <HAL_ADC_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000808:	f000 fa3a 	bl	8000c80 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800080c:	2309      	movs	r3, #9
 800080e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000810:	2301      	movs	r3, #1
 8000812:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000814:	2300      	movs	r3, #0
 8000816:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000818:	463b      	mov	r3, r7
 800081a:	4619      	mov	r1, r3
 800081c:	4805      	ldr	r0, [pc, #20]	@ (8000834 <MX_ADC1_Init+0x98>)
 800081e:	f000 fddd 	bl	80013dc <HAL_ADC_ConfigChannel>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000828:	f000 fa2a 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800082c:	bf00      	nop
 800082e:	3710      	adds	r7, #16
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	200001f4 	.word	0x200001f4
 8000838:	40012000 	.word	0x40012000
 800083c:	0f000001 	.word	0x0f000001

08000840 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000844:	4b1f      	ldr	r3, [pc, #124]	@ (80008c4 <MX_ETH_Init+0x84>)
 8000846:	4a20      	ldr	r2, [pc, #128]	@ (80008c8 <MX_ETH_Init+0x88>)
 8000848:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800084a:	4b20      	ldr	r3, [pc, #128]	@ (80008cc <MX_ETH_Init+0x8c>)
 800084c:	2200      	movs	r2, #0
 800084e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000850:	4b1e      	ldr	r3, [pc, #120]	@ (80008cc <MX_ETH_Init+0x8c>)
 8000852:	2280      	movs	r2, #128	@ 0x80
 8000854:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000856:	4b1d      	ldr	r3, [pc, #116]	@ (80008cc <MX_ETH_Init+0x8c>)
 8000858:	22e1      	movs	r2, #225	@ 0xe1
 800085a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800085c:	4b1b      	ldr	r3, [pc, #108]	@ (80008cc <MX_ETH_Init+0x8c>)
 800085e:	2200      	movs	r2, #0
 8000860:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000862:	4b1a      	ldr	r3, [pc, #104]	@ (80008cc <MX_ETH_Init+0x8c>)
 8000864:	2200      	movs	r2, #0
 8000866:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000868:	4b18      	ldr	r3, [pc, #96]	@ (80008cc <MX_ETH_Init+0x8c>)
 800086a:	2200      	movs	r2, #0
 800086c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800086e:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <MX_ETH_Init+0x84>)
 8000870:	4a16      	ldr	r2, [pc, #88]	@ (80008cc <MX_ETH_Init+0x8c>)
 8000872:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000874:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <MX_ETH_Init+0x84>)
 8000876:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800087a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800087c:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <MX_ETH_Init+0x84>)
 800087e:	4a14      	ldr	r2, [pc, #80]	@ (80008d0 <MX_ETH_Init+0x90>)
 8000880:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000882:	4b10      	ldr	r3, [pc, #64]	@ (80008c4 <MX_ETH_Init+0x84>)
 8000884:	4a13      	ldr	r2, [pc, #76]	@ (80008d4 <MX_ETH_Init+0x94>)
 8000886:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000888:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <MX_ETH_Init+0x84>)
 800088a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800088e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000890:	480c      	ldr	r0, [pc, #48]	@ (80008c4 <MX_ETH_Init+0x84>)
 8000892:	f001 f8d9 	bl	8001a48 <HAL_ETH_Init>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800089c:	f000 f9f0 	bl	8000c80 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80008a0:	2238      	movs	r2, #56	@ 0x38
 80008a2:	2100      	movs	r1, #0
 80008a4:	480c      	ldr	r0, [pc, #48]	@ (80008d8 <MX_ETH_Init+0x98>)
 80008a6:	f007 fffd 	bl	80088a4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80008aa:	4b0b      	ldr	r3, [pc, #44]	@ (80008d8 <MX_ETH_Init+0x98>)
 80008ac:	2221      	movs	r2, #33	@ 0x21
 80008ae:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80008b0:	4b09      	ldr	r3, [pc, #36]	@ (80008d8 <MX_ETH_Init+0x98>)
 80008b2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80008b6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80008b8:	4b07      	ldr	r3, [pc, #28]	@ (80008d8 <MX_ETH_Init+0x98>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	2000023c 	.word	0x2000023c
 80008c8:	40028000 	.word	0x40028000
 80008cc:	20000a00 	.word	0x20000a00
 80008d0:	20000100 	.word	0x20000100
 80008d4:	20000060 	.word	0x20000060
 80008d8:	200001bc 	.word	0x200001bc

080008dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008e0:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 80008e2:	4a15      	ldr	r2, [pc, #84]	@ (8000938 <MX_USART3_UART_Init+0x5c>)
 80008e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008e6:	4b13      	ldr	r3, [pc, #76]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 80008e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008ee:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 8000902:	220c      	movs	r2, #12
 8000904:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000906:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 8000908:	2200      	movs	r2, #0
 800090a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800090c:	4b09      	ldr	r3, [pc, #36]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 800090e:	2200      	movs	r2, #0
 8000910:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000912:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 8000914:	2200      	movs	r2, #0
 8000916:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000918:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 800091a:	2200      	movs	r2, #0
 800091c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800091e:	4805      	ldr	r0, [pc, #20]	@ (8000934 <MX_USART3_UART_Init+0x58>)
 8000920:	f003 fb54 	bl	8003fcc <HAL_UART_Init>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800092a:	f000 f9a9 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	200002ec 	.word	0x200002ec
 8000938:	40004800 	.word	0x40004800

0800093c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000940:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000942:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000946:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000948:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800094a:	2206      	movs	r2, #6
 800094c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800094e:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000950:	2202      	movs	r2, #2
 8000952:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000954:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000956:	2200      	movs	r2, #0
 8000958:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800095a:	4b0e      	ldr	r3, [pc, #56]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800095c:	2202      	movs	r2, #2
 800095e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000960:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000962:	2201      	movs	r2, #1
 8000964:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000966:	4b0b      	ldr	r3, [pc, #44]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000968:	2200      	movs	r2, #0
 800096a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800096c:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800096e:	2200      	movs	r2, #0
 8000970:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000972:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000974:	2201      	movs	r2, #1
 8000976:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000978:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800097a:	2200      	movs	r2, #0
 800097c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800097e:	4805      	ldr	r0, [pc, #20]	@ (8000994 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000980:	f001 fd8e 	bl	80024a0 <HAL_PCD_Init>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800098a:	f000 f979 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	20000374 	.word	0x20000374

08000998 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08c      	sub	sp, #48	@ 0x30
 800099c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
 80009ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ae:	4b4b      	ldr	r3, [pc, #300]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	4a4a      	ldr	r2, [pc, #296]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009b4:	f043 0304 	orr.w	r3, r3, #4
 80009b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ba:	4b48      	ldr	r3, [pc, #288]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	f003 0304 	and.w	r3, r3, #4
 80009c2:	61bb      	str	r3, [r7, #24]
 80009c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c6:	4b45      	ldr	r3, [pc, #276]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	4a44      	ldr	r2, [pc, #272]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d2:	4b42      	ldr	r3, [pc, #264]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	4b3f      	ldr	r3, [pc, #252]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	4a3e      	ldr	r2, [pc, #248]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ea:	4b3c      	ldr	r3, [pc, #240]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	613b      	str	r3, [r7, #16]
 80009f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	4b39      	ldr	r3, [pc, #228]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fa:	4a38      	ldr	r2, [pc, #224]	@ (8000adc <MX_GPIO_Init+0x144>)
 80009fc:	f043 0302 	orr.w	r3, r3, #2
 8000a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a02:	4b36      	ldr	r3, [pc, #216]	@ (8000adc <MX_GPIO_Init+0x144>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a06:	f003 0302 	and.w	r3, r3, #2
 8000a0a:	60fb      	str	r3, [r7, #12]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a0e:	4b33      	ldr	r3, [pc, #204]	@ (8000adc <MX_GPIO_Init+0x144>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a12:	4a32      	ldr	r2, [pc, #200]	@ (8000adc <MX_GPIO_Init+0x144>)
 8000a14:	f043 0308 	orr.w	r3, r3, #8
 8000a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a1a:	4b30      	ldr	r3, [pc, #192]	@ (8000adc <MX_GPIO_Init+0x144>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1e:	f003 0308 	and.w	r3, r3, #8
 8000a22:	60bb      	str	r3, [r7, #8]
 8000a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a26:	4b2d      	ldr	r3, [pc, #180]	@ (8000adc <MX_GPIO_Init+0x144>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	4a2c      	ldr	r2, [pc, #176]	@ (8000adc <MX_GPIO_Init+0x144>)
 8000a2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a32:	4b2a      	ldr	r3, [pc, #168]	@ (8000adc <MX_GPIO_Init+0x144>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000a44:	4826      	ldr	r0, [pc, #152]	@ (8000ae0 <MX_GPIO_Init+0x148>)
 8000a46:	f001 fcf9 	bl	800243c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2140      	movs	r1, #64	@ 0x40
 8000a4e:	4825      	ldr	r0, [pc, #148]	@ (8000ae4 <MX_GPIO_Init+0x14c>)
 8000a50:	f001 fcf4 	bl	800243c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a54:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a5a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a64:	f107 031c 	add.w	r3, r7, #28
 8000a68:	4619      	mov	r1, r3
 8000a6a:	481f      	ldr	r0, [pc, #124]	@ (8000ae8 <MX_GPIO_Init+0x150>)
 8000a6c:	f001 fb3a 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000a70:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a76:	2301      	movs	r3, #1
 8000a78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	4815      	ldr	r0, [pc, #84]	@ (8000ae0 <MX_GPIO_Init+0x148>)
 8000a8a:	f001 fb2b 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a8e:	2340      	movs	r3, #64	@ 0x40
 8000a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a92:	2301      	movs	r3, #1
 8000a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a9e:	f107 031c 	add.w	r3, r7, #28
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	480f      	ldr	r0, [pc, #60]	@ (8000ae4 <MX_GPIO_Init+0x14c>)
 8000aa6:	f001 fb1d 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000aaa:	2380      	movs	r3, #128	@ 0x80
 8000aac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ab6:	f107 031c 	add.w	r3, r7, #28
 8000aba:	4619      	mov	r1, r3
 8000abc:	4809      	ldr	r0, [pc, #36]	@ (8000ae4 <MX_GPIO_Init+0x14c>)
 8000abe:	f001 fb11 	bl	80020e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2105      	movs	r1, #5
 8000ac6:	2028      	movs	r0, #40	@ 0x28
 8000ac8:	f000 ff94 	bl	80019f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000acc:	2028      	movs	r0, #40	@ 0x28
 8000ace:	f000 ffad 	bl	8001a2c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ad2:	bf00      	nop
 8000ad4:	3730      	adds	r7, #48	@ 0x30
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	40020400 	.word	0x40020400
 8000ae4:	40021800 	.word	0x40021800
 8000ae8:	40020800 	.word	0x40020800

08000aec <StartADCTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartADCTask */
void StartADCTask(void *argument)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
    while(!restartFlag){
 8000af4:	e002      	b.n	8000afc <StartADCTask+0x10>
    	osDelay(10);
 8000af6:	200a      	movs	r0, #10
 8000af8:	f004 fbce 	bl	8005298 <osDelay>
    while(!restartFlag){
 8000afc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <StartADCTask+0x50>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	f083 0301 	eor.w	r3, r3, #1
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d1f4      	bne.n	8000af6 <StartADCTask+0xa>
    }

    for(int i = 0; i<100; i++){
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	e007      	b.n	8000b22 <StartADCTask+0x36>
    	/*HAL_ADC_Init(&hadc1);
    	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
    	samples[i] = HAL_ADC_GetValue(&hadc1);
    	osDelay(10);*/
    	samples[i] = i;
 8000b12:	68fa      	ldr	r2, [r7, #12]
 8000b14:	490a      	ldr	r1, [pc, #40]	@ (8000b40 <StartADCTask+0x54>)
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(int i = 0; i<100; i++){
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	60fb      	str	r3, [r7, #12]
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	2b63      	cmp	r3, #99	@ 0x63
 8000b26:	ddf4      	ble.n	8000b12 <StartADCTask+0x26>
    }
    osSemaphoreRelease(semADCHandle);
 8000b28:	4b06      	ldr	r3, [pc, #24]	@ (8000b44 <StartADCTask+0x58>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f004 fce3 	bl	80054f8 <osSemaphoreRelease>
    restartFlag = false;
 8000b32:	4b02      	ldr	r3, [pc, #8]	@ (8000b3c <StartADCTask+0x50>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	701a      	strb	r2, [r3, #0]
    while(!restartFlag){
 8000b38:	e7e0      	b.n	8000afc <StartADCTask+0x10>
 8000b3a:	bf00      	nop
 8000b3c:	200009fc 	.word	0x200009fc
 8000b40:	20000868 	.word	0x20000868
 8000b44:	20000860 	.word	0x20000860

08000b48 <StartCalcTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCalcTask */
void StartCalcTask(void *argument)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCalcTask */
	uint32_t avg = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
    osSemaphoreAcquire(semADCHandle, osWaitForever);
 8000b54:	4b13      	ldr	r3, [pc, #76]	@ (8000ba4 <StartCalcTask+0x5c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f04f 31ff 	mov.w	r1, #4294967295
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f004 fc65 	bl	800542c <osSemaphoreAcquire>

    for(int i = 0; i<100; i++){
 8000b62:	2300      	movs	r3, #0
 8000b64:	60bb      	str	r3, [r7, #8]
 8000b66:	e00c      	b.n	8000b82 <StartCalcTask+0x3a>
    	avg += samples[i];
 8000b68:	4a0f      	ldr	r2, [pc, #60]	@ (8000ba8 <StartCalcTask+0x60>)
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b70:	68fa      	ldr	r2, [r7, #12]
 8000b72:	4413      	add	r3, r2
 8000b74:	60fb      	str	r3, [r7, #12]
    	osDelay(1);
 8000b76:	2001      	movs	r0, #1
 8000b78:	f004 fb8e 	bl	8005298 <osDelay>
    for(int i = 0; i<100; i++){
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	60bb      	str	r3, [r7, #8]
 8000b82:	68bb      	ldr	r3, [r7, #8]
 8000b84:	2b63      	cmp	r3, #99	@ 0x63
 8000b86:	ddef      	ble.n	8000b68 <StartCalcTask+0x20>
    }
    g_avg = avg/100;
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	4a08      	ldr	r2, [pc, #32]	@ (8000bac <StartCalcTask+0x64>)
 8000b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b90:	095b      	lsrs	r3, r3, #5
 8000b92:	4a07      	ldr	r2, [pc, #28]	@ (8000bb0 <StartCalcTask+0x68>)
 8000b94:	6013      	str	r3, [r2, #0]

    osSemaphoreRelease(semSendHandle);
 8000b96:	4b07      	ldr	r3, [pc, #28]	@ (8000bb4 <StartCalcTask+0x6c>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f004 fcac 	bl	80054f8 <osSemaphoreRelease>
    osSemaphoreAcquire(semADCHandle, osWaitForever);
 8000ba0:	e7d8      	b.n	8000b54 <StartCalcTask+0xc>
 8000ba2:	bf00      	nop
 8000ba4:	20000860 	.word	0x20000860
 8000ba8:	20000868 	.word	0x20000868
 8000bac:	51eb851f 	.word	0x51eb851f
 8000bb0:	200009f8 	.word	0x200009f8
 8000bb4:	20000864 	.word	0x20000864

08000bb8 <StartSendTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSendTask */
void StartSendTask(void *argument)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b094      	sub	sp, #80	@ 0x50
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	char buf[64];

  /* Infinite loop */
  for(;;)
  {
	osSemaphoreAcquire(semSendHandle, osWaitForever);
 8000bc0:	4b20      	ldr	r3, [pc, #128]	@ (8000c44 <StartSendTask+0x8c>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f004 fc2f 	bl	800542c <osSemaphoreAcquire>

    for(int i = 0; i<10; i++){
 8000bce:	2300      	movs	r3, #0
 8000bd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000bd2:	e01b      	b.n	8000c0c <StartSendTask+0x54>
    	snprintf(buf, sizeof(buf), "%lu \r \n", g_avg);
 8000bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c48 <StartSendTask+0x90>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f107 000c 	add.w	r0, r7, #12
 8000bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8000c4c <StartSendTask+0x94>)
 8000bde:	2140      	movs	r1, #64	@ 0x40
 8000be0:	f007 fe2c 	bl	800883c <sniprintf>
    	HAL_UART_Transmit(&huart3, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8000be4:	f107 030c 	add.w	r3, r7, #12
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff fb29 	bl	8000240 <strlen>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	b29a      	uxth	r2, r3
 8000bf2:	f107 010c 	add.w	r1, r7, #12
 8000bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bfa:	4815      	ldr	r0, [pc, #84]	@ (8000c50 <StartSendTask+0x98>)
 8000bfc:	f003 fa34 	bl	8004068 <HAL_UART_Transmit>
    	osDelay(1);
 8000c00:	2001      	movs	r0, #1
 8000c02:	f004 fb49 	bl	8005298 <osDelay>
    for(int i = 0; i<10; i++){
 8000c06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c08:	3301      	adds	r3, #1
 8000c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000c0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c0e:	2b09      	cmp	r3, #9
 8000c10:	dde0      	ble.n	8000bd4 <StartSendTask+0x1c>
    }
    snprintf(buf, sizeof(buf), "Processo Concluido, Esperando Botao...");
 8000c12:	f107 030c 	add.w	r3, r7, #12
 8000c16:	4a0f      	ldr	r2, [pc, #60]	@ (8000c54 <StartSendTask+0x9c>)
 8000c18:	2140      	movs	r1, #64	@ 0x40
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f007 fe0e 	bl	800883c <sniprintf>
    HAL_UART_Transmit(&huart3, buf, strlen(buf), HAL_MAX_DELAY);
 8000c20:	f107 030c 	add.w	r3, r7, #12
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff fb0b 	bl	8000240 <strlen>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	b29a      	uxth	r2, r3
 8000c2e:	f107 010c 	add.w	r1, r7, #12
 8000c32:	f04f 33ff 	mov.w	r3, #4294967295
 8000c36:	4806      	ldr	r0, [pc, #24]	@ (8000c50 <StartSendTask+0x98>)
 8000c38:	f003 fa16 	bl	8004068 <HAL_UART_Transmit>
    restartFlag = false;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <StartSendTask+0xa0>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	701a      	strb	r2, [r3, #0]
  {
 8000c42:	e7bd      	b.n	8000bc0 <StartSendTask+0x8>
 8000c44:	20000864 	.word	0x20000864
 8000c48:	200009f8 	.word	0x200009f8
 8000c4c:	08009298 	.word	0x08009298
 8000c50:	200002ec 	.word	0x200002ec
 8000c54:	080092a0 	.word	0x080092a0
 8000c58:	200009fc 	.word	0x200009fc

08000c5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a04      	ldr	r2, [pc, #16]	@ (8000c7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d101      	bne.n	8000c72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c6e:	f000 fb2d 	bl	80012cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40001000 	.word	0x40001000

08000c80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c84:	b672      	cpsid	i
}
 8000c86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <Error_Handler+0x8>

08000c8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c92:	4b11      	ldr	r3, [pc, #68]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c96:	4a10      	ldr	r2, [pc, #64]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ca6:	607b      	str	r3, [r7, #4]
 8000ca8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000caa:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cae:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000cb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cb6:	4b08      	ldr	r3, [pc, #32]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cbe:	603b      	str	r3, [r7, #0]
 8000cc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	210f      	movs	r1, #15
 8000cc6:	f06f 0001 	mvn.w	r0, #1
 8000cca:	f000 fe93 	bl	80019f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cce:	bf00      	nop
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40023800 	.word	0x40023800

08000cdc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b08a      	sub	sp, #40	@ 0x28
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce4:	f107 0314 	add.w	r3, r7, #20
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	605a      	str	r2, [r3, #4]
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	60da      	str	r2, [r3, #12]
 8000cf2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a15      	ldr	r2, [pc, #84]	@ (8000d50 <HAL_ADC_MspInit+0x74>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d123      	bne.n	8000d46 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cfe:	4b15      	ldr	r3, [pc, #84]	@ (8000d54 <HAL_ADC_MspInit+0x78>)
 8000d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d02:	4a14      	ldr	r2, [pc, #80]	@ (8000d54 <HAL_ADC_MspInit+0x78>)
 8000d04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d0a:	4b12      	ldr	r3, [pc, #72]	@ (8000d54 <HAL_ADC_MspInit+0x78>)
 8000d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d16:	4b0f      	ldr	r3, [pc, #60]	@ (8000d54 <HAL_ADC_MspInit+0x78>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1a:	4a0e      	ldr	r2, [pc, #56]	@ (8000d54 <HAL_ADC_MspInit+0x78>)
 8000d1c:	f043 0302 	orr.w	r3, r3, #2
 8000d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d22:	4b0c      	ldr	r3, [pc, #48]	@ (8000d54 <HAL_ADC_MspInit+0x78>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d26:	f003 0302 	and.w	r3, r3, #2
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d32:	2303      	movs	r3, #3
 8000d34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	2300      	movs	r3, #0
 8000d38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3a:	f107 0314 	add.w	r3, r7, #20
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4805      	ldr	r0, [pc, #20]	@ (8000d58 <HAL_ADC_MspInit+0x7c>)
 8000d42:	f001 f9cf 	bl	80020e4 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d46:	bf00      	nop
 8000d48:	3728      	adds	r7, #40	@ 0x28
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40012000 	.word	0x40012000
 8000d54:	40023800 	.word	0x40023800
 8000d58:	40020400 	.word	0x40020400

08000d5c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08e      	sub	sp, #56	@ 0x38
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
 8000d70:	60da      	str	r2, [r3, #12]
 8000d72:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a4e      	ldr	r2, [pc, #312]	@ (8000eb4 <HAL_ETH_MspInit+0x158>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	f040 8096 	bne.w	8000eac <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000d80:	4b4d      	ldr	r3, [pc, #308]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d84:	4a4c      	ldr	r2, [pc, #304]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000d86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8c:	4b4a      	ldr	r3, [pc, #296]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d94:	623b      	str	r3, [r7, #32]
 8000d96:	6a3b      	ldr	r3, [r7, #32]
 8000d98:	4b47      	ldr	r3, [pc, #284]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9c:	4a46      	ldr	r2, [pc, #280]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000d9e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000da2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da4:	4b44      	ldr	r3, [pc, #272]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000dac:	61fb      	str	r3, [r7, #28]
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	4b41      	ldr	r3, [pc, #260]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db4:	4a40      	ldr	r2, [pc, #256]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000db6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000dba:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dbc:	4b3e      	ldr	r3, [pc, #248]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000dc4:	61bb      	str	r3, [r7, #24]
 8000dc6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dc8:	4b3b      	ldr	r3, [pc, #236]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dcc:	4a3a      	ldr	r2, [pc, #232]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000dce:	f043 0304 	orr.w	r3, r3, #4
 8000dd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd4:	4b38      	ldr	r3, [pc, #224]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd8:	f003 0304 	and.w	r3, r3, #4
 8000ddc:	617b      	str	r3, [r7, #20]
 8000dde:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de0:	4b35      	ldr	r3, [pc, #212]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de4:	4a34      	ldr	r2, [pc, #208]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000de6:	f043 0301 	orr.w	r3, r3, #1
 8000dea:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dec:	4b32      	ldr	r3, [pc, #200]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df0:	f003 0301 	and.w	r3, r3, #1
 8000df4:	613b      	str	r3, [r7, #16]
 8000df6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df8:	4b2f      	ldr	r3, [pc, #188]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfc:	4a2e      	ldr	r2, [pc, #184]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000dfe:	f043 0302 	orr.w	r3, r3, #2
 8000e02:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e04:	4b2c      	ldr	r3, [pc, #176]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e08:	f003 0302 	and.w	r3, r3, #2
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e10:	4b29      	ldr	r3, [pc, #164]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e14:	4a28      	ldr	r2, [pc, #160]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000e16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1c:	4b26      	ldr	r3, [pc, #152]	@ (8000eb8 <HAL_ETH_MspInit+0x15c>)
 8000e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e24:	60bb      	str	r3, [r7, #8]
 8000e26:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000e28:	2332      	movs	r3, #50	@ 0x32
 8000e2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e34:	2303      	movs	r3, #3
 8000e36:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e38:	230b      	movs	r3, #11
 8000e3a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e40:	4619      	mov	r1, r3
 8000e42:	481e      	ldr	r0, [pc, #120]	@ (8000ebc <HAL_ETH_MspInit+0x160>)
 8000e44:	f001 f94e 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e48:	2386      	movs	r3, #134	@ 0x86
 8000e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e54:	2303      	movs	r3, #3
 8000e56:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e58:	230b      	movs	r3, #11
 8000e5a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e60:	4619      	mov	r1, r3
 8000e62:	4817      	ldr	r0, [pc, #92]	@ (8000ec0 <HAL_ETH_MspInit+0x164>)
 8000e64:	f001 f93e 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000e68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e76:	2303      	movs	r3, #3
 8000e78:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e7a:	230b      	movs	r3, #11
 8000e7c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000e7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e82:	4619      	mov	r1, r3
 8000e84:	480f      	ldr	r0, [pc, #60]	@ (8000ec4 <HAL_ETH_MspInit+0x168>)
 8000e86:	f001 f92d 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000e8a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000e8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e90:	2302      	movs	r3, #2
 8000e92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e9c:	230b      	movs	r3, #11
 8000e9e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ea0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4808      	ldr	r0, [pc, #32]	@ (8000ec8 <HAL_ETH_MspInit+0x16c>)
 8000ea8:	f001 f91c 	bl	80020e4 <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 8000eac:	bf00      	nop
 8000eae:	3738      	adds	r7, #56	@ 0x38
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40028000 	.word	0x40028000
 8000eb8:	40023800 	.word	0x40023800
 8000ebc:	40020800 	.word	0x40020800
 8000ec0:	40020000 	.word	0x40020000
 8000ec4:	40020400 	.word	0x40020400
 8000ec8:	40021800 	.word	0x40021800

08000ecc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b0ae      	sub	sp, #184	@ 0xb8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
 8000ee2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	2290      	movs	r2, #144	@ 0x90
 8000eea:	2100      	movs	r1, #0
 8000eec:	4618      	mov	r0, r3
 8000eee:	f007 fcd9 	bl	80088a4 <memset>
  if(huart->Instance==USART3)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a22      	ldr	r2, [pc, #136]	@ (8000f80 <HAL_UART_MspInit+0xb4>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d13c      	bne.n	8000f76 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000efc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f00:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000f02:	2300      	movs	r3, #0
 8000f04:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f002 f968 	bl	80031e0 <HAL_RCCEx_PeriphCLKConfig>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f16:	f7ff feb3 	bl	8000c80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f84 <HAL_UART_MspInit+0xb8>)
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1e:	4a19      	ldr	r2, [pc, #100]	@ (8000f84 <HAL_UART_MspInit+0xb8>)
 8000f20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f26:	4b17      	ldr	r3, [pc, #92]	@ (8000f84 <HAL_UART_MspInit+0xb8>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f32:	4b14      	ldr	r3, [pc, #80]	@ (8000f84 <HAL_UART_MspInit+0xb8>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	4a13      	ldr	r2, [pc, #76]	@ (8000f84 <HAL_UART_MspInit+0xb8>)
 8000f38:	f043 0308 	orr.w	r3, r3, #8
 8000f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3e:	4b11      	ldr	r3, [pc, #68]	@ (8000f84 <HAL_UART_MspInit+0xb8>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	f003 0308 	and.w	r3, r3, #8
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000f4a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f52:	2302      	movs	r3, #2
 8000f54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f64:	2307      	movs	r3, #7
 8000f66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f6a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4805      	ldr	r0, [pc, #20]	@ (8000f88 <HAL_UART_MspInit+0xbc>)
 8000f72:	f001 f8b7 	bl	80020e4 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000f76:	bf00      	nop
 8000f78:	37b8      	adds	r7, #184	@ 0xb8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40004800 	.word	0x40004800
 8000f84:	40023800 	.word	0x40023800
 8000f88:	40020c00 	.word	0x40020c00

08000f8c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b0ae      	sub	sp, #184	@ 0xb8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	2290      	movs	r2, #144	@ 0x90
 8000faa:	2100      	movs	r1, #0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f007 fc79 	bl	80088a4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fba:	d159      	bne.n	8001070 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000fbc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000fc0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f002 f907 	bl	80031e0 <HAL_RCCEx_PeriphCLKConfig>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000fd8:	f7ff fe52 	bl	8000c80 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fdc:	4b26      	ldr	r3, [pc, #152]	@ (8001078 <HAL_PCD_MspInit+0xec>)
 8000fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe0:	4a25      	ldr	r2, [pc, #148]	@ (8001078 <HAL_PCD_MspInit+0xec>)
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe8:	4b23      	ldr	r3, [pc, #140]	@ (8001078 <HAL_PCD_MspInit+0xec>)
 8000fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fec:	f003 0301 	and.w	r3, r3, #1
 8000ff0:	613b      	str	r3, [r7, #16]
 8000ff2:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000ff4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000ff8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001008:	2303      	movs	r3, #3
 800100a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800100e:	230a      	movs	r3, #10
 8001010:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001014:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001018:	4619      	mov	r1, r3
 800101a:	4818      	ldr	r0, [pc, #96]	@ (800107c <HAL_PCD_MspInit+0xf0>)
 800101c:	f001 f862 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001020:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001024:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001028:	2300      	movs	r3, #0
 800102a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001034:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001038:	4619      	mov	r1, r3
 800103a:	4810      	ldr	r0, [pc, #64]	@ (800107c <HAL_PCD_MspInit+0xf0>)
 800103c:	f001 f852 	bl	80020e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001040:	4b0d      	ldr	r3, [pc, #52]	@ (8001078 <HAL_PCD_MspInit+0xec>)
 8001042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001044:	4a0c      	ldr	r2, [pc, #48]	@ (8001078 <HAL_PCD_MspInit+0xec>)
 8001046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800104a:	6353      	str	r3, [r2, #52]	@ 0x34
 800104c:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <HAL_PCD_MspInit+0xec>)
 800104e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	4b07      	ldr	r3, [pc, #28]	@ (8001078 <HAL_PCD_MspInit+0xec>)
 800105a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105c:	4a06      	ldr	r2, [pc, #24]	@ (8001078 <HAL_PCD_MspInit+0xec>)
 800105e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001062:	6453      	str	r3, [r2, #68]	@ 0x44
 8001064:	4b04      	ldr	r3, [pc, #16]	@ (8001078 <HAL_PCD_MspInit+0xec>)
 8001066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001068:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001070:	bf00      	nop
 8001072:	37b8      	adds	r7, #184	@ 0xb8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40023800 	.word	0x40023800
 800107c:	40020000 	.word	0x40020000

08001080 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08e      	sub	sp, #56	@ 0x38
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001088:	2300      	movs	r3, #0
 800108a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800108c:	2300      	movs	r3, #0
 800108e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001090:	4b33      	ldr	r3, [pc, #204]	@ (8001160 <HAL_InitTick+0xe0>)
 8001092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001094:	4a32      	ldr	r2, [pc, #200]	@ (8001160 <HAL_InitTick+0xe0>)
 8001096:	f043 0310 	orr.w	r3, r3, #16
 800109a:	6413      	str	r3, [r2, #64]	@ 0x40
 800109c:	4b30      	ldr	r3, [pc, #192]	@ (8001160 <HAL_InitTick+0xe0>)
 800109e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a0:	f003 0310 	and.w	r3, r3, #16
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010a8:	f107 0210 	add.w	r2, r7, #16
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	4611      	mov	r1, r2
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 f862 	bl	800317c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010b8:	6a3b      	ldr	r3, [r7, #32]
 80010ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d103      	bne.n	80010ca <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010c2:	f002 f833 	bl	800312c <HAL_RCC_GetPCLK1Freq>
 80010c6:	6378      	str	r0, [r7, #52]	@ 0x34
 80010c8:	e004      	b.n	80010d4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010ca:	f002 f82f 	bl	800312c <HAL_RCC_GetPCLK1Freq>
 80010ce:	4603      	mov	r3, r0
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010d6:	4a23      	ldr	r2, [pc, #140]	@ (8001164 <HAL_InitTick+0xe4>)
 80010d8:	fba2 2303 	umull	r2, r3, r2, r3
 80010dc:	0c9b      	lsrs	r3, r3, #18
 80010de:	3b01      	subs	r3, #1
 80010e0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80010e2:	4b21      	ldr	r3, [pc, #132]	@ (8001168 <HAL_InitTick+0xe8>)
 80010e4:	4a21      	ldr	r2, [pc, #132]	@ (800116c <HAL_InitTick+0xec>)
 80010e6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80010e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001168 <HAL_InitTick+0xe8>)
 80010ea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010ee:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80010f0:	4a1d      	ldr	r2, [pc, #116]	@ (8001168 <HAL_InitTick+0xe8>)
 80010f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010f4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80010f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001168 <HAL_InitTick+0xe8>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <HAL_InitTick+0xe8>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001102:	4b19      	ldr	r3, [pc, #100]	@ (8001168 <HAL_InitTick+0xe8>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001108:	4817      	ldr	r0, [pc, #92]	@ (8001168 <HAL_InitTick+0xe8>)
 800110a:	f002 fc91 	bl	8003a30 <HAL_TIM_Base_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001114:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001118:	2b00      	cmp	r3, #0
 800111a:	d11b      	bne.n	8001154 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800111c:	4812      	ldr	r0, [pc, #72]	@ (8001168 <HAL_InitTick+0xe8>)
 800111e:	f002 fce9 	bl	8003af4 <HAL_TIM_Base_Start_IT>
 8001122:	4603      	mov	r3, r0
 8001124:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001128:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800112c:	2b00      	cmp	r3, #0
 800112e:	d111      	bne.n	8001154 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001130:	2036      	movs	r0, #54	@ 0x36
 8001132:	f000 fc7b 	bl	8001a2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b0f      	cmp	r3, #15
 800113a:	d808      	bhi.n	800114e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800113c:	2200      	movs	r2, #0
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	2036      	movs	r0, #54	@ 0x36
 8001142:	f000 fc57 	bl	80019f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001146:	4a0a      	ldr	r2, [pc, #40]	@ (8001170 <HAL_InitTick+0xf0>)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6013      	str	r3, [r2, #0]
 800114c:	e002      	b.n	8001154 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001154:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001158:	4618      	mov	r0, r3
 800115a:	3738      	adds	r7, #56	@ 0x38
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40023800 	.word	0x40023800
 8001164:	431bde83 	.word	0x431bde83
 8001168:	20000a08 	.word	0x20000a08
 800116c:	40001000 	.word	0x40001000
 8001170:	20000004 	.word	0x20000004

08001174 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <NMI_Handler+0x4>

0800117c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <HardFault_Handler+0x4>

08001184 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <MemManage_Handler+0x4>

0800118c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <BusFault_Handler+0x4>

08001194 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001198:	bf00      	nop
 800119a:	e7fd      	b.n	8001198 <UsageFault_Handler+0x4>

0800119c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr

080011aa <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80011ae:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80011b2:	f001 f95d 	bl	8002470 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <TIM6_DAC_IRQHandler+0x10>)
 80011c2:	f002 fd0f 	bl	8003be4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000a08 	.word	0x20000a08

080011d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011d8:	4a14      	ldr	r2, [pc, #80]	@ (800122c <_sbrk+0x5c>)
 80011da:	4b15      	ldr	r3, [pc, #84]	@ (8001230 <_sbrk+0x60>)
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011e4:	4b13      	ldr	r3, [pc, #76]	@ (8001234 <_sbrk+0x64>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d102      	bne.n	80011f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011ec:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <_sbrk+0x64>)
 80011ee:	4a12      	ldr	r2, [pc, #72]	@ (8001238 <_sbrk+0x68>)
 80011f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011f2:	4b10      	ldr	r3, [pc, #64]	@ (8001234 <_sbrk+0x64>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4413      	add	r3, r2
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d207      	bcs.n	8001210 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001200:	f007 fbae 	bl	8008960 <__errno>
 8001204:	4603      	mov	r3, r0
 8001206:	220c      	movs	r2, #12
 8001208:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
 800120e:	e009      	b.n	8001224 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001210:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <_sbrk+0x64>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001216:	4b07      	ldr	r3, [pc, #28]	@ (8001234 <_sbrk+0x64>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4413      	add	r3, r2
 800121e:	4a05      	ldr	r2, [pc, #20]	@ (8001234 <_sbrk+0x64>)
 8001220:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001222:	68fb      	ldr	r3, [r7, #12]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20080000 	.word	0x20080000
 8001230:	00000400 	.word	0x00000400
 8001234:	20000a54 	.word	0x20000a54
 8001238:	20005588 	.word	0x20005588

0800123c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001240:	4b06      	ldr	r3, [pc, #24]	@ (800125c <SystemInit+0x20>)
 8001242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001246:	4a05      	ldr	r2, [pc, #20]	@ (800125c <SystemInit+0x20>)
 8001248:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800124c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001260:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001298 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001264:	f7ff ffea 	bl	800123c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001268:	480c      	ldr	r0, [pc, #48]	@ (800129c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800126a:	490d      	ldr	r1, [pc, #52]	@ (80012a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800126c:	4a0d      	ldr	r2, [pc, #52]	@ (80012a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800126e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001270:	e002      	b.n	8001278 <LoopCopyDataInit>

08001272 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001272:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001274:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001276:	3304      	adds	r3, #4

08001278 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001278:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800127a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800127c:	d3f9      	bcc.n	8001272 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127e:	4a0a      	ldr	r2, [pc, #40]	@ (80012a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001280:	4c0a      	ldr	r4, [pc, #40]	@ (80012ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001284:	e001      	b.n	800128a <LoopFillZerobss>

08001286 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001286:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001288:	3204      	adds	r2, #4

0800128a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800128a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800128c:	d3fb      	bcc.n	8001286 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800128e:	f007 fb6d 	bl	800896c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001292:	f7ff f9b9 	bl	8000608 <main>
  bx  lr    
 8001296:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001298:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800129c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80012a4:	080093c8 	.word	0x080093c8
  ldr r2, =_sbss
 80012a8:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 80012ac:	20005584 	.word	0x20005584

080012b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b0:	e7fe      	b.n	80012b0 <ADC_IRQHandler>

080012b2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b6:	2003      	movs	r0, #3
 80012b8:	f000 fb91 	bl	80019de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012bc:	200f      	movs	r0, #15
 80012be:	f7ff fedf 	bl	8001080 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012c2:	f7ff fce3 	bl	8000c8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c6:	2300      	movs	r3, #0
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	bd80      	pop	{r7, pc}

080012cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012d0:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <HAL_IncTick+0x20>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	461a      	mov	r2, r3
 80012d6:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <HAL_IncTick+0x24>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4413      	add	r3, r2
 80012dc:	4a04      	ldr	r2, [pc, #16]	@ (80012f0 <HAL_IncTick+0x24>)
 80012de:	6013      	str	r3, [r2, #0]
}
 80012e0:	bf00      	nop
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	20000008 	.word	0x20000008
 80012f0:	20000a58 	.word	0x20000a58

080012f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  return uwTick;
 80012f8:	4b03      	ldr	r3, [pc, #12]	@ (8001308 <HAL_GetTick+0x14>)
 80012fa:	681b      	ldr	r3, [r3, #0]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	20000a58 	.word	0x20000a58

0800130c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001314:	f7ff ffee 	bl	80012f4 <HAL_GetTick>
 8001318:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001324:	d005      	beq.n	8001332 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001326:	4b0a      	ldr	r3, [pc, #40]	@ (8001350 <HAL_Delay+0x44>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	461a      	mov	r2, r3
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4413      	add	r3, r2
 8001330:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001332:	bf00      	nop
 8001334:	f7ff ffde 	bl	80012f4 <HAL_GetTick>
 8001338:	4602      	mov	r2, r0
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	68fa      	ldr	r2, [r7, #12]
 8001340:	429a      	cmp	r2, r3
 8001342:	d8f7      	bhi.n	8001334 <HAL_Delay+0x28>
  {
  }
}
 8001344:	bf00      	nop
 8001346:	bf00      	nop
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000008 	.word	0x20000008

08001354 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800135c:	2300      	movs	r3, #0
 800135e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d101      	bne.n	800136a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e031      	b.n	80013ce <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136e:	2b00      	cmp	r3, #0
 8001370:	d109      	bne.n	8001386 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff fcb2 	bl	8000cdc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2200      	movs	r2, #0
 800137c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138a:	f003 0310 	and.w	r3, r3, #16
 800138e:	2b00      	cmp	r3, #0
 8001390:	d116      	bne.n	80013c0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001396:	4b10      	ldr	r3, [pc, #64]	@ (80013d8 <HAL_ADC_Init+0x84>)
 8001398:	4013      	ands	r3, r2
 800139a:	f043 0202 	orr.w	r2, r3, #2
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f000 f974 	bl	8001690 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b2:	f023 0303 	bic.w	r3, r3, #3
 80013b6:	f043 0201 	orr.w	r2, r3, #1
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80013be:	e001      	b.n	80013c4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	ffffeefd 	.word	0xffffeefd

080013dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d101      	bne.n	80013f8 <HAL_ADC_ConfigChannel+0x1c>
 80013f4:	2302      	movs	r3, #2
 80013f6:	e13a      	b.n	800166e <HAL_ADC_ConfigChannel+0x292>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2201      	movs	r2, #1
 80013fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2b09      	cmp	r3, #9
 8001406:	d93a      	bls.n	800147e <HAL_ADC_ConfigChannel+0xa2>
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001410:	d035      	beq.n	800147e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	68d9      	ldr	r1, [r3, #12]
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	b29b      	uxth	r3, r3
 800141e:	461a      	mov	r2, r3
 8001420:	4613      	mov	r3, r2
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	4413      	add	r3, r2
 8001426:	3b1e      	subs	r3, #30
 8001428:	2207      	movs	r2, #7
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43da      	mvns	r2, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	400a      	ands	r2, r1
 8001436:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a8f      	ldr	r2, [pc, #572]	@ (800167c <HAL_ADC_ConfigChannel+0x2a0>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d10a      	bne.n	8001458 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	68d9      	ldr	r1, [r3, #12]
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	061a      	lsls	r2, r3, #24
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	430a      	orrs	r2, r1
 8001454:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001456:	e039      	b.n	80014cc <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	68d9      	ldr	r1, [r3, #12]
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	689a      	ldr	r2, [r3, #8]
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	b29b      	uxth	r3, r3
 8001468:	4618      	mov	r0, r3
 800146a:	4603      	mov	r3, r0
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	4403      	add	r3, r0
 8001470:	3b1e      	subs	r3, #30
 8001472:	409a      	lsls	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	430a      	orrs	r2, r1
 800147a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800147c:	e026      	b.n	80014cc <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	6919      	ldr	r1, [r3, #16]
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	b29b      	uxth	r3, r3
 800148a:	461a      	mov	r2, r3
 800148c:	4613      	mov	r3, r2
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	4413      	add	r3, r2
 8001492:	f003 031f 	and.w	r3, r3, #31
 8001496:	2207      	movs	r2, #7
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	43da      	mvns	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	400a      	ands	r2, r1
 80014a4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	6919      	ldr	r1, [r3, #16]
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	4618      	mov	r0, r3
 80014b8:	4603      	mov	r3, r0
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	4403      	add	r3, r0
 80014be:	f003 031f 	and.w	r3, r3, #31
 80014c2:	409a      	lsls	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	430a      	orrs	r2, r1
 80014ca:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	2b06      	cmp	r3, #6
 80014d2:	d824      	bhi.n	800151e <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	685a      	ldr	r2, [r3, #4]
 80014de:	4613      	mov	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	3b05      	subs	r3, #5
 80014e6:	221f      	movs	r2, #31
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	43da      	mvns	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	400a      	ands	r2, r1
 80014f4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	b29b      	uxth	r3, r3
 8001502:	4618      	mov	r0, r3
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685a      	ldr	r2, [r3, #4]
 8001508:	4613      	mov	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	3b05      	subs	r3, #5
 8001510:	fa00 f203 	lsl.w	r2, r0, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	430a      	orrs	r2, r1
 800151a:	635a      	str	r2, [r3, #52]	@ 0x34
 800151c:	e04c      	b.n	80015b8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2b0c      	cmp	r3, #12
 8001524:	d824      	bhi.n	8001570 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685a      	ldr	r2, [r3, #4]
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	3b23      	subs	r3, #35	@ 0x23
 8001538:	221f      	movs	r2, #31
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43da      	mvns	r2, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	400a      	ands	r2, r1
 8001546:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	b29b      	uxth	r3, r3
 8001554:	4618      	mov	r0, r3
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685a      	ldr	r2, [r3, #4]
 800155a:	4613      	mov	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	4413      	add	r3, r2
 8001560:	3b23      	subs	r3, #35	@ 0x23
 8001562:	fa00 f203 	lsl.w	r2, r0, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	430a      	orrs	r2, r1
 800156c:	631a      	str	r2, [r3, #48]	@ 0x30
 800156e:	e023      	b.n	80015b8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685a      	ldr	r2, [r3, #4]
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	3b41      	subs	r3, #65	@ 0x41
 8001582:	221f      	movs	r2, #31
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	43da      	mvns	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	400a      	ands	r2, r1
 8001590:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	b29b      	uxth	r3, r3
 800159e:	4618      	mov	r0, r3
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	3b41      	subs	r3, #65	@ 0x41
 80015ac:	fa00 f203 	lsl.w	r2, r0, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a30      	ldr	r2, [pc, #192]	@ (8001680 <HAL_ADC_ConfigChannel+0x2a4>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d10a      	bne.n	80015d8 <HAL_ADC_ConfigChannel+0x1fc>
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80015ca:	d105      	bne.n	80015d8 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80015cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001684 <HAL_ADC_ConfigChannel+0x2a8>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	4a2c      	ldr	r2, [pc, #176]	@ (8001684 <HAL_ADC_ConfigChannel+0x2a8>)
 80015d2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80015d6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a28      	ldr	r2, [pc, #160]	@ (8001680 <HAL_ADC_ConfigChannel+0x2a4>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d10f      	bne.n	8001602 <HAL_ADC_ConfigChannel+0x226>
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2b12      	cmp	r3, #18
 80015e8:	d10b      	bne.n	8001602 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80015ea:	4b26      	ldr	r3, [pc, #152]	@ (8001684 <HAL_ADC_ConfigChannel+0x2a8>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	4a25      	ldr	r2, [pc, #148]	@ (8001684 <HAL_ADC_ConfigChannel+0x2a8>)
 80015f0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80015f4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80015f6:	4b23      	ldr	r3, [pc, #140]	@ (8001684 <HAL_ADC_ConfigChannel+0x2a8>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	4a22      	ldr	r2, [pc, #136]	@ (8001684 <HAL_ADC_ConfigChannel+0x2a8>)
 80015fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001600:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a1e      	ldr	r2, [pc, #120]	@ (8001680 <HAL_ADC_ConfigChannel+0x2a4>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d12b      	bne.n	8001664 <HAL_ADC_ConfigChannel+0x288>
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a1a      	ldr	r2, [pc, #104]	@ (800167c <HAL_ADC_ConfigChannel+0x2a0>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d003      	beq.n	800161e <HAL_ADC_ConfigChannel+0x242>
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b11      	cmp	r3, #17
 800161c:	d122      	bne.n	8001664 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800161e:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <HAL_ADC_ConfigChannel+0x2a8>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	4a18      	ldr	r2, [pc, #96]	@ (8001684 <HAL_ADC_ConfigChannel+0x2a8>)
 8001624:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001628:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800162a:	4b16      	ldr	r3, [pc, #88]	@ (8001684 <HAL_ADC_ConfigChannel+0x2a8>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	4a15      	ldr	r2, [pc, #84]	@ (8001684 <HAL_ADC_ConfigChannel+0x2a8>)
 8001630:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001634:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a10      	ldr	r2, [pc, #64]	@ (800167c <HAL_ADC_ConfigChannel+0x2a0>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d111      	bne.n	8001664 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001640:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <HAL_ADC_ConfigChannel+0x2ac>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a11      	ldr	r2, [pc, #68]	@ (800168c <HAL_ADC_ConfigChannel+0x2b0>)
 8001646:	fba2 2303 	umull	r2, r3, r2, r3
 800164a:	0c9a      	lsrs	r2, r3, #18
 800164c:	4613      	mov	r3, r2
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	4413      	add	r3, r2
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001656:	e002      	b.n	800165e <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	3b01      	subs	r3, #1
 800165c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d1f9      	bne.n	8001658 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2200      	movs	r2, #0
 8001668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	10000012 	.word	0x10000012
 8001680:	40012000 	.word	0x40012000
 8001684:	40012300 	.word	0x40012300
 8001688:	20000000 	.word	0x20000000
 800168c:	431bde83 	.word	0x431bde83

08001690 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001698:	4b78      	ldr	r3, [pc, #480]	@ (800187c <ADC_Init+0x1ec>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	4a77      	ldr	r2, [pc, #476]	@ (800187c <ADC_Init+0x1ec>)
 800169e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80016a2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80016a4:	4b75      	ldr	r3, [pc, #468]	@ (800187c <ADC_Init+0x1ec>)
 80016a6:	685a      	ldr	r2, [r3, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	4973      	ldr	r1, [pc, #460]	@ (800187c <ADC_Init+0x1ec>)
 80016ae:	4313      	orrs	r3, r2
 80016b0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	685a      	ldr	r2, [r3, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	6859      	ldr	r1, [r3, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691b      	ldr	r3, [r3, #16]
 80016cc:	021a      	lsls	r2, r3, #8
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	430a      	orrs	r2, r1
 80016d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80016e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	6859      	ldr	r1, [r3, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689a      	ldr	r2, [r3, #8]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	430a      	orrs	r2, r1
 80016f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	689a      	ldr	r2, [r3, #8]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001706:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6899      	ldr	r1, [r3, #8]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	68da      	ldr	r2, [r3, #12]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	430a      	orrs	r2, r1
 8001718:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800171e:	4a58      	ldr	r2, [pc, #352]	@ (8001880 <ADC_Init+0x1f0>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d022      	beq.n	800176a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	689a      	ldr	r2, [r3, #8]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001732:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	6899      	ldr	r1, [r3, #8]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	430a      	orrs	r2, r1
 8001744:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	689a      	ldr	r2, [r3, #8]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001754:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6899      	ldr	r1, [r3, #8]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	430a      	orrs	r2, r1
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	e00f      	b.n	800178a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	689a      	ldr	r2, [r3, #8]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001778:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	689a      	ldr	r2, [r3, #8]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001788:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	689a      	ldr	r2, [r3, #8]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 0202 	bic.w	r2, r2, #2
 8001798:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6899      	ldr	r1, [r3, #8]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	005a      	lsls	r2, r3, #1
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	430a      	orrs	r2, r1
 80017ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d01b      	beq.n	80017f0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	685a      	ldr	r2, [r3, #4]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80017c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80017d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6859      	ldr	r1, [r3, #4]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e2:	3b01      	subs	r3, #1
 80017e4:	035a      	lsls	r2, r3, #13
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	e007      	b.n	8001800 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	685a      	ldr	r2, [r3, #4]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800180e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	3b01      	subs	r3, #1
 800181c:	051a      	lsls	r2, r3, #20
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	430a      	orrs	r2, r1
 8001824:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	689a      	ldr	r2, [r3, #8]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001834:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	6899      	ldr	r1, [r3, #8]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001842:	025a      	lsls	r2, r3, #9
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	430a      	orrs	r2, r1
 800184a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800185a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	6899      	ldr	r1, [r3, #8]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	029a      	lsls	r2, r3, #10
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	430a      	orrs	r2, r1
 800186e:	609a      	str	r2, [r3, #8]
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	40012300 	.word	0x40012300
 8001880:	0f000001 	.word	0x0f000001

08001884 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001894:	4b0b      	ldr	r3, [pc, #44]	@ (80018c4 <__NVIC_SetPriorityGrouping+0x40>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018a0:	4013      	ands	r3, r2
 80018a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <__NVIC_SetPriorityGrouping+0x44>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018b2:	4a04      	ldr	r2, [pc, #16]	@ (80018c4 <__NVIC_SetPriorityGrouping+0x40>)
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	60d3      	str	r3, [r2, #12]
}
 80018b8:	bf00      	nop
 80018ba:	3714      	adds	r7, #20
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	e000ed00 	.word	0xe000ed00
 80018c8:	05fa0000 	.word	0x05fa0000

080018cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018d0:	4b04      	ldr	r3, [pc, #16]	@ (80018e4 <__NVIC_GetPriorityGrouping+0x18>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	0a1b      	lsrs	r3, r3, #8
 80018d6:	f003 0307 	and.w	r3, r3, #7
}
 80018da:	4618      	mov	r0, r3
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	db0b      	blt.n	8001912 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	f003 021f 	and.w	r2, r3, #31
 8001900:	4907      	ldr	r1, [pc, #28]	@ (8001920 <__NVIC_EnableIRQ+0x38>)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	095b      	lsrs	r3, r3, #5
 8001908:	2001      	movs	r0, #1
 800190a:	fa00 f202 	lsl.w	r2, r0, r2
 800190e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000e100 	.word	0xe000e100

08001924 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	6039      	str	r1, [r7, #0]
 800192e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001934:	2b00      	cmp	r3, #0
 8001936:	db0a      	blt.n	800194e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	b2da      	uxtb	r2, r3
 800193c:	490c      	ldr	r1, [pc, #48]	@ (8001970 <__NVIC_SetPriority+0x4c>)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	0112      	lsls	r2, r2, #4
 8001944:	b2d2      	uxtb	r2, r2
 8001946:	440b      	add	r3, r1
 8001948:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800194c:	e00a      	b.n	8001964 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	b2da      	uxtb	r2, r3
 8001952:	4908      	ldr	r1, [pc, #32]	@ (8001974 <__NVIC_SetPriority+0x50>)
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	3b04      	subs	r3, #4
 800195c:	0112      	lsls	r2, r2, #4
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	440b      	add	r3, r1
 8001962:	761a      	strb	r2, [r3, #24]
}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000e100 	.word	0xe000e100
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001978:	b480      	push	{r7}
 800197a:	b089      	sub	sp, #36	@ 0x24
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f1c3 0307 	rsb	r3, r3, #7
 8001992:	2b04      	cmp	r3, #4
 8001994:	bf28      	it	cs
 8001996:	2304      	movcs	r3, #4
 8001998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3304      	adds	r3, #4
 800199e:	2b06      	cmp	r3, #6
 80019a0:	d902      	bls.n	80019a8 <NVIC_EncodePriority+0x30>
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	3b03      	subs	r3, #3
 80019a6:	e000      	b.n	80019aa <NVIC_EncodePriority+0x32>
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ac:	f04f 32ff 	mov.w	r2, #4294967295
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	43da      	mvns	r2, r3
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	401a      	ands	r2, r3
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c0:	f04f 31ff 	mov.w	r1, #4294967295
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ca:	43d9      	mvns	r1, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d0:	4313      	orrs	r3, r2
         );
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3724      	adds	r7, #36	@ 0x24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff ff4c 	bl	8001884 <__NVIC_SetPriorityGrouping>
}
 80019ec:	bf00      	nop
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
 8001a00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a06:	f7ff ff61 	bl	80018cc <__NVIC_GetPriorityGrouping>
 8001a0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	68b9      	ldr	r1, [r7, #8]
 8001a10:	6978      	ldr	r0, [r7, #20]
 8001a12:	f7ff ffb1 	bl	8001978 <NVIC_EncodePriority>
 8001a16:	4602      	mov	r2, r0
 8001a18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff ff80 	bl	8001924 <__NVIC_SetPriority>
}
 8001a24:	bf00      	nop
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff ff54 	bl	80018e8 <__NVIC_EnableIRQ>
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e086      	b.n	8001b68 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d106      	bne.n	8001a72 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2220      	movs	r2, #32
 8001a68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7ff f975 	bl	8000d5c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a72:	4b3f      	ldr	r3, [pc, #252]	@ (8001b70 <HAL_ETH_Init+0x128>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a76:	4a3e      	ldr	r2, [pc, #248]	@ (8001b70 <HAL_ETH_Init+0x128>)
 8001a78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a7e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b70 <HAL_ETH_Init+0x128>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001a8a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b74 <HAL_ETH_Init+0x12c>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	4a39      	ldr	r2, [pc, #228]	@ (8001b74 <HAL_ETH_Init+0x12c>)
 8001a90:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001a94:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001a96:	4b37      	ldr	r3, [pc, #220]	@ (8001b74 <HAL_ETH_Init+0x12c>)
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	4935      	ldr	r1, [pc, #212]	@ (8001b74 <HAL_ETH_Init+0x12c>)
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001aa4:	4b33      	ldr	r3, [pc, #204]	@ (8001b74 <HAL_ETH_Init+0x12c>)
 8001aa6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	6812      	ldr	r2, [r2, #0]
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001abe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ac0:	f7ff fc18 	bl	80012f4 <HAL_GetTick>
 8001ac4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001ac6:	e011      	b.n	8001aec <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001ac8:	f7ff fc14 	bl	80012f4 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001ad6:	d909      	bls.n	8001aec <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2204      	movs	r2, #4
 8001adc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	22e0      	movs	r2, #224	@ 0xe0
 8001ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e03d      	b.n	8001b68 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1e4      	bne.n	8001ac8 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f000 f97a 	bl	8001df8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f000 fa25 	bl	8001f54 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 fa7b 	bl	8002006 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	461a      	mov	r2, r3
 8001b16:	2100      	movs	r1, #0
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f000 f9e3 	bl	8001ee4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001b2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b78 <HAL_ETH_Init+0x130>)
 8001b3c:	430b      	orrs	r3, r1
 8001b3e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001b52:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2210      	movs	r2, #16
 8001b62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40023800 	.word	0x40023800
 8001b74:	40013800 	.word	0x40013800
 8001b78:	00020060 	.word	0x00020060

08001b7c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001b8e:	68fa      	ldr	r2, [r7, #12]
 8001b90:	4b53      	ldr	r3, [pc, #332]	@ (8001ce0 <ETH_SetMACConfig+0x164>)
 8001b92:	4013      	ands	r3, r2
 8001b94:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	7b9b      	ldrb	r3, [r3, #14]
 8001b9a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001b9c:	683a      	ldr	r2, [r7, #0]
 8001b9e:	7c12      	ldrb	r2, [r2, #16]
 8001ba0:	2a00      	cmp	r2, #0
 8001ba2:	d102      	bne.n	8001baa <ETH_SetMACConfig+0x2e>
 8001ba4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001ba8:	e000      	b.n	8001bac <ETH_SetMACConfig+0x30>
 8001baa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001bac:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001bae:	683a      	ldr	r2, [r7, #0]
 8001bb0:	7c52      	ldrb	r2, [r2, #17]
 8001bb2:	2a00      	cmp	r2, #0
 8001bb4:	d102      	bne.n	8001bbc <ETH_SetMACConfig+0x40>
 8001bb6:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001bba:	e000      	b.n	8001bbe <ETH_SetMACConfig+0x42>
 8001bbc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001bbe:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001bc4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	7fdb      	ldrb	r3, [r3, #31]
 8001bca:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001bcc:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001bd2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	7f92      	ldrb	r2, [r2, #30]
 8001bd8:	2a00      	cmp	r2, #0
 8001bda:	d102      	bne.n	8001be2 <ETH_SetMACConfig+0x66>
 8001bdc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001be0:	e000      	b.n	8001be4 <ETH_SetMACConfig+0x68>
 8001be2:	2200      	movs	r2, #0
                        macconf->Speed |
 8001be4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	7f1b      	ldrb	r3, [r3, #28]
 8001bea:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001bec:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001bf2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	791b      	ldrb	r3, [r3, #4]
 8001bf8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001bfa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001c02:	2a00      	cmp	r2, #0
 8001c04:	d102      	bne.n	8001c0c <ETH_SetMACConfig+0x90>
 8001c06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c0a:	e000      	b.n	8001c0e <ETH_SetMACConfig+0x92>
 8001c0c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001c0e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	7bdb      	ldrb	r3, [r3, #15]
 8001c14:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001c16:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001c1c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001c24:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001c26:	4313      	orrs	r3, r2
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c3e:	2001      	movs	r0, #1
 8001c40:	f7ff fb64 	bl	800130c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c62:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001c64:	683a      	ldr	r2, [r7, #0]
 8001c66:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001c6a:	2a00      	cmp	r2, #0
 8001c6c:	d101      	bne.n	8001c72 <ETH_SetMACConfig+0xf6>
 8001c6e:	2280      	movs	r2, #128	@ 0x80
 8001c70:	e000      	b.n	8001c74 <ETH_SetMACConfig+0xf8>
 8001c72:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c74:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001c7a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001c82:	2a01      	cmp	r2, #1
 8001c84:	d101      	bne.n	8001c8a <ETH_SetMACConfig+0x10e>
 8001c86:	2208      	movs	r2, #8
 8001c88:	e000      	b.n	8001c8c <ETH_SetMACConfig+0x110>
 8001c8a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001c8c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001c94:	2a01      	cmp	r2, #1
 8001c96:	d101      	bne.n	8001c9c <ETH_SetMACConfig+0x120>
 8001c98:	2204      	movs	r2, #4
 8001c9a:	e000      	b.n	8001c9e <ETH_SetMACConfig+0x122>
 8001c9c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001c9e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001ca0:	683a      	ldr	r2, [r7, #0]
 8001ca2:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001ca6:	2a01      	cmp	r2, #1
 8001ca8:	d101      	bne.n	8001cae <ETH_SetMACConfig+0x132>
 8001caa:	2202      	movs	r2, #2
 8001cac:	e000      	b.n	8001cb0 <ETH_SetMACConfig+0x134>
 8001cae:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001cc8:	2001      	movs	r0, #1
 8001cca:	f7ff fb1f 	bl	800130c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	619a      	str	r2, [r3, #24]
}
 8001cd6:	bf00      	nop
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	fd20810f 	.word	0xfd20810f

08001ce4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	4b3d      	ldr	r3, [pc, #244]	@ (8001df4 <ETH_SetDMAConfig+0x110>)
 8001cfe:	4013      	ands	r3, r2
 8001d00:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	7b1b      	ldrb	r3, [r3, #12]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d102      	bne.n	8001d10 <ETH_SetDMAConfig+0x2c>
 8001d0a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d0e:	e000      	b.n	8001d12 <ETH_SetDMAConfig+0x2e>
 8001d10:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	7b5b      	ldrb	r3, [r3, #13]
 8001d16:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001d18:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001d1a:	683a      	ldr	r2, [r7, #0]
 8001d1c:	7f52      	ldrb	r2, [r2, #29]
 8001d1e:	2a00      	cmp	r2, #0
 8001d20:	d102      	bne.n	8001d28 <ETH_SetDMAConfig+0x44>
 8001d22:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001d26:	e000      	b.n	8001d2a <ETH_SetDMAConfig+0x46>
 8001d28:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001d2a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	7b9b      	ldrb	r3, [r3, #14]
 8001d30:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001d32:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001d38:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	7f1b      	ldrb	r3, [r3, #28]
 8001d3e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001d40:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	7f9b      	ldrb	r3, [r3, #30]
 8001d46:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001d48:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001d4e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d56:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d68:	461a      	mov	r2, r3
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d76:	699b      	ldr	r3, [r3, #24]
 8001d78:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	f7ff fac6 	bl	800130c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d88:	461a      	mov	r2, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	791b      	ldrb	r3, [r3, #4]
 8001d92:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d98:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001d9e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001da4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001dac:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001dae:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001db6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001dbc:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6812      	ldr	r2, [r2, #0]
 8001dc2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001dc6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001dca:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001dd8:	2001      	movs	r0, #1
 8001dda:	f7ff fa97 	bl	800130c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001de6:	461a      	mov	r2, r3
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	6013      	str	r3, [r2, #0]
}
 8001dec:	bf00      	nop
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	f8de3f23 	.word	0xf8de3f23

08001df8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b0a6      	sub	sp, #152	@ 0x98
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001e00:	2301      	movs	r3, #1
 8001e02:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8001e06:	2301      	movs	r3, #1
 8001e08:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001e10:	2300      	movs	r3, #0
 8001e12:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001e16:	2301      	movs	r3, #1
 8001e18:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001e22:	2301      	movs	r3, #1
 8001e24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001e34:	2300      	movs	r3, #0
 8001e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001e44:	2300      	movs	r3, #0
 8001e46:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001e54:	2300      	movs	r3, #0
 8001e56:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001e60:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e64:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001e66:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001e72:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001e76:	4619      	mov	r1, r3
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f7ff fe7f 	bl	8001b7c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001e82:	2301      	movs	r3, #1
 8001e84:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001e86:	2301      	movs	r3, #1
 8001e88:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001e90:	2300      	movs	r3, #0
 8001e92:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001e94:	2300      	movs	r3, #0
 8001e96:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001eae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001eb2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001eb4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001eb8:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001eba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ebe:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001ece:	f107 0308 	add.w	r3, r7, #8
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ff05 	bl	8001ce4 <ETH_SetDMAConfig>
}
 8001eda:	bf00      	nop
 8001edc:	3798      	adds	r7, #152	@ 0x98
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
	...

08001ee4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b087      	sub	sp, #28
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3305      	adds	r3, #5
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	021b      	lsls	r3, r3, #8
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	3204      	adds	r2, #4
 8001efc:	7812      	ldrb	r2, [r2, #0]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001f02:	68ba      	ldr	r2, [r7, #8]
 8001f04:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <ETH_MACAddressConfig+0x68>)
 8001f06:	4413      	add	r3, r2
 8001f08:	461a      	mov	r2, r3
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	3303      	adds	r3, #3
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	061a      	lsls	r2, r3, #24
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	3302      	adds	r3, #2
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	041b      	lsls	r3, r3, #16
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	3301      	adds	r3, #1
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	021b      	lsls	r3, r3, #8
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	7812      	ldrb	r2, [r2, #0]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001f32:	68ba      	ldr	r2, [r7, #8]
 8001f34:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <ETH_MACAddressConfig+0x6c>)
 8001f36:	4413      	add	r3, r2
 8001f38:	461a      	mov	r2, r3
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	6013      	str	r3, [r2, #0]
}
 8001f3e:	bf00      	nop
 8001f40:	371c      	adds	r7, #28
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	40028040 	.word	0x40028040
 8001f50:	40028044 	.word	0x40028044

08001f54 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	e03e      	b.n	8001fe0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	68d9      	ldr	r1, [r3, #12]
 8001f66:	68fa      	ldr	r2, [r7, #12]
 8001f68:	4613      	mov	r3, r2
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	4413      	add	r3, r2
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	440b      	add	r3, r1
 8001f72:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001f8c:	68b9      	ldr	r1, [r7, #8]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	3206      	adds	r2, #6
 8001f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d80c      	bhi.n	8001fc4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	68d9      	ldr	r1, [r3, #12]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	1c5a      	adds	r2, r3, #1
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	00db      	lsls	r3, r3, #3
 8001fba:	440b      	add	r3, r1
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	e004      	b.n	8001fce <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	461a      	mov	r2, r3
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2b03      	cmp	r3, #3
 8001fe4:	d9bd      	bls.n	8001f62 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68da      	ldr	r2, [r3, #12]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ff8:	611a      	str	r2, [r3, #16]
}
 8001ffa:	bf00      	nop
 8001ffc:	3714      	adds	r7, #20
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002006:	b480      	push	{r7}
 8002008:	b085      	sub	sp, #20
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	e048      	b.n	80020a6 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6919      	ldr	r1, [r3, #16]
 8002018:	68fa      	ldr	r2, [r7, #12]
 800201a:	4613      	mov	r3, r2
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	4413      	add	r3, r2
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	440b      	add	r3, r1
 8002024:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	2200      	movs	r2, #0
 8002030:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	2200      	movs	r2, #0
 800203c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	2200      	movs	r2, #0
 8002042:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	2200      	movs	r2, #0
 8002048:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002050:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800206a:	68b9      	ldr	r1, [r7, #8]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	3212      	adds	r2, #18
 8002072:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2b02      	cmp	r3, #2
 800207a:	d80c      	bhi.n	8002096 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6919      	ldr	r1, [r3, #16]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	4613      	mov	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4413      	add	r3, r2
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	440b      	add	r3, r1
 800208e:	461a      	mov	r2, r3
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	60da      	str	r2, [r3, #12]
 8002094:	e004      	b.n	80020a0 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	461a      	mov	r2, r3
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	3301      	adds	r3, #1
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2b03      	cmp	r3, #3
 80020aa:	d9b3      	bls.n	8002014 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	691a      	ldr	r2, [r3, #16]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020d6:	60da      	str	r2, [r3, #12]
}
 80020d8:	bf00      	nop
 80020da:	3714      	adds	r7, #20
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b089      	sub	sp, #36	@ 0x24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80020f6:	2300      	movs	r3, #0
 80020f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80020fa:	2300      	movs	r3, #0
 80020fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80020fe:	2300      	movs	r3, #0
 8002100:	61fb      	str	r3, [r7, #28]
 8002102:	e175      	b.n	80023f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002104:	2201      	movs	r2, #1
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	697a      	ldr	r2, [r7, #20]
 8002114:	4013      	ands	r3, r2
 8002116:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	429a      	cmp	r2, r3
 800211e:	f040 8164 	bne.w	80023ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 0303 	and.w	r3, r3, #3
 800212a:	2b01      	cmp	r3, #1
 800212c:	d005      	beq.n	800213a <HAL_GPIO_Init+0x56>
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f003 0303 	and.w	r3, r3, #3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d130      	bne.n	800219c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	2203      	movs	r2, #3
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43db      	mvns	r3, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4013      	ands	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4313      	orrs	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002170:	2201      	movs	r2, #1
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	4013      	ands	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	091b      	lsrs	r3, r3, #4
 8002186:	f003 0201 	and.w	r2, r3, #1
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4313      	orrs	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	d017      	beq.n	80021d8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 0303 	and.w	r3, r3, #3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d123      	bne.n	800222c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	08da      	lsrs	r2, r3, #3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3208      	adds	r2, #8
 80021ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	220f      	movs	r2, #15
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4013      	ands	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	691a      	ldr	r2, [r3, #16]
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	4313      	orrs	r3, r2
 800221c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	08da      	lsrs	r2, r3, #3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3208      	adds	r2, #8
 8002226:	69b9      	ldr	r1, [r7, #24]
 8002228:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	2203      	movs	r2, #3
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	43db      	mvns	r3, r3
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	4013      	ands	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 0203 	and.w	r2, r3, #3
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 80be 	beq.w	80023ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800226e:	4b66      	ldr	r3, [pc, #408]	@ (8002408 <HAL_GPIO_Init+0x324>)
 8002270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002272:	4a65      	ldr	r2, [pc, #404]	@ (8002408 <HAL_GPIO_Init+0x324>)
 8002274:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002278:	6453      	str	r3, [r2, #68]	@ 0x44
 800227a:	4b63      	ldr	r3, [pc, #396]	@ (8002408 <HAL_GPIO_Init+0x324>)
 800227c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002286:	4a61      	ldr	r2, [pc, #388]	@ (800240c <HAL_GPIO_Init+0x328>)
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	089b      	lsrs	r3, r3, #2
 800228c:	3302      	adds	r3, #2
 800228e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002292:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	220f      	movs	r2, #15
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43db      	mvns	r3, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4013      	ands	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a58      	ldr	r2, [pc, #352]	@ (8002410 <HAL_GPIO_Init+0x32c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d037      	beq.n	8002322 <HAL_GPIO_Init+0x23e>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a57      	ldr	r2, [pc, #348]	@ (8002414 <HAL_GPIO_Init+0x330>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d031      	beq.n	800231e <HAL_GPIO_Init+0x23a>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a56      	ldr	r2, [pc, #344]	@ (8002418 <HAL_GPIO_Init+0x334>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d02b      	beq.n	800231a <HAL_GPIO_Init+0x236>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a55      	ldr	r2, [pc, #340]	@ (800241c <HAL_GPIO_Init+0x338>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d025      	beq.n	8002316 <HAL_GPIO_Init+0x232>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a54      	ldr	r2, [pc, #336]	@ (8002420 <HAL_GPIO_Init+0x33c>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d01f      	beq.n	8002312 <HAL_GPIO_Init+0x22e>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a53      	ldr	r2, [pc, #332]	@ (8002424 <HAL_GPIO_Init+0x340>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d019      	beq.n	800230e <HAL_GPIO_Init+0x22a>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a52      	ldr	r2, [pc, #328]	@ (8002428 <HAL_GPIO_Init+0x344>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d013      	beq.n	800230a <HAL_GPIO_Init+0x226>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a51      	ldr	r2, [pc, #324]	@ (800242c <HAL_GPIO_Init+0x348>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d00d      	beq.n	8002306 <HAL_GPIO_Init+0x222>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a50      	ldr	r2, [pc, #320]	@ (8002430 <HAL_GPIO_Init+0x34c>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d007      	beq.n	8002302 <HAL_GPIO_Init+0x21e>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a4f      	ldr	r2, [pc, #316]	@ (8002434 <HAL_GPIO_Init+0x350>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d101      	bne.n	80022fe <HAL_GPIO_Init+0x21a>
 80022fa:	2309      	movs	r3, #9
 80022fc:	e012      	b.n	8002324 <HAL_GPIO_Init+0x240>
 80022fe:	230a      	movs	r3, #10
 8002300:	e010      	b.n	8002324 <HAL_GPIO_Init+0x240>
 8002302:	2308      	movs	r3, #8
 8002304:	e00e      	b.n	8002324 <HAL_GPIO_Init+0x240>
 8002306:	2307      	movs	r3, #7
 8002308:	e00c      	b.n	8002324 <HAL_GPIO_Init+0x240>
 800230a:	2306      	movs	r3, #6
 800230c:	e00a      	b.n	8002324 <HAL_GPIO_Init+0x240>
 800230e:	2305      	movs	r3, #5
 8002310:	e008      	b.n	8002324 <HAL_GPIO_Init+0x240>
 8002312:	2304      	movs	r3, #4
 8002314:	e006      	b.n	8002324 <HAL_GPIO_Init+0x240>
 8002316:	2303      	movs	r3, #3
 8002318:	e004      	b.n	8002324 <HAL_GPIO_Init+0x240>
 800231a:	2302      	movs	r3, #2
 800231c:	e002      	b.n	8002324 <HAL_GPIO_Init+0x240>
 800231e:	2301      	movs	r3, #1
 8002320:	e000      	b.n	8002324 <HAL_GPIO_Init+0x240>
 8002322:	2300      	movs	r3, #0
 8002324:	69fa      	ldr	r2, [r7, #28]
 8002326:	f002 0203 	and.w	r2, r2, #3
 800232a:	0092      	lsls	r2, r2, #2
 800232c:	4093      	lsls	r3, r2
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4313      	orrs	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002334:	4935      	ldr	r1, [pc, #212]	@ (800240c <HAL_GPIO_Init+0x328>)
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	089b      	lsrs	r3, r3, #2
 800233a:	3302      	adds	r3, #2
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002342:	4b3d      	ldr	r3, [pc, #244]	@ (8002438 <HAL_GPIO_Init+0x354>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	43db      	mvns	r3, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4013      	ands	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	4313      	orrs	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002366:	4a34      	ldr	r2, [pc, #208]	@ (8002438 <HAL_GPIO_Init+0x354>)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800236c:	4b32      	ldr	r3, [pc, #200]	@ (8002438 <HAL_GPIO_Init+0x354>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	43db      	mvns	r3, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002390:	4a29      	ldr	r2, [pc, #164]	@ (8002438 <HAL_GPIO_Init+0x354>)
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002396:	4b28      	ldr	r3, [pc, #160]	@ (8002438 <HAL_GPIO_Init+0x354>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	43db      	mvns	r3, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4013      	ands	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002438 <HAL_GPIO_Init+0x354>)
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002438 <HAL_GPIO_Init+0x354>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	43db      	mvns	r3, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4013      	ands	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023e4:	4a14      	ldr	r2, [pc, #80]	@ (8002438 <HAL_GPIO_Init+0x354>)
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	3301      	adds	r3, #1
 80023ee:	61fb      	str	r3, [r7, #28]
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	2b0f      	cmp	r3, #15
 80023f4:	f67f ae86 	bls.w	8002104 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	3724      	adds	r7, #36	@ 0x24
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	40023800 	.word	0x40023800
 800240c:	40013800 	.word	0x40013800
 8002410:	40020000 	.word	0x40020000
 8002414:	40020400 	.word	0x40020400
 8002418:	40020800 	.word	0x40020800
 800241c:	40020c00 	.word	0x40020c00
 8002420:	40021000 	.word	0x40021000
 8002424:	40021400 	.word	0x40021400
 8002428:	40021800 	.word	0x40021800
 800242c:	40021c00 	.word	0x40021c00
 8002430:	40022000 	.word	0x40022000
 8002434:	40022400 	.word	0x40022400
 8002438:	40013c00 	.word	0x40013c00

0800243c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	460b      	mov	r3, r1
 8002446:	807b      	strh	r3, [r7, #2]
 8002448:	4613      	mov	r3, r2
 800244a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800244c:	787b      	ldrb	r3, [r7, #1]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002452:	887a      	ldrh	r2, [r7, #2]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002458:	e003      	b.n	8002462 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800245a:	887b      	ldrh	r3, [r7, #2]
 800245c:	041a      	lsls	r2, r3, #16
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	619a      	str	r2, [r3, #24]
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
	...

08002470 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800247a:	4b08      	ldr	r3, [pc, #32]	@ (800249c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800247c:	695a      	ldr	r2, [r3, #20]
 800247e:	88fb      	ldrh	r3, [r7, #6]
 8002480:	4013      	ands	r3, r2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d006      	beq.n	8002494 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002486:	4a05      	ldr	r2, [pc, #20]	@ (800249c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002488:	88fb      	ldrh	r3, [r7, #6]
 800248a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800248c:	88fb      	ldrh	r3, [r7, #6]
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe f8a6 	bl	80005e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002494:	bf00      	nop
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40013c00 	.word	0x40013c00

080024a0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af02      	add	r7, sp, #8
 80024a6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e108      	b.n	80026c4 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d106      	bne.n	80024d2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f7fe fd5d 	bl	8000f8c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2203      	movs	r2, #3
 80024d6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024e0:	d102      	bne.n	80024e8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f002 fb1f 	bl	8004b30 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6818      	ldr	r0, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	7c1a      	ldrb	r2, [r3, #16]
 80024fa:	f88d 2000 	strb.w	r2, [sp]
 80024fe:	3304      	adds	r3, #4
 8002500:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002502:	f002 fabb 	bl	8004a7c <USB_CoreInit>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d005      	beq.n	8002518 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2202      	movs	r2, #2
 8002510:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e0d5      	b.n	80026c4 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2100      	movs	r1, #0
 800251e:	4618      	mov	r0, r3
 8002520:	f002 fb17 	bl	8004b52 <USB_SetCurrentMode>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d005      	beq.n	8002536 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2202      	movs	r2, #2
 800252e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e0c6      	b.n	80026c4 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002536:	2300      	movs	r3, #0
 8002538:	73fb      	strb	r3, [r7, #15]
 800253a:	e04a      	b.n	80025d2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800253c:	7bfa      	ldrb	r2, [r7, #15]
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	00db      	lsls	r3, r3, #3
 8002544:	4413      	add	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	3315      	adds	r3, #21
 800254c:	2201      	movs	r2, #1
 800254e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002550:	7bfa      	ldrb	r2, [r7, #15]
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	4613      	mov	r3, r2
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	4413      	add	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	3314      	adds	r3, #20
 8002560:	7bfa      	ldrb	r2, [r7, #15]
 8002562:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002564:	7bfa      	ldrb	r2, [r7, #15]
 8002566:	7bfb      	ldrb	r3, [r7, #15]
 8002568:	b298      	uxth	r0, r3
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	4613      	mov	r3, r2
 800256e:	00db      	lsls	r3, r3, #3
 8002570:	4413      	add	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	440b      	add	r3, r1
 8002576:	332e      	adds	r3, #46	@ 0x2e
 8002578:	4602      	mov	r2, r0
 800257a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800257c:	7bfa      	ldrb	r2, [r7, #15]
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	4613      	mov	r3, r2
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	4413      	add	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	3318      	adds	r3, #24
 800258c:	2200      	movs	r2, #0
 800258e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002590:	7bfa      	ldrb	r2, [r7, #15]
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	4413      	add	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	331c      	adds	r3, #28
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80025a4:	7bfa      	ldrb	r2, [r7, #15]
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	4613      	mov	r3, r2
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	3320      	adds	r3, #32
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80025b8:	7bfa      	ldrb	r2, [r7, #15]
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	4413      	add	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	440b      	add	r3, r1
 80025c6:	3324      	adds	r3, #36	@ 0x24
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	3301      	adds	r3, #1
 80025d0:	73fb      	strb	r3, [r7, #15]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	791b      	ldrb	r3, [r3, #4]
 80025d6:	7bfa      	ldrb	r2, [r7, #15]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d3af      	bcc.n	800253c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025dc:	2300      	movs	r3, #0
 80025de:	73fb      	strb	r3, [r7, #15]
 80025e0:	e044      	b.n	800266c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80025e2:	7bfa      	ldrb	r2, [r7, #15]
 80025e4:	6879      	ldr	r1, [r7, #4]
 80025e6:	4613      	mov	r3, r2
 80025e8:	00db      	lsls	r3, r3, #3
 80025ea:	4413      	add	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	440b      	add	r3, r1
 80025f0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80025f4:	2200      	movs	r2, #0
 80025f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80025f8:	7bfa      	ldrb	r2, [r7, #15]
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	4413      	add	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	440b      	add	r3, r1
 8002606:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800260a:	7bfa      	ldrb	r2, [r7, #15]
 800260c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800260e:	7bfa      	ldrb	r2, [r7, #15]
 8002610:	6879      	ldr	r1, [r7, #4]
 8002612:	4613      	mov	r3, r2
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	4413      	add	r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	440b      	add	r3, r1
 800261c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002620:	2200      	movs	r2, #0
 8002622:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002624:	7bfa      	ldrb	r2, [r7, #15]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	4613      	mov	r3, r2
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	4413      	add	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800263a:	7bfa      	ldrb	r2, [r7, #15]
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	4613      	mov	r3, r2
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	4413      	add	r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	440b      	add	r3, r1
 8002648:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002650:	7bfa      	ldrb	r2, [r7, #15]
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	00db      	lsls	r3, r3, #3
 8002658:	4413      	add	r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002662:	2200      	movs	r2, #0
 8002664:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	3301      	adds	r3, #1
 800266a:	73fb      	strb	r3, [r7, #15]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	791b      	ldrb	r3, [r3, #4]
 8002670:	7bfa      	ldrb	r2, [r7, #15]
 8002672:	429a      	cmp	r2, r3
 8002674:	d3b5      	bcc.n	80025e2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6818      	ldr	r0, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	7c1a      	ldrb	r2, [r3, #16]
 800267e:	f88d 2000 	strb.w	r2, [sp]
 8002682:	3304      	adds	r3, #4
 8002684:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002686:	f002 fab1 	bl	8004bec <USB_DevInit>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2202      	movs	r2, #2
 8002694:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e013      	b.n	80026c4 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2201      	movs	r2, #1
 80026a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	7b1b      	ldrb	r3, [r3, #12]
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d102      	bne.n	80026b8 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f80a 	bl	80026cc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4618      	mov	r0, r3
 80026be:	f002 fc6c 	bl	8004f9a <USB_DevDisconnect>

  return HAL_OK;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80026fa:	4b05      	ldr	r3, [pc, #20]	@ (8002710 <HAL_PCDEx_ActivateLPM+0x44>)
 80026fc:	4313      	orrs	r3, r2
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	10000003 	.word	0x10000003

08002714 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002718:	4b05      	ldr	r3, [pc, #20]	@ (8002730 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a04      	ldr	r2, [pc, #16]	@ (8002730 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800271e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002722:	6013      	str	r3, [r2, #0]
}
 8002724:	bf00      	nop
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40007000 	.word	0x40007000

08002734 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800273a:	2300      	movs	r3, #0
 800273c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800273e:	4b23      	ldr	r3, [pc, #140]	@ (80027cc <HAL_PWREx_EnableOverDrive+0x98>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	4a22      	ldr	r2, [pc, #136]	@ (80027cc <HAL_PWREx_EnableOverDrive+0x98>)
 8002744:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002748:	6413      	str	r3, [r2, #64]	@ 0x40
 800274a:	4b20      	ldr	r3, [pc, #128]	@ (80027cc <HAL_PWREx_EnableOverDrive+0x98>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002752:	603b      	str	r3, [r7, #0]
 8002754:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002756:	4b1e      	ldr	r3, [pc, #120]	@ (80027d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a1d      	ldr	r2, [pc, #116]	@ (80027d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800275c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002760:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002762:	f7fe fdc7 	bl	80012f4 <HAL_GetTick>
 8002766:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002768:	e009      	b.n	800277e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800276a:	f7fe fdc3 	bl	80012f4 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002778:	d901      	bls.n	800277e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e022      	b.n	80027c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800277e:	4b14      	ldr	r3, [pc, #80]	@ (80027d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002786:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800278a:	d1ee      	bne.n	800276a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800278c:	4b10      	ldr	r3, [pc, #64]	@ (80027d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a0f      	ldr	r2, [pc, #60]	@ (80027d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002792:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002796:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002798:	f7fe fdac 	bl	80012f4 <HAL_GetTick>
 800279c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800279e:	e009      	b.n	80027b4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80027a0:	f7fe fda8 	bl	80012f4 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027ae:	d901      	bls.n	80027b4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e007      	b.n	80027c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80027b4:	4b06      	ldr	r3, [pc, #24]	@ (80027d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027c0:	d1ee      	bne.n	80027a0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40023800 	.word	0x40023800
 80027d0:	40007000 	.word	0x40007000

080027d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80027dc:	2300      	movs	r3, #0
 80027de:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e29b      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 8087 	beq.w	8002906 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027f8:	4b96      	ldr	r3, [pc, #600]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f003 030c 	and.w	r3, r3, #12
 8002800:	2b04      	cmp	r3, #4
 8002802:	d00c      	beq.n	800281e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002804:	4b93      	ldr	r3, [pc, #588]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f003 030c 	and.w	r3, r3, #12
 800280c:	2b08      	cmp	r3, #8
 800280e:	d112      	bne.n	8002836 <HAL_RCC_OscConfig+0x62>
 8002810:	4b90      	ldr	r3, [pc, #576]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002818:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800281c:	d10b      	bne.n	8002836 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800281e:	4b8d      	ldr	r3, [pc, #564]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d06c      	beq.n	8002904 <HAL_RCC_OscConfig+0x130>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d168      	bne.n	8002904 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e275      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800283e:	d106      	bne.n	800284e <HAL_RCC_OscConfig+0x7a>
 8002840:	4b84      	ldr	r3, [pc, #528]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a83      	ldr	r2, [pc, #524]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002846:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800284a:	6013      	str	r3, [r2, #0]
 800284c:	e02e      	b.n	80028ac <HAL_RCC_OscConfig+0xd8>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10c      	bne.n	8002870 <HAL_RCC_OscConfig+0x9c>
 8002856:	4b7f      	ldr	r3, [pc, #508]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a7e      	ldr	r2, [pc, #504]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 800285c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002860:	6013      	str	r3, [r2, #0]
 8002862:	4b7c      	ldr	r3, [pc, #496]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a7b      	ldr	r2, [pc, #492]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002868:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800286c:	6013      	str	r3, [r2, #0]
 800286e:	e01d      	b.n	80028ac <HAL_RCC_OscConfig+0xd8>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002878:	d10c      	bne.n	8002894 <HAL_RCC_OscConfig+0xc0>
 800287a:	4b76      	ldr	r3, [pc, #472]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a75      	ldr	r2, [pc, #468]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002880:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002884:	6013      	str	r3, [r2, #0]
 8002886:	4b73      	ldr	r3, [pc, #460]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a72      	ldr	r2, [pc, #456]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 800288c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	e00b      	b.n	80028ac <HAL_RCC_OscConfig+0xd8>
 8002894:	4b6f      	ldr	r3, [pc, #444]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a6e      	ldr	r2, [pc, #440]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 800289a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	4b6c      	ldr	r3, [pc, #432]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a6b      	ldr	r2, [pc, #428]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80028a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d013      	beq.n	80028dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b4:	f7fe fd1e 	bl	80012f4 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028bc:	f7fe fd1a 	bl	80012f4 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	@ 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e229      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ce:	4b61      	ldr	r3, [pc, #388]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0xe8>
 80028da:	e014      	b.n	8002906 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028dc:	f7fe fd0a 	bl	80012f4 <HAL_GetTick>
 80028e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e2:	e008      	b.n	80028f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e4:	f7fe fd06 	bl	80012f4 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b64      	cmp	r3, #100	@ 0x64
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e215      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f6:	4b57      	ldr	r3, [pc, #348]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1f0      	bne.n	80028e4 <HAL_RCC_OscConfig+0x110>
 8002902:	e000      	b.n	8002906 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	2b00      	cmp	r3, #0
 8002910:	d069      	beq.n	80029e6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002912:	4b50      	ldr	r3, [pc, #320]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f003 030c 	and.w	r3, r3, #12
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00b      	beq.n	8002936 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800291e:	4b4d      	ldr	r3, [pc, #308]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 030c 	and.w	r3, r3, #12
 8002926:	2b08      	cmp	r3, #8
 8002928:	d11c      	bne.n	8002964 <HAL_RCC_OscConfig+0x190>
 800292a:	4b4a      	ldr	r3, [pc, #296]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d116      	bne.n	8002964 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002936:	4b47      	ldr	r3, [pc, #284]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d005      	beq.n	800294e <HAL_RCC_OscConfig+0x17a>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d001      	beq.n	800294e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e1e9      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800294e:	4b41      	ldr	r3, [pc, #260]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	00db      	lsls	r3, r3, #3
 800295c:	493d      	ldr	r1, [pc, #244]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 800295e:	4313      	orrs	r3, r2
 8002960:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002962:	e040      	b.n	80029e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d023      	beq.n	80029b4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800296c:	4b39      	ldr	r3, [pc, #228]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a38      	ldr	r2, [pc, #224]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002972:	f043 0301 	orr.w	r3, r3, #1
 8002976:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002978:	f7fe fcbc 	bl	80012f4 <HAL_GetTick>
 800297c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800297e:	e008      	b.n	8002992 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002980:	f7fe fcb8 	bl	80012f4 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b02      	cmp	r3, #2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e1c7      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002992:	4b30      	ldr	r3, [pc, #192]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d0f0      	beq.n	8002980 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800299e:	4b2d      	ldr	r3, [pc, #180]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	4929      	ldr	r1, [pc, #164]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	600b      	str	r3, [r1, #0]
 80029b2:	e018      	b.n	80029e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029b4:	4b27      	ldr	r3, [pc, #156]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a26      	ldr	r2, [pc, #152]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80029ba:	f023 0301 	bic.w	r3, r3, #1
 80029be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c0:	f7fe fc98 	bl	80012f4 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029c8:	f7fe fc94 	bl	80012f4 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e1a3      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029da:	4b1e      	ldr	r3, [pc, #120]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f0      	bne.n	80029c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d038      	beq.n	8002a64 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d019      	beq.n	8002a2e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029fa:	4b16      	ldr	r3, [pc, #88]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 80029fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029fe:	4a15      	ldr	r2, [pc, #84]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a06:	f7fe fc75 	bl	80012f4 <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a0c:	e008      	b.n	8002a20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a0e:	f7fe fc71 	bl	80012f4 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e180      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a20:	4b0c      	ldr	r3, [pc, #48]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002a22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d0f0      	beq.n	8002a0e <HAL_RCC_OscConfig+0x23a>
 8002a2c:	e01a      	b.n	8002a64 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a2e:	4b09      	ldr	r3, [pc, #36]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002a30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a32:	4a08      	ldr	r2, [pc, #32]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 8002a34:	f023 0301 	bic.w	r3, r3, #1
 8002a38:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a3a:	f7fe fc5b 	bl	80012f4 <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a40:	e00a      	b.n	8002a58 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a42:	f7fe fc57 	bl	80012f4 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d903      	bls.n	8002a58 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e166      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
 8002a54:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a58:	4b92      	ldr	r3, [pc, #584]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002a5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a5c:	f003 0302 	and.w	r3, r3, #2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1ee      	bne.n	8002a42 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	f000 80a4 	beq.w	8002bba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a72:	4b8c      	ldr	r3, [pc, #560]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10d      	bne.n	8002a9a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7e:	4b89      	ldr	r3, [pc, #548]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a82:	4a88      	ldr	r2, [pc, #544]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a88:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a8a:	4b86      	ldr	r3, [pc, #536]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a96:	2301      	movs	r3, #1
 8002a98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a9a:	4b83      	ldr	r3, [pc, #524]	@ (8002ca8 <HAL_RCC_OscConfig+0x4d4>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d118      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002aa6:	4b80      	ldr	r3, [pc, #512]	@ (8002ca8 <HAL_RCC_OscConfig+0x4d4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a7f      	ldr	r2, [pc, #508]	@ (8002ca8 <HAL_RCC_OscConfig+0x4d4>)
 8002aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ab2:	f7fe fc1f 	bl	80012f4 <HAL_GetTick>
 8002ab6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aba:	f7fe fc1b 	bl	80012f4 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b64      	cmp	r3, #100	@ 0x64
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e12a      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002acc:	4b76      	ldr	r3, [pc, #472]	@ (8002ca8 <HAL_RCC_OscConfig+0x4d4>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0f0      	beq.n	8002aba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d106      	bne.n	8002aee <HAL_RCC_OscConfig+0x31a>
 8002ae0:	4b70      	ldr	r3, [pc, #448]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae4:	4a6f      	ldr	r2, [pc, #444]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002ae6:	f043 0301 	orr.w	r3, r3, #1
 8002aea:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aec:	e02d      	b.n	8002b4a <HAL_RCC_OscConfig+0x376>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10c      	bne.n	8002b10 <HAL_RCC_OscConfig+0x33c>
 8002af6:	4b6b      	ldr	r3, [pc, #428]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002afa:	4a6a      	ldr	r2, [pc, #424]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002afc:	f023 0301 	bic.w	r3, r3, #1
 8002b00:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b02:	4b68      	ldr	r3, [pc, #416]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b06:	4a67      	ldr	r2, [pc, #412]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b08:	f023 0304 	bic.w	r3, r3, #4
 8002b0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b0e:	e01c      	b.n	8002b4a <HAL_RCC_OscConfig+0x376>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	2b05      	cmp	r3, #5
 8002b16:	d10c      	bne.n	8002b32 <HAL_RCC_OscConfig+0x35e>
 8002b18:	4b62      	ldr	r3, [pc, #392]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1c:	4a61      	ldr	r2, [pc, #388]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b1e:	f043 0304 	orr.w	r3, r3, #4
 8002b22:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b24:	4b5f      	ldr	r3, [pc, #380]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b28:	4a5e      	ldr	r2, [pc, #376]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b2a:	f043 0301 	orr.w	r3, r3, #1
 8002b2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b30:	e00b      	b.n	8002b4a <HAL_RCC_OscConfig+0x376>
 8002b32:	4b5c      	ldr	r3, [pc, #368]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b36:	4a5b      	ldr	r2, [pc, #364]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b38:	f023 0301 	bic.w	r3, r3, #1
 8002b3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b3e:	4b59      	ldr	r3, [pc, #356]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b42:	4a58      	ldr	r2, [pc, #352]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b44:	f023 0304 	bic.w	r3, r3, #4
 8002b48:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d015      	beq.n	8002b7e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b52:	f7fe fbcf 	bl	80012f4 <HAL_GetTick>
 8002b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b58:	e00a      	b.n	8002b70 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b5a:	f7fe fbcb 	bl	80012f4 <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e0d8      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b70:	4b4c      	ldr	r3, [pc, #304]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0ee      	beq.n	8002b5a <HAL_RCC_OscConfig+0x386>
 8002b7c:	e014      	b.n	8002ba8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b7e:	f7fe fbb9 	bl	80012f4 <HAL_GetTick>
 8002b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b84:	e00a      	b.n	8002b9c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b86:	f7fe fbb5 	bl	80012f4 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e0c2      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b9c:	4b41      	ldr	r3, [pc, #260]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002b9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1ee      	bne.n	8002b86 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ba8:	7dfb      	ldrb	r3, [r7, #23]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d105      	bne.n	8002bba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bae:	4b3d      	ldr	r3, [pc, #244]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	4a3c      	ldr	r2, [pc, #240]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002bb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bb8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f000 80ae 	beq.w	8002d20 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bc4:	4b37      	ldr	r3, [pc, #220]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	f003 030c 	and.w	r3, r3, #12
 8002bcc:	2b08      	cmp	r3, #8
 8002bce:	d06d      	beq.n	8002cac <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d14b      	bne.n	8002c70 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bd8:	4b32      	ldr	r3, [pc, #200]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a31      	ldr	r2, [pc, #196]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002bde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002be2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be4:	f7fe fb86 	bl	80012f4 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bec:	f7fe fb82 	bl	80012f4 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e091      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfe:	4b29      	ldr	r3, [pc, #164]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1f0      	bne.n	8002bec <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69da      	ldr	r2, [r3, #28]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	431a      	orrs	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c18:	019b      	lsls	r3, r3, #6
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c20:	085b      	lsrs	r3, r3, #1
 8002c22:	3b01      	subs	r3, #1
 8002c24:	041b      	lsls	r3, r3, #16
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c2c:	061b      	lsls	r3, r3, #24
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c34:	071b      	lsls	r3, r3, #28
 8002c36:	491b      	ldr	r1, [pc, #108]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c3c:	4b19      	ldr	r3, [pc, #100]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a18      	ldr	r2, [pc, #96]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002c42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c48:	f7fe fb54 	bl	80012f4 <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c50:	f7fe fb50 	bl	80012f4 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e05f      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c62:	4b10      	ldr	r3, [pc, #64]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0f0      	beq.n	8002c50 <HAL_RCC_OscConfig+0x47c>
 8002c6e:	e057      	b.n	8002d20 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a0b      	ldr	r2, [pc, #44]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002c76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c7c:	f7fe fb3a 	bl	80012f4 <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c84:	f7fe fb36 	bl	80012f4 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e045      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c96:	4b03      	ldr	r3, [pc, #12]	@ (8002ca4 <HAL_RCC_OscConfig+0x4d0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1f0      	bne.n	8002c84 <HAL_RCC_OscConfig+0x4b0>
 8002ca2:	e03d      	b.n	8002d20 <HAL_RCC_OscConfig+0x54c>
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002cac:	4b1f      	ldr	r3, [pc, #124]	@ (8002d2c <HAL_RCC_OscConfig+0x558>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d030      	beq.n	8002d1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d129      	bne.n	8002d1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d122      	bne.n	8002d1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002cdc:	4013      	ands	r3, r2
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ce2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d119      	bne.n	8002d1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf2:	085b      	lsrs	r3, r3, #1
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d10f      	bne.n	8002d1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d06:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d107      	bne.n	8002d1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d001      	beq.n	8002d20 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e000      	b.n	8002d22 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3718      	adds	r7, #24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800

08002d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e0d0      	b.n	8002eea <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d48:	4b6a      	ldr	r3, [pc, #424]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 030f 	and.w	r3, r3, #15
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d910      	bls.n	8002d78 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d56:	4b67      	ldr	r3, [pc, #412]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f023 020f 	bic.w	r2, r3, #15
 8002d5e:	4965      	ldr	r1, [pc, #404]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d66:	4b63      	ldr	r3, [pc, #396]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 030f 	and.w	r3, r3, #15
 8002d6e:	683a      	ldr	r2, [r7, #0]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d001      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e0b8      	b.n	8002eea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d020      	beq.n	8002dc6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d005      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d90:	4b59      	ldr	r3, [pc, #356]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	4a58      	ldr	r2, [pc, #352]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002d96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0308 	and.w	r3, r3, #8
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d005      	beq.n	8002db4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002da8:	4b53      	ldr	r3, [pc, #332]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	4a52      	ldr	r2, [pc, #328]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002dae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002db2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db4:	4b50      	ldr	r3, [pc, #320]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	494d      	ldr	r1, [pc, #308]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d040      	beq.n	8002e54 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d107      	bne.n	8002dea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dda:	4b47      	ldr	r3, [pc, #284]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d115      	bne.n	8002e12 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e07f      	b.n	8002eea <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d107      	bne.n	8002e02 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df2:	4b41      	ldr	r3, [pc, #260]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d109      	bne.n	8002e12 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e073      	b.n	8002eea <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e02:	4b3d      	ldr	r3, [pc, #244]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e06b      	b.n	8002eea <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e12:	4b39      	ldr	r3, [pc, #228]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f023 0203 	bic.w	r2, r3, #3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	4936      	ldr	r1, [pc, #216]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e24:	f7fe fa66 	bl	80012f4 <HAL_GetTick>
 8002e28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e2a:	e00a      	b.n	8002e42 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e2c:	f7fe fa62 	bl	80012f4 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e053      	b.n	8002eea <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e42:	4b2d      	ldr	r3, [pc, #180]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	f003 020c 	and.w	r2, r3, #12
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d1eb      	bne.n	8002e2c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e54:	4b27      	ldr	r3, [pc, #156]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 030f 	and.w	r3, r3, #15
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d210      	bcs.n	8002e84 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e62:	4b24      	ldr	r3, [pc, #144]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f023 020f 	bic.w	r2, r3, #15
 8002e6a:	4922      	ldr	r1, [pc, #136]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e72:	4b20      	ldr	r3, [pc, #128]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d001      	beq.n	8002e84 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e032      	b.n	8002eea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0304 	and.w	r3, r3, #4
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d008      	beq.n	8002ea2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e90:	4b19      	ldr	r3, [pc, #100]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	4916      	ldr	r1, [pc, #88]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0308 	and.w	r3, r3, #8
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002eae:	4b12      	ldr	r3, [pc, #72]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	490e      	ldr	r1, [pc, #56]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ec2:	f000 f821 	bl	8002f08 <HAL_RCC_GetSysClockFreq>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	091b      	lsrs	r3, r3, #4
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	490a      	ldr	r1, [pc, #40]	@ (8002efc <HAL_RCC_ClockConfig+0x1cc>)
 8002ed4:	5ccb      	ldrb	r3, [r1, r3]
 8002ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8002eda:	4a09      	ldr	r2, [pc, #36]	@ (8002f00 <HAL_RCC_ClockConfig+0x1d0>)
 8002edc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ede:	4b09      	ldr	r3, [pc, #36]	@ (8002f04 <HAL_RCC_ClockConfig+0x1d4>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7fe f8cc 	bl	8001080 <HAL_InitTick>

  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40023c00 	.word	0x40023c00
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	0800936c 	.word	0x0800936c
 8002f00:	20000000 	.word	0x20000000
 8002f04:	20000004 	.word	0x20000004

08002f08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f0c:	b094      	sub	sp, #80	@ 0x50
 8002f0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002f10:	2300      	movs	r3, #0
 8002f12:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f14:	2300      	movs	r3, #0
 8002f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f18:	2300      	movs	r3, #0
 8002f1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f20:	4b79      	ldr	r3, [pc, #484]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f003 030c 	and.w	r3, r3, #12
 8002f28:	2b08      	cmp	r3, #8
 8002f2a:	d00d      	beq.n	8002f48 <HAL_RCC_GetSysClockFreq+0x40>
 8002f2c:	2b08      	cmp	r3, #8
 8002f2e:	f200 80e1 	bhi.w	80030f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d002      	beq.n	8002f3c <HAL_RCC_GetSysClockFreq+0x34>
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	d003      	beq.n	8002f42 <HAL_RCC_GetSysClockFreq+0x3a>
 8002f3a:	e0db      	b.n	80030f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f3c:	4b73      	ldr	r3, [pc, #460]	@ (800310c <HAL_RCC_GetSysClockFreq+0x204>)
 8002f3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f40:	e0db      	b.n	80030fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f42:	4b73      	ldr	r3, [pc, #460]	@ (8003110 <HAL_RCC_GetSysClockFreq+0x208>)
 8002f44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f46:	e0d8      	b.n	80030fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f48:	4b6f      	ldr	r3, [pc, #444]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f50:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002f52:	4b6d      	ldr	r3, [pc, #436]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d063      	beq.n	8003026 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f5e:	4b6a      	ldr	r3, [pc, #424]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	099b      	lsrs	r3, r3, #6
 8002f64:	2200      	movs	r2, #0
 8002f66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f70:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f72:	2300      	movs	r3, #0
 8002f74:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f7a:	4622      	mov	r2, r4
 8002f7c:	462b      	mov	r3, r5
 8002f7e:	f04f 0000 	mov.w	r0, #0
 8002f82:	f04f 0100 	mov.w	r1, #0
 8002f86:	0159      	lsls	r1, r3, #5
 8002f88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f8c:	0150      	lsls	r0, r2, #5
 8002f8e:	4602      	mov	r2, r0
 8002f90:	460b      	mov	r3, r1
 8002f92:	4621      	mov	r1, r4
 8002f94:	1a51      	subs	r1, r2, r1
 8002f96:	6139      	str	r1, [r7, #16]
 8002f98:	4629      	mov	r1, r5
 8002f9a:	eb63 0301 	sbc.w	r3, r3, r1
 8002f9e:	617b      	str	r3, [r7, #20]
 8002fa0:	f04f 0200 	mov.w	r2, #0
 8002fa4:	f04f 0300 	mov.w	r3, #0
 8002fa8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fac:	4659      	mov	r1, fp
 8002fae:	018b      	lsls	r3, r1, #6
 8002fb0:	4651      	mov	r1, sl
 8002fb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fb6:	4651      	mov	r1, sl
 8002fb8:	018a      	lsls	r2, r1, #6
 8002fba:	4651      	mov	r1, sl
 8002fbc:	ebb2 0801 	subs.w	r8, r2, r1
 8002fc0:	4659      	mov	r1, fp
 8002fc2:	eb63 0901 	sbc.w	r9, r3, r1
 8002fc6:	f04f 0200 	mov.w	r2, #0
 8002fca:	f04f 0300 	mov.w	r3, #0
 8002fce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fda:	4690      	mov	r8, r2
 8002fdc:	4699      	mov	r9, r3
 8002fde:	4623      	mov	r3, r4
 8002fe0:	eb18 0303 	adds.w	r3, r8, r3
 8002fe4:	60bb      	str	r3, [r7, #8]
 8002fe6:	462b      	mov	r3, r5
 8002fe8:	eb49 0303 	adc.w	r3, r9, r3
 8002fec:	60fb      	str	r3, [r7, #12]
 8002fee:	f04f 0200 	mov.w	r2, #0
 8002ff2:	f04f 0300 	mov.w	r3, #0
 8002ff6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002ffa:	4629      	mov	r1, r5
 8002ffc:	024b      	lsls	r3, r1, #9
 8002ffe:	4621      	mov	r1, r4
 8003000:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003004:	4621      	mov	r1, r4
 8003006:	024a      	lsls	r2, r1, #9
 8003008:	4610      	mov	r0, r2
 800300a:	4619      	mov	r1, r3
 800300c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800300e:	2200      	movs	r2, #0
 8003010:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003012:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003014:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003018:	f7fd f96a 	bl	80002f0 <__aeabi_uldivmod>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	4613      	mov	r3, r2
 8003022:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003024:	e058      	b.n	80030d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003026:	4b38      	ldr	r3, [pc, #224]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x200>)
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	099b      	lsrs	r3, r3, #6
 800302c:	2200      	movs	r2, #0
 800302e:	4618      	mov	r0, r3
 8003030:	4611      	mov	r1, r2
 8003032:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003036:	623b      	str	r3, [r7, #32]
 8003038:	2300      	movs	r3, #0
 800303a:	627b      	str	r3, [r7, #36]	@ 0x24
 800303c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003040:	4642      	mov	r2, r8
 8003042:	464b      	mov	r3, r9
 8003044:	f04f 0000 	mov.w	r0, #0
 8003048:	f04f 0100 	mov.w	r1, #0
 800304c:	0159      	lsls	r1, r3, #5
 800304e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003052:	0150      	lsls	r0, r2, #5
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	4641      	mov	r1, r8
 800305a:	ebb2 0a01 	subs.w	sl, r2, r1
 800305e:	4649      	mov	r1, r9
 8003060:	eb63 0b01 	sbc.w	fp, r3, r1
 8003064:	f04f 0200 	mov.w	r2, #0
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003070:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003074:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003078:	ebb2 040a 	subs.w	r4, r2, sl
 800307c:	eb63 050b 	sbc.w	r5, r3, fp
 8003080:	f04f 0200 	mov.w	r2, #0
 8003084:	f04f 0300 	mov.w	r3, #0
 8003088:	00eb      	lsls	r3, r5, #3
 800308a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800308e:	00e2      	lsls	r2, r4, #3
 8003090:	4614      	mov	r4, r2
 8003092:	461d      	mov	r5, r3
 8003094:	4643      	mov	r3, r8
 8003096:	18e3      	adds	r3, r4, r3
 8003098:	603b      	str	r3, [r7, #0]
 800309a:	464b      	mov	r3, r9
 800309c:	eb45 0303 	adc.w	r3, r5, r3
 80030a0:	607b      	str	r3, [r7, #4]
 80030a2:	f04f 0200 	mov.w	r2, #0
 80030a6:	f04f 0300 	mov.w	r3, #0
 80030aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030ae:	4629      	mov	r1, r5
 80030b0:	028b      	lsls	r3, r1, #10
 80030b2:	4621      	mov	r1, r4
 80030b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030b8:	4621      	mov	r1, r4
 80030ba:	028a      	lsls	r2, r1, #10
 80030bc:	4610      	mov	r0, r2
 80030be:	4619      	mov	r1, r3
 80030c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030c2:	2200      	movs	r2, #0
 80030c4:	61bb      	str	r3, [r7, #24]
 80030c6:	61fa      	str	r2, [r7, #28]
 80030c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030cc:	f7fd f910 	bl	80002f0 <__aeabi_uldivmod>
 80030d0:	4602      	mov	r2, r0
 80030d2:	460b      	mov	r3, r1
 80030d4:	4613      	mov	r3, r2
 80030d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80030d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x200>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	0c1b      	lsrs	r3, r3, #16
 80030de:	f003 0303 	and.w	r3, r3, #3
 80030e2:	3301      	adds	r3, #1
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80030e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030f2:	e002      	b.n	80030fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030f4:	4b05      	ldr	r3, [pc, #20]	@ (800310c <HAL_RCC_GetSysClockFreq+0x204>)
 80030f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3750      	adds	r7, #80	@ 0x50
 8003100:	46bd      	mov	sp, r7
 8003102:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003106:	bf00      	nop
 8003108:	40023800 	.word	0x40023800
 800310c:	00f42400 	.word	0x00f42400
 8003110:	007a1200 	.word	0x007a1200

08003114 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003118:	4b03      	ldr	r3, [pc, #12]	@ (8003128 <HAL_RCC_GetHCLKFreq+0x14>)
 800311a:	681b      	ldr	r3, [r3, #0]
}
 800311c:	4618      	mov	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	20000000 	.word	0x20000000

0800312c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003130:	f7ff fff0 	bl	8003114 <HAL_RCC_GetHCLKFreq>
 8003134:	4602      	mov	r2, r0
 8003136:	4b05      	ldr	r3, [pc, #20]	@ (800314c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	0a9b      	lsrs	r3, r3, #10
 800313c:	f003 0307 	and.w	r3, r3, #7
 8003140:	4903      	ldr	r1, [pc, #12]	@ (8003150 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003142:	5ccb      	ldrb	r3, [r1, r3]
 8003144:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003148:	4618      	mov	r0, r3
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40023800 	.word	0x40023800
 8003150:	0800937c 	.word	0x0800937c

08003154 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003158:	f7ff ffdc 	bl	8003114 <HAL_RCC_GetHCLKFreq>
 800315c:	4602      	mov	r2, r0
 800315e:	4b05      	ldr	r3, [pc, #20]	@ (8003174 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	0b5b      	lsrs	r3, r3, #13
 8003164:	f003 0307 	and.w	r3, r3, #7
 8003168:	4903      	ldr	r1, [pc, #12]	@ (8003178 <HAL_RCC_GetPCLK2Freq+0x24>)
 800316a:	5ccb      	ldrb	r3, [r1, r3]
 800316c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003170:	4618      	mov	r0, r3
 8003172:	bd80      	pop	{r7, pc}
 8003174:	40023800 	.word	0x40023800
 8003178:	0800937c 	.word	0x0800937c

0800317c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	220f      	movs	r2, #15
 800318a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800318c:	4b12      	ldr	r3, [pc, #72]	@ (80031d8 <HAL_RCC_GetClockConfig+0x5c>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f003 0203 	and.w	r2, r3, #3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003198:	4b0f      	ldr	r3, [pc, #60]	@ (80031d8 <HAL_RCC_GetClockConfig+0x5c>)
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80031a4:	4b0c      	ldr	r3, [pc, #48]	@ (80031d8 <HAL_RCC_GetClockConfig+0x5c>)
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80031b0:	4b09      	ldr	r3, [pc, #36]	@ (80031d8 <HAL_RCC_GetClockConfig+0x5c>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	08db      	lsrs	r3, r3, #3
 80031b6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80031be:	4b07      	ldr	r3, [pc, #28]	@ (80031dc <HAL_RCC_GetClockConfig+0x60>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 020f 	and.w	r2, r3, #15
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	601a      	str	r2, [r3, #0]
}
 80031ca:	bf00      	nop
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	40023800 	.word	0x40023800
 80031dc:	40023c00 	.word	0x40023c00

080031e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b088      	sub	sp, #32
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80031e8:	2300      	movs	r3, #0
 80031ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80031ec:	2300      	movs	r3, #0
 80031ee:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80031f0:	2300      	movs	r3, #0
 80031f2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80031f4:	2300      	movs	r3, #0
 80031f6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80031f8:	2300      	movs	r3, #0
 80031fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	2b00      	cmp	r3, #0
 8003206:	d012      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003208:	4b69      	ldr	r3, [pc, #420]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	4a68      	ldr	r2, [pc, #416]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800320e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003212:	6093      	str	r3, [r2, #8]
 8003214:	4b66      	ldr	r3, [pc, #408]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800321c:	4964      	ldr	r1, [pc, #400]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800321e:	4313      	orrs	r3, r2
 8003220:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800322a:	2301      	movs	r3, #1
 800322c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d017      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800323a:	4b5d      	ldr	r3, [pc, #372]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800323c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003240:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003248:	4959      	ldr	r1, [pc, #356]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800324a:	4313      	orrs	r3, r2
 800324c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003254:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003258:	d101      	bne.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800325a:	2301      	movs	r3, #1
 800325c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003266:	2301      	movs	r3, #1
 8003268:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d017      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003276:	4b4e      	ldr	r3, [pc, #312]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003278:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800327c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003284:	494a      	ldr	r1, [pc, #296]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003286:	4313      	orrs	r3, r2
 8003288:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003290:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003294:	d101      	bne.n	800329a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003296:	2301      	movs	r3, #1
 8003298:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80032a2:	2301      	movs	r3, #1
 80032a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80032b2:	2301      	movs	r3, #1
 80032b4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0320 	and.w	r3, r3, #32
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f000 808b 	beq.w	80033da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80032c4:	4b3a      	ldr	r3, [pc, #232]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c8:	4a39      	ldr	r2, [pc, #228]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80032d0:	4b37      	ldr	r3, [pc, #220]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d8:	60bb      	str	r3, [r7, #8]
 80032da:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80032dc:	4b35      	ldr	r3, [pc, #212]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a34      	ldr	r2, [pc, #208]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80032e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032e8:	f7fe f804 	bl	80012f4 <HAL_GetTick>
 80032ec:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80032ee:	e008      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032f0:	f7fe f800 	bl	80012f4 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b64      	cmp	r3, #100	@ 0x64
 80032fc:	d901      	bls.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e38f      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003302:	4b2c      	ldr	r3, [pc, #176]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800330a:	2b00      	cmp	r3, #0
 800330c:	d0f0      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800330e:	4b28      	ldr	r3, [pc, #160]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003312:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003316:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d035      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003322:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	429a      	cmp	r2, r3
 800332a:	d02e      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800332c:	4b20      	ldr	r3, [pc, #128]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800332e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003330:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003334:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003336:	4b1e      	ldr	r3, [pc, #120]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800333a:	4a1d      	ldr	r2, [pc, #116]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800333c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003340:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003342:	4b1b      	ldr	r3, [pc, #108]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003346:	4a1a      	ldr	r2, [pc, #104]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003348:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800334c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800334e:	4a18      	ldr	r2, [pc, #96]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003354:	4b16      	ldr	r3, [pc, #88]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	2b01      	cmp	r3, #1
 800335e:	d114      	bne.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003360:	f7fd ffc8 	bl	80012f4 <HAL_GetTick>
 8003364:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003366:	e00a      	b.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003368:	f7fd ffc4 	bl	80012f4 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003376:	4293      	cmp	r3, r2
 8003378:	d901      	bls.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e351      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337e:	4b0c      	ldr	r3, [pc, #48]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0ee      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003392:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003396:	d111      	bne.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003398:	4b05      	ldr	r3, [pc, #20]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033a4:	4b04      	ldr	r3, [pc, #16]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80033a6:	400b      	ands	r3, r1
 80033a8:	4901      	ldr	r1, [pc, #4]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	608b      	str	r3, [r1, #8]
 80033ae:	e00b      	b.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80033b0:	40023800 	.word	0x40023800
 80033b4:	40007000 	.word	0x40007000
 80033b8:	0ffffcff 	.word	0x0ffffcff
 80033bc:	4bac      	ldr	r3, [pc, #688]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	4aab      	ldr	r2, [pc, #684]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033c2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80033c6:	6093      	str	r3, [r2, #8]
 80033c8:	4ba9      	ldr	r3, [pc, #676]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033d4:	49a6      	ldr	r1, [pc, #664]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0310 	and.w	r3, r3, #16
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d010      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80033e6:	4ba2      	ldr	r3, [pc, #648]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80033ec:	4aa0      	ldr	r2, [pc, #640]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80033f6:	4b9e      	ldr	r3, [pc, #632]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033f8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003400:	499b      	ldr	r1, [pc, #620]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003402:	4313      	orrs	r3, r2
 8003404:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00a      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003414:	4b96      	ldr	r3, [pc, #600]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800341a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003422:	4993      	ldr	r1, [pc, #588]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003424:	4313      	orrs	r3, r2
 8003426:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00a      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003436:	4b8e      	ldr	r3, [pc, #568]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800343c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003444:	498a      	ldr	r1, [pc, #552]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003446:	4313      	orrs	r3, r2
 8003448:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00a      	beq.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003458:	4b85      	ldr	r3, [pc, #532]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800345a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003466:	4982      	ldr	r1, [pc, #520]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003468:	4313      	orrs	r3, r2
 800346a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00a      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800347a:	4b7d      	ldr	r3, [pc, #500]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800347c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003480:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003488:	4979      	ldr	r1, [pc, #484]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800348a:	4313      	orrs	r3, r2
 800348c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00a      	beq.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800349c:	4b74      	ldr	r3, [pc, #464]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800349e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a2:	f023 0203 	bic.w	r2, r3, #3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034aa:	4971      	ldr	r1, [pc, #452]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00a      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034be:	4b6c      	ldr	r3, [pc, #432]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034c4:	f023 020c 	bic.w	r2, r3, #12
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034cc:	4968      	ldr	r1, [pc, #416]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d00a      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034e0:	4b63      	ldr	r3, [pc, #396]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ee:	4960      	ldr	r1, [pc, #384]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00a      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003502:	4b5b      	ldr	r3, [pc, #364]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003504:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003508:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003510:	4957      	ldr	r1, [pc, #348]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003512:	4313      	orrs	r3, r2
 8003514:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00a      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003524:	4b52      	ldr	r3, [pc, #328]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800352a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003532:	494f      	ldr	r1, [pc, #316]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003534:	4313      	orrs	r3, r2
 8003536:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00a      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003546:	4b4a      	ldr	r3, [pc, #296]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003554:	4946      	ldr	r1, [pc, #280]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003556:	4313      	orrs	r3, r2
 8003558:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d00a      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003568:	4b41      	ldr	r3, [pc, #260]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800356a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800356e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003576:	493e      	ldr	r1, [pc, #248]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003578:	4313      	orrs	r3, r2
 800357a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00a      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800358a:	4b39      	ldr	r3, [pc, #228]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800358c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003590:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003598:	4935      	ldr	r1, [pc, #212]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800359a:	4313      	orrs	r3, r2
 800359c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00a      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80035ac:	4b30      	ldr	r3, [pc, #192]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035ba:	492d      	ldr	r1, [pc, #180]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d011      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80035ce:	4b28      	ldr	r3, [pc, #160]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035dc:	4924      	ldr	r1, [pc, #144]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035ec:	d101      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80035ee:	2301      	movs	r3, #1
 80035f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80035fe:	2301      	movs	r3, #1
 8003600:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800360e:	4b18      	ldr	r3, [pc, #96]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003614:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800361c:	4914      	ldr	r1, [pc, #80]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800361e:	4313      	orrs	r3, r2
 8003620:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00b      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003630:	4b0f      	ldr	r3, [pc, #60]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003636:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003640:	490b      	ldr	r1, [pc, #44]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00f      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003654:	4b06      	ldr	r3, [pc, #24]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800365a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003664:	4902      	ldr	r1, [pc, #8]	@ (8003670 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003666:	4313      	orrs	r3, r2
 8003668:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800366c:	e002      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800366e:	bf00      	nop
 8003670:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00b      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003680:	4b8a      	ldr	r3, [pc, #552]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003682:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003686:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003690:	4986      	ldr	r1, [pc, #536]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00b      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80036a4:	4b81      	ldr	r3, [pc, #516]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036aa:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036b4:	497d      	ldr	r1, [pc, #500]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d006      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f000 80d6 	beq.w	800387c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80036d0:	4b76      	ldr	r3, [pc, #472]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a75      	ldr	r2, [pc, #468]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80036da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036dc:	f7fd fe0a 	bl	80012f4 <HAL_GetTick>
 80036e0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036e2:	e008      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80036e4:	f7fd fe06 	bl	80012f4 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b64      	cmp	r3, #100	@ 0x64
 80036f0:	d901      	bls.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e195      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036f6:	4b6d      	ldr	r3, [pc, #436]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d1f0      	bne.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b00      	cmp	r3, #0
 800370c:	d021      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003712:	2b00      	cmp	r3, #0
 8003714:	d11d      	bne.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003716:	4b65      	ldr	r3, [pc, #404]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003718:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800371c:	0c1b      	lsrs	r3, r3, #16
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003724:	4b61      	ldr	r3, [pc, #388]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003726:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800372a:	0e1b      	lsrs	r3, r3, #24
 800372c:	f003 030f 	and.w	r3, r3, #15
 8003730:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	019a      	lsls	r2, r3, #6
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	041b      	lsls	r3, r3, #16
 800373c:	431a      	orrs	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	061b      	lsls	r3, r3, #24
 8003742:	431a      	orrs	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	071b      	lsls	r3, r3, #28
 800374a:	4958      	ldr	r1, [pc, #352]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d004      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003762:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003766:	d00a      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003770:	2b00      	cmp	r3, #0
 8003772:	d02e      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003778:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800377c:	d129      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800377e:	4b4b      	ldr	r3, [pc, #300]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003780:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003784:	0c1b      	lsrs	r3, r3, #16
 8003786:	f003 0303 	and.w	r3, r3, #3
 800378a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800378c:	4b47      	ldr	r3, [pc, #284]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800378e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003792:	0f1b      	lsrs	r3, r3, #28
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	019a      	lsls	r2, r3, #6
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	041b      	lsls	r3, r3, #16
 80037a4:	431a      	orrs	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	061b      	lsls	r3, r3, #24
 80037ac:	431a      	orrs	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	071b      	lsls	r3, r3, #28
 80037b2:	493e      	ldr	r1, [pc, #248]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80037ba:	4b3c      	ldr	r3, [pc, #240]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037c0:	f023 021f 	bic.w	r2, r3, #31
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c8:	3b01      	subs	r3, #1
 80037ca:	4938      	ldr	r1, [pc, #224]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d01d      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80037de:	4b33      	ldr	r3, [pc, #204]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037e4:	0e1b      	lsrs	r3, r3, #24
 80037e6:	f003 030f 	and.w	r3, r3, #15
 80037ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80037ec:	4b2f      	ldr	r3, [pc, #188]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037f2:	0f1b      	lsrs	r3, r3, #28
 80037f4:	f003 0307 	and.w	r3, r3, #7
 80037f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	019a      	lsls	r2, r3, #6
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	041b      	lsls	r3, r3, #16
 8003806:	431a      	orrs	r2, r3
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	061b      	lsls	r3, r3, #24
 800380c:	431a      	orrs	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	071b      	lsls	r3, r3, #28
 8003812:	4926      	ldr	r1, [pc, #152]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003814:	4313      	orrs	r3, r2
 8003816:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d011      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	019a      	lsls	r2, r3, #6
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	041b      	lsls	r3, r3, #16
 8003832:	431a      	orrs	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	061b      	lsls	r3, r3, #24
 800383a:	431a      	orrs	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	071b      	lsls	r3, r3, #28
 8003842:	491a      	ldr	r1, [pc, #104]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003844:	4313      	orrs	r3, r2
 8003846:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800384a:	4b18      	ldr	r3, [pc, #96]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a17      	ldr	r2, [pc, #92]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003850:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003854:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003856:	f7fd fd4d 	bl	80012f4 <HAL_GetTick>
 800385a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800385c:	e008      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800385e:	f7fd fd49 	bl	80012f4 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	2b64      	cmp	r3, #100	@ 0x64
 800386a:	d901      	bls.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e0d8      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003870:	4b0e      	ldr	r3, [pc, #56]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0f0      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	2b01      	cmp	r3, #1
 8003880:	f040 80ce 	bne.w	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003884:	4b09      	ldr	r3, [pc, #36]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a08      	ldr	r2, [pc, #32]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800388a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800388e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003890:	f7fd fd30 	bl	80012f4 <HAL_GetTick>
 8003894:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003896:	e00b      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003898:	f7fd fd2c 	bl	80012f4 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b64      	cmp	r3, #100	@ 0x64
 80038a4:	d904      	bls.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e0bb      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80038aa:	bf00      	nop
 80038ac:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038b0:	4b5e      	ldr	r3, [pc, #376]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038bc:	d0ec      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d003      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d009      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d02e      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d12a      	bne.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80038e6:	4b51      	ldr	r3, [pc, #324]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ec:	0c1b      	lsrs	r3, r3, #16
 80038ee:	f003 0303 	and.w	r3, r3, #3
 80038f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80038f4:	4b4d      	ldr	r3, [pc, #308]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038fa:	0f1b      	lsrs	r3, r3, #28
 80038fc:	f003 0307 	and.w	r3, r3, #7
 8003900:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	019a      	lsls	r2, r3, #6
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	041b      	lsls	r3, r3, #16
 800390c:	431a      	orrs	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	061b      	lsls	r3, r3, #24
 8003914:	431a      	orrs	r2, r3
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	071b      	lsls	r3, r3, #28
 800391a:	4944      	ldr	r1, [pc, #272]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003922:	4b42      	ldr	r3, [pc, #264]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003924:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003928:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003930:	3b01      	subs	r3, #1
 8003932:	021b      	lsls	r3, r3, #8
 8003934:	493d      	ldr	r1, [pc, #244]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003936:	4313      	orrs	r3, r2
 8003938:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d022      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800394c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003950:	d11d      	bne.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003952:	4b36      	ldr	r3, [pc, #216]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003958:	0e1b      	lsrs	r3, r3, #24
 800395a:	f003 030f 	and.w	r3, r3, #15
 800395e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003960:	4b32      	ldr	r3, [pc, #200]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003966:	0f1b      	lsrs	r3, r3, #28
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	019a      	lsls	r2, r3, #6
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	041b      	lsls	r3, r3, #16
 800397a:	431a      	orrs	r2, r3
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	061b      	lsls	r3, r3, #24
 8003980:	431a      	orrs	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	071b      	lsls	r3, r3, #28
 8003986:	4929      	ldr	r1, [pc, #164]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003988:	4313      	orrs	r3, r2
 800398a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0308 	and.w	r3, r3, #8
 8003996:	2b00      	cmp	r3, #0
 8003998:	d028      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800399a:	4b24      	ldr	r3, [pc, #144]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800399c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039a0:	0e1b      	lsrs	r3, r3, #24
 80039a2:	f003 030f 	and.w	r3, r3, #15
 80039a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80039a8:	4b20      	ldr	r3, [pc, #128]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ae:	0c1b      	lsrs	r3, r3, #16
 80039b0:	f003 0303 	and.w	r3, r3, #3
 80039b4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	019a      	lsls	r2, r3, #6
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	041b      	lsls	r3, r3, #16
 80039c0:	431a      	orrs	r2, r3
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	061b      	lsls	r3, r3, #24
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	071b      	lsls	r3, r3, #28
 80039ce:	4917      	ldr	r1, [pc, #92]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80039d6:	4b15      	ldr	r3, [pc, #84]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e4:	4911      	ldr	r1, [pc, #68]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80039ec:	4b0f      	ldr	r3, [pc, #60]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a0e      	ldr	r2, [pc, #56]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039f8:	f7fd fc7c 	bl	80012f4 <HAL_GetTick>
 80039fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039fe:	e008      	b.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a00:	f7fd fc78 	bl	80012f4 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b64      	cmp	r3, #100	@ 0x64
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e007      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a12:	4b06      	ldr	r3, [pc, #24]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a1e:	d1ef      	bne.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3720      	adds	r7, #32
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40023800 	.word	0x40023800

08003a30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e049      	b.n	8003ad6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d106      	bne.n	8003a5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 f841 	bl	8003ade <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2202      	movs	r2, #2
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3304      	adds	r3, #4
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4610      	mov	r0, r2
 8003a70:	f000 f9e8 	bl	8003e44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3708      	adds	r7, #8
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b083      	sub	sp, #12
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
	...

08003af4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d001      	beq.n	8003b0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e054      	b.n	8003bb6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2202      	movs	r2, #2
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68da      	ldr	r2, [r3, #12]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 0201 	orr.w	r2, r2, #1
 8003b22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a26      	ldr	r2, [pc, #152]	@ (8003bc4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d022      	beq.n	8003b74 <HAL_TIM_Base_Start_IT+0x80>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b36:	d01d      	beq.n	8003b74 <HAL_TIM_Base_Start_IT+0x80>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a22      	ldr	r2, [pc, #136]	@ (8003bc8 <HAL_TIM_Base_Start_IT+0xd4>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d018      	beq.n	8003b74 <HAL_TIM_Base_Start_IT+0x80>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a21      	ldr	r2, [pc, #132]	@ (8003bcc <HAL_TIM_Base_Start_IT+0xd8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d013      	beq.n	8003b74 <HAL_TIM_Base_Start_IT+0x80>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a1f      	ldr	r2, [pc, #124]	@ (8003bd0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d00e      	beq.n	8003b74 <HAL_TIM_Base_Start_IT+0x80>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8003bd4 <HAL_TIM_Base_Start_IT+0xe0>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d009      	beq.n	8003b74 <HAL_TIM_Base_Start_IT+0x80>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a1c      	ldr	r2, [pc, #112]	@ (8003bd8 <HAL_TIM_Base_Start_IT+0xe4>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d004      	beq.n	8003b74 <HAL_TIM_Base_Start_IT+0x80>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a1b      	ldr	r2, [pc, #108]	@ (8003bdc <HAL_TIM_Base_Start_IT+0xe8>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d115      	bne.n	8003ba0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689a      	ldr	r2, [r3, #8]
 8003b7a:	4b19      	ldr	r3, [pc, #100]	@ (8003be0 <HAL_TIM_Base_Start_IT+0xec>)
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2b06      	cmp	r3, #6
 8003b84:	d015      	beq.n	8003bb2 <HAL_TIM_Base_Start_IT+0xbe>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b8c:	d011      	beq.n	8003bb2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f042 0201 	orr.w	r2, r2, #1
 8003b9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b9e:	e008      	b.n	8003bb2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f042 0201 	orr.w	r2, r2, #1
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	e000      	b.n	8003bb4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3714      	adds	r7, #20
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	40010000 	.word	0x40010000
 8003bc8:	40000400 	.word	0x40000400
 8003bcc:	40000800 	.word	0x40000800
 8003bd0:	40000c00 	.word	0x40000c00
 8003bd4:	40010400 	.word	0x40010400
 8003bd8:	40014000 	.word	0x40014000
 8003bdc:	40001800 	.word	0x40001800
 8003be0:	00010007 	.word	0x00010007

08003be4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d020      	beq.n	8003c48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d01b      	beq.n	8003c48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f06f 0202 	mvn.w	r2, #2
 8003c18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	f003 0303 	and.w	r3, r3, #3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d003      	beq.n	8003c36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 f8e9 	bl	8003e06 <HAL_TIM_IC_CaptureCallback>
 8003c34:	e005      	b.n	8003c42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 f8db 	bl	8003df2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 f8ec 	bl	8003e1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	f003 0304 	and.w	r3, r3, #4
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d020      	beq.n	8003c94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d01b      	beq.n	8003c94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f06f 0204 	mvn.w	r2, #4
 8003c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2202      	movs	r2, #2
 8003c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 f8c3 	bl	8003e06 <HAL_TIM_IC_CaptureCallback>
 8003c80:	e005      	b.n	8003c8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 f8b5 	bl	8003df2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 f8c6 	bl	8003e1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	f003 0308 	and.w	r3, r3, #8
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d020      	beq.n	8003ce0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f003 0308 	and.w	r3, r3, #8
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d01b      	beq.n	8003ce0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f06f 0208 	mvn.w	r2, #8
 8003cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2204      	movs	r2, #4
 8003cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	69db      	ldr	r3, [r3, #28]
 8003cbe:	f003 0303 	and.w	r3, r3, #3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f89d 	bl	8003e06 <HAL_TIM_IC_CaptureCallback>
 8003ccc:	e005      	b.n	8003cda <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 f88f 	bl	8003df2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 f8a0 	bl	8003e1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	f003 0310 	and.w	r3, r3, #16
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d020      	beq.n	8003d2c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f003 0310 	and.w	r3, r3, #16
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d01b      	beq.n	8003d2c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f06f 0210 	mvn.w	r2, #16
 8003cfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2208      	movs	r2, #8
 8003d02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	69db      	ldr	r3, [r3, #28]
 8003d0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 f877 	bl	8003e06 <HAL_TIM_IC_CaptureCallback>
 8003d18:	e005      	b.n	8003d26 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f869 	bl	8003df2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 f87a 	bl	8003e1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00c      	beq.n	8003d50 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d007      	beq.n	8003d50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f06f 0201 	mvn.w	r2, #1
 8003d48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f7fc ff86 	bl	8000c5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d104      	bne.n	8003d64 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00c      	beq.n	8003d7e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d007      	beq.n	8003d7e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003d76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 f913 	bl	8003fa4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00c      	beq.n	8003da2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d007      	beq.n	8003da2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003d9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 f90b 	bl	8003fb8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00c      	beq.n	8003dc6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d007      	beq.n	8003dc6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003dbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 f834 	bl	8003e2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	f003 0320 	and.w	r3, r3, #32
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00c      	beq.n	8003dea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f003 0320 	and.w	r3, r3, #32
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d007      	beq.n	8003dea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f06f 0220 	mvn.w	r2, #32
 8003de2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f000 f8d3 	bl	8003f90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003dea:	bf00      	nop
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}

08003df2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
	...

08003e44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a43      	ldr	r2, [pc, #268]	@ (8003f64 <TIM_Base_SetConfig+0x120>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d013      	beq.n	8003e84 <TIM_Base_SetConfig+0x40>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e62:	d00f      	beq.n	8003e84 <TIM_Base_SetConfig+0x40>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a40      	ldr	r2, [pc, #256]	@ (8003f68 <TIM_Base_SetConfig+0x124>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d00b      	beq.n	8003e84 <TIM_Base_SetConfig+0x40>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a3f      	ldr	r2, [pc, #252]	@ (8003f6c <TIM_Base_SetConfig+0x128>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d007      	beq.n	8003e84 <TIM_Base_SetConfig+0x40>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	4a3e      	ldr	r2, [pc, #248]	@ (8003f70 <TIM_Base_SetConfig+0x12c>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d003      	beq.n	8003e84 <TIM_Base_SetConfig+0x40>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4a3d      	ldr	r2, [pc, #244]	@ (8003f74 <TIM_Base_SetConfig+0x130>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d108      	bne.n	8003e96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a32      	ldr	r2, [pc, #200]	@ (8003f64 <TIM_Base_SetConfig+0x120>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d02b      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea4:	d027      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a2f      	ldr	r2, [pc, #188]	@ (8003f68 <TIM_Base_SetConfig+0x124>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d023      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a2e      	ldr	r2, [pc, #184]	@ (8003f6c <TIM_Base_SetConfig+0x128>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d01f      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a2d      	ldr	r2, [pc, #180]	@ (8003f70 <TIM_Base_SetConfig+0x12c>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d01b      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a2c      	ldr	r2, [pc, #176]	@ (8003f74 <TIM_Base_SetConfig+0x130>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d017      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a2b      	ldr	r2, [pc, #172]	@ (8003f78 <TIM_Base_SetConfig+0x134>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d013      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a2a      	ldr	r2, [pc, #168]	@ (8003f7c <TIM_Base_SetConfig+0x138>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d00f      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a29      	ldr	r2, [pc, #164]	@ (8003f80 <TIM_Base_SetConfig+0x13c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d00b      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a28      	ldr	r2, [pc, #160]	@ (8003f84 <TIM_Base_SetConfig+0x140>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d007      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a27      	ldr	r2, [pc, #156]	@ (8003f88 <TIM_Base_SetConfig+0x144>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d003      	beq.n	8003ef6 <TIM_Base_SetConfig+0xb2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a26      	ldr	r2, [pc, #152]	@ (8003f8c <TIM_Base_SetConfig+0x148>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d108      	bne.n	8003f08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003efc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	68fa      	ldr	r2, [r7, #12]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	689a      	ldr	r2, [r3, #8]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a0e      	ldr	r2, [pc, #56]	@ (8003f64 <TIM_Base_SetConfig+0x120>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d003      	beq.n	8003f36 <TIM_Base_SetConfig+0xf2>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a10      	ldr	r2, [pc, #64]	@ (8003f74 <TIM_Base_SetConfig+0x130>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d103      	bne.n	8003f3e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	691a      	ldr	r2, [r3, #16]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f043 0204 	orr.w	r2, r3, #4
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	601a      	str	r2, [r3, #0]
}
 8003f56:	bf00      	nop
 8003f58:	3714      	adds	r7, #20
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	40010000 	.word	0x40010000
 8003f68:	40000400 	.word	0x40000400
 8003f6c:	40000800 	.word	0x40000800
 8003f70:	40000c00 	.word	0x40000c00
 8003f74:	40010400 	.word	0x40010400
 8003f78:	40014000 	.word	0x40014000
 8003f7c:	40014400 	.word	0x40014400
 8003f80:	40014800 	.word	0x40014800
 8003f84:	40001800 	.word	0x40001800
 8003f88:	40001c00 	.word	0x40001c00
 8003f8c:	40002000 	.word	0x40002000

08003f90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e040      	b.n	8004060 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d106      	bne.n	8003ff4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7fc ff6c 	bl	8000ecc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2224      	movs	r2, #36	@ 0x24
 8003ff8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f022 0201 	bic.w	r2, r2, #1
 8004008:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 fb16 	bl	8004644 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f8af 	bl	800417c <UART_SetConfig>
 800401e:	4603      	mov	r3, r0
 8004020:	2b01      	cmp	r3, #1
 8004022:	d101      	bne.n	8004028 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e01b      	b.n	8004060 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	685a      	ldr	r2, [r3, #4]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004036:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004046:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f042 0201 	orr.w	r2, r2, #1
 8004056:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f000 fb95 	bl	8004788 <UART_CheckIdleState>
 800405e:	4603      	mov	r3, r0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3708      	adds	r7, #8
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b08a      	sub	sp, #40	@ 0x28
 800406c:	af02      	add	r7, sp, #8
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	603b      	str	r3, [r7, #0]
 8004074:	4613      	mov	r3, r2
 8004076:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800407c:	2b20      	cmp	r3, #32
 800407e:	d177      	bne.n	8004170 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d002      	beq.n	800408c <HAL_UART_Transmit+0x24>
 8004086:	88fb      	ldrh	r3, [r7, #6]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d101      	bne.n	8004090 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e070      	b.n	8004172 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2221      	movs	r2, #33	@ 0x21
 800409c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800409e:	f7fd f929 	bl	80012f4 <HAL_GetTick>
 80040a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	88fa      	ldrh	r2, [r7, #6]
 80040a8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	88fa      	ldrh	r2, [r7, #6]
 80040b0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040bc:	d108      	bne.n	80040d0 <HAL_UART_Transmit+0x68>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d104      	bne.n	80040d0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80040c6:	2300      	movs	r3, #0
 80040c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	61bb      	str	r3, [r7, #24]
 80040ce:	e003      	b.n	80040d8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040d4:	2300      	movs	r3, #0
 80040d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80040d8:	e02f      	b.n	800413a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	2200      	movs	r2, #0
 80040e2:	2180      	movs	r1, #128	@ 0x80
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 fbf7 	bl	80048d8 <UART_WaitOnFlagUntilTimeout>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d004      	beq.n	80040fa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2220      	movs	r2, #32
 80040f4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e03b      	b.n	8004172 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10b      	bne.n	8004118 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	881b      	ldrh	r3, [r3, #0]
 8004104:	461a      	mov	r2, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800410e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	3302      	adds	r3, #2
 8004114:	61bb      	str	r3, [r7, #24]
 8004116:	e007      	b.n	8004128 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	781a      	ldrb	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	3301      	adds	r3, #1
 8004126:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800412e:	b29b      	uxth	r3, r3
 8004130:	3b01      	subs	r3, #1
 8004132:	b29a      	uxth	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004140:	b29b      	uxth	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1c9      	bne.n	80040da <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	9300      	str	r3, [sp, #0]
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	2200      	movs	r2, #0
 800414e:	2140      	movs	r1, #64	@ 0x40
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	f000 fbc1 	bl	80048d8 <UART_WaitOnFlagUntilTimeout>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d004      	beq.n	8004166 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2220      	movs	r2, #32
 8004160:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e005      	b.n	8004172 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2220      	movs	r2, #32
 800416a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800416c:	2300      	movs	r3, #0
 800416e:	e000      	b.n	8004172 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004170:	2302      	movs	r3, #2
  }
}
 8004172:	4618      	mov	r0, r3
 8004174:	3720      	adds	r7, #32
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
	...

0800417c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b088      	sub	sp, #32
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004184:	2300      	movs	r3, #0
 8004186:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	691b      	ldr	r3, [r3, #16]
 8004190:	431a      	orrs	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	431a      	orrs	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	69db      	ldr	r3, [r3, #28]
 800419c:	4313      	orrs	r3, r2
 800419e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	4ba6      	ldr	r3, [pc, #664]	@ (8004440 <UART_SetConfig+0x2c4>)
 80041a8:	4013      	ands	r3, r2
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	6812      	ldr	r2, [r2, #0]
 80041ae:	6979      	ldr	r1, [r7, #20]
 80041b0:	430b      	orrs	r3, r1
 80041b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	68da      	ldr	r2, [r3, #12]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	430a      	orrs	r2, r1
 80041c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a1b      	ldr	r3, [r3, #32]
 80041d4:	697a      	ldr	r2, [r7, #20]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	697a      	ldr	r2, [r7, #20]
 80041ea:	430a      	orrs	r2, r1
 80041ec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a94      	ldr	r2, [pc, #592]	@ (8004444 <UART_SetConfig+0x2c8>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d120      	bne.n	800423a <UART_SetConfig+0xbe>
 80041f8:	4b93      	ldr	r3, [pc, #588]	@ (8004448 <UART_SetConfig+0x2cc>)
 80041fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041fe:	f003 0303 	and.w	r3, r3, #3
 8004202:	2b03      	cmp	r3, #3
 8004204:	d816      	bhi.n	8004234 <UART_SetConfig+0xb8>
 8004206:	a201      	add	r2, pc, #4	@ (adr r2, 800420c <UART_SetConfig+0x90>)
 8004208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800420c:	0800421d 	.word	0x0800421d
 8004210:	08004229 	.word	0x08004229
 8004214:	08004223 	.word	0x08004223
 8004218:	0800422f 	.word	0x0800422f
 800421c:	2301      	movs	r3, #1
 800421e:	77fb      	strb	r3, [r7, #31]
 8004220:	e150      	b.n	80044c4 <UART_SetConfig+0x348>
 8004222:	2302      	movs	r3, #2
 8004224:	77fb      	strb	r3, [r7, #31]
 8004226:	e14d      	b.n	80044c4 <UART_SetConfig+0x348>
 8004228:	2304      	movs	r3, #4
 800422a:	77fb      	strb	r3, [r7, #31]
 800422c:	e14a      	b.n	80044c4 <UART_SetConfig+0x348>
 800422e:	2308      	movs	r3, #8
 8004230:	77fb      	strb	r3, [r7, #31]
 8004232:	e147      	b.n	80044c4 <UART_SetConfig+0x348>
 8004234:	2310      	movs	r3, #16
 8004236:	77fb      	strb	r3, [r7, #31]
 8004238:	e144      	b.n	80044c4 <UART_SetConfig+0x348>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a83      	ldr	r2, [pc, #524]	@ (800444c <UART_SetConfig+0x2d0>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d132      	bne.n	80042aa <UART_SetConfig+0x12e>
 8004244:	4b80      	ldr	r3, [pc, #512]	@ (8004448 <UART_SetConfig+0x2cc>)
 8004246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800424a:	f003 030c 	and.w	r3, r3, #12
 800424e:	2b0c      	cmp	r3, #12
 8004250:	d828      	bhi.n	80042a4 <UART_SetConfig+0x128>
 8004252:	a201      	add	r2, pc, #4	@ (adr r2, 8004258 <UART_SetConfig+0xdc>)
 8004254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004258:	0800428d 	.word	0x0800428d
 800425c:	080042a5 	.word	0x080042a5
 8004260:	080042a5 	.word	0x080042a5
 8004264:	080042a5 	.word	0x080042a5
 8004268:	08004299 	.word	0x08004299
 800426c:	080042a5 	.word	0x080042a5
 8004270:	080042a5 	.word	0x080042a5
 8004274:	080042a5 	.word	0x080042a5
 8004278:	08004293 	.word	0x08004293
 800427c:	080042a5 	.word	0x080042a5
 8004280:	080042a5 	.word	0x080042a5
 8004284:	080042a5 	.word	0x080042a5
 8004288:	0800429f 	.word	0x0800429f
 800428c:	2300      	movs	r3, #0
 800428e:	77fb      	strb	r3, [r7, #31]
 8004290:	e118      	b.n	80044c4 <UART_SetConfig+0x348>
 8004292:	2302      	movs	r3, #2
 8004294:	77fb      	strb	r3, [r7, #31]
 8004296:	e115      	b.n	80044c4 <UART_SetConfig+0x348>
 8004298:	2304      	movs	r3, #4
 800429a:	77fb      	strb	r3, [r7, #31]
 800429c:	e112      	b.n	80044c4 <UART_SetConfig+0x348>
 800429e:	2308      	movs	r3, #8
 80042a0:	77fb      	strb	r3, [r7, #31]
 80042a2:	e10f      	b.n	80044c4 <UART_SetConfig+0x348>
 80042a4:	2310      	movs	r3, #16
 80042a6:	77fb      	strb	r3, [r7, #31]
 80042a8:	e10c      	b.n	80044c4 <UART_SetConfig+0x348>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a68      	ldr	r2, [pc, #416]	@ (8004450 <UART_SetConfig+0x2d4>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d120      	bne.n	80042f6 <UART_SetConfig+0x17a>
 80042b4:	4b64      	ldr	r3, [pc, #400]	@ (8004448 <UART_SetConfig+0x2cc>)
 80042b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ba:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80042be:	2b30      	cmp	r3, #48	@ 0x30
 80042c0:	d013      	beq.n	80042ea <UART_SetConfig+0x16e>
 80042c2:	2b30      	cmp	r3, #48	@ 0x30
 80042c4:	d814      	bhi.n	80042f0 <UART_SetConfig+0x174>
 80042c6:	2b20      	cmp	r3, #32
 80042c8:	d009      	beq.n	80042de <UART_SetConfig+0x162>
 80042ca:	2b20      	cmp	r3, #32
 80042cc:	d810      	bhi.n	80042f0 <UART_SetConfig+0x174>
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d002      	beq.n	80042d8 <UART_SetConfig+0x15c>
 80042d2:	2b10      	cmp	r3, #16
 80042d4:	d006      	beq.n	80042e4 <UART_SetConfig+0x168>
 80042d6:	e00b      	b.n	80042f0 <UART_SetConfig+0x174>
 80042d8:	2300      	movs	r3, #0
 80042da:	77fb      	strb	r3, [r7, #31]
 80042dc:	e0f2      	b.n	80044c4 <UART_SetConfig+0x348>
 80042de:	2302      	movs	r3, #2
 80042e0:	77fb      	strb	r3, [r7, #31]
 80042e2:	e0ef      	b.n	80044c4 <UART_SetConfig+0x348>
 80042e4:	2304      	movs	r3, #4
 80042e6:	77fb      	strb	r3, [r7, #31]
 80042e8:	e0ec      	b.n	80044c4 <UART_SetConfig+0x348>
 80042ea:	2308      	movs	r3, #8
 80042ec:	77fb      	strb	r3, [r7, #31]
 80042ee:	e0e9      	b.n	80044c4 <UART_SetConfig+0x348>
 80042f0:	2310      	movs	r3, #16
 80042f2:	77fb      	strb	r3, [r7, #31]
 80042f4:	e0e6      	b.n	80044c4 <UART_SetConfig+0x348>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a56      	ldr	r2, [pc, #344]	@ (8004454 <UART_SetConfig+0x2d8>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d120      	bne.n	8004342 <UART_SetConfig+0x1c6>
 8004300:	4b51      	ldr	r3, [pc, #324]	@ (8004448 <UART_SetConfig+0x2cc>)
 8004302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004306:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800430a:	2bc0      	cmp	r3, #192	@ 0xc0
 800430c:	d013      	beq.n	8004336 <UART_SetConfig+0x1ba>
 800430e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004310:	d814      	bhi.n	800433c <UART_SetConfig+0x1c0>
 8004312:	2b80      	cmp	r3, #128	@ 0x80
 8004314:	d009      	beq.n	800432a <UART_SetConfig+0x1ae>
 8004316:	2b80      	cmp	r3, #128	@ 0x80
 8004318:	d810      	bhi.n	800433c <UART_SetConfig+0x1c0>
 800431a:	2b00      	cmp	r3, #0
 800431c:	d002      	beq.n	8004324 <UART_SetConfig+0x1a8>
 800431e:	2b40      	cmp	r3, #64	@ 0x40
 8004320:	d006      	beq.n	8004330 <UART_SetConfig+0x1b4>
 8004322:	e00b      	b.n	800433c <UART_SetConfig+0x1c0>
 8004324:	2300      	movs	r3, #0
 8004326:	77fb      	strb	r3, [r7, #31]
 8004328:	e0cc      	b.n	80044c4 <UART_SetConfig+0x348>
 800432a:	2302      	movs	r3, #2
 800432c:	77fb      	strb	r3, [r7, #31]
 800432e:	e0c9      	b.n	80044c4 <UART_SetConfig+0x348>
 8004330:	2304      	movs	r3, #4
 8004332:	77fb      	strb	r3, [r7, #31]
 8004334:	e0c6      	b.n	80044c4 <UART_SetConfig+0x348>
 8004336:	2308      	movs	r3, #8
 8004338:	77fb      	strb	r3, [r7, #31]
 800433a:	e0c3      	b.n	80044c4 <UART_SetConfig+0x348>
 800433c:	2310      	movs	r3, #16
 800433e:	77fb      	strb	r3, [r7, #31]
 8004340:	e0c0      	b.n	80044c4 <UART_SetConfig+0x348>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a44      	ldr	r2, [pc, #272]	@ (8004458 <UART_SetConfig+0x2dc>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d125      	bne.n	8004398 <UART_SetConfig+0x21c>
 800434c:	4b3e      	ldr	r3, [pc, #248]	@ (8004448 <UART_SetConfig+0x2cc>)
 800434e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004352:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004356:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800435a:	d017      	beq.n	800438c <UART_SetConfig+0x210>
 800435c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004360:	d817      	bhi.n	8004392 <UART_SetConfig+0x216>
 8004362:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004366:	d00b      	beq.n	8004380 <UART_SetConfig+0x204>
 8004368:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800436c:	d811      	bhi.n	8004392 <UART_SetConfig+0x216>
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <UART_SetConfig+0x1fe>
 8004372:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004376:	d006      	beq.n	8004386 <UART_SetConfig+0x20a>
 8004378:	e00b      	b.n	8004392 <UART_SetConfig+0x216>
 800437a:	2300      	movs	r3, #0
 800437c:	77fb      	strb	r3, [r7, #31]
 800437e:	e0a1      	b.n	80044c4 <UART_SetConfig+0x348>
 8004380:	2302      	movs	r3, #2
 8004382:	77fb      	strb	r3, [r7, #31]
 8004384:	e09e      	b.n	80044c4 <UART_SetConfig+0x348>
 8004386:	2304      	movs	r3, #4
 8004388:	77fb      	strb	r3, [r7, #31]
 800438a:	e09b      	b.n	80044c4 <UART_SetConfig+0x348>
 800438c:	2308      	movs	r3, #8
 800438e:	77fb      	strb	r3, [r7, #31]
 8004390:	e098      	b.n	80044c4 <UART_SetConfig+0x348>
 8004392:	2310      	movs	r3, #16
 8004394:	77fb      	strb	r3, [r7, #31]
 8004396:	e095      	b.n	80044c4 <UART_SetConfig+0x348>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a2f      	ldr	r2, [pc, #188]	@ (800445c <UART_SetConfig+0x2e0>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d125      	bne.n	80043ee <UART_SetConfig+0x272>
 80043a2:	4b29      	ldr	r3, [pc, #164]	@ (8004448 <UART_SetConfig+0x2cc>)
 80043a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80043ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043b0:	d017      	beq.n	80043e2 <UART_SetConfig+0x266>
 80043b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043b6:	d817      	bhi.n	80043e8 <UART_SetConfig+0x26c>
 80043b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043bc:	d00b      	beq.n	80043d6 <UART_SetConfig+0x25a>
 80043be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043c2:	d811      	bhi.n	80043e8 <UART_SetConfig+0x26c>
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d003      	beq.n	80043d0 <UART_SetConfig+0x254>
 80043c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043cc:	d006      	beq.n	80043dc <UART_SetConfig+0x260>
 80043ce:	e00b      	b.n	80043e8 <UART_SetConfig+0x26c>
 80043d0:	2301      	movs	r3, #1
 80043d2:	77fb      	strb	r3, [r7, #31]
 80043d4:	e076      	b.n	80044c4 <UART_SetConfig+0x348>
 80043d6:	2302      	movs	r3, #2
 80043d8:	77fb      	strb	r3, [r7, #31]
 80043da:	e073      	b.n	80044c4 <UART_SetConfig+0x348>
 80043dc:	2304      	movs	r3, #4
 80043de:	77fb      	strb	r3, [r7, #31]
 80043e0:	e070      	b.n	80044c4 <UART_SetConfig+0x348>
 80043e2:	2308      	movs	r3, #8
 80043e4:	77fb      	strb	r3, [r7, #31]
 80043e6:	e06d      	b.n	80044c4 <UART_SetConfig+0x348>
 80043e8:	2310      	movs	r3, #16
 80043ea:	77fb      	strb	r3, [r7, #31]
 80043ec:	e06a      	b.n	80044c4 <UART_SetConfig+0x348>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a1b      	ldr	r2, [pc, #108]	@ (8004460 <UART_SetConfig+0x2e4>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d138      	bne.n	800446a <UART_SetConfig+0x2ee>
 80043f8:	4b13      	ldr	r3, [pc, #76]	@ (8004448 <UART_SetConfig+0x2cc>)
 80043fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043fe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004402:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004406:	d017      	beq.n	8004438 <UART_SetConfig+0x2bc>
 8004408:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800440c:	d82a      	bhi.n	8004464 <UART_SetConfig+0x2e8>
 800440e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004412:	d00b      	beq.n	800442c <UART_SetConfig+0x2b0>
 8004414:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004418:	d824      	bhi.n	8004464 <UART_SetConfig+0x2e8>
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <UART_SetConfig+0x2aa>
 800441e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004422:	d006      	beq.n	8004432 <UART_SetConfig+0x2b6>
 8004424:	e01e      	b.n	8004464 <UART_SetConfig+0x2e8>
 8004426:	2300      	movs	r3, #0
 8004428:	77fb      	strb	r3, [r7, #31]
 800442a:	e04b      	b.n	80044c4 <UART_SetConfig+0x348>
 800442c:	2302      	movs	r3, #2
 800442e:	77fb      	strb	r3, [r7, #31]
 8004430:	e048      	b.n	80044c4 <UART_SetConfig+0x348>
 8004432:	2304      	movs	r3, #4
 8004434:	77fb      	strb	r3, [r7, #31]
 8004436:	e045      	b.n	80044c4 <UART_SetConfig+0x348>
 8004438:	2308      	movs	r3, #8
 800443a:	77fb      	strb	r3, [r7, #31]
 800443c:	e042      	b.n	80044c4 <UART_SetConfig+0x348>
 800443e:	bf00      	nop
 8004440:	efff69f3 	.word	0xefff69f3
 8004444:	40011000 	.word	0x40011000
 8004448:	40023800 	.word	0x40023800
 800444c:	40004400 	.word	0x40004400
 8004450:	40004800 	.word	0x40004800
 8004454:	40004c00 	.word	0x40004c00
 8004458:	40005000 	.word	0x40005000
 800445c:	40011400 	.word	0x40011400
 8004460:	40007800 	.word	0x40007800
 8004464:	2310      	movs	r3, #16
 8004466:	77fb      	strb	r3, [r7, #31]
 8004468:	e02c      	b.n	80044c4 <UART_SetConfig+0x348>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a72      	ldr	r2, [pc, #456]	@ (8004638 <UART_SetConfig+0x4bc>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d125      	bne.n	80044c0 <UART_SetConfig+0x344>
 8004474:	4b71      	ldr	r3, [pc, #452]	@ (800463c <UART_SetConfig+0x4c0>)
 8004476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800447a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800447e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004482:	d017      	beq.n	80044b4 <UART_SetConfig+0x338>
 8004484:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004488:	d817      	bhi.n	80044ba <UART_SetConfig+0x33e>
 800448a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800448e:	d00b      	beq.n	80044a8 <UART_SetConfig+0x32c>
 8004490:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004494:	d811      	bhi.n	80044ba <UART_SetConfig+0x33e>
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <UART_SetConfig+0x326>
 800449a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800449e:	d006      	beq.n	80044ae <UART_SetConfig+0x332>
 80044a0:	e00b      	b.n	80044ba <UART_SetConfig+0x33e>
 80044a2:	2300      	movs	r3, #0
 80044a4:	77fb      	strb	r3, [r7, #31]
 80044a6:	e00d      	b.n	80044c4 <UART_SetConfig+0x348>
 80044a8:	2302      	movs	r3, #2
 80044aa:	77fb      	strb	r3, [r7, #31]
 80044ac:	e00a      	b.n	80044c4 <UART_SetConfig+0x348>
 80044ae:	2304      	movs	r3, #4
 80044b0:	77fb      	strb	r3, [r7, #31]
 80044b2:	e007      	b.n	80044c4 <UART_SetConfig+0x348>
 80044b4:	2308      	movs	r3, #8
 80044b6:	77fb      	strb	r3, [r7, #31]
 80044b8:	e004      	b.n	80044c4 <UART_SetConfig+0x348>
 80044ba:	2310      	movs	r3, #16
 80044bc:	77fb      	strb	r3, [r7, #31]
 80044be:	e001      	b.n	80044c4 <UART_SetConfig+0x348>
 80044c0:	2310      	movs	r3, #16
 80044c2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044cc:	d15b      	bne.n	8004586 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80044ce:	7ffb      	ldrb	r3, [r7, #31]
 80044d0:	2b08      	cmp	r3, #8
 80044d2:	d828      	bhi.n	8004526 <UART_SetConfig+0x3aa>
 80044d4:	a201      	add	r2, pc, #4	@ (adr r2, 80044dc <UART_SetConfig+0x360>)
 80044d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044da:	bf00      	nop
 80044dc:	08004501 	.word	0x08004501
 80044e0:	08004509 	.word	0x08004509
 80044e4:	08004511 	.word	0x08004511
 80044e8:	08004527 	.word	0x08004527
 80044ec:	08004517 	.word	0x08004517
 80044f0:	08004527 	.word	0x08004527
 80044f4:	08004527 	.word	0x08004527
 80044f8:	08004527 	.word	0x08004527
 80044fc:	0800451f 	.word	0x0800451f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004500:	f7fe fe14 	bl	800312c <HAL_RCC_GetPCLK1Freq>
 8004504:	61b8      	str	r0, [r7, #24]
        break;
 8004506:	e013      	b.n	8004530 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004508:	f7fe fe24 	bl	8003154 <HAL_RCC_GetPCLK2Freq>
 800450c:	61b8      	str	r0, [r7, #24]
        break;
 800450e:	e00f      	b.n	8004530 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004510:	4b4b      	ldr	r3, [pc, #300]	@ (8004640 <UART_SetConfig+0x4c4>)
 8004512:	61bb      	str	r3, [r7, #24]
        break;
 8004514:	e00c      	b.n	8004530 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004516:	f7fe fcf7 	bl	8002f08 <HAL_RCC_GetSysClockFreq>
 800451a:	61b8      	str	r0, [r7, #24]
        break;
 800451c:	e008      	b.n	8004530 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800451e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004522:	61bb      	str	r3, [r7, #24]
        break;
 8004524:	e004      	b.n	8004530 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004526:	2300      	movs	r3, #0
 8004528:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	77bb      	strb	r3, [r7, #30]
        break;
 800452e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d074      	beq.n	8004620 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	005a      	lsls	r2, r3, #1
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	085b      	lsrs	r3, r3, #1
 8004540:	441a      	add	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	fbb2 f3f3 	udiv	r3, r2, r3
 800454a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	2b0f      	cmp	r3, #15
 8004550:	d916      	bls.n	8004580 <UART_SetConfig+0x404>
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004558:	d212      	bcs.n	8004580 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	b29b      	uxth	r3, r3
 800455e:	f023 030f 	bic.w	r3, r3, #15
 8004562:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	085b      	lsrs	r3, r3, #1
 8004568:	b29b      	uxth	r3, r3
 800456a:	f003 0307 	and.w	r3, r3, #7
 800456e:	b29a      	uxth	r2, r3
 8004570:	89fb      	ldrh	r3, [r7, #14]
 8004572:	4313      	orrs	r3, r2
 8004574:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	89fa      	ldrh	r2, [r7, #14]
 800457c:	60da      	str	r2, [r3, #12]
 800457e:	e04f      	b.n	8004620 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	77bb      	strb	r3, [r7, #30]
 8004584:	e04c      	b.n	8004620 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004586:	7ffb      	ldrb	r3, [r7, #31]
 8004588:	2b08      	cmp	r3, #8
 800458a:	d828      	bhi.n	80045de <UART_SetConfig+0x462>
 800458c:	a201      	add	r2, pc, #4	@ (adr r2, 8004594 <UART_SetConfig+0x418>)
 800458e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004592:	bf00      	nop
 8004594:	080045b9 	.word	0x080045b9
 8004598:	080045c1 	.word	0x080045c1
 800459c:	080045c9 	.word	0x080045c9
 80045a0:	080045df 	.word	0x080045df
 80045a4:	080045cf 	.word	0x080045cf
 80045a8:	080045df 	.word	0x080045df
 80045ac:	080045df 	.word	0x080045df
 80045b0:	080045df 	.word	0x080045df
 80045b4:	080045d7 	.word	0x080045d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045b8:	f7fe fdb8 	bl	800312c <HAL_RCC_GetPCLK1Freq>
 80045bc:	61b8      	str	r0, [r7, #24]
        break;
 80045be:	e013      	b.n	80045e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045c0:	f7fe fdc8 	bl	8003154 <HAL_RCC_GetPCLK2Freq>
 80045c4:	61b8      	str	r0, [r7, #24]
        break;
 80045c6:	e00f      	b.n	80045e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004640 <UART_SetConfig+0x4c4>)
 80045ca:	61bb      	str	r3, [r7, #24]
        break;
 80045cc:	e00c      	b.n	80045e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045ce:	f7fe fc9b 	bl	8002f08 <HAL_RCC_GetSysClockFreq>
 80045d2:	61b8      	str	r0, [r7, #24]
        break;
 80045d4:	e008      	b.n	80045e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045da:	61bb      	str	r3, [r7, #24]
        break;
 80045dc:	e004      	b.n	80045e8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80045de:	2300      	movs	r3, #0
 80045e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	77bb      	strb	r3, [r7, #30]
        break;
 80045e6:	bf00      	nop
    }

    if (pclk != 0U)
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d018      	beq.n	8004620 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	085a      	lsrs	r2, r3, #1
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	441a      	add	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004600:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	2b0f      	cmp	r3, #15
 8004606:	d909      	bls.n	800461c <UART_SetConfig+0x4a0>
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800460e:	d205      	bcs.n	800461c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	b29a      	uxth	r2, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	60da      	str	r2, [r3, #12]
 800461a:	e001      	b.n	8004620 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800462c:	7fbb      	ldrb	r3, [r7, #30]
}
 800462e:	4618      	mov	r0, r3
 8004630:	3720      	adds	r7, #32
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	40007c00 	.word	0x40007c00
 800463c:	40023800 	.word	0x40023800
 8004640:	00f42400 	.word	0x00f42400

08004644 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004650:	f003 0308 	and.w	r3, r3, #8
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00a      	beq.n	800466e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	430a      	orrs	r2, r1
 800466c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00a      	beq.n	8004690 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	430a      	orrs	r2, r1
 800468e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004694:	f003 0302 	and.w	r3, r3, #2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00a      	beq.n	80046b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	430a      	orrs	r2, r1
 80046b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b6:	f003 0304 	and.w	r3, r3, #4
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00a      	beq.n	80046d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d8:	f003 0310 	and.w	r3, r3, #16
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00a      	beq.n	80046f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fa:	f003 0320 	and.w	r3, r3, #32
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00a      	beq.n	8004718 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	430a      	orrs	r2, r1
 8004716:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004720:	2b00      	cmp	r3, #0
 8004722:	d01a      	beq.n	800475a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	430a      	orrs	r2, r1
 8004738:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004742:	d10a      	bne.n	800475a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	430a      	orrs	r2, r1
 8004758:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00a      	beq.n	800477c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	430a      	orrs	r2, r1
 800477a:	605a      	str	r2, [r3, #4]
  }
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b098      	sub	sp, #96	@ 0x60
 800478c:	af02      	add	r7, sp, #8
 800478e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004798:	f7fc fdac 	bl	80012f4 <HAL_GetTick>
 800479c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0308 	and.w	r3, r3, #8
 80047a8:	2b08      	cmp	r3, #8
 80047aa:	d12e      	bne.n	800480a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80047b0:	9300      	str	r3, [sp, #0]
 80047b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047b4:	2200      	movs	r2, #0
 80047b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 f88c 	bl	80048d8 <UART_WaitOnFlagUntilTimeout>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d021      	beq.n	800480a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ce:	e853 3f00 	ldrex	r3, [r3]
 80047d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047da:	653b      	str	r3, [r7, #80]	@ 0x50
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	461a      	mov	r2, r3
 80047e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80047e6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047ec:	e841 2300 	strex	r3, r2, [r1]
 80047f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1e6      	bne.n	80047c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2220      	movs	r2, #32
 80047fc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e062      	b.n	80048d0 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0304 	and.w	r3, r3, #4
 8004814:	2b04      	cmp	r3, #4
 8004816:	d149      	bne.n	80048ac <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004818:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800481c:	9300      	str	r3, [sp, #0]
 800481e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004820:	2200      	movs	r2, #0
 8004822:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f000 f856 	bl	80048d8 <UART_WaitOnFlagUntilTimeout>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d03c      	beq.n	80048ac <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483a:	e853 3f00 	ldrex	r3, [r3]
 800483e:	623b      	str	r3, [r7, #32]
   return(result);
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004846:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	461a      	mov	r2, r3
 800484e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004850:	633b      	str	r3, [r7, #48]	@ 0x30
 8004852:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004854:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004856:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004858:	e841 2300 	strex	r3, r2, [r1]
 800485c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800485e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1e6      	bne.n	8004832 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	3308      	adds	r3, #8
 800486a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	e853 3f00 	ldrex	r3, [r3]
 8004872:	60fb      	str	r3, [r7, #12]
   return(result);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0301 	bic.w	r3, r3, #1
 800487a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	3308      	adds	r3, #8
 8004882:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004884:	61fa      	str	r2, [r7, #28]
 8004886:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004888:	69b9      	ldr	r1, [r7, #24]
 800488a:	69fa      	ldr	r2, [r7, #28]
 800488c:	e841 2300 	strex	r3, r2, [r1]
 8004890:	617b      	str	r3, [r7, #20]
   return(result);
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d1e5      	bne.n	8004864 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2220      	movs	r2, #32
 800489c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e011      	b.n	80048d0 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2220      	movs	r2, #32
 80048b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3758      	adds	r7, #88	@ 0x58
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	603b      	str	r3, [r7, #0]
 80048e4:	4613      	mov	r3, r2
 80048e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048e8:	e04f      	b.n	800498a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f0:	d04b      	beq.n	800498a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048f2:	f7fc fcff 	bl	80012f4 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d302      	bcc.n	8004908 <UART_WaitOnFlagUntilTimeout+0x30>
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e04e      	b.n	80049aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0304 	and.w	r3, r3, #4
 8004916:	2b00      	cmp	r3, #0
 8004918:	d037      	beq.n	800498a <UART_WaitOnFlagUntilTimeout+0xb2>
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	2b80      	cmp	r3, #128	@ 0x80
 800491e:	d034      	beq.n	800498a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	2b40      	cmp	r3, #64	@ 0x40
 8004924:	d031      	beq.n	800498a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	69db      	ldr	r3, [r3, #28]
 800492c:	f003 0308 	and.w	r3, r3, #8
 8004930:	2b08      	cmp	r3, #8
 8004932:	d110      	bne.n	8004956 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2208      	movs	r2, #8
 800493a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 f838 	bl	80049b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2208      	movs	r2, #8
 8004946:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e029      	b.n	80049aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	69db      	ldr	r3, [r3, #28]
 800495c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004960:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004964:	d111      	bne.n	800498a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800496e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004970:	68f8      	ldr	r0, [r7, #12]
 8004972:	f000 f81e 	bl	80049b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2220      	movs	r2, #32
 800497a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e00f      	b.n	80049aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	69da      	ldr	r2, [r3, #28]
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	4013      	ands	r3, r2
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	429a      	cmp	r2, r3
 8004998:	bf0c      	ite	eq
 800499a:	2301      	moveq	r3, #1
 800499c:	2300      	movne	r3, #0
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	461a      	mov	r2, r3
 80049a2:	79fb      	ldrb	r3, [r7, #7]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d0a0      	beq.n	80048ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b095      	sub	sp, #84	@ 0x54
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049c2:	e853 3f00 	ldrex	r3, [r3]
 80049c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80049c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	461a      	mov	r2, r3
 80049d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80049da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80049de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80049e0:	e841 2300 	strex	r3, r2, [r1]
 80049e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80049e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1e6      	bne.n	80049ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	3308      	adds	r3, #8
 80049f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f4:	6a3b      	ldr	r3, [r7, #32]
 80049f6:	e853 3f00 	ldrex	r3, [r3]
 80049fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	f023 0301 	bic.w	r3, r3, #1
 8004a02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	3308      	adds	r3, #8
 8004a0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a14:	e841 2300 	strex	r3, r2, [r1]
 8004a18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1e5      	bne.n	80049ec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d118      	bne.n	8004a5a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	e853 3f00 	ldrex	r3, [r3]
 8004a34:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	f023 0310 	bic.w	r3, r3, #16
 8004a3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	461a      	mov	r2, r3
 8004a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a46:	61bb      	str	r3, [r7, #24]
 8004a48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4a:	6979      	ldr	r1, [r7, #20]
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	e841 2300 	strex	r3, r2, [r1]
 8004a52:	613b      	str	r3, [r7, #16]
   return(result);
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d1e6      	bne.n	8004a28 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004a6e:	bf00      	nop
 8004a70:	3754      	adds	r7, #84	@ 0x54
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
	...

08004a7c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004a7c:	b084      	sub	sp, #16
 8004a7e:	b580      	push	{r7, lr}
 8004a80:	b084      	sub	sp, #16
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
 8004a86:	f107 001c 	add.w	r0, r7, #28
 8004a8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004a8e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d121      	bne.n	8004ada <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a9a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	4b21      	ldr	r3, [pc, #132]	@ (8004b2c <USB_CoreInit+0xb0>)
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004aba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d105      	bne.n	8004ace <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 fa92 	bl	8004ff8 <USB_CoreReset>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	73fb      	strb	r3, [r7, #15]
 8004ad8:	e010      	b.n	8004afc <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 fa86 	bl	8004ff8 <USB_CoreReset>
 8004aec:	4603      	mov	r3, r0
 8004aee:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8004afc:	7fbb      	ldrb	r3, [r7, #30]
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d10b      	bne.n	8004b1a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f043 0206 	orr.w	r2, r3, #6
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f043 0220 	orr.w	r2, r3, #32
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b26:	b004      	add	sp, #16
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	ffbdffbf 	.word	0xffbdffbf

08004b30 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f023 0201 	bic.w	r2, r3, #1
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr

08004b52 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b084      	sub	sp, #16
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004b6e:	78fb      	ldrb	r3, [r7, #3]
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d115      	bne.n	8004ba0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004b80:	200a      	movs	r0, #10
 8004b82:	f7fc fbc3 	bl	800130c <HAL_Delay>
      ms += 10U;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	330a      	adds	r3, #10
 8004b8a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 fa25 	bl	8004fdc <USB_GetMode>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d01e      	beq.n	8004bd6 <USB_SetCurrentMode+0x84>
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2bc7      	cmp	r3, #199	@ 0xc7
 8004b9c:	d9f0      	bls.n	8004b80 <USB_SetCurrentMode+0x2e>
 8004b9e:	e01a      	b.n	8004bd6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004ba0:	78fb      	ldrb	r3, [r7, #3]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d115      	bne.n	8004bd2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004bb2:	200a      	movs	r0, #10
 8004bb4:	f7fc fbaa 	bl	800130c <HAL_Delay>
      ms += 10U;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	330a      	adds	r3, #10
 8004bbc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 fa0c 	bl	8004fdc <USB_GetMode>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d005      	beq.n	8004bd6 <USB_SetCurrentMode+0x84>
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2bc7      	cmp	r3, #199	@ 0xc7
 8004bce:	d9f0      	bls.n	8004bb2 <USB_SetCurrentMode+0x60>
 8004bd0:	e001      	b.n	8004bd6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e005      	b.n	8004be2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2bc8      	cmp	r3, #200	@ 0xc8
 8004bda:	d101      	bne.n	8004be0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e000      	b.n	8004be2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
	...

08004bec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004bec:	b084      	sub	sp, #16
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b086      	sub	sp, #24
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
 8004bf6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004bfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004c06:	2300      	movs	r3, #0
 8004c08:	613b      	str	r3, [r7, #16]
 8004c0a:	e009      	b.n	8004c20 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	3340      	adds	r3, #64	@ 0x40
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	4413      	add	r3, r2
 8004c16:	2200      	movs	r2, #0
 8004c18:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	613b      	str	r3, [r7, #16]
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	2b0e      	cmp	r3, #14
 8004c24:	d9f2      	bls.n	8004c0c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004c26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d11c      	bne.n	8004c68 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c3c:	f043 0302 	orr.w	r3, r3, #2
 8004c40:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c46:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	601a      	str	r2, [r3, #0]
 8004c66:	e005      	b.n	8004c74 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c6c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004c80:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d10d      	bne.n	8004ca4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004c88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d104      	bne.n	8004c9a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004c90:	2100      	movs	r1, #0
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f968 	bl	8004f68 <USB_SetDevSpeed>
 8004c98:	e008      	b.n	8004cac <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 f963 	bl	8004f68 <USB_SetDevSpeed>
 8004ca2:	e003      	b.n	8004cac <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004ca4:	2103      	movs	r1, #3
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f95e 	bl	8004f68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004cac:	2110      	movs	r1, #16
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f8fa 	bl	8004ea8 <USB_FlushTxFifo>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f924 	bl	8004f0c <USB_FlushRxFifo>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d001      	beq.n	8004cce <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cec:	461a      	mov	r2, r3
 8004cee:	2300      	movs	r3, #0
 8004cf0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	613b      	str	r3, [r7, #16]
 8004cf6:	e043      	b.n	8004d80 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	015a      	lsls	r2, r3, #5
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	4413      	add	r3, r2
 8004d00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d0e:	d118      	bne.n	8004d42 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10a      	bne.n	8004d2c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	015a      	lsls	r2, r3, #5
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d22:	461a      	mov	r2, r3
 8004d24:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004d28:	6013      	str	r3, [r2, #0]
 8004d2a:	e013      	b.n	8004d54 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	015a      	lsls	r2, r3, #5
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	4413      	add	r3, r2
 8004d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d38:	461a      	mov	r2, r3
 8004d3a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004d3e:	6013      	str	r3, [r2, #0]
 8004d40:	e008      	b.n	8004d54 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	015a      	lsls	r2, r3, #5
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	4413      	add	r3, r2
 8004d4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d4e:	461a      	mov	r2, r3
 8004d50:	2300      	movs	r3, #0
 8004d52:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	015a      	lsls	r2, r3, #5
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d60:	461a      	mov	r2, r3
 8004d62:	2300      	movs	r3, #0
 8004d64:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	015a      	lsls	r2, r3, #5
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d72:	461a      	mov	r2, r3
 8004d74:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004d78:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	3301      	adds	r3, #1
 8004d7e:	613b      	str	r3, [r7, #16]
 8004d80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004d84:	461a      	mov	r2, r3
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d3b5      	bcc.n	8004cf8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	613b      	str	r3, [r7, #16]
 8004d90:	e043      	b.n	8004e1a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	015a      	lsls	r2, r3, #5
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	4413      	add	r3, r2
 8004d9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004da4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004da8:	d118      	bne.n	8004ddc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d10a      	bne.n	8004dc6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	015a      	lsls	r2, r3, #5
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	4413      	add	r3, r2
 8004db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004dc2:	6013      	str	r3, [r2, #0]
 8004dc4:	e013      	b.n	8004dee <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	015a      	lsls	r2, r3, #5
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	4413      	add	r3, r2
 8004dce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004dd8:	6013      	str	r3, [r2, #0]
 8004dda:	e008      	b.n	8004dee <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	015a      	lsls	r2, r3, #5
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	4413      	add	r3, r2
 8004de4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004de8:	461a      	mov	r2, r3
 8004dea:	2300      	movs	r3, #0
 8004dec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	015a      	lsls	r2, r3, #5
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	4413      	add	r3, r2
 8004df6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	015a      	lsls	r2, r3, #5
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	4413      	add	r3, r2
 8004e08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004e12:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	3301      	adds	r3, #1
 8004e18:	613b      	str	r3, [r7, #16]
 8004e1a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004e1e:	461a      	mov	r2, r3
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d3b5      	bcc.n	8004d92 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e38:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004e46:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004e48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d105      	bne.n	8004e5c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	f043 0210 	orr.w	r2, r3, #16
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	699a      	ldr	r2, [r3, #24]
 8004e60:	4b0f      	ldr	r3, [pc, #60]	@ (8004ea0 <USB_DevInit+0x2b4>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004e68:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d005      	beq.n	8004e7c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	f043 0208 	orr.w	r2, r3, #8
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004e7c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d105      	bne.n	8004e90 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	699a      	ldr	r2, [r3, #24]
 8004e88:	4b06      	ldr	r3, [pc, #24]	@ (8004ea4 <USB_DevInit+0x2b8>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3718      	adds	r7, #24
 8004e96:	46bd      	mov	sp, r7
 8004e98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e9c:	b004      	add	sp, #16
 8004e9e:	4770      	bx	lr
 8004ea0:	803c3800 	.word	0x803c3800
 8004ea4:	40000004 	.word	0x40000004

08004ea8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ec2:	d901      	bls.n	8004ec8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e01b      	b.n	8004f00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	691b      	ldr	r3, [r3, #16]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	daf2      	bge.n	8004eb6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	019b      	lsls	r3, r3, #6
 8004ed8:	f043 0220 	orr.w	r2, r3, #32
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004eec:	d901      	bls.n	8004ef2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e006      	b.n	8004f00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	f003 0320 	and.w	r3, r3, #32
 8004efa:	2b20      	cmp	r3, #32
 8004efc:	d0f0      	beq.n	8004ee0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3714      	adds	r7, #20
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f14:	2300      	movs	r3, #0
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f24:	d901      	bls.n	8004f2a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e018      	b.n	8004f5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	691b      	ldr	r3, [r3, #16]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	daf2      	bge.n	8004f18 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2210      	movs	r2, #16
 8004f3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	3301      	adds	r3, #1
 8004f40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f48:	d901      	bls.n	8004f4e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e006      	b.n	8004f5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	f003 0310 	and.w	r3, r3, #16
 8004f56:	2b10      	cmp	r3, #16
 8004f58:	d0f0      	beq.n	8004f3c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3714      	adds	r7, #20
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	460b      	mov	r3, r1
 8004f72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	78fb      	ldrb	r3, [r7, #3]
 8004f82:	68f9      	ldr	r1, [r7, #12]
 8004f84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b085      	sub	sp, #20
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68fa      	ldr	r2, [r7, #12]
 8004fb0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004fb4:	f023 0303 	bic.w	r3, r3, #3
 8004fb8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fc8:	f043 0302 	orr.w	r3, r3, #2
 8004fcc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3714      	adds	r7, #20
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	f003 0301 	and.w	r3, r3, #1
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005000:	2300      	movs	r3, #0
 8005002:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	3301      	adds	r3, #1
 8005008:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005010:	d901      	bls.n	8005016 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e022      	b.n	800505c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	2b00      	cmp	r3, #0
 800501c:	daf2      	bge.n	8005004 <USB_CoreReset+0xc>

  count = 10U;
 800501e:	230a      	movs	r3, #10
 8005020:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005022:	e002      	b.n	800502a <USB_CoreReset+0x32>
  {
    count--;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	3b01      	subs	r3, #1
 8005028:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1f9      	bne.n	8005024 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	691b      	ldr	r3, [r3, #16]
 8005034:	f043 0201 	orr.w	r2, r3, #1
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	3301      	adds	r3, #1
 8005040:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005048:	d901      	bls.n	800504e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e006      	b.n	800505c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b01      	cmp	r3, #1
 8005058:	d0f0      	beq.n	800503c <USB_CoreReset+0x44>

  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3714      	adds	r7, #20
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005068:	b480      	push	{r7}
 800506a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800506c:	bf00      	nop
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
	...

08005078 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005078:	b480      	push	{r7}
 800507a:	b085      	sub	sp, #20
 800507c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800507e:	f3ef 8305 	mrs	r3, IPSR
 8005082:	60bb      	str	r3, [r7, #8]
  return(result);
 8005084:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005086:	2b00      	cmp	r3, #0
 8005088:	d10f      	bne.n	80050aa <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800508a:	f3ef 8310 	mrs	r3, PRIMASK
 800508e:	607b      	str	r3, [r7, #4]
  return(result);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d105      	bne.n	80050a2 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005096:	f3ef 8311 	mrs	r3, BASEPRI
 800509a:	603b      	str	r3, [r7, #0]
  return(result);
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d007      	beq.n	80050b2 <osKernelInitialize+0x3a>
 80050a2:	4b0e      	ldr	r3, [pc, #56]	@ (80050dc <osKernelInitialize+0x64>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	d103      	bne.n	80050b2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80050aa:	f06f 0305 	mvn.w	r3, #5
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	e00c      	b.n	80050cc <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80050b2:	4b0a      	ldr	r3, [pc, #40]	@ (80050dc <osKernelInitialize+0x64>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d105      	bne.n	80050c6 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80050ba:	4b08      	ldr	r3, [pc, #32]	@ (80050dc <osKernelInitialize+0x64>)
 80050bc:	2201      	movs	r2, #1
 80050be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80050c0:	2300      	movs	r3, #0
 80050c2:	60fb      	str	r3, [r7, #12]
 80050c4:	e002      	b.n	80050cc <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80050c6:	f04f 33ff 	mov.w	r3, #4294967295
 80050ca:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80050cc:	68fb      	ldr	r3, [r7, #12]
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3714      	adds	r7, #20
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	20000a5c 	.word	0x20000a5c

080050e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050e6:	f3ef 8305 	mrs	r3, IPSR
 80050ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80050ec:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10f      	bne.n	8005112 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050f2:	f3ef 8310 	mrs	r3, PRIMASK
 80050f6:	607b      	str	r3, [r7, #4]
  return(result);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d105      	bne.n	800510a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80050fe:	f3ef 8311 	mrs	r3, BASEPRI
 8005102:	603b      	str	r3, [r7, #0]
  return(result);
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d007      	beq.n	800511a <osKernelStart+0x3a>
 800510a:	4b0f      	ldr	r3, [pc, #60]	@ (8005148 <osKernelStart+0x68>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2b02      	cmp	r3, #2
 8005110:	d103      	bne.n	800511a <osKernelStart+0x3a>
    stat = osErrorISR;
 8005112:	f06f 0305 	mvn.w	r3, #5
 8005116:	60fb      	str	r3, [r7, #12]
 8005118:	e010      	b.n	800513c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800511a:	4b0b      	ldr	r3, [pc, #44]	@ (8005148 <osKernelStart+0x68>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d109      	bne.n	8005136 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005122:	f7ff ffa1 	bl	8005068 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005126:	4b08      	ldr	r3, [pc, #32]	@ (8005148 <osKernelStart+0x68>)
 8005128:	2202      	movs	r2, #2
 800512a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800512c:	f001 fd96 	bl	8006c5c <vTaskStartScheduler>
      stat = osOK;
 8005130:	2300      	movs	r3, #0
 8005132:	60fb      	str	r3, [r7, #12]
 8005134:	e002      	b.n	800513c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8005136:	f04f 33ff 	mov.w	r3, #4294967295
 800513a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800513c:	68fb      	ldr	r3, [r7, #12]
}
 800513e:	4618      	mov	r0, r3
 8005140:	3710      	adds	r7, #16
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	20000a5c 	.word	0x20000a5c

0800514c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800514c:	b580      	push	{r7, lr}
 800514e:	b090      	sub	sp, #64	@ 0x40
 8005150:	af04      	add	r7, sp, #16
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005158:	2300      	movs	r3, #0
 800515a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800515c:	f3ef 8305 	mrs	r3, IPSR
 8005160:	61fb      	str	r3, [r7, #28]
  return(result);
 8005162:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8005164:	2b00      	cmp	r3, #0
 8005166:	f040 808f 	bne.w	8005288 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800516a:	f3ef 8310 	mrs	r3, PRIMASK
 800516e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d105      	bne.n	8005182 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005176:	f3ef 8311 	mrs	r3, BASEPRI
 800517a:	617b      	str	r3, [r7, #20]
  return(result);
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d003      	beq.n	800518a <osThreadNew+0x3e>
 8005182:	4b44      	ldr	r3, [pc, #272]	@ (8005294 <osThreadNew+0x148>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2b02      	cmp	r3, #2
 8005188:	d07e      	beq.n	8005288 <osThreadNew+0x13c>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d07b      	beq.n	8005288 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8005190:	2380      	movs	r3, #128	@ 0x80
 8005192:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8005194:	2318      	movs	r3, #24
 8005196:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8005198:	2300      	movs	r3, #0
 800519a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 800519c:	f04f 33ff 	mov.w	r3, #4294967295
 80051a0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d045      	beq.n	8005234 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d002      	beq.n	80051b6 <osThreadNew+0x6a>
        name = attr->name;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d002      	beq.n	80051c4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80051c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d008      	beq.n	80051dc <osThreadNew+0x90>
 80051ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051cc:	2b38      	cmp	r3, #56	@ 0x38
 80051ce:	d805      	bhi.n	80051dc <osThreadNew+0x90>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	f003 0301 	and.w	r3, r3, #1
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d001      	beq.n	80051e0 <osThreadNew+0x94>
        return (NULL);
 80051dc:	2300      	movs	r3, #0
 80051de:	e054      	b.n	800528a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	695b      	ldr	r3, [r3, #20]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d003      	beq.n	80051f0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	089b      	lsrs	r3, r3, #2
 80051ee:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00e      	beq.n	8005216 <osThreadNew+0xca>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	2ba7      	cmp	r3, #167	@ 0xa7
 80051fe:	d90a      	bls.n	8005216 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005204:	2b00      	cmp	r3, #0
 8005206:	d006      	beq.n	8005216 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d002      	beq.n	8005216 <osThreadNew+0xca>
        mem = 1;
 8005210:	2301      	movs	r3, #1
 8005212:	623b      	str	r3, [r7, #32]
 8005214:	e010      	b.n	8005238 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d10c      	bne.n	8005238 <osThreadNew+0xec>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d108      	bne.n	8005238 <osThreadNew+0xec>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d104      	bne.n	8005238 <osThreadNew+0xec>
          mem = 0;
 800522e:	2300      	movs	r3, #0
 8005230:	623b      	str	r3, [r7, #32]
 8005232:	e001      	b.n	8005238 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8005234:	2300      	movs	r3, #0
 8005236:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d110      	bne.n	8005260 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005246:	9202      	str	r2, [sp, #8]
 8005248:	9301      	str	r3, [sp, #4]
 800524a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524c:	9300      	str	r3, [sp, #0]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005252:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f001 fb03 	bl	8006860 <xTaskCreateStatic>
 800525a:	4603      	mov	r3, r0
 800525c:	613b      	str	r3, [r7, #16]
 800525e:	e013      	b.n	8005288 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8005260:	6a3b      	ldr	r3, [r7, #32]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d110      	bne.n	8005288 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005268:	b29a      	uxth	r2, r3
 800526a:	f107 0310 	add.w	r3, r7, #16
 800526e:	9301      	str	r3, [sp, #4]
 8005270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005272:	9300      	str	r3, [sp, #0]
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f001 fb57 	bl	800692c <xTaskCreate>
 800527e:	4603      	mov	r3, r0
 8005280:	2b01      	cmp	r3, #1
 8005282:	d001      	beq.n	8005288 <osThreadNew+0x13c>
          hTask = NULL;
 8005284:	2300      	movs	r3, #0
 8005286:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005288:	693b      	ldr	r3, [r7, #16]
}
 800528a:	4618      	mov	r0, r3
 800528c:	3730      	adds	r7, #48	@ 0x30
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	20000a5c 	.word	0x20000a5c

08005298 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052a0:	f3ef 8305 	mrs	r3, IPSR
 80052a4:	613b      	str	r3, [r7, #16]
  return(result);
 80052a6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d10f      	bne.n	80052cc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052ac:	f3ef 8310 	mrs	r3, PRIMASK
 80052b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d105      	bne.n	80052c4 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80052b8:	f3ef 8311 	mrs	r3, BASEPRI
 80052bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d007      	beq.n	80052d4 <osDelay+0x3c>
 80052c4:	4b0a      	ldr	r3, [pc, #40]	@ (80052f0 <osDelay+0x58>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d103      	bne.n	80052d4 <osDelay+0x3c>
    stat = osErrorISR;
 80052cc:	f06f 0305 	mvn.w	r3, #5
 80052d0:	617b      	str	r3, [r7, #20]
 80052d2:	e007      	b.n	80052e4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80052d4:	2300      	movs	r3, #0
 80052d6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d002      	beq.n	80052e4 <osDelay+0x4c>
      vTaskDelay(ticks);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f001 fc84 	bl	8006bec <vTaskDelay>
    }
  }

  return (stat);
 80052e4:	697b      	ldr	r3, [r7, #20]
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3718      	adds	r7, #24
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	20000a5c 	.word	0x20000a5c

080052f4 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b08c      	sub	sp, #48	@ 0x30
 80052f8:	af02      	add	r7, sp, #8
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005300:	2300      	movs	r3, #0
 8005302:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005304:	f3ef 8305 	mrs	r3, IPSR
 8005308:	61bb      	str	r3, [r7, #24]
  return(result);
 800530a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800530c:	2b00      	cmp	r3, #0
 800530e:	f040 8086 	bne.w	800541e <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005312:	f3ef 8310 	mrs	r3, PRIMASK
 8005316:	617b      	str	r3, [r7, #20]
  return(result);
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d105      	bne.n	800532a <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800531e:	f3ef 8311 	mrs	r3, BASEPRI
 8005322:	613b      	str	r3, [r7, #16]
  return(result);
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <osSemaphoreNew+0x3e>
 800532a:	4b3f      	ldr	r3, [pc, #252]	@ (8005428 <osSemaphoreNew+0x134>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2b02      	cmp	r3, #2
 8005330:	d075      	beq.n	800541e <osSemaphoreNew+0x12a>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d072      	beq.n	800541e <osSemaphoreNew+0x12a>
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	429a      	cmp	r2, r3
 800533e:	d86e      	bhi.n	800541e <osSemaphoreNew+0x12a>
    mem = -1;
 8005340:	f04f 33ff 	mov.w	r3, #4294967295
 8005344:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d015      	beq.n	8005378 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d006      	beq.n	8005362 <osSemaphoreNew+0x6e>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	2b4f      	cmp	r3, #79	@ 0x4f
 800535a:	d902      	bls.n	8005362 <osSemaphoreNew+0x6e>
        mem = 1;
 800535c:	2301      	movs	r3, #1
 800535e:	623b      	str	r3, [r7, #32]
 8005360:	e00c      	b.n	800537c <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d108      	bne.n	800537c <osSemaphoreNew+0x88>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d104      	bne.n	800537c <osSemaphoreNew+0x88>
          mem = 0;
 8005372:	2300      	movs	r3, #0
 8005374:	623b      	str	r3, [r7, #32]
 8005376:	e001      	b.n	800537c <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8005378:	2300      	movs	r3, #0
 800537a:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800537c:	6a3b      	ldr	r3, [r7, #32]
 800537e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005382:	d04c      	beq.n	800541e <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d128      	bne.n	80053dc <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800538a:	6a3b      	ldr	r3, [r7, #32]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d10a      	bne.n	80053a6 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	2203      	movs	r2, #3
 8005396:	9200      	str	r2, [sp, #0]
 8005398:	2200      	movs	r2, #0
 800539a:	2100      	movs	r1, #0
 800539c:	2001      	movs	r0, #1
 800539e:	f000 fa57 	bl	8005850 <xQueueGenericCreateStatic>
 80053a2:	6278      	str	r0, [r7, #36]	@ 0x24
 80053a4:	e005      	b.n	80053b2 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 80053a6:	2203      	movs	r2, #3
 80053a8:	2100      	movs	r1, #0
 80053aa:	2001      	movs	r0, #1
 80053ac:	f000 fad7 	bl	800595e <xQueueGenericCreate>
 80053b0:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80053b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d022      	beq.n	80053fe <osSemaphoreNew+0x10a>
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d01f      	beq.n	80053fe <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80053be:	2300      	movs	r3, #0
 80053c0:	2200      	movs	r2, #0
 80053c2:	2100      	movs	r1, #0
 80053c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80053c6:	f000 fba7 	bl	8005b18 <xQueueGenericSend>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d016      	beq.n	80053fe <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 80053d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80053d2:	f001 f86f 	bl	80064b4 <vQueueDelete>
            hSemaphore = NULL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80053da:	e010      	b.n	80053fe <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 80053dc:	6a3b      	ldr	r3, [r7, #32]
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d108      	bne.n	80053f4 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	461a      	mov	r2, r3
 80053e8:	68b9      	ldr	r1, [r7, #8]
 80053ea:	68f8      	ldr	r0, [r7, #12]
 80053ec:	f000 fb1d 	bl	8005a2a <xQueueCreateCountingSemaphoreStatic>
 80053f0:	6278      	str	r0, [r7, #36]	@ 0x24
 80053f2:	e004      	b.n	80053fe <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80053f4:	68b9      	ldr	r1, [r7, #8]
 80053f6:	68f8      	ldr	r0, [r7, #12]
 80053f8:	f000 fb54 	bl	8005aa4 <xQueueCreateCountingSemaphore>
 80053fc:	6278      	str	r0, [r7, #36]	@ 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80053fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00c      	beq.n	800541e <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d003      	beq.n	8005412 <osSemaphoreNew+0x11e>
          name = attr->name;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	61fb      	str	r3, [r7, #28]
 8005410:	e001      	b.n	8005416 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8005412:	2300      	movs	r3, #0
 8005414:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005416:	69f9      	ldr	r1, [r7, #28]
 8005418:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800541a:	f001 f999 	bl	8006750 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005420:	4618      	mov	r0, r3
 8005422:	3728      	adds	r7, #40	@ 0x28
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	20000a5c 	.word	0x20000a5c

0800542c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800542c:	b580      	push	{r7, lr}
 800542e:	b088      	sub	sp, #32
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800543a:	2300      	movs	r3, #0
 800543c:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d103      	bne.n	800544c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005444:	f06f 0303 	mvn.w	r3, #3
 8005448:	61fb      	str	r3, [r7, #28]
 800544a:	e04b      	b.n	80054e4 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800544c:	f3ef 8305 	mrs	r3, IPSR
 8005450:	617b      	str	r3, [r7, #20]
  return(result);
 8005452:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005454:	2b00      	cmp	r3, #0
 8005456:	d10f      	bne.n	8005478 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005458:	f3ef 8310 	mrs	r3, PRIMASK
 800545c:	613b      	str	r3, [r7, #16]
  return(result);
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d105      	bne.n	8005470 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005464:	f3ef 8311 	mrs	r3, BASEPRI
 8005468:	60fb      	str	r3, [r7, #12]
  return(result);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d026      	beq.n	80054be <osSemaphoreAcquire+0x92>
 8005470:	4b1f      	ldr	r3, [pc, #124]	@ (80054f0 <osSemaphoreAcquire+0xc4>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b02      	cmp	r3, #2
 8005476:	d122      	bne.n	80054be <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d003      	beq.n	8005486 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800547e:	f06f 0303 	mvn.w	r3, #3
 8005482:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8005484:	e02d      	b.n	80054e2 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8005486:	2300      	movs	r3, #0
 8005488:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800548a:	f107 0308 	add.w	r3, r7, #8
 800548e:	461a      	mov	r2, r3
 8005490:	2100      	movs	r1, #0
 8005492:	69b8      	ldr	r0, [r7, #24]
 8005494:	f000 ff86 	bl	80063a4 <xQueueReceiveFromISR>
 8005498:	4603      	mov	r3, r0
 800549a:	2b01      	cmp	r3, #1
 800549c:	d003      	beq.n	80054a6 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800549e:	f06f 0302 	mvn.w	r3, #2
 80054a2:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80054a4:	e01d      	b.n	80054e2 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d01a      	beq.n	80054e2 <osSemaphoreAcquire+0xb6>
 80054ac:	4b11      	ldr	r3, [pc, #68]	@ (80054f4 <osSemaphoreAcquire+0xc8>)
 80054ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054b2:	601a      	str	r2, [r3, #0]
 80054b4:	f3bf 8f4f 	dsb	sy
 80054b8:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 80054bc:	e011      	b.n	80054e2 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80054be:	6839      	ldr	r1, [r7, #0]
 80054c0:	69b8      	ldr	r0, [r7, #24]
 80054c2:	f000 fe57 	bl	8006174 <xQueueSemaphoreTake>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d00b      	beq.n	80054e4 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d003      	beq.n	80054da <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 80054d2:	f06f 0301 	mvn.w	r3, #1
 80054d6:	61fb      	str	r3, [r7, #28]
 80054d8:	e004      	b.n	80054e4 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 80054da:	f06f 0302 	mvn.w	r3, #2
 80054de:	61fb      	str	r3, [r7, #28]
 80054e0:	e000      	b.n	80054e4 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 80054e2:	bf00      	nop
      }
    }
  }

  return (stat);
 80054e4:	69fb      	ldr	r3, [r7, #28]
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3720      	adds	r7, #32
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	20000a5c 	.word	0x20000a5c
 80054f4:	e000ed04 	.word	0xe000ed04

080054f8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b088      	sub	sp, #32
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005504:	2300      	movs	r3, #0
 8005506:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d103      	bne.n	8005516 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800550e:	f06f 0303 	mvn.w	r3, #3
 8005512:	61fb      	str	r3, [r7, #28]
 8005514:	e03e      	b.n	8005594 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005516:	f3ef 8305 	mrs	r3, IPSR
 800551a:	617b      	str	r3, [r7, #20]
  return(result);
 800551c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10f      	bne.n	8005542 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005522:	f3ef 8310 	mrs	r3, PRIMASK
 8005526:	613b      	str	r3, [r7, #16]
  return(result);
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d105      	bne.n	800553a <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800552e:	f3ef 8311 	mrs	r3, BASEPRI
 8005532:	60fb      	str	r3, [r7, #12]
  return(result);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d01e      	beq.n	8005578 <osSemaphoreRelease+0x80>
 800553a:	4b19      	ldr	r3, [pc, #100]	@ (80055a0 <osSemaphoreRelease+0xa8>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2b02      	cmp	r3, #2
 8005540:	d11a      	bne.n	8005578 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8005542:	2300      	movs	r3, #0
 8005544:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005546:	f107 0308 	add.w	r3, r7, #8
 800554a:	4619      	mov	r1, r3
 800554c:	69b8      	ldr	r0, [r7, #24]
 800554e:	f000 fc90 	bl	8005e72 <xQueueGiveFromISR>
 8005552:	4603      	mov	r3, r0
 8005554:	2b01      	cmp	r3, #1
 8005556:	d003      	beq.n	8005560 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8005558:	f06f 0302 	mvn.w	r3, #2
 800555c:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800555e:	e018      	b.n	8005592 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d015      	beq.n	8005592 <osSemaphoreRelease+0x9a>
 8005566:	4b0f      	ldr	r3, [pc, #60]	@ (80055a4 <osSemaphoreRelease+0xac>)
 8005568:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800556c:	601a      	str	r2, [r3, #0]
 800556e:	f3bf 8f4f 	dsb	sy
 8005572:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005576:	e00c      	b.n	8005592 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005578:	2300      	movs	r3, #0
 800557a:	2200      	movs	r2, #0
 800557c:	2100      	movs	r1, #0
 800557e:	69b8      	ldr	r0, [r7, #24]
 8005580:	f000 faca 	bl	8005b18 <xQueueGenericSend>
 8005584:	4603      	mov	r3, r0
 8005586:	2b01      	cmp	r3, #1
 8005588:	d004      	beq.n	8005594 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800558a:	f06f 0302 	mvn.w	r3, #2
 800558e:	61fb      	str	r3, [r7, #28]
 8005590:	e000      	b.n	8005594 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005592:	bf00      	nop
    }
  }

  return (stat);
 8005594:	69fb      	ldr	r3, [r7, #28]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3720      	adds	r7, #32
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	20000a5c 	.word	0x20000a5c
 80055a4:	e000ed04 	.word	0xe000ed04

080055a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80055a8:	b480      	push	{r7}
 80055aa:	b085      	sub	sp, #20
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	4a07      	ldr	r2, [pc, #28]	@ (80055d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80055b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	4a06      	ldr	r2, [pc, #24]	@ (80055d8 <vApplicationGetIdleTaskMemory+0x30>)
 80055be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2280      	movs	r2, #128	@ 0x80
 80055c4:	601a      	str	r2, [r3, #0]
}
 80055c6:	bf00      	nop
 80055c8:	3714      	adds	r7, #20
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	20000a60 	.word	0x20000a60
 80055d8:	20000b08 	.word	0x20000b08

080055dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	4a07      	ldr	r2, [pc, #28]	@ (8005608 <vApplicationGetTimerTaskMemory+0x2c>)
 80055ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	4a06      	ldr	r2, [pc, #24]	@ (800560c <vApplicationGetTimerTaskMemory+0x30>)
 80055f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055fa:	601a      	str	r2, [r3, #0]
}
 80055fc:	bf00      	nop
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr
 8005608:	20000d08 	.word	0x20000d08
 800560c:	20000db0 	.word	0x20000db0

08005610 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f103 0208 	add.w	r2, r3, #8
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f04f 32ff 	mov.w	r2, #4294967295
 8005628:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f103 0208 	add.w	r2, r3, #8
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f103 0208 	add.w	r2, r3, #8
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800565e:	bf00      	nop
 8005660:	370c      	adds	r7, #12
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr

0800566a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800566a:	b480      	push	{r7}
 800566c:	b085      	sub	sp, #20
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
 8005672:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	689a      	ldr	r2, [r3, #8]
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	683a      	ldr	r2, [r7, #0]
 8005694:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	1c5a      	adds	r2, r3, #1
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	601a      	str	r2, [r3, #0]
}
 80056a6:	bf00      	nop
 80056a8:	3714      	adds	r7, #20
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr

080056b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056b2:	b480      	push	{r7}
 80056b4:	b085      	sub	sp, #20
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
 80056ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c8:	d103      	bne.n	80056d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	60fb      	str	r3, [r7, #12]
 80056d0:	e00c      	b.n	80056ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	3308      	adds	r3, #8
 80056d6:	60fb      	str	r3, [r7, #12]
 80056d8:	e002      	b.n	80056e0 <vListInsert+0x2e>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	60fb      	str	r3, [r7, #12]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d2f6      	bcs.n	80056da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	685a      	ldr	r2, [r3, #4]
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	683a      	ldr	r2, [r7, #0]
 80056fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	683a      	ldr	r2, [r7, #0]
 8005706:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	1c5a      	adds	r2, r3, #1
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	601a      	str	r2, [r3, #0]
}
 8005718:	bf00      	nop
 800571a:	3714      	adds	r7, #20
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	6892      	ldr	r2, [r2, #8]
 800573a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	6852      	ldr	r2, [r2, #4]
 8005744:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	429a      	cmp	r2, r3
 800574e:	d103      	bne.n	8005758 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	1e5a      	subs	r2, r3, #1
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
}
 800576c:	4618      	mov	r0, r3
 800576e:	3714      	adds	r7, #20
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d10d      	bne.n	80057a8 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800578c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005790:	b672      	cpsid	i
 8005792:	f383 8811 	msr	BASEPRI, r3
 8005796:	f3bf 8f6f 	isb	sy
 800579a:	f3bf 8f4f 	dsb	sy
 800579e:	b662      	cpsie	i
 80057a0:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80057a2:	bf00      	nop
 80057a4:	bf00      	nop
 80057a6:	e7fd      	b.n	80057a4 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80057a8:	f002 fd30 	bl	800820c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057b4:	68f9      	ldr	r1, [r7, #12]
 80057b6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80057b8:	fb01 f303 	mul.w	r3, r1, r3
 80057bc:	441a      	add	r2, r3
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d8:	3b01      	subs	r3, #1
 80057da:	68f9      	ldr	r1, [r7, #12]
 80057dc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80057de:	fb01 f303 	mul.w	r3, r1, r3
 80057e2:	441a      	add	r2, r3
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	22ff      	movs	r2, #255	@ 0xff
 80057ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	22ff      	movs	r2, #255	@ 0xff
 80057f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d114      	bne.n	8005828 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d01a      	beq.n	800583c <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	3310      	adds	r3, #16
 800580a:	4618      	mov	r0, r3
 800580c:	f001 fcd2 	bl	80071b4 <xTaskRemoveFromEventList>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d012      	beq.n	800583c <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005816:	4b0d      	ldr	r3, [pc, #52]	@ (800584c <xQueueGenericReset+0xd4>)
 8005818:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800581c:	601a      	str	r2, [r3, #0]
 800581e:	f3bf 8f4f 	dsb	sy
 8005822:	f3bf 8f6f 	isb	sy
 8005826:	e009      	b.n	800583c <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	3310      	adds	r3, #16
 800582c:	4618      	mov	r0, r3
 800582e:	f7ff feef 	bl	8005610 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	3324      	adds	r3, #36	@ 0x24
 8005836:	4618      	mov	r0, r3
 8005838:	f7ff feea 	bl	8005610 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800583c:	f002 fd1c 	bl	8008278 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005840:	2301      	movs	r3, #1
}
 8005842:	4618      	mov	r0, r3
 8005844:	3710      	adds	r7, #16
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	e000ed04 	.word	0xe000ed04

08005850 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005850:	b580      	push	{r7, lr}
 8005852:	b08e      	sub	sp, #56	@ 0x38
 8005854:	af02      	add	r7, sp, #8
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	60b9      	str	r1, [r7, #8]
 800585a:	607a      	str	r2, [r7, #4]
 800585c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10d      	bne.n	8005880 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8005864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005868:	b672      	cpsid	i
 800586a:	f383 8811 	msr	BASEPRI, r3
 800586e:	f3bf 8f6f 	isb	sy
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	b662      	cpsie	i
 8005878:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800587a:	bf00      	nop
 800587c:	bf00      	nop
 800587e:	e7fd      	b.n	800587c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10d      	bne.n	80058a2 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8005886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800588a:	b672      	cpsid	i
 800588c:	f383 8811 	msr	BASEPRI, r3
 8005890:	f3bf 8f6f 	isb	sy
 8005894:	f3bf 8f4f 	dsb	sy
 8005898:	b662      	cpsie	i
 800589a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800589c:	bf00      	nop
 800589e:	bf00      	nop
 80058a0:	e7fd      	b.n	800589e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d002      	beq.n	80058ae <xQueueGenericCreateStatic+0x5e>
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d001      	beq.n	80058b2 <xQueueGenericCreateStatic+0x62>
 80058ae:	2301      	movs	r3, #1
 80058b0:	e000      	b.n	80058b4 <xQueueGenericCreateStatic+0x64>
 80058b2:	2300      	movs	r3, #0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d10d      	bne.n	80058d4 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80058b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058bc:	b672      	cpsid	i
 80058be:	f383 8811 	msr	BASEPRI, r3
 80058c2:	f3bf 8f6f 	isb	sy
 80058c6:	f3bf 8f4f 	dsb	sy
 80058ca:	b662      	cpsie	i
 80058cc:	623b      	str	r3, [r7, #32]
}
 80058ce:	bf00      	nop
 80058d0:	bf00      	nop
 80058d2:	e7fd      	b.n	80058d0 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d102      	bne.n	80058e0 <xQueueGenericCreateStatic+0x90>
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d101      	bne.n	80058e4 <xQueueGenericCreateStatic+0x94>
 80058e0:	2301      	movs	r3, #1
 80058e2:	e000      	b.n	80058e6 <xQueueGenericCreateStatic+0x96>
 80058e4:	2300      	movs	r3, #0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10d      	bne.n	8005906 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80058ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ee:	b672      	cpsid	i
 80058f0:	f383 8811 	msr	BASEPRI, r3
 80058f4:	f3bf 8f6f 	isb	sy
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	b662      	cpsie	i
 80058fe:	61fb      	str	r3, [r7, #28]
}
 8005900:	bf00      	nop
 8005902:	bf00      	nop
 8005904:	e7fd      	b.n	8005902 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005906:	2350      	movs	r3, #80	@ 0x50
 8005908:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	2b50      	cmp	r3, #80	@ 0x50
 800590e:	d00d      	beq.n	800592c <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8005910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005914:	b672      	cpsid	i
 8005916:	f383 8811 	msr	BASEPRI, r3
 800591a:	f3bf 8f6f 	isb	sy
 800591e:	f3bf 8f4f 	dsb	sy
 8005922:	b662      	cpsie	i
 8005924:	61bb      	str	r3, [r7, #24]
}
 8005926:	bf00      	nop
 8005928:	bf00      	nop
 800592a:	e7fd      	b.n	8005928 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800592c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005934:	2b00      	cmp	r3, #0
 8005936:	d00d      	beq.n	8005954 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005940:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	4613      	mov	r3, r2
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	68b9      	ldr	r1, [r7, #8]
 800594e:	68f8      	ldr	r0, [r7, #12]
 8005950:	f000 f848 	bl	80059e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005956:	4618      	mov	r0, r3
 8005958:	3730      	adds	r7, #48	@ 0x30
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800595e:	b580      	push	{r7, lr}
 8005960:	b08a      	sub	sp, #40	@ 0x28
 8005962:	af02      	add	r7, sp, #8
 8005964:	60f8      	str	r0, [r7, #12]
 8005966:	60b9      	str	r1, [r7, #8]
 8005968:	4613      	mov	r3, r2
 800596a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10d      	bne.n	800598e <xQueueGenericCreate+0x30>
	__asm volatile
 8005972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005976:	b672      	cpsid	i
 8005978:	f383 8811 	msr	BASEPRI, r3
 800597c:	f3bf 8f6f 	isb	sy
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	b662      	cpsie	i
 8005986:	613b      	str	r3, [r7, #16]
}
 8005988:	bf00      	nop
 800598a:	bf00      	nop
 800598c:	e7fd      	b.n	800598a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d102      	bne.n	800599a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005994:	2300      	movs	r3, #0
 8005996:	61fb      	str	r3, [r7, #28]
 8005998:	e004      	b.n	80059a4 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	68ba      	ldr	r2, [r7, #8]
 800599e:	fb02 f303 	mul.w	r3, r2, r3
 80059a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	3350      	adds	r3, #80	@ 0x50
 80059a8:	4618      	mov	r0, r3
 80059aa:	f002 fd5d 	bl	8008468 <pvPortMalloc>
 80059ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d011      	beq.n	80059da <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	3350      	adds	r3, #80	@ 0x50
 80059be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80059c8:	79fa      	ldrb	r2, [r7, #7]
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	9300      	str	r3, [sp, #0]
 80059ce:	4613      	mov	r3, r2
 80059d0:	697a      	ldr	r2, [r7, #20]
 80059d2:	68b9      	ldr	r1, [r7, #8]
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	f000 f805 	bl	80059e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80059da:	69bb      	ldr	r3, [r7, #24]
	}
 80059dc:	4618      	mov	r0, r3
 80059de:	3720      	adds	r7, #32
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	607a      	str	r2, [r7, #4]
 80059f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d103      	bne.n	8005a00 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	69ba      	ldr	r2, [r7, #24]
 80059fc:	601a      	str	r2, [r3, #0]
 80059fe:	e002      	b.n	8005a06 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005a12:	2101      	movs	r1, #1
 8005a14:	69b8      	ldr	r0, [r7, #24]
 8005a16:	f7ff feaf 	bl	8005778 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	78fa      	ldrb	r2, [r7, #3]
 8005a1e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005a22:	bf00      	nop
 8005a24:	3710      	adds	r7, #16
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b08a      	sub	sp, #40	@ 0x28
 8005a2e:	af02      	add	r7, sp, #8
 8005a30:	60f8      	str	r0, [r7, #12]
 8005a32:	60b9      	str	r1, [r7, #8]
 8005a34:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10d      	bne.n	8005a58 <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 8005a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a40:	b672      	cpsid	i
 8005a42:	f383 8811 	msr	BASEPRI, r3
 8005a46:	f3bf 8f6f 	isb	sy
 8005a4a:	f3bf 8f4f 	dsb	sy
 8005a4e:	b662      	cpsie	i
 8005a50:	61bb      	str	r3, [r7, #24]
}
 8005a52:	bf00      	nop
 8005a54:	bf00      	nop
 8005a56:	e7fd      	b.n	8005a54 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005a58:	68ba      	ldr	r2, [r7, #8]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d90d      	bls.n	8005a7c <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 8005a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a64:	b672      	cpsid	i
 8005a66:	f383 8811 	msr	BASEPRI, r3
 8005a6a:	f3bf 8f6f 	isb	sy
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	b662      	cpsie	i
 8005a74:	617b      	str	r3, [r7, #20]
}
 8005a76:	bf00      	nop
 8005a78:	bf00      	nop
 8005a7a:	e7fd      	b.n	8005a78 <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005a7c:	2302      	movs	r3, #2
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	2100      	movs	r1, #0
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f7ff fee2 	bl	8005850 <xQueueGenericCreateStatic>
 8005a8c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d002      	beq.n	8005a9a <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	68ba      	ldr	r2, [r7, #8]
 8005a98:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005a9a:	69fb      	ldr	r3, [r7, #28]
	}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3720      	adds	r7, #32
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}

08005aa4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d10d      	bne.n	8005ad0 <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 8005ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab8:	b672      	cpsid	i
 8005aba:	f383 8811 	msr	BASEPRI, r3
 8005abe:	f3bf 8f6f 	isb	sy
 8005ac2:	f3bf 8f4f 	dsb	sy
 8005ac6:	b662      	cpsie	i
 8005ac8:	613b      	str	r3, [r7, #16]
}
 8005aca:	bf00      	nop
 8005acc:	bf00      	nop
 8005ace:	e7fd      	b.n	8005acc <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005ad0:	683a      	ldr	r2, [r7, #0]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d90d      	bls.n	8005af4 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 8005ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005adc:	b672      	cpsid	i
 8005ade:	f383 8811 	msr	BASEPRI, r3
 8005ae2:	f3bf 8f6f 	isb	sy
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	b662      	cpsie	i
 8005aec:	60fb      	str	r3, [r7, #12]
}
 8005aee:	bf00      	nop
 8005af0:	bf00      	nop
 8005af2:	e7fd      	b.n	8005af0 <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005af4:	2202      	movs	r2, #2
 8005af6:	2100      	movs	r1, #0
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7ff ff30 	bl	800595e <xQueueGenericCreate>
 8005afe:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	683a      	ldr	r2, [r7, #0]
 8005b0a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005b0c:	697b      	ldr	r3, [r7, #20]
	}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3718      	adds	r7, #24
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
	...

08005b18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b08e      	sub	sp, #56	@ 0x38
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
 8005b24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005b26:	2300      	movs	r3, #0
 8005b28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d10d      	bne.n	8005b50 <xQueueGenericSend+0x38>
	__asm volatile
 8005b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b38:	b672      	cpsid	i
 8005b3a:	f383 8811 	msr	BASEPRI, r3
 8005b3e:	f3bf 8f6f 	isb	sy
 8005b42:	f3bf 8f4f 	dsb	sy
 8005b46:	b662      	cpsie	i
 8005b48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b4a:	bf00      	nop
 8005b4c:	bf00      	nop
 8005b4e:	e7fd      	b.n	8005b4c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d103      	bne.n	8005b5e <xQueueGenericSend+0x46>
 8005b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d101      	bne.n	8005b62 <xQueueGenericSend+0x4a>
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e000      	b.n	8005b64 <xQueueGenericSend+0x4c>
 8005b62:	2300      	movs	r3, #0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d10d      	bne.n	8005b84 <xQueueGenericSend+0x6c>
	__asm volatile
 8005b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6c:	b672      	cpsid	i
 8005b6e:	f383 8811 	msr	BASEPRI, r3
 8005b72:	f3bf 8f6f 	isb	sy
 8005b76:	f3bf 8f4f 	dsb	sy
 8005b7a:	b662      	cpsie	i
 8005b7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b7e:	bf00      	nop
 8005b80:	bf00      	nop
 8005b82:	e7fd      	b.n	8005b80 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	2b02      	cmp	r3, #2
 8005b88:	d103      	bne.n	8005b92 <xQueueGenericSend+0x7a>
 8005b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d101      	bne.n	8005b96 <xQueueGenericSend+0x7e>
 8005b92:	2301      	movs	r3, #1
 8005b94:	e000      	b.n	8005b98 <xQueueGenericSend+0x80>
 8005b96:	2300      	movs	r3, #0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10d      	bne.n	8005bb8 <xQueueGenericSend+0xa0>
	__asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba0:	b672      	cpsid	i
 8005ba2:	f383 8811 	msr	BASEPRI, r3
 8005ba6:	f3bf 8f6f 	isb	sy
 8005baa:	f3bf 8f4f 	dsb	sy
 8005bae:	b662      	cpsie	i
 8005bb0:	623b      	str	r3, [r7, #32]
}
 8005bb2:	bf00      	nop
 8005bb4:	bf00      	nop
 8005bb6:	e7fd      	b.n	8005bb4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005bb8:	f001 fcca 	bl	8007550 <xTaskGetSchedulerState>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d102      	bne.n	8005bc8 <xQueueGenericSend+0xb0>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d101      	bne.n	8005bcc <xQueueGenericSend+0xb4>
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e000      	b.n	8005bce <xQueueGenericSend+0xb6>
 8005bcc:	2300      	movs	r3, #0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10d      	bne.n	8005bee <xQueueGenericSend+0xd6>
	__asm volatile
 8005bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd6:	b672      	cpsid	i
 8005bd8:	f383 8811 	msr	BASEPRI, r3
 8005bdc:	f3bf 8f6f 	isb	sy
 8005be0:	f3bf 8f4f 	dsb	sy
 8005be4:	b662      	cpsie	i
 8005be6:	61fb      	str	r3, [r7, #28]
}
 8005be8:	bf00      	nop
 8005bea:	bf00      	nop
 8005bec:	e7fd      	b.n	8005bea <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005bee:	f002 fb0d 	bl	800820c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d302      	bcc.n	8005c04 <xQueueGenericSend+0xec>
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	2b02      	cmp	r3, #2
 8005c02:	d129      	bne.n	8005c58 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c04:	683a      	ldr	r2, [r7, #0]
 8005c06:	68b9      	ldr	r1, [r7, #8]
 8005c08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c0a:	f000 fc91 	bl	8006530 <prvCopyDataToQueue>
 8005c0e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d010      	beq.n	8005c3a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1a:	3324      	adds	r3, #36	@ 0x24
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f001 fac9 	bl	80071b4 <xTaskRemoveFromEventList>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d013      	beq.n	8005c50 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005c28:	4b3f      	ldr	r3, [pc, #252]	@ (8005d28 <xQueueGenericSend+0x210>)
 8005c2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c2e:	601a      	str	r2, [r3, #0]
 8005c30:	f3bf 8f4f 	dsb	sy
 8005c34:	f3bf 8f6f 	isb	sy
 8005c38:	e00a      	b.n	8005c50 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d007      	beq.n	8005c50 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005c40:	4b39      	ldr	r3, [pc, #228]	@ (8005d28 <xQueueGenericSend+0x210>)
 8005c42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c46:	601a      	str	r2, [r3, #0]
 8005c48:	f3bf 8f4f 	dsb	sy
 8005c4c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005c50:	f002 fb12 	bl	8008278 <vPortExitCritical>
				return pdPASS;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e063      	b.n	8005d20 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d103      	bne.n	8005c66 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005c5e:	f002 fb0b 	bl	8008278 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005c62:	2300      	movs	r3, #0
 8005c64:	e05c      	b.n	8005d20 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d106      	bne.n	8005c7a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005c6c:	f107 0314 	add.w	r3, r7, #20
 8005c70:	4618      	mov	r0, r3
 8005c72:	f001 fb05 	bl	8007280 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005c76:	2301      	movs	r3, #1
 8005c78:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005c7a:	f002 fafd 	bl	8008278 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005c7e:	f001 f861 	bl	8006d44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c82:	f002 fac3 	bl	800820c <vPortEnterCritical>
 8005c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c8c:	b25b      	sxtb	r3, r3
 8005c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c92:	d103      	bne.n	8005c9c <xQueueGenericSend+0x184>
 8005c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ca2:	b25b      	sxtb	r3, r3
 8005ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca8:	d103      	bne.n	8005cb2 <xQueueGenericSend+0x19a>
 8005caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cb2:	f002 fae1 	bl	8008278 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005cb6:	1d3a      	adds	r2, r7, #4
 8005cb8:	f107 0314 	add.w	r3, r7, #20
 8005cbc:	4611      	mov	r1, r2
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f001 faf4 	bl	80072ac <xTaskCheckForTimeOut>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d124      	bne.n	8005d14 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005cca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ccc:	f000 fd28 	bl	8006720 <prvIsQueueFull>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d018      	beq.n	8005d08 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd8:	3310      	adds	r3, #16
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	4611      	mov	r1, r2
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f001 fa12 	bl	8007108 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005ce4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ce6:	f000 fcb3 	bl	8006650 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005cea:	f001 f839 	bl	8006d60 <xTaskResumeAll>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f47f af7c 	bne.w	8005bee <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8005cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8005d28 <xQueueGenericSend+0x210>)
 8005cf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cfc:	601a      	str	r2, [r3, #0]
 8005cfe:	f3bf 8f4f 	dsb	sy
 8005d02:	f3bf 8f6f 	isb	sy
 8005d06:	e772      	b.n	8005bee <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005d08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d0a:	f000 fca1 	bl	8006650 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d0e:	f001 f827 	bl	8006d60 <xTaskResumeAll>
 8005d12:	e76c      	b.n	8005bee <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005d14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d16:	f000 fc9b 	bl	8006650 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d1a:	f001 f821 	bl	8006d60 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005d1e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3738      	adds	r7, #56	@ 0x38
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	e000ed04 	.word	0xe000ed04

08005d2c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08e      	sub	sp, #56	@ 0x38
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
 8005d38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10d      	bne.n	8005d60 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8005d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d48:	b672      	cpsid	i
 8005d4a:	f383 8811 	msr	BASEPRI, r3
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f3bf 8f4f 	dsb	sy
 8005d56:	b662      	cpsie	i
 8005d58:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d5a:	bf00      	nop
 8005d5c:	bf00      	nop
 8005d5e:	e7fd      	b.n	8005d5c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d103      	bne.n	8005d6e <xQueueGenericSendFromISR+0x42>
 8005d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d101      	bne.n	8005d72 <xQueueGenericSendFromISR+0x46>
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e000      	b.n	8005d74 <xQueueGenericSendFromISR+0x48>
 8005d72:	2300      	movs	r3, #0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d10d      	bne.n	8005d94 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8005d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7c:	b672      	cpsid	i
 8005d7e:	f383 8811 	msr	BASEPRI, r3
 8005d82:	f3bf 8f6f 	isb	sy
 8005d86:	f3bf 8f4f 	dsb	sy
 8005d8a:	b662      	cpsie	i
 8005d8c:	623b      	str	r3, [r7, #32]
}
 8005d8e:	bf00      	nop
 8005d90:	bf00      	nop
 8005d92:	e7fd      	b.n	8005d90 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	2b02      	cmp	r3, #2
 8005d98:	d103      	bne.n	8005da2 <xQueueGenericSendFromISR+0x76>
 8005d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d101      	bne.n	8005da6 <xQueueGenericSendFromISR+0x7a>
 8005da2:	2301      	movs	r3, #1
 8005da4:	e000      	b.n	8005da8 <xQueueGenericSendFromISR+0x7c>
 8005da6:	2300      	movs	r3, #0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d10d      	bne.n	8005dc8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8005dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db0:	b672      	cpsid	i
 8005db2:	f383 8811 	msr	BASEPRI, r3
 8005db6:	f3bf 8f6f 	isb	sy
 8005dba:	f3bf 8f4f 	dsb	sy
 8005dbe:	b662      	cpsie	i
 8005dc0:	61fb      	str	r3, [r7, #28]
}
 8005dc2:	bf00      	nop
 8005dc4:	bf00      	nop
 8005dc6:	e7fd      	b.n	8005dc4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005dc8:	f002 fb08 	bl	80083dc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005dcc:	f3ef 8211 	mrs	r2, BASEPRI
 8005dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd4:	b672      	cpsid	i
 8005dd6:	f383 8811 	msr	BASEPRI, r3
 8005dda:	f3bf 8f6f 	isb	sy
 8005dde:	f3bf 8f4f 	dsb	sy
 8005de2:	b662      	cpsie	i
 8005de4:	61ba      	str	r2, [r7, #24]
 8005de6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005de8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d302      	bcc.n	8005dfe <xQueueGenericSendFromISR+0xd2>
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	2b02      	cmp	r3, #2
 8005dfc:	d12c      	bne.n	8005e58 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	68b9      	ldr	r1, [r7, #8]
 8005e0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e0e:	f000 fb8f 	bl	8006530 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005e12:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8005e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e1a:	d112      	bne.n	8005e42 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d016      	beq.n	8005e52 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e26:	3324      	adds	r3, #36	@ 0x24
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f001 f9c3 	bl	80071b4 <xTaskRemoveFromEventList>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d00e      	beq.n	8005e52 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d00b      	beq.n	8005e52 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	601a      	str	r2, [r3, #0]
 8005e40:	e007      	b.n	8005e52 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005e42:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e46:	3301      	adds	r3, #1
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	b25a      	sxtb	r2, r3
 8005e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005e52:	2301      	movs	r3, #1
 8005e54:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8005e56:	e001      	b.n	8005e5c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e5e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005e66:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3738      	adds	r7, #56	@ 0x38
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b08e      	sub	sp, #56	@ 0x38
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
 8005e7a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d10d      	bne.n	8005ea2 <xQueueGiveFromISR+0x30>
	__asm volatile
 8005e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e8a:	b672      	cpsid	i
 8005e8c:	f383 8811 	msr	BASEPRI, r3
 8005e90:	f3bf 8f6f 	isb	sy
 8005e94:	f3bf 8f4f 	dsb	sy
 8005e98:	b662      	cpsie	i
 8005e9a:	623b      	str	r3, [r7, #32]
}
 8005e9c:	bf00      	nop
 8005e9e:	bf00      	nop
 8005ea0:	e7fd      	b.n	8005e9e <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00d      	beq.n	8005ec6 <xQueueGiveFromISR+0x54>
	__asm volatile
 8005eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eae:	b672      	cpsid	i
 8005eb0:	f383 8811 	msr	BASEPRI, r3
 8005eb4:	f3bf 8f6f 	isb	sy
 8005eb8:	f3bf 8f4f 	dsb	sy
 8005ebc:	b662      	cpsie	i
 8005ebe:	61fb      	str	r3, [r7, #28]
}
 8005ec0:	bf00      	nop
 8005ec2:	bf00      	nop
 8005ec4:	e7fd      	b.n	8005ec2 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d103      	bne.n	8005ed6 <xQueueGiveFromISR+0x64>
 8005ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <xQueueGiveFromISR+0x68>
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e000      	b.n	8005edc <xQueueGiveFromISR+0x6a>
 8005eda:	2300      	movs	r3, #0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10d      	bne.n	8005efc <xQueueGiveFromISR+0x8a>
	__asm volatile
 8005ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee4:	b672      	cpsid	i
 8005ee6:	f383 8811 	msr	BASEPRI, r3
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	b662      	cpsie	i
 8005ef4:	61bb      	str	r3, [r7, #24]
}
 8005ef6:	bf00      	nop
 8005ef8:	bf00      	nop
 8005efa:	e7fd      	b.n	8005ef8 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005efc:	f002 fa6e 	bl	80083dc <vPortValidateInterruptPriority>
	__asm volatile
 8005f00:	f3ef 8211 	mrs	r2, BASEPRI
 8005f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f08:	b672      	cpsid	i
 8005f0a:	f383 8811 	msr	BASEPRI, r3
 8005f0e:	f3bf 8f6f 	isb	sy
 8005f12:	f3bf 8f4f 	dsb	sy
 8005f16:	b662      	cpsie	i
 8005f18:	617a      	str	r2, [r7, #20]
 8005f1a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005f1c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f24:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d22b      	bcs.n	8005f88 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f40:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005f42:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4a:	d112      	bne.n	8005f72 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d016      	beq.n	8005f82 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f56:	3324      	adds	r3, #36	@ 0x24
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f001 f92b 	bl	80071b4 <xTaskRemoveFromEventList>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d00e      	beq.n	8005f82 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00b      	beq.n	8005f82 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	601a      	str	r2, [r3, #0]
 8005f70:	e007      	b.n	8005f82 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005f72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f76:	3301      	adds	r3, #1
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	b25a      	sxtb	r2, r3
 8005f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005f82:	2301      	movs	r3, #1
 8005f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f86:	e001      	b.n	8005f8c <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f8e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f383 8811 	msr	BASEPRI, r3
}
 8005f96:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005f98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3738      	adds	r7, #56	@ 0x38
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
	...

08005fa4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b08c      	sub	sp, #48	@ 0x30
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d10d      	bne.n	8005fda <xQueueReceive+0x36>
	__asm volatile
 8005fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc2:	b672      	cpsid	i
 8005fc4:	f383 8811 	msr	BASEPRI, r3
 8005fc8:	f3bf 8f6f 	isb	sy
 8005fcc:	f3bf 8f4f 	dsb	sy
 8005fd0:	b662      	cpsie	i
 8005fd2:	623b      	str	r3, [r7, #32]
}
 8005fd4:	bf00      	nop
 8005fd6:	bf00      	nop
 8005fd8:	e7fd      	b.n	8005fd6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d103      	bne.n	8005fe8 <xQueueReceive+0x44>
 8005fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d101      	bne.n	8005fec <xQueueReceive+0x48>
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e000      	b.n	8005fee <xQueueReceive+0x4a>
 8005fec:	2300      	movs	r3, #0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10d      	bne.n	800600e <xQueueReceive+0x6a>
	__asm volatile
 8005ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff6:	b672      	cpsid	i
 8005ff8:	f383 8811 	msr	BASEPRI, r3
 8005ffc:	f3bf 8f6f 	isb	sy
 8006000:	f3bf 8f4f 	dsb	sy
 8006004:	b662      	cpsie	i
 8006006:	61fb      	str	r3, [r7, #28]
}
 8006008:	bf00      	nop
 800600a:	bf00      	nop
 800600c:	e7fd      	b.n	800600a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800600e:	f001 fa9f 	bl	8007550 <xTaskGetSchedulerState>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d102      	bne.n	800601e <xQueueReceive+0x7a>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d101      	bne.n	8006022 <xQueueReceive+0x7e>
 800601e:	2301      	movs	r3, #1
 8006020:	e000      	b.n	8006024 <xQueueReceive+0x80>
 8006022:	2300      	movs	r3, #0
 8006024:	2b00      	cmp	r3, #0
 8006026:	d10d      	bne.n	8006044 <xQueueReceive+0xa0>
	__asm volatile
 8006028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800602c:	b672      	cpsid	i
 800602e:	f383 8811 	msr	BASEPRI, r3
 8006032:	f3bf 8f6f 	isb	sy
 8006036:	f3bf 8f4f 	dsb	sy
 800603a:	b662      	cpsie	i
 800603c:	61bb      	str	r3, [r7, #24]
}
 800603e:	bf00      	nop
 8006040:	bf00      	nop
 8006042:	e7fd      	b.n	8006040 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006044:	f002 f8e2 	bl	800820c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800604a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800604c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800604e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006050:	2b00      	cmp	r3, #0
 8006052:	d01f      	beq.n	8006094 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006054:	68b9      	ldr	r1, [r7, #8]
 8006056:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006058:	f000 fad4 	bl	8006604 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800605c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605e:	1e5a      	subs	r2, r3, #1
 8006060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006062:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d00f      	beq.n	800608c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800606c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800606e:	3310      	adds	r3, #16
 8006070:	4618      	mov	r0, r3
 8006072:	f001 f89f 	bl	80071b4 <xTaskRemoveFromEventList>
 8006076:	4603      	mov	r3, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d007      	beq.n	800608c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800607c:	4b3c      	ldr	r3, [pc, #240]	@ (8006170 <xQueueReceive+0x1cc>)
 800607e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006082:	601a      	str	r2, [r3, #0]
 8006084:	f3bf 8f4f 	dsb	sy
 8006088:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800608c:	f002 f8f4 	bl	8008278 <vPortExitCritical>
				return pdPASS;
 8006090:	2301      	movs	r3, #1
 8006092:	e069      	b.n	8006168 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d103      	bne.n	80060a2 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800609a:	f002 f8ed 	bl	8008278 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800609e:	2300      	movs	r3, #0
 80060a0:	e062      	b.n	8006168 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80060a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d106      	bne.n	80060b6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80060a8:	f107 0310 	add.w	r3, r7, #16
 80060ac:	4618      	mov	r0, r3
 80060ae:	f001 f8e7 	bl	8007280 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80060b2:	2301      	movs	r3, #1
 80060b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80060b6:	f002 f8df 	bl	8008278 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80060ba:	f000 fe43 	bl	8006d44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80060be:	f002 f8a5 	bl	800820c <vPortEnterCritical>
 80060c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80060c8:	b25b      	sxtb	r3, r3
 80060ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ce:	d103      	bne.n	80060d8 <xQueueReceive+0x134>
 80060d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80060de:	b25b      	sxtb	r3, r3
 80060e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060e4:	d103      	bne.n	80060ee <xQueueReceive+0x14a>
 80060e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80060ee:	f002 f8c3 	bl	8008278 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80060f2:	1d3a      	adds	r2, r7, #4
 80060f4:	f107 0310 	add.w	r3, r7, #16
 80060f8:	4611      	mov	r1, r2
 80060fa:	4618      	mov	r0, r3
 80060fc:	f001 f8d6 	bl	80072ac <xTaskCheckForTimeOut>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	d123      	bne.n	800614e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006106:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006108:	f000 faf4 	bl	80066f4 <prvIsQueueEmpty>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d017      	beq.n	8006142 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006114:	3324      	adds	r3, #36	@ 0x24
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	4611      	mov	r1, r2
 800611a:	4618      	mov	r0, r3
 800611c:	f000 fff4 	bl	8007108 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006120:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006122:	f000 fa95 	bl	8006650 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006126:	f000 fe1b 	bl	8006d60 <xTaskResumeAll>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d189      	bne.n	8006044 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8006130:	4b0f      	ldr	r3, [pc, #60]	@ (8006170 <xQueueReceive+0x1cc>)
 8006132:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006136:	601a      	str	r2, [r3, #0]
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	f3bf 8f6f 	isb	sy
 8006140:	e780      	b.n	8006044 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006142:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006144:	f000 fa84 	bl	8006650 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006148:	f000 fe0a 	bl	8006d60 <xTaskResumeAll>
 800614c:	e77a      	b.n	8006044 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800614e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006150:	f000 fa7e 	bl	8006650 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006154:	f000 fe04 	bl	8006d60 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006158:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800615a:	f000 facb 	bl	80066f4 <prvIsQueueEmpty>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	f43f af6f 	beq.w	8006044 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006166:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006168:	4618      	mov	r0, r3
 800616a:	3730      	adds	r7, #48	@ 0x30
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}
 8006170:	e000ed04 	.word	0xe000ed04

08006174 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b08e      	sub	sp, #56	@ 0x38
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800617e:	2300      	movs	r3, #0
 8006180:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006186:	2300      	movs	r3, #0
 8006188:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800618a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800618c:	2b00      	cmp	r3, #0
 800618e:	d10d      	bne.n	80061ac <xQueueSemaphoreTake+0x38>
	__asm volatile
 8006190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006194:	b672      	cpsid	i
 8006196:	f383 8811 	msr	BASEPRI, r3
 800619a:	f3bf 8f6f 	isb	sy
 800619e:	f3bf 8f4f 	dsb	sy
 80061a2:	b662      	cpsie	i
 80061a4:	623b      	str	r3, [r7, #32]
}
 80061a6:	bf00      	nop
 80061a8:	bf00      	nop
 80061aa:	e7fd      	b.n	80061a8 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80061ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d00d      	beq.n	80061d0 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80061b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b8:	b672      	cpsid	i
 80061ba:	f383 8811 	msr	BASEPRI, r3
 80061be:	f3bf 8f6f 	isb	sy
 80061c2:	f3bf 8f4f 	dsb	sy
 80061c6:	b662      	cpsie	i
 80061c8:	61fb      	str	r3, [r7, #28]
}
 80061ca:	bf00      	nop
 80061cc:	bf00      	nop
 80061ce:	e7fd      	b.n	80061cc <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061d0:	f001 f9be 	bl	8007550 <xTaskGetSchedulerState>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d102      	bne.n	80061e0 <xQueueSemaphoreTake+0x6c>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d101      	bne.n	80061e4 <xQueueSemaphoreTake+0x70>
 80061e0:	2301      	movs	r3, #1
 80061e2:	e000      	b.n	80061e6 <xQueueSemaphoreTake+0x72>
 80061e4:	2300      	movs	r3, #0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10d      	bne.n	8006206 <xQueueSemaphoreTake+0x92>
	__asm volatile
 80061ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ee:	b672      	cpsid	i
 80061f0:	f383 8811 	msr	BASEPRI, r3
 80061f4:	f3bf 8f6f 	isb	sy
 80061f8:	f3bf 8f4f 	dsb	sy
 80061fc:	b662      	cpsie	i
 80061fe:	61bb      	str	r3, [r7, #24]
}
 8006200:	bf00      	nop
 8006202:	bf00      	nop
 8006204:	e7fd      	b.n	8006202 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006206:	f002 f801 	bl	800820c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800620a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800620c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800620e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006212:	2b00      	cmp	r3, #0
 8006214:	d024      	beq.n	8006260 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006218:	1e5a      	subs	r2, r3, #1
 800621a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800621c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800621e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d104      	bne.n	8006230 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006226:	f001 fb15 	bl	8007854 <pvTaskIncrementMutexHeldCount>
 800622a:	4602      	mov	r2, r0
 800622c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800622e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006232:	691b      	ldr	r3, [r3, #16]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00f      	beq.n	8006258 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800623a:	3310      	adds	r3, #16
 800623c:	4618      	mov	r0, r3
 800623e:	f000 ffb9 	bl	80071b4 <xTaskRemoveFromEventList>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d007      	beq.n	8006258 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006248:	4b55      	ldr	r3, [pc, #340]	@ (80063a0 <xQueueSemaphoreTake+0x22c>)
 800624a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800624e:	601a      	str	r2, [r3, #0]
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006258:	f002 f80e 	bl	8008278 <vPortExitCritical>
				return pdPASS;
 800625c:	2301      	movs	r3, #1
 800625e:	e09a      	b.n	8006396 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d114      	bne.n	8006290 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00d      	beq.n	8006288 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800626c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006270:	b672      	cpsid	i
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	b662      	cpsie	i
 8006280:	617b      	str	r3, [r7, #20]
}
 8006282:	bf00      	nop
 8006284:	bf00      	nop
 8006286:	e7fd      	b.n	8006284 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006288:	f001 fff6 	bl	8008278 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800628c:	2300      	movs	r3, #0
 800628e:	e082      	b.n	8006396 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006292:	2b00      	cmp	r3, #0
 8006294:	d106      	bne.n	80062a4 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006296:	f107 030c 	add.w	r3, r7, #12
 800629a:	4618      	mov	r0, r3
 800629c:	f000 fff0 	bl	8007280 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062a0:	2301      	movs	r3, #1
 80062a2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062a4:	f001 ffe8 	bl	8008278 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062a8:	f000 fd4c 	bl	8006d44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062ac:	f001 ffae 	bl	800820c <vPortEnterCritical>
 80062b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062b6:	b25b      	sxtb	r3, r3
 80062b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062bc:	d103      	bne.n	80062c6 <xQueueSemaphoreTake+0x152>
 80062be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062cc:	b25b      	sxtb	r3, r3
 80062ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d2:	d103      	bne.n	80062dc <xQueueSemaphoreTake+0x168>
 80062d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062d6:	2200      	movs	r2, #0
 80062d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062dc:	f001 ffcc 	bl	8008278 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062e0:	463a      	mov	r2, r7
 80062e2:	f107 030c 	add.w	r3, r7, #12
 80062e6:	4611      	mov	r1, r2
 80062e8:	4618      	mov	r0, r3
 80062ea:	f000 ffdf 	bl	80072ac <xTaskCheckForTimeOut>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d132      	bne.n	800635a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80062f6:	f000 f9fd 	bl	80066f4 <prvIsQueueEmpty>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d026      	beq.n	800634e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d109      	bne.n	800631c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8006308:	f001 ff80 	bl	800820c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800630c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	4618      	mov	r0, r3
 8006312:	f001 f93b 	bl	800758c <xTaskPriorityInherit>
 8006316:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006318:	f001 ffae 	bl	8008278 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800631c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800631e:	3324      	adds	r3, #36	@ 0x24
 8006320:	683a      	ldr	r2, [r7, #0]
 8006322:	4611      	mov	r1, r2
 8006324:	4618      	mov	r0, r3
 8006326:	f000 feef 	bl	8007108 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800632a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800632c:	f000 f990 	bl	8006650 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006330:	f000 fd16 	bl	8006d60 <xTaskResumeAll>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	f47f af65 	bne.w	8006206 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800633c:	4b18      	ldr	r3, [pc, #96]	@ (80063a0 <xQueueSemaphoreTake+0x22c>)
 800633e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006342:	601a      	str	r2, [r3, #0]
 8006344:	f3bf 8f4f 	dsb	sy
 8006348:	f3bf 8f6f 	isb	sy
 800634c:	e75b      	b.n	8006206 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800634e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006350:	f000 f97e 	bl	8006650 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006354:	f000 fd04 	bl	8006d60 <xTaskResumeAll>
 8006358:	e755      	b.n	8006206 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800635a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800635c:	f000 f978 	bl	8006650 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006360:	f000 fcfe 	bl	8006d60 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006364:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006366:	f000 f9c5 	bl	80066f4 <prvIsQueueEmpty>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	f43f af4a 	beq.w	8006206 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00d      	beq.n	8006394 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8006378:	f001 ff48 	bl	800820c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800637c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800637e:	f000 f8bf 	bl	8006500 <prvGetDisinheritPriorityAfterTimeout>
 8006382:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800638a:	4618      	mov	r0, r3
 800638c:	f001 f9da 	bl	8007744 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006390:	f001 ff72 	bl	8008278 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006394:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006396:	4618      	mov	r0, r3
 8006398:	3738      	adds	r7, #56	@ 0x38
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	e000ed04 	.word	0xe000ed04

080063a4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b08e      	sub	sp, #56	@ 0x38
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80063b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10d      	bne.n	80063d6 <xQueueReceiveFromISR+0x32>
	__asm volatile
 80063ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063be:	b672      	cpsid	i
 80063c0:	f383 8811 	msr	BASEPRI, r3
 80063c4:	f3bf 8f6f 	isb	sy
 80063c8:	f3bf 8f4f 	dsb	sy
 80063cc:	b662      	cpsie	i
 80063ce:	623b      	str	r3, [r7, #32]
}
 80063d0:	bf00      	nop
 80063d2:	bf00      	nop
 80063d4:	e7fd      	b.n	80063d2 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d103      	bne.n	80063e4 <xQueueReceiveFromISR+0x40>
 80063dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d101      	bne.n	80063e8 <xQueueReceiveFromISR+0x44>
 80063e4:	2301      	movs	r3, #1
 80063e6:	e000      	b.n	80063ea <xQueueReceiveFromISR+0x46>
 80063e8:	2300      	movs	r3, #0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d10d      	bne.n	800640a <xQueueReceiveFromISR+0x66>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f2:	b672      	cpsid	i
 80063f4:	f383 8811 	msr	BASEPRI, r3
 80063f8:	f3bf 8f6f 	isb	sy
 80063fc:	f3bf 8f4f 	dsb	sy
 8006400:	b662      	cpsie	i
 8006402:	61fb      	str	r3, [r7, #28]
}
 8006404:	bf00      	nop
 8006406:	bf00      	nop
 8006408:	e7fd      	b.n	8006406 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800640a:	f001 ffe7 	bl	80083dc <vPortValidateInterruptPriority>
	__asm volatile
 800640e:	f3ef 8211 	mrs	r2, BASEPRI
 8006412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006416:	b672      	cpsid	i
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	b662      	cpsie	i
 8006426:	61ba      	str	r2, [r7, #24]
 8006428:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800642a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800642c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800642e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006432:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006436:	2b00      	cmp	r3, #0
 8006438:	d02f      	beq.n	800649a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800643a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800643c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006440:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006444:	68b9      	ldr	r1, [r7, #8]
 8006446:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006448:	f000 f8dc 	bl	8006604 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800644c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800644e:	1e5a      	subs	r2, r3, #1
 8006450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006452:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006454:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645c:	d112      	bne.n	8006484 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800645e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d016      	beq.n	8006494 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006468:	3310      	adds	r3, #16
 800646a:	4618      	mov	r0, r3
 800646c:	f000 fea2 	bl	80071b4 <xTaskRemoveFromEventList>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00e      	beq.n	8006494 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00b      	beq.n	8006494 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2201      	movs	r2, #1
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	e007      	b.n	8006494 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006484:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006488:	3301      	adds	r3, #1
 800648a:	b2db      	uxtb	r3, r3
 800648c:	b25a      	sxtb	r2, r3
 800648e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006490:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006494:	2301      	movs	r3, #1
 8006496:	637b      	str	r3, [r7, #52]	@ 0x34
 8006498:	e001      	b.n	800649e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800649a:	2300      	movs	r3, #0
 800649c:	637b      	str	r3, [r7, #52]	@ 0x34
 800649e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	f383 8811 	msr	BASEPRI, r3
}
 80064a8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3738      	adds	r7, #56	@ 0x38
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d10d      	bne.n	80064e2 <vQueueDelete+0x2e>
	__asm volatile
 80064c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ca:	b672      	cpsid	i
 80064cc:	f383 8811 	msr	BASEPRI, r3
 80064d0:	f3bf 8f6f 	isb	sy
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	b662      	cpsie	i
 80064da:	60bb      	str	r3, [r7, #8]
}
 80064dc:	bf00      	nop
 80064de:	bf00      	nop
 80064e0:	e7fd      	b.n	80064de <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80064e2:	68f8      	ldr	r0, [r7, #12]
 80064e4:	f000 f95e 	bl	80067a4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d102      	bne.n	80064f8 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f002 f886 	bl	8008604 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80064f8:	bf00      	nop
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800650c:	2b00      	cmp	r3, #0
 800650e:	d006      	beq.n	800651e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800651a:	60fb      	str	r3, [r7, #12]
 800651c:	e001      	b.n	8006522 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800651e:	2300      	movs	r3, #0
 8006520:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006522:	68fb      	ldr	r3, [r7, #12]
	}
 8006524:	4618      	mov	r0, r3
 8006526:	3714      	adds	r7, #20
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b086      	sub	sp, #24
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800653c:	2300      	movs	r3, #0
 800653e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006544:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800654a:	2b00      	cmp	r3, #0
 800654c:	d10d      	bne.n	800656a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d14d      	bne.n	80065f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	4618      	mov	r0, r3
 800655c:	f001 f87e 	bl	800765c <xTaskPriorityDisinherit>
 8006560:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	609a      	str	r2, [r3, #8]
 8006568:	e043      	b.n	80065f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d119      	bne.n	80065a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6858      	ldr	r0, [r3, #4]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006578:	461a      	mov	r2, r3
 800657a:	68b9      	ldr	r1, [r7, #8]
 800657c:	f002 fa1c 	bl	80089b8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	685a      	ldr	r2, [r3, #4]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006588:	441a      	add	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	429a      	cmp	r2, r3
 8006598:	d32b      	bcc.n	80065f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	605a      	str	r2, [r3, #4]
 80065a2:	e026      	b.n	80065f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	68d8      	ldr	r0, [r3, #12]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ac:	461a      	mov	r2, r3
 80065ae:	68b9      	ldr	r1, [r7, #8]
 80065b0:	f002 fa02 	bl	80089b8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	68da      	ldr	r2, [r3, #12]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065bc:	425b      	negs	r3, r3
 80065be:	441a      	add	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	68da      	ldr	r2, [r3, #12]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d207      	bcs.n	80065e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	689a      	ldr	r2, [r3, #8]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d8:	425b      	negs	r3, r3
 80065da:	441a      	add	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	d105      	bne.n	80065f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d002      	beq.n	80065f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	3b01      	subs	r3, #1
 80065f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	1c5a      	adds	r2, r3, #1
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80065fa:	697b      	ldr	r3, [r7, #20]
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3718      	adds	r7, #24
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b082      	sub	sp, #8
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006612:	2b00      	cmp	r3, #0
 8006614:	d018      	beq.n	8006648 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800661e:	441a      	add	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	68da      	ldr	r2, [r3, #12]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	429a      	cmp	r2, r3
 800662e:	d303      	bcc.n	8006638 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	68d9      	ldr	r1, [r3, #12]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006640:	461a      	mov	r2, r3
 8006642:	6838      	ldr	r0, [r7, #0]
 8006644:	f002 f9b8 	bl	80089b8 <memcpy>
	}
}
 8006648:	bf00      	nop
 800664a:	3708      	adds	r7, #8
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006658:	f001 fdd8 	bl	800820c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006662:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006664:	e011      	b.n	800668a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666a:	2b00      	cmp	r3, #0
 800666c:	d012      	beq.n	8006694 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	3324      	adds	r3, #36	@ 0x24
 8006672:	4618      	mov	r0, r3
 8006674:	f000 fd9e 	bl	80071b4 <xTaskRemoveFromEventList>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d001      	beq.n	8006682 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800667e:	f000 fe7d 	bl	800737c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006682:	7bfb      	ldrb	r3, [r7, #15]
 8006684:	3b01      	subs	r3, #1
 8006686:	b2db      	uxtb	r3, r3
 8006688:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800668a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800668e:	2b00      	cmp	r3, #0
 8006690:	dce9      	bgt.n	8006666 <prvUnlockQueue+0x16>
 8006692:	e000      	b.n	8006696 <prvUnlockQueue+0x46>
					break;
 8006694:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	22ff      	movs	r2, #255	@ 0xff
 800669a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800669e:	f001 fdeb 	bl	8008278 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80066a2:	f001 fdb3 	bl	800820c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80066ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066ae:	e011      	b.n	80066d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	691b      	ldr	r3, [r3, #16]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d012      	beq.n	80066de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	3310      	adds	r3, #16
 80066bc:	4618      	mov	r0, r3
 80066be:	f000 fd79 	bl	80071b4 <xTaskRemoveFromEventList>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d001      	beq.n	80066cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80066c8:	f000 fe58 	bl	800737c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80066cc:	7bbb      	ldrb	r3, [r7, #14]
 80066ce:	3b01      	subs	r3, #1
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	dce9      	bgt.n	80066b0 <prvUnlockQueue+0x60>
 80066dc:	e000      	b.n	80066e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80066de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	22ff      	movs	r2, #255	@ 0xff
 80066e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80066e8:	f001 fdc6 	bl	8008278 <vPortExitCritical>
}
 80066ec:	bf00      	nop
 80066ee:	3710      	adds	r7, #16
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066fc:	f001 fd86 	bl	800820c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006704:	2b00      	cmp	r3, #0
 8006706:	d102      	bne.n	800670e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006708:	2301      	movs	r3, #1
 800670a:	60fb      	str	r3, [r7, #12]
 800670c:	e001      	b.n	8006712 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800670e:	2300      	movs	r3, #0
 8006710:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006712:	f001 fdb1 	bl	8008278 <vPortExitCritical>

	return xReturn;
 8006716:	68fb      	ldr	r3, [r7, #12]
}
 8006718:	4618      	mov	r0, r3
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006728:	f001 fd70 	bl	800820c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006734:	429a      	cmp	r2, r3
 8006736:	d102      	bne.n	800673e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006738:	2301      	movs	r3, #1
 800673a:	60fb      	str	r3, [r7, #12]
 800673c:	e001      	b.n	8006742 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800673e:	2300      	movs	r3, #0
 8006740:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006742:	f001 fd99 	bl	8008278 <vPortExitCritical>

	return xReturn;
 8006746:	68fb      	ldr	r3, [r7, #12]
}
 8006748:	4618      	mov	r0, r3
 800674a:	3710      	adds	r7, #16
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006750:	b480      	push	{r7}
 8006752:	b085      	sub	sp, #20
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800675a:	2300      	movs	r3, #0
 800675c:	60fb      	str	r3, [r7, #12]
 800675e:	e014      	b.n	800678a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006760:	4a0f      	ldr	r2, [pc, #60]	@ (80067a0 <vQueueAddToRegistry+0x50>)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d10b      	bne.n	8006784 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800676c:	490c      	ldr	r1, [pc, #48]	@ (80067a0 <vQueueAddToRegistry+0x50>)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	683a      	ldr	r2, [r7, #0]
 8006772:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006776:	4a0a      	ldr	r2, [pc, #40]	@ (80067a0 <vQueueAddToRegistry+0x50>)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	00db      	lsls	r3, r3, #3
 800677c:	4413      	add	r3, r2
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006782:	e006      	b.n	8006792 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	3301      	adds	r3, #1
 8006788:	60fb      	str	r3, [r7, #12]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2b07      	cmp	r3, #7
 800678e:	d9e7      	bls.n	8006760 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006790:	bf00      	nop
 8006792:	bf00      	nop
 8006794:	3714      	adds	r7, #20
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	200011b0 	.word	0x200011b0

080067a4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80067a4:	b480      	push	{r7}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067ac:	2300      	movs	r3, #0
 80067ae:	60fb      	str	r3, [r7, #12]
 80067b0:	e016      	b.n	80067e0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80067b2:	4a10      	ldr	r2, [pc, #64]	@ (80067f4 <vQueueUnregisterQueue+0x50>)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	00db      	lsls	r3, r3, #3
 80067b8:	4413      	add	r3, r2
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	429a      	cmp	r2, r3
 80067c0:	d10b      	bne.n	80067da <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80067c2:	4a0c      	ldr	r2, [pc, #48]	@ (80067f4 <vQueueUnregisterQueue+0x50>)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2100      	movs	r1, #0
 80067c8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80067cc:	4a09      	ldr	r2, [pc, #36]	@ (80067f4 <vQueueUnregisterQueue+0x50>)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	00db      	lsls	r3, r3, #3
 80067d2:	4413      	add	r3, r2
 80067d4:	2200      	movs	r2, #0
 80067d6:	605a      	str	r2, [r3, #4]
				break;
 80067d8:	e006      	b.n	80067e8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	3301      	adds	r3, #1
 80067de:	60fb      	str	r3, [r7, #12]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2b07      	cmp	r3, #7
 80067e4:	d9e5      	bls.n	80067b2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80067e6:	bf00      	nop
 80067e8:	bf00      	nop
 80067ea:	3714      	adds	r7, #20
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr
 80067f4:	200011b0 	.word	0x200011b0

080067f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b086      	sub	sp, #24
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	60b9      	str	r1, [r7, #8]
 8006802:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006808:	f001 fd00 	bl	800820c <vPortEnterCritical>
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006812:	b25b      	sxtb	r3, r3
 8006814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006818:	d103      	bne.n	8006822 <vQueueWaitForMessageRestricted+0x2a>
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006828:	b25b      	sxtb	r3, r3
 800682a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800682e:	d103      	bne.n	8006838 <vQueueWaitForMessageRestricted+0x40>
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006838:	f001 fd1e 	bl	8008278 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006840:	2b00      	cmp	r3, #0
 8006842:	d106      	bne.n	8006852 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	3324      	adds	r3, #36	@ 0x24
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	68b9      	ldr	r1, [r7, #8]
 800684c:	4618      	mov	r0, r3
 800684e:	f000 fc83 	bl	8007158 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006852:	6978      	ldr	r0, [r7, #20]
 8006854:	f7ff fefc 	bl	8006650 <prvUnlockQueue>
	}
 8006858:	bf00      	nop
 800685a:	3718      	adds	r7, #24
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006860:	b580      	push	{r7, lr}
 8006862:	b08e      	sub	sp, #56	@ 0x38
 8006864:	af04      	add	r7, sp, #16
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	607a      	str	r2, [r7, #4]
 800686c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800686e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006870:	2b00      	cmp	r3, #0
 8006872:	d10d      	bne.n	8006890 <xTaskCreateStatic+0x30>
	__asm volatile
 8006874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006878:	b672      	cpsid	i
 800687a:	f383 8811 	msr	BASEPRI, r3
 800687e:	f3bf 8f6f 	isb	sy
 8006882:	f3bf 8f4f 	dsb	sy
 8006886:	b662      	cpsie	i
 8006888:	623b      	str	r3, [r7, #32]
}
 800688a:	bf00      	nop
 800688c:	bf00      	nop
 800688e:	e7fd      	b.n	800688c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8006890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10d      	bne.n	80068b2 <xTaskCreateStatic+0x52>
	__asm volatile
 8006896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800689a:	b672      	cpsid	i
 800689c:	f383 8811 	msr	BASEPRI, r3
 80068a0:	f3bf 8f6f 	isb	sy
 80068a4:	f3bf 8f4f 	dsb	sy
 80068a8:	b662      	cpsie	i
 80068aa:	61fb      	str	r3, [r7, #28]
}
 80068ac:	bf00      	nop
 80068ae:	bf00      	nop
 80068b0:	e7fd      	b.n	80068ae <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80068b2:	23a8      	movs	r3, #168	@ 0xa8
 80068b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	2ba8      	cmp	r3, #168	@ 0xa8
 80068ba:	d00d      	beq.n	80068d8 <xTaskCreateStatic+0x78>
	__asm volatile
 80068bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c0:	b672      	cpsid	i
 80068c2:	f383 8811 	msr	BASEPRI, r3
 80068c6:	f3bf 8f6f 	isb	sy
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	b662      	cpsie	i
 80068d0:	61bb      	str	r3, [r7, #24]
}
 80068d2:	bf00      	nop
 80068d4:	bf00      	nop
 80068d6:	e7fd      	b.n	80068d4 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80068d8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80068da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d01e      	beq.n	800691e <xTaskCreateStatic+0xbe>
 80068e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d01b      	beq.n	800691e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80068ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068ee:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80068f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80068f8:	2300      	movs	r3, #0
 80068fa:	9303      	str	r3, [sp, #12]
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	9302      	str	r3, [sp, #8]
 8006900:	f107 0314 	add.w	r3, r7, #20
 8006904:	9301      	str	r3, [sp, #4]
 8006906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	68b9      	ldr	r1, [r7, #8]
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f000 f851 	bl	80069b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006916:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006918:	f000 f8f8 	bl	8006b0c <prvAddNewTaskToReadyList>
 800691c:	e001      	b.n	8006922 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800691e:	2300      	movs	r3, #0
 8006920:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006922:	697b      	ldr	r3, [r7, #20]
	}
 8006924:	4618      	mov	r0, r3
 8006926:	3728      	adds	r7, #40	@ 0x28
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08c      	sub	sp, #48	@ 0x30
 8006930:	af04      	add	r7, sp, #16
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	603b      	str	r3, [r7, #0]
 8006938:	4613      	mov	r3, r2
 800693a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800693c:	88fb      	ldrh	r3, [r7, #6]
 800693e:	009b      	lsls	r3, r3, #2
 8006940:	4618      	mov	r0, r3
 8006942:	f001 fd91 	bl	8008468 <pvPortMalloc>
 8006946:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00e      	beq.n	800696c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800694e:	20a8      	movs	r0, #168	@ 0xa8
 8006950:	f001 fd8a 	bl	8008468 <pvPortMalloc>
 8006954:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006956:	69fb      	ldr	r3, [r7, #28]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d003      	beq.n	8006964 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800695c:	69fb      	ldr	r3, [r7, #28]
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	631a      	str	r2, [r3, #48]	@ 0x30
 8006962:	e005      	b.n	8006970 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006964:	6978      	ldr	r0, [r7, #20]
 8006966:	f001 fe4d 	bl	8008604 <vPortFree>
 800696a:	e001      	b.n	8006970 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800696c:	2300      	movs	r3, #0
 800696e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d017      	beq.n	80069a6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	2200      	movs	r2, #0
 800697a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800697e:	88fa      	ldrh	r2, [r7, #6]
 8006980:	2300      	movs	r3, #0
 8006982:	9303      	str	r3, [sp, #12]
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	9302      	str	r3, [sp, #8]
 8006988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800698a:	9301      	str	r3, [sp, #4]
 800698c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800698e:	9300      	str	r3, [sp, #0]
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	68b9      	ldr	r1, [r7, #8]
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 f80f 	bl	80069b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800699a:	69f8      	ldr	r0, [r7, #28]
 800699c:	f000 f8b6 	bl	8006b0c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80069a0:	2301      	movs	r3, #1
 80069a2:	61bb      	str	r3, [r7, #24]
 80069a4:	e002      	b.n	80069ac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80069a6:	f04f 33ff 	mov.w	r3, #4294967295
 80069aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80069ac:	69bb      	ldr	r3, [r7, #24]
	}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3720      	adds	r7, #32
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
	...

080069b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b088      	sub	sp, #32
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
 80069c4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80069c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	461a      	mov	r2, r3
 80069d0:	21a5      	movs	r1, #165	@ 0xa5
 80069d2:	f001 ff67 	bl	80088a4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80069d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069da:	6879      	ldr	r1, [r7, #4]
 80069dc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80069e0:	440b      	add	r3, r1
 80069e2:	009b      	lsls	r3, r3, #2
 80069e4:	4413      	add	r3, r2
 80069e6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	f023 0307 	bic.w	r3, r3, #7
 80069ee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	f003 0307 	and.w	r3, r3, #7
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d00d      	beq.n	8006a16 <prvInitialiseNewTask+0x5e>
	__asm volatile
 80069fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fe:	b672      	cpsid	i
 8006a00:	f383 8811 	msr	BASEPRI, r3
 8006a04:	f3bf 8f6f 	isb	sy
 8006a08:	f3bf 8f4f 	dsb	sy
 8006a0c:	b662      	cpsie	i
 8006a0e:	617b      	str	r3, [r7, #20]
}
 8006a10:	bf00      	nop
 8006a12:	bf00      	nop
 8006a14:	e7fd      	b.n	8006a12 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d01f      	beq.n	8006a5c <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	61fb      	str	r3, [r7, #28]
 8006a20:	e012      	b.n	8006a48 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006a22:	68ba      	ldr	r2, [r7, #8]
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	4413      	add	r3, r2
 8006a28:	7819      	ldrb	r1, [r3, #0]
 8006a2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	4413      	add	r3, r2
 8006a30:	3334      	adds	r3, #52	@ 0x34
 8006a32:	460a      	mov	r2, r1
 8006a34:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a36:	68ba      	ldr	r2, [r7, #8]
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	4413      	add	r3, r2
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d006      	beq.n	8006a50 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	3301      	adds	r3, #1
 8006a46:	61fb      	str	r3, [r7, #28]
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	2b0f      	cmp	r3, #15
 8006a4c:	d9e9      	bls.n	8006a22 <prvInitialiseNewTask+0x6a>
 8006a4e:	e000      	b.n	8006a52 <prvInitialiseNewTask+0x9a>
			{
				break;
 8006a50:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a5a:	e003      	b.n	8006a64 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a66:	2b37      	cmp	r3, #55	@ 0x37
 8006a68:	d901      	bls.n	8006a6e <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a6a:	2337      	movs	r3, #55	@ 0x37
 8006a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a72:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a78:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a82:	3304      	adds	r3, #4
 8006a84:	4618      	mov	r0, r3
 8006a86:	f7fe fde3 	bl	8005650 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8c:	3318      	adds	r3, #24
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7fe fdde 	bl	8005650 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a98:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a9c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006aa8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aac:	2200      	movs	r2, #0
 8006aae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006abc:	3354      	adds	r3, #84	@ 0x54
 8006abe:	224c      	movs	r2, #76	@ 0x4c
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f001 feee 	bl	80088a4 <memset>
 8006ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aca:	4a0d      	ldr	r2, [pc, #52]	@ (8006b00 <prvInitialiseNewTask+0x148>)
 8006acc:	659a      	str	r2, [r3, #88]	@ 0x58
 8006ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad0:	4a0c      	ldr	r2, [pc, #48]	@ (8006b04 <prvInitialiseNewTask+0x14c>)
 8006ad2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8006b08 <prvInitialiseNewTask+0x150>)
 8006ad8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006ada:	683a      	ldr	r2, [r7, #0]
 8006adc:	68f9      	ldr	r1, [r7, #12]
 8006ade:	69b8      	ldr	r0, [r7, #24]
 8006ae0:	f001 fa88 	bl	8007ff4 <pxPortInitialiseStack>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d002      	beq.n	8006af6 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006af2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006af4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006af6:	bf00      	nop
 8006af8:	3720      	adds	r7, #32
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	2000543c 	.word	0x2000543c
 8006b04:	200054a4 	.word	0x200054a4
 8006b08:	2000550c 	.word	0x2000550c

08006b0c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b082      	sub	sp, #8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006b14:	f001 fb7a 	bl	800820c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006b18:	4b2d      	ldr	r3, [pc, #180]	@ (8006bd0 <prvAddNewTaskToReadyList+0xc4>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	4a2c      	ldr	r2, [pc, #176]	@ (8006bd0 <prvAddNewTaskToReadyList+0xc4>)
 8006b20:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006b22:	4b2c      	ldr	r3, [pc, #176]	@ (8006bd4 <prvAddNewTaskToReadyList+0xc8>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d109      	bne.n	8006b3e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006b2a:	4a2a      	ldr	r2, [pc, #168]	@ (8006bd4 <prvAddNewTaskToReadyList+0xc8>)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006b30:	4b27      	ldr	r3, [pc, #156]	@ (8006bd0 <prvAddNewTaskToReadyList+0xc4>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d110      	bne.n	8006b5a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006b38:	f000 fc44 	bl	80073c4 <prvInitialiseTaskLists>
 8006b3c:	e00d      	b.n	8006b5a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006b3e:	4b26      	ldr	r3, [pc, #152]	@ (8006bd8 <prvAddNewTaskToReadyList+0xcc>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d109      	bne.n	8006b5a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006b46:	4b23      	ldr	r3, [pc, #140]	@ (8006bd4 <prvAddNewTaskToReadyList+0xc8>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d802      	bhi.n	8006b5a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006b54:	4a1f      	ldr	r2, [pc, #124]	@ (8006bd4 <prvAddNewTaskToReadyList+0xc8>)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006b5a:	4b20      	ldr	r3, [pc, #128]	@ (8006bdc <prvAddNewTaskToReadyList+0xd0>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	3301      	adds	r3, #1
 8006b60:	4a1e      	ldr	r2, [pc, #120]	@ (8006bdc <prvAddNewTaskToReadyList+0xd0>)
 8006b62:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006b64:	4b1d      	ldr	r3, [pc, #116]	@ (8006bdc <prvAddNewTaskToReadyList+0xd0>)
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b70:	4b1b      	ldr	r3, [pc, #108]	@ (8006be0 <prvAddNewTaskToReadyList+0xd4>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d903      	bls.n	8006b80 <prvAddNewTaskToReadyList+0x74>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b7c:	4a18      	ldr	r2, [pc, #96]	@ (8006be0 <prvAddNewTaskToReadyList+0xd4>)
 8006b7e:	6013      	str	r3, [r2, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b84:	4613      	mov	r3, r2
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	4413      	add	r3, r2
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	4a15      	ldr	r2, [pc, #84]	@ (8006be4 <prvAddNewTaskToReadyList+0xd8>)
 8006b8e:	441a      	add	r2, r3
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	3304      	adds	r3, #4
 8006b94:	4619      	mov	r1, r3
 8006b96:	4610      	mov	r0, r2
 8006b98:	f7fe fd67 	bl	800566a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b9c:	f001 fb6c 	bl	8008278 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ba0:	4b0d      	ldr	r3, [pc, #52]	@ (8006bd8 <prvAddNewTaskToReadyList+0xcc>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d00e      	beq.n	8006bc6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8006bd4 <prvAddNewTaskToReadyList+0xc8>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d207      	bcs.n	8006bc6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8006be8 <prvAddNewTaskToReadyList+0xdc>)
 8006bb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bbc:	601a      	str	r2, [r3, #0]
 8006bbe:	f3bf 8f4f 	dsb	sy
 8006bc2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bc6:	bf00      	nop
 8006bc8:	3708      	adds	r7, #8
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	200016c4 	.word	0x200016c4
 8006bd4:	200011f0 	.word	0x200011f0
 8006bd8:	200016d0 	.word	0x200016d0
 8006bdc:	200016e0 	.word	0x200016e0
 8006be0:	200016cc 	.word	0x200016cc
 8006be4:	200011f4 	.word	0x200011f4
 8006be8:	e000ed04 	.word	0xe000ed04

08006bec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d01a      	beq.n	8006c34 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006bfe:	4b15      	ldr	r3, [pc, #84]	@ (8006c54 <vTaskDelay+0x68>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00d      	beq.n	8006c22 <vTaskDelay+0x36>
	__asm volatile
 8006c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0a:	b672      	cpsid	i
 8006c0c:	f383 8811 	msr	BASEPRI, r3
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	b662      	cpsie	i
 8006c1a:	60bb      	str	r3, [r7, #8]
}
 8006c1c:	bf00      	nop
 8006c1e:	bf00      	nop
 8006c20:	e7fd      	b.n	8006c1e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8006c22:	f000 f88f 	bl	8006d44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006c26:	2100      	movs	r1, #0
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 fe27 	bl	800787c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006c2e:	f000 f897 	bl	8006d60 <xTaskResumeAll>
 8006c32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d107      	bne.n	8006c4a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8006c3a:	4b07      	ldr	r3, [pc, #28]	@ (8006c58 <vTaskDelay+0x6c>)
 8006c3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c40:	601a      	str	r2, [r3, #0]
 8006c42:	f3bf 8f4f 	dsb	sy
 8006c46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c4a:	bf00      	nop
 8006c4c:	3710      	adds	r7, #16
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	200016ec 	.word	0x200016ec
 8006c58:	e000ed04 	.word	0xe000ed04

08006c5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b08a      	sub	sp, #40	@ 0x28
 8006c60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c62:	2300      	movs	r3, #0
 8006c64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c66:	2300      	movs	r3, #0
 8006c68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c6a:	463a      	mov	r2, r7
 8006c6c:	1d39      	adds	r1, r7, #4
 8006c6e:	f107 0308 	add.w	r3, r7, #8
 8006c72:	4618      	mov	r0, r3
 8006c74:	f7fe fc98 	bl	80055a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006c78:	6839      	ldr	r1, [r7, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	68ba      	ldr	r2, [r7, #8]
 8006c7e:	9202      	str	r2, [sp, #8]
 8006c80:	9301      	str	r3, [sp, #4]
 8006c82:	2300      	movs	r3, #0
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	2300      	movs	r3, #0
 8006c88:	460a      	mov	r2, r1
 8006c8a:	4926      	ldr	r1, [pc, #152]	@ (8006d24 <vTaskStartScheduler+0xc8>)
 8006c8c:	4826      	ldr	r0, [pc, #152]	@ (8006d28 <vTaskStartScheduler+0xcc>)
 8006c8e:	f7ff fde7 	bl	8006860 <xTaskCreateStatic>
 8006c92:	4603      	mov	r3, r0
 8006c94:	4a25      	ldr	r2, [pc, #148]	@ (8006d2c <vTaskStartScheduler+0xd0>)
 8006c96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006c98:	4b24      	ldr	r3, [pc, #144]	@ (8006d2c <vTaskStartScheduler+0xd0>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d002      	beq.n	8006ca6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	617b      	str	r3, [r7, #20]
 8006ca4:	e001      	b.n	8006caa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d102      	bne.n	8006cb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006cb0:	f000 fe38 	bl	8007924 <xTimerCreateTimerTask>
 8006cb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d11d      	bne.n	8006cf8 <vTaskStartScheduler+0x9c>
	__asm volatile
 8006cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc0:	b672      	cpsid	i
 8006cc2:	f383 8811 	msr	BASEPRI, r3
 8006cc6:	f3bf 8f6f 	isb	sy
 8006cca:	f3bf 8f4f 	dsb	sy
 8006cce:	b662      	cpsie	i
 8006cd0:	613b      	str	r3, [r7, #16]
}
 8006cd2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006cd4:	4b16      	ldr	r3, [pc, #88]	@ (8006d30 <vTaskStartScheduler+0xd4>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	3354      	adds	r3, #84	@ 0x54
 8006cda:	4a16      	ldr	r2, [pc, #88]	@ (8006d34 <vTaskStartScheduler+0xd8>)
 8006cdc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006cde:	4b16      	ldr	r3, [pc, #88]	@ (8006d38 <vTaskStartScheduler+0xdc>)
 8006ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ce4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006ce6:	4b15      	ldr	r3, [pc, #84]	@ (8006d3c <vTaskStartScheduler+0xe0>)
 8006ce8:	2201      	movs	r2, #1
 8006cea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006cec:	4b14      	ldr	r3, [pc, #80]	@ (8006d40 <vTaskStartScheduler+0xe4>)
 8006cee:	2200      	movs	r2, #0
 8006cf0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006cf2:	f001 fa0d 	bl	8008110 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006cf6:	e011      	b.n	8006d1c <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cfe:	d10d      	bne.n	8006d1c <vTaskStartScheduler+0xc0>
	__asm volatile
 8006d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d04:	b672      	cpsid	i
 8006d06:	f383 8811 	msr	BASEPRI, r3
 8006d0a:	f3bf 8f6f 	isb	sy
 8006d0e:	f3bf 8f4f 	dsb	sy
 8006d12:	b662      	cpsie	i
 8006d14:	60fb      	str	r3, [r7, #12]
}
 8006d16:	bf00      	nop
 8006d18:	bf00      	nop
 8006d1a:	e7fd      	b.n	8006d18 <vTaskStartScheduler+0xbc>
}
 8006d1c:	bf00      	nop
 8006d1e:	3718      	adds	r7, #24
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	080092c8 	.word	0x080092c8
 8006d28:	08007395 	.word	0x08007395
 8006d2c:	200016e8 	.word	0x200016e8
 8006d30:	200011f0 	.word	0x200011f0
 8006d34:	20000010 	.word	0x20000010
 8006d38:	200016e4 	.word	0x200016e4
 8006d3c:	200016d0 	.word	0x200016d0
 8006d40:	200016c8 	.word	0x200016c8

08006d44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d44:	b480      	push	{r7}
 8006d46:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006d48:	4b04      	ldr	r3, [pc, #16]	@ (8006d5c <vTaskSuspendAll+0x18>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	4a03      	ldr	r2, [pc, #12]	@ (8006d5c <vTaskSuspendAll+0x18>)
 8006d50:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006d52:	bf00      	nop
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	200016ec 	.word	0x200016ec

08006d60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006d66:	2300      	movs	r3, #0
 8006d68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006d6e:	4b43      	ldr	r3, [pc, #268]	@ (8006e7c <xTaskResumeAll+0x11c>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10d      	bne.n	8006d92 <xTaskResumeAll+0x32>
	__asm volatile
 8006d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d7a:	b672      	cpsid	i
 8006d7c:	f383 8811 	msr	BASEPRI, r3
 8006d80:	f3bf 8f6f 	isb	sy
 8006d84:	f3bf 8f4f 	dsb	sy
 8006d88:	b662      	cpsie	i
 8006d8a:	603b      	str	r3, [r7, #0]
}
 8006d8c:	bf00      	nop
 8006d8e:	bf00      	nop
 8006d90:	e7fd      	b.n	8006d8e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006d92:	f001 fa3b 	bl	800820c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006d96:	4b39      	ldr	r3, [pc, #228]	@ (8006e7c <xTaskResumeAll+0x11c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	4a37      	ldr	r2, [pc, #220]	@ (8006e7c <xTaskResumeAll+0x11c>)
 8006d9e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006da0:	4b36      	ldr	r3, [pc, #216]	@ (8006e7c <xTaskResumeAll+0x11c>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d162      	bne.n	8006e6e <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006da8:	4b35      	ldr	r3, [pc, #212]	@ (8006e80 <xTaskResumeAll+0x120>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d05e      	beq.n	8006e6e <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006db0:	e02f      	b.n	8006e12 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006db2:	4b34      	ldr	r3, [pc, #208]	@ (8006e84 <xTaskResumeAll+0x124>)
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	3318      	adds	r3, #24
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f7fe fcb0 	bl	8005724 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	3304      	adds	r3, #4
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7fe fcab 	bl	8005724 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dd2:	4b2d      	ldr	r3, [pc, #180]	@ (8006e88 <xTaskResumeAll+0x128>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d903      	bls.n	8006de2 <xTaskResumeAll+0x82>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dde:	4a2a      	ldr	r2, [pc, #168]	@ (8006e88 <xTaskResumeAll+0x128>)
 8006de0:	6013      	str	r3, [r2, #0]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006de6:	4613      	mov	r3, r2
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	4413      	add	r3, r2
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	4a27      	ldr	r2, [pc, #156]	@ (8006e8c <xTaskResumeAll+0x12c>)
 8006df0:	441a      	add	r2, r3
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	3304      	adds	r3, #4
 8006df6:	4619      	mov	r1, r3
 8006df8:	4610      	mov	r0, r2
 8006dfa:	f7fe fc36 	bl	800566a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e02:	4b23      	ldr	r3, [pc, #140]	@ (8006e90 <xTaskResumeAll+0x130>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d302      	bcc.n	8006e12 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8006e0c:	4b21      	ldr	r3, [pc, #132]	@ (8006e94 <xTaskResumeAll+0x134>)
 8006e0e:	2201      	movs	r2, #1
 8006e10:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e12:	4b1c      	ldr	r3, [pc, #112]	@ (8006e84 <xTaskResumeAll+0x124>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d1cb      	bne.n	8006db2 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d001      	beq.n	8006e24 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006e20:	f000 fb76 	bl	8007510 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006e24:	4b1c      	ldr	r3, [pc, #112]	@ (8006e98 <xTaskResumeAll+0x138>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d010      	beq.n	8006e52 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006e30:	f000 f846 	bl	8006ec0 <xTaskIncrementTick>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d002      	beq.n	8006e40 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8006e3a:	4b16      	ldr	r3, [pc, #88]	@ (8006e94 <xTaskResumeAll+0x134>)
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	3b01      	subs	r3, #1
 8006e44:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d1f1      	bne.n	8006e30 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8006e4c:	4b12      	ldr	r3, [pc, #72]	@ (8006e98 <xTaskResumeAll+0x138>)
 8006e4e:	2200      	movs	r2, #0
 8006e50:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006e52:	4b10      	ldr	r3, [pc, #64]	@ (8006e94 <xTaskResumeAll+0x134>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d009      	beq.n	8006e6e <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8006e9c <xTaskResumeAll+0x13c>)
 8006e60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e64:	601a      	str	r2, [r3, #0]
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e6e:	f001 fa03 	bl	8008278 <vPortExitCritical>

	return xAlreadyYielded;
 8006e72:	68bb      	ldr	r3, [r7, #8]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	200016ec 	.word	0x200016ec
 8006e80:	200016c4 	.word	0x200016c4
 8006e84:	20001684 	.word	0x20001684
 8006e88:	200016cc 	.word	0x200016cc
 8006e8c:	200011f4 	.word	0x200011f4
 8006e90:	200011f0 	.word	0x200011f0
 8006e94:	200016d8 	.word	0x200016d8
 8006e98:	200016d4 	.word	0x200016d4
 8006e9c:	e000ed04 	.word	0xe000ed04

08006ea0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006ea6:	4b05      	ldr	r3, [pc, #20]	@ (8006ebc <xTaskGetTickCount+0x1c>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006eac:	687b      	ldr	r3, [r7, #4]
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop
 8006ebc:	200016c8 	.word	0x200016c8

08006ec0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b086      	sub	sp, #24
 8006ec4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006eca:	4b50      	ldr	r3, [pc, #320]	@ (800700c <xTaskIncrementTick+0x14c>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	f040 808c 	bne.w	8006fec <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ed4:	4b4e      	ldr	r3, [pc, #312]	@ (8007010 <xTaskIncrementTick+0x150>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	3301      	adds	r3, #1
 8006eda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006edc:	4a4c      	ldr	r2, [pc, #304]	@ (8007010 <xTaskIncrementTick+0x150>)
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d123      	bne.n	8006f30 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8006ee8:	4b4a      	ldr	r3, [pc, #296]	@ (8007014 <xTaskIncrementTick+0x154>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00d      	beq.n	8006f0e <xTaskIncrementTick+0x4e>
	__asm volatile
 8006ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef6:	b672      	cpsid	i
 8006ef8:	f383 8811 	msr	BASEPRI, r3
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	f3bf 8f4f 	dsb	sy
 8006f04:	b662      	cpsie	i
 8006f06:	603b      	str	r3, [r7, #0]
}
 8006f08:	bf00      	nop
 8006f0a:	bf00      	nop
 8006f0c:	e7fd      	b.n	8006f0a <xTaskIncrementTick+0x4a>
 8006f0e:	4b41      	ldr	r3, [pc, #260]	@ (8007014 <xTaskIncrementTick+0x154>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	60fb      	str	r3, [r7, #12]
 8006f14:	4b40      	ldr	r3, [pc, #256]	@ (8007018 <xTaskIncrementTick+0x158>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a3e      	ldr	r2, [pc, #248]	@ (8007014 <xTaskIncrementTick+0x154>)
 8006f1a:	6013      	str	r3, [r2, #0]
 8006f1c:	4a3e      	ldr	r2, [pc, #248]	@ (8007018 <xTaskIncrementTick+0x158>)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	4b3e      	ldr	r3, [pc, #248]	@ (800701c <xTaskIncrementTick+0x15c>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	3301      	adds	r3, #1
 8006f28:	4a3c      	ldr	r2, [pc, #240]	@ (800701c <xTaskIncrementTick+0x15c>)
 8006f2a:	6013      	str	r3, [r2, #0]
 8006f2c:	f000 faf0 	bl	8007510 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006f30:	4b3b      	ldr	r3, [pc, #236]	@ (8007020 <xTaskIncrementTick+0x160>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d349      	bcc.n	8006fce <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f3a:	4b36      	ldr	r3, [pc, #216]	@ (8007014 <xTaskIncrementTick+0x154>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d104      	bne.n	8006f4e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f44:	4b36      	ldr	r3, [pc, #216]	@ (8007020 <xTaskIncrementTick+0x160>)
 8006f46:	f04f 32ff 	mov.w	r2, #4294967295
 8006f4a:	601a      	str	r2, [r3, #0]
					break;
 8006f4c:	e03f      	b.n	8006fce <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f4e:	4b31      	ldr	r3, [pc, #196]	@ (8007014 <xTaskIncrementTick+0x154>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d203      	bcs.n	8006f6e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006f66:	4a2e      	ldr	r2, [pc, #184]	@ (8007020 <xTaskIncrementTick+0x160>)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006f6c:	e02f      	b.n	8006fce <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	3304      	adds	r3, #4
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fe fbd6 	bl	8005724 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d004      	beq.n	8006f8a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	3318      	adds	r3, #24
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7fe fbcd 	bl	8005724 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f8e:	4b25      	ldr	r3, [pc, #148]	@ (8007024 <xTaskIncrementTick+0x164>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d903      	bls.n	8006f9e <xTaskIncrementTick+0xde>
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f9a:	4a22      	ldr	r2, [pc, #136]	@ (8007024 <xTaskIncrementTick+0x164>)
 8006f9c:	6013      	str	r3, [r2, #0]
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fa2:	4613      	mov	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4413      	add	r3, r2
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	4a1f      	ldr	r2, [pc, #124]	@ (8007028 <xTaskIncrementTick+0x168>)
 8006fac:	441a      	add	r2, r3
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	4619      	mov	r1, r3
 8006fb4:	4610      	mov	r0, r2
 8006fb6:	f7fe fb58 	bl	800566a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800702c <xTaskIncrementTick+0x16c>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d3b8      	bcc.n	8006f3a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fcc:	e7b5      	b.n	8006f3a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006fce:	4b17      	ldr	r3, [pc, #92]	@ (800702c <xTaskIncrementTick+0x16c>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fd4:	4914      	ldr	r1, [pc, #80]	@ (8007028 <xTaskIncrementTick+0x168>)
 8006fd6:	4613      	mov	r3, r2
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	4413      	add	r3, r2
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	440b      	add	r3, r1
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d907      	bls.n	8006ff6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	617b      	str	r3, [r7, #20]
 8006fea:	e004      	b.n	8006ff6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006fec:	4b10      	ldr	r3, [pc, #64]	@ (8007030 <xTaskIncrementTick+0x170>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	4a0f      	ldr	r2, [pc, #60]	@ (8007030 <xTaskIncrementTick+0x170>)
 8006ff4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8007034 <xTaskIncrementTick+0x174>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d001      	beq.n	8007002 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8006ffe:	2301      	movs	r3, #1
 8007000:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007002:	697b      	ldr	r3, [r7, #20]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3718      	adds	r7, #24
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}
 800700c:	200016ec 	.word	0x200016ec
 8007010:	200016c8 	.word	0x200016c8
 8007014:	2000167c 	.word	0x2000167c
 8007018:	20001680 	.word	0x20001680
 800701c:	200016dc 	.word	0x200016dc
 8007020:	200016e4 	.word	0x200016e4
 8007024:	200016cc 	.word	0x200016cc
 8007028:	200011f4 	.word	0x200011f4
 800702c:	200011f0 	.word	0x200011f0
 8007030:	200016d4 	.word	0x200016d4
 8007034:	200016d8 	.word	0x200016d8

08007038 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800703e:	4b2c      	ldr	r3, [pc, #176]	@ (80070f0 <vTaskSwitchContext+0xb8>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d003      	beq.n	800704e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007046:	4b2b      	ldr	r3, [pc, #172]	@ (80070f4 <vTaskSwitchContext+0xbc>)
 8007048:	2201      	movs	r2, #1
 800704a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800704c:	e049      	b.n	80070e2 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 800704e:	4b29      	ldr	r3, [pc, #164]	@ (80070f4 <vTaskSwitchContext+0xbc>)
 8007050:	2200      	movs	r2, #0
 8007052:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007054:	4b28      	ldr	r3, [pc, #160]	@ (80070f8 <vTaskSwitchContext+0xc0>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	60fb      	str	r3, [r7, #12]
 800705a:	e013      	b.n	8007084 <vTaskSwitchContext+0x4c>
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10d      	bne.n	800707e <vTaskSwitchContext+0x46>
	__asm volatile
 8007062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007066:	b672      	cpsid	i
 8007068:	f383 8811 	msr	BASEPRI, r3
 800706c:	f3bf 8f6f 	isb	sy
 8007070:	f3bf 8f4f 	dsb	sy
 8007074:	b662      	cpsie	i
 8007076:	607b      	str	r3, [r7, #4]
}
 8007078:	bf00      	nop
 800707a:	bf00      	nop
 800707c:	e7fd      	b.n	800707a <vTaskSwitchContext+0x42>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	3b01      	subs	r3, #1
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	491d      	ldr	r1, [pc, #116]	@ (80070fc <vTaskSwitchContext+0xc4>)
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	4613      	mov	r3, r2
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	4413      	add	r3, r2
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	440b      	add	r3, r1
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d0e1      	beq.n	800705c <vTaskSwitchContext+0x24>
 8007098:	68fa      	ldr	r2, [r7, #12]
 800709a:	4613      	mov	r3, r2
 800709c:	009b      	lsls	r3, r3, #2
 800709e:	4413      	add	r3, r2
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	4a16      	ldr	r2, [pc, #88]	@ (80070fc <vTaskSwitchContext+0xc4>)
 80070a4:	4413      	add	r3, r2
 80070a6:	60bb      	str	r3, [r7, #8]
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	685a      	ldr	r2, [r3, #4]
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	605a      	str	r2, [r3, #4]
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	3308      	adds	r3, #8
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d104      	bne.n	80070c8 <vTaskSwitchContext+0x90>
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	605a      	str	r2, [r3, #4]
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	68db      	ldr	r3, [r3, #12]
 80070ce:	4a0c      	ldr	r2, [pc, #48]	@ (8007100 <vTaskSwitchContext+0xc8>)
 80070d0:	6013      	str	r3, [r2, #0]
 80070d2:	4a09      	ldr	r2, [pc, #36]	@ (80070f8 <vTaskSwitchContext+0xc0>)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80070d8:	4b09      	ldr	r3, [pc, #36]	@ (8007100 <vTaskSwitchContext+0xc8>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	3354      	adds	r3, #84	@ 0x54
 80070de:	4a09      	ldr	r2, [pc, #36]	@ (8007104 <vTaskSwitchContext+0xcc>)
 80070e0:	6013      	str	r3, [r2, #0]
}
 80070e2:	bf00      	nop
 80070e4:	3714      	adds	r7, #20
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	200016ec 	.word	0x200016ec
 80070f4:	200016d8 	.word	0x200016d8
 80070f8:	200016cc 	.word	0x200016cc
 80070fc:	200011f4 	.word	0x200011f4
 8007100:	200011f0 	.word	0x200011f0
 8007104:	20000010 	.word	0x20000010

08007108 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d10d      	bne.n	8007134 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8007118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711c:	b672      	cpsid	i
 800711e:	f383 8811 	msr	BASEPRI, r3
 8007122:	f3bf 8f6f 	isb	sy
 8007126:	f3bf 8f4f 	dsb	sy
 800712a:	b662      	cpsie	i
 800712c:	60fb      	str	r3, [r7, #12]
}
 800712e:	bf00      	nop
 8007130:	bf00      	nop
 8007132:	e7fd      	b.n	8007130 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007134:	4b07      	ldr	r3, [pc, #28]	@ (8007154 <vTaskPlaceOnEventList+0x4c>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	3318      	adds	r3, #24
 800713a:	4619      	mov	r1, r3
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f7fe fab8 	bl	80056b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007142:	2101      	movs	r1, #1
 8007144:	6838      	ldr	r0, [r7, #0]
 8007146:	f000 fb99 	bl	800787c <prvAddCurrentTaskToDelayedList>
}
 800714a:	bf00      	nop
 800714c:	3710      	adds	r7, #16
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
 8007152:	bf00      	nop
 8007154:	200011f0 	.word	0x200011f0

08007158 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007158:	b580      	push	{r7, lr}
 800715a:	b086      	sub	sp, #24
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	60b9      	str	r1, [r7, #8]
 8007162:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d10d      	bne.n	8007186 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 800716a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800716e:	b672      	cpsid	i
 8007170:	f383 8811 	msr	BASEPRI, r3
 8007174:	f3bf 8f6f 	isb	sy
 8007178:	f3bf 8f4f 	dsb	sy
 800717c:	b662      	cpsie	i
 800717e:	617b      	str	r3, [r7, #20]
}
 8007180:	bf00      	nop
 8007182:	bf00      	nop
 8007184:	e7fd      	b.n	8007182 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007186:	4b0a      	ldr	r3, [pc, #40]	@ (80071b0 <vTaskPlaceOnEventListRestricted+0x58>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	3318      	adds	r3, #24
 800718c:	4619      	mov	r1, r3
 800718e:	68f8      	ldr	r0, [r7, #12]
 8007190:	f7fe fa6b 	bl	800566a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d002      	beq.n	80071a0 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 800719a:	f04f 33ff 	mov.w	r3, #4294967295
 800719e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80071a0:	6879      	ldr	r1, [r7, #4]
 80071a2:	68b8      	ldr	r0, [r7, #8]
 80071a4:	f000 fb6a 	bl	800787c <prvAddCurrentTaskToDelayedList>
	}
 80071a8:	bf00      	nop
 80071aa:	3718      	adds	r7, #24
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	200011f0 	.word	0x200011f0

080071b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b086      	sub	sp, #24
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d10d      	bne.n	80071e6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80071ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ce:	b672      	cpsid	i
 80071d0:	f383 8811 	msr	BASEPRI, r3
 80071d4:	f3bf 8f6f 	isb	sy
 80071d8:	f3bf 8f4f 	dsb	sy
 80071dc:	b662      	cpsie	i
 80071de:	60fb      	str	r3, [r7, #12]
}
 80071e0:	bf00      	nop
 80071e2:	bf00      	nop
 80071e4:	e7fd      	b.n	80071e2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	3318      	adds	r3, #24
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7fe fa9a 	bl	8005724 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071f0:	4b1d      	ldr	r3, [pc, #116]	@ (8007268 <xTaskRemoveFromEventList+0xb4>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d11d      	bne.n	8007234 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	3304      	adds	r3, #4
 80071fc:	4618      	mov	r0, r3
 80071fe:	f7fe fa91 	bl	8005724 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007206:	4b19      	ldr	r3, [pc, #100]	@ (800726c <xTaskRemoveFromEventList+0xb8>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	429a      	cmp	r2, r3
 800720c:	d903      	bls.n	8007216 <xTaskRemoveFromEventList+0x62>
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007212:	4a16      	ldr	r2, [pc, #88]	@ (800726c <xTaskRemoveFromEventList+0xb8>)
 8007214:	6013      	str	r3, [r2, #0]
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800721a:	4613      	mov	r3, r2
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	4413      	add	r3, r2
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	4a13      	ldr	r2, [pc, #76]	@ (8007270 <xTaskRemoveFromEventList+0xbc>)
 8007224:	441a      	add	r2, r3
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	3304      	adds	r3, #4
 800722a:	4619      	mov	r1, r3
 800722c:	4610      	mov	r0, r2
 800722e:	f7fe fa1c 	bl	800566a <vListInsertEnd>
 8007232:	e005      	b.n	8007240 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	3318      	adds	r3, #24
 8007238:	4619      	mov	r1, r3
 800723a:	480e      	ldr	r0, [pc, #56]	@ (8007274 <xTaskRemoveFromEventList+0xc0>)
 800723c:	f7fe fa15 	bl	800566a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007244:	4b0c      	ldr	r3, [pc, #48]	@ (8007278 <xTaskRemoveFromEventList+0xc4>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800724a:	429a      	cmp	r2, r3
 800724c:	d905      	bls.n	800725a <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800724e:	2301      	movs	r3, #1
 8007250:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007252:	4b0a      	ldr	r3, [pc, #40]	@ (800727c <xTaskRemoveFromEventList+0xc8>)
 8007254:	2201      	movs	r2, #1
 8007256:	601a      	str	r2, [r3, #0]
 8007258:	e001      	b.n	800725e <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800725a:	2300      	movs	r3, #0
 800725c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800725e:	697b      	ldr	r3, [r7, #20]
}
 8007260:	4618      	mov	r0, r3
 8007262:	3718      	adds	r7, #24
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	200016ec 	.word	0x200016ec
 800726c:	200016cc 	.word	0x200016cc
 8007270:	200011f4 	.word	0x200011f4
 8007274:	20001684 	.word	0x20001684
 8007278:	200011f0 	.word	0x200011f0
 800727c:	200016d8 	.word	0x200016d8

08007280 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007288:	4b06      	ldr	r3, [pc, #24]	@ (80072a4 <vTaskInternalSetTimeOutState+0x24>)
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007290:	4b05      	ldr	r3, [pc, #20]	@ (80072a8 <vTaskInternalSetTimeOutState+0x28>)
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	605a      	str	r2, [r3, #4]
}
 8007298:	bf00      	nop
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr
 80072a4:	200016dc 	.word	0x200016dc
 80072a8:	200016c8 	.word	0x200016c8

080072ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b088      	sub	sp, #32
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d10d      	bne.n	80072d8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80072bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c0:	b672      	cpsid	i
 80072c2:	f383 8811 	msr	BASEPRI, r3
 80072c6:	f3bf 8f6f 	isb	sy
 80072ca:	f3bf 8f4f 	dsb	sy
 80072ce:	b662      	cpsie	i
 80072d0:	613b      	str	r3, [r7, #16]
}
 80072d2:	bf00      	nop
 80072d4:	bf00      	nop
 80072d6:	e7fd      	b.n	80072d4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d10d      	bne.n	80072fa <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80072de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e2:	b672      	cpsid	i
 80072e4:	f383 8811 	msr	BASEPRI, r3
 80072e8:	f3bf 8f6f 	isb	sy
 80072ec:	f3bf 8f4f 	dsb	sy
 80072f0:	b662      	cpsie	i
 80072f2:	60fb      	str	r3, [r7, #12]
}
 80072f4:	bf00      	nop
 80072f6:	bf00      	nop
 80072f8:	e7fd      	b.n	80072f6 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80072fa:	f000 ff87 	bl	800820c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80072fe:	4b1d      	ldr	r3, [pc, #116]	@ (8007374 <xTaskCheckForTimeOut+0xc8>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	69ba      	ldr	r2, [r7, #24]
 800730a:	1ad3      	subs	r3, r2, r3
 800730c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007316:	d102      	bne.n	800731e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007318:	2300      	movs	r3, #0
 800731a:	61fb      	str	r3, [r7, #28]
 800731c:	e023      	b.n	8007366 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	4b15      	ldr	r3, [pc, #84]	@ (8007378 <xTaskCheckForTimeOut+0xcc>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	429a      	cmp	r2, r3
 8007328:	d007      	beq.n	800733a <xTaskCheckForTimeOut+0x8e>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	69ba      	ldr	r2, [r7, #24]
 8007330:	429a      	cmp	r2, r3
 8007332:	d302      	bcc.n	800733a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007334:	2301      	movs	r3, #1
 8007336:	61fb      	str	r3, [r7, #28]
 8007338:	e015      	b.n	8007366 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	697a      	ldr	r2, [r7, #20]
 8007340:	429a      	cmp	r2, r3
 8007342:	d20b      	bcs.n	800735c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	1ad2      	subs	r2, r2, r3
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f7ff ff95 	bl	8007280 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007356:	2300      	movs	r3, #0
 8007358:	61fb      	str	r3, [r7, #28]
 800735a:	e004      	b.n	8007366 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	2200      	movs	r2, #0
 8007360:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007362:	2301      	movs	r3, #1
 8007364:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007366:	f000 ff87 	bl	8008278 <vPortExitCritical>

	return xReturn;
 800736a:	69fb      	ldr	r3, [r7, #28]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3720      	adds	r7, #32
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	200016c8 	.word	0x200016c8
 8007378:	200016dc 	.word	0x200016dc

0800737c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800737c:	b480      	push	{r7}
 800737e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007380:	4b03      	ldr	r3, [pc, #12]	@ (8007390 <vTaskMissedYield+0x14>)
 8007382:	2201      	movs	r2, #1
 8007384:	601a      	str	r2, [r3, #0]
}
 8007386:	bf00      	nop
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr
 8007390:	200016d8 	.word	0x200016d8

08007394 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b082      	sub	sp, #8
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800739c:	f000 f852 	bl	8007444 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80073a0:	4b06      	ldr	r3, [pc, #24]	@ (80073bc <prvIdleTask+0x28>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d9f9      	bls.n	800739c <prvIdleTask+0x8>
			{
				taskYIELD();
 80073a8:	4b05      	ldr	r3, [pc, #20]	@ (80073c0 <prvIdleTask+0x2c>)
 80073aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073ae:	601a      	str	r2, [r3, #0]
 80073b0:	f3bf 8f4f 	dsb	sy
 80073b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80073b8:	e7f0      	b.n	800739c <prvIdleTask+0x8>
 80073ba:	bf00      	nop
 80073bc:	200011f4 	.word	0x200011f4
 80073c0:	e000ed04 	.word	0xe000ed04

080073c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80073ca:	2300      	movs	r3, #0
 80073cc:	607b      	str	r3, [r7, #4]
 80073ce:	e00c      	b.n	80073ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	4613      	mov	r3, r2
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	4413      	add	r3, r2
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	4a12      	ldr	r2, [pc, #72]	@ (8007424 <prvInitialiseTaskLists+0x60>)
 80073dc:	4413      	add	r3, r2
 80073de:	4618      	mov	r0, r3
 80073e0:	f7fe f916 	bl	8005610 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	3301      	adds	r3, #1
 80073e8:	607b      	str	r3, [r7, #4]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2b37      	cmp	r3, #55	@ 0x37
 80073ee:	d9ef      	bls.n	80073d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80073f0:	480d      	ldr	r0, [pc, #52]	@ (8007428 <prvInitialiseTaskLists+0x64>)
 80073f2:	f7fe f90d 	bl	8005610 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80073f6:	480d      	ldr	r0, [pc, #52]	@ (800742c <prvInitialiseTaskLists+0x68>)
 80073f8:	f7fe f90a 	bl	8005610 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80073fc:	480c      	ldr	r0, [pc, #48]	@ (8007430 <prvInitialiseTaskLists+0x6c>)
 80073fe:	f7fe f907 	bl	8005610 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007402:	480c      	ldr	r0, [pc, #48]	@ (8007434 <prvInitialiseTaskLists+0x70>)
 8007404:	f7fe f904 	bl	8005610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007408:	480b      	ldr	r0, [pc, #44]	@ (8007438 <prvInitialiseTaskLists+0x74>)
 800740a:	f7fe f901 	bl	8005610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800740e:	4b0b      	ldr	r3, [pc, #44]	@ (800743c <prvInitialiseTaskLists+0x78>)
 8007410:	4a05      	ldr	r2, [pc, #20]	@ (8007428 <prvInitialiseTaskLists+0x64>)
 8007412:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007414:	4b0a      	ldr	r3, [pc, #40]	@ (8007440 <prvInitialiseTaskLists+0x7c>)
 8007416:	4a05      	ldr	r2, [pc, #20]	@ (800742c <prvInitialiseTaskLists+0x68>)
 8007418:	601a      	str	r2, [r3, #0]
}
 800741a:	bf00      	nop
 800741c:	3708      	adds	r7, #8
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	200011f4 	.word	0x200011f4
 8007428:	20001654 	.word	0x20001654
 800742c:	20001668 	.word	0x20001668
 8007430:	20001684 	.word	0x20001684
 8007434:	20001698 	.word	0x20001698
 8007438:	200016b0 	.word	0x200016b0
 800743c:	2000167c 	.word	0x2000167c
 8007440:	20001680 	.word	0x20001680

08007444 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800744a:	e019      	b.n	8007480 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800744c:	f000 fede 	bl	800820c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007450:	4b10      	ldr	r3, [pc, #64]	@ (8007494 <prvCheckTasksWaitingTermination+0x50>)
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	3304      	adds	r3, #4
 800745c:	4618      	mov	r0, r3
 800745e:	f7fe f961 	bl	8005724 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007462:	4b0d      	ldr	r3, [pc, #52]	@ (8007498 <prvCheckTasksWaitingTermination+0x54>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	3b01      	subs	r3, #1
 8007468:	4a0b      	ldr	r2, [pc, #44]	@ (8007498 <prvCheckTasksWaitingTermination+0x54>)
 800746a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800746c:	4b0b      	ldr	r3, [pc, #44]	@ (800749c <prvCheckTasksWaitingTermination+0x58>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	3b01      	subs	r3, #1
 8007472:	4a0a      	ldr	r2, [pc, #40]	@ (800749c <prvCheckTasksWaitingTermination+0x58>)
 8007474:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007476:	f000 feff 	bl	8008278 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 f810 	bl	80074a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007480:	4b06      	ldr	r3, [pc, #24]	@ (800749c <prvCheckTasksWaitingTermination+0x58>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1e1      	bne.n	800744c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007488:	bf00      	nop
 800748a:	bf00      	nop
 800748c:	3708      	adds	r7, #8
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
 8007492:	bf00      	nop
 8007494:	20001698 	.word	0x20001698
 8007498:	200016c4 	.word	0x200016c4
 800749c:	200016ac 	.word	0x200016ac

080074a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	3354      	adds	r3, #84	@ 0x54
 80074ac:	4618      	mov	r0, r3
 80074ae:	f001 fa01 	bl	80088b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d108      	bne.n	80074ce <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c0:	4618      	mov	r0, r3
 80074c2:	f001 f89f 	bl	8008604 <vPortFree>
				vPortFree( pxTCB );
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f001 f89c 	bl	8008604 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80074cc:	e01b      	b.n	8007506 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d103      	bne.n	80074e0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f001 f893 	bl	8008604 <vPortFree>
	}
 80074de:	e012      	b.n	8007506 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80074e6:	2b02      	cmp	r3, #2
 80074e8:	d00d      	beq.n	8007506 <prvDeleteTCB+0x66>
	__asm volatile
 80074ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ee:	b672      	cpsid	i
 80074f0:	f383 8811 	msr	BASEPRI, r3
 80074f4:	f3bf 8f6f 	isb	sy
 80074f8:	f3bf 8f4f 	dsb	sy
 80074fc:	b662      	cpsie	i
 80074fe:	60fb      	str	r3, [r7, #12]
}
 8007500:	bf00      	nop
 8007502:	bf00      	nop
 8007504:	e7fd      	b.n	8007502 <prvDeleteTCB+0x62>
	}
 8007506:	bf00      	nop
 8007508:	3710      	adds	r7, #16
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
	...

08007510 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007516:	4b0c      	ldr	r3, [pc, #48]	@ (8007548 <prvResetNextTaskUnblockTime+0x38>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d104      	bne.n	800752a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007520:	4b0a      	ldr	r3, [pc, #40]	@ (800754c <prvResetNextTaskUnblockTime+0x3c>)
 8007522:	f04f 32ff 	mov.w	r2, #4294967295
 8007526:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007528:	e008      	b.n	800753c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800752a:	4b07      	ldr	r3, [pc, #28]	@ (8007548 <prvResetNextTaskUnblockTime+0x38>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	68db      	ldr	r3, [r3, #12]
 8007530:	68db      	ldr	r3, [r3, #12]
 8007532:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	4a04      	ldr	r2, [pc, #16]	@ (800754c <prvResetNextTaskUnblockTime+0x3c>)
 800753a:	6013      	str	r3, [r2, #0]
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr
 8007548:	2000167c 	.word	0x2000167c
 800754c:	200016e4 	.word	0x200016e4

08007550 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007550:	b480      	push	{r7}
 8007552:	b083      	sub	sp, #12
 8007554:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007556:	4b0b      	ldr	r3, [pc, #44]	@ (8007584 <xTaskGetSchedulerState+0x34>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d102      	bne.n	8007564 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800755e:	2301      	movs	r3, #1
 8007560:	607b      	str	r3, [r7, #4]
 8007562:	e008      	b.n	8007576 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007564:	4b08      	ldr	r3, [pc, #32]	@ (8007588 <xTaskGetSchedulerState+0x38>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d102      	bne.n	8007572 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800756c:	2302      	movs	r3, #2
 800756e:	607b      	str	r3, [r7, #4]
 8007570:	e001      	b.n	8007576 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007572:	2300      	movs	r3, #0
 8007574:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007576:	687b      	ldr	r3, [r7, #4]
	}
 8007578:	4618      	mov	r0, r3
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr
 8007584:	200016d0 	.word	0x200016d0
 8007588:	200016ec 	.word	0x200016ec

0800758c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007598:	2300      	movs	r3, #0
 800759a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d051      	beq.n	8007646 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075a6:	4b2a      	ldr	r3, [pc, #168]	@ (8007650 <xTaskPriorityInherit+0xc4>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d241      	bcs.n	8007634 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	699b      	ldr	r3, [r3, #24]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	db06      	blt.n	80075c6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075b8:	4b25      	ldr	r3, [pc, #148]	@ (8007650 <xTaskPriorityInherit+0xc4>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	6959      	ldr	r1, [r3, #20]
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075ce:	4613      	mov	r3, r2
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	4413      	add	r3, r2
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	4a1f      	ldr	r2, [pc, #124]	@ (8007654 <xTaskPriorityInherit+0xc8>)
 80075d8:	4413      	add	r3, r2
 80075da:	4299      	cmp	r1, r3
 80075dc:	d122      	bne.n	8007624 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	3304      	adds	r3, #4
 80075e2:	4618      	mov	r0, r3
 80075e4:	f7fe f89e 	bl	8005724 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80075e8:	4b19      	ldr	r3, [pc, #100]	@ (8007650 <xTaskPriorityInherit+0xc4>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075f6:	4b18      	ldr	r3, [pc, #96]	@ (8007658 <xTaskPriorityInherit+0xcc>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d903      	bls.n	8007606 <xTaskPriorityInherit+0x7a>
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007602:	4a15      	ldr	r2, [pc, #84]	@ (8007658 <xTaskPriorityInherit+0xcc>)
 8007604:	6013      	str	r3, [r2, #0]
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800760a:	4613      	mov	r3, r2
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	4413      	add	r3, r2
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	4a10      	ldr	r2, [pc, #64]	@ (8007654 <xTaskPriorityInherit+0xc8>)
 8007614:	441a      	add	r2, r3
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	3304      	adds	r3, #4
 800761a:	4619      	mov	r1, r3
 800761c:	4610      	mov	r0, r2
 800761e:	f7fe f824 	bl	800566a <vListInsertEnd>
 8007622:	e004      	b.n	800762e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007624:	4b0a      	ldr	r3, [pc, #40]	@ (8007650 <xTaskPriorityInherit+0xc4>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800762e:	2301      	movs	r3, #1
 8007630:	60fb      	str	r3, [r7, #12]
 8007632:	e008      	b.n	8007646 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007638:	4b05      	ldr	r3, [pc, #20]	@ (8007650 <xTaskPriorityInherit+0xc4>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800763e:	429a      	cmp	r2, r3
 8007640:	d201      	bcs.n	8007646 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007642:	2301      	movs	r3, #1
 8007644:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007646:	68fb      	ldr	r3, [r7, #12]
	}
 8007648:	4618      	mov	r0, r3
 800764a:	3710      	adds	r7, #16
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}
 8007650:	200011f0 	.word	0x200011f0
 8007654:	200011f4 	.word	0x200011f4
 8007658:	200016cc 	.word	0x200016cc

0800765c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800765c:	b580      	push	{r7, lr}
 800765e:	b086      	sub	sp, #24
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007668:	2300      	movs	r3, #0
 800766a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d05c      	beq.n	800772c <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007672:	4b31      	ldr	r3, [pc, #196]	@ (8007738 <xTaskPriorityDisinherit+0xdc>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	429a      	cmp	r2, r3
 800767a:	d00d      	beq.n	8007698 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800767c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007680:	b672      	cpsid	i
 8007682:	f383 8811 	msr	BASEPRI, r3
 8007686:	f3bf 8f6f 	isb	sy
 800768a:	f3bf 8f4f 	dsb	sy
 800768e:	b662      	cpsie	i
 8007690:	60fb      	str	r3, [r7, #12]
}
 8007692:	bf00      	nop
 8007694:	bf00      	nop
 8007696:	e7fd      	b.n	8007694 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800769c:	2b00      	cmp	r3, #0
 800769e:	d10d      	bne.n	80076bc <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80076a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a4:	b672      	cpsid	i
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	b662      	cpsie	i
 80076b4:	60bb      	str	r3, [r7, #8]
}
 80076b6:	bf00      	nop
 80076b8:	bf00      	nop
 80076ba:	e7fd      	b.n	80076b8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076c0:	1e5a      	subs	r2, r3, #1
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d02c      	beq.n	800772c <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d128      	bne.n	800772c <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	3304      	adds	r3, #4
 80076de:	4618      	mov	r0, r3
 80076e0:	f7fe f820 	bl	8005724 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076fc:	4b0f      	ldr	r3, [pc, #60]	@ (800773c <xTaskPriorityDisinherit+0xe0>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	429a      	cmp	r2, r3
 8007702:	d903      	bls.n	800770c <xTaskPriorityDisinherit+0xb0>
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007708:	4a0c      	ldr	r2, [pc, #48]	@ (800773c <xTaskPriorityDisinherit+0xe0>)
 800770a:	6013      	str	r3, [r2, #0]
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007710:	4613      	mov	r3, r2
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4413      	add	r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	4a09      	ldr	r2, [pc, #36]	@ (8007740 <xTaskPriorityDisinherit+0xe4>)
 800771a:	441a      	add	r2, r3
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	3304      	adds	r3, #4
 8007720:	4619      	mov	r1, r3
 8007722:	4610      	mov	r0, r2
 8007724:	f7fd ffa1 	bl	800566a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007728:	2301      	movs	r3, #1
 800772a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800772c:	697b      	ldr	r3, [r7, #20]
	}
 800772e:	4618      	mov	r0, r3
 8007730:	3718      	adds	r7, #24
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	200011f0 	.word	0x200011f0
 800773c:	200016cc 	.word	0x200016cc
 8007740:	200011f4 	.word	0x200011f4

08007744 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007744:	b580      	push	{r7, lr}
 8007746:	b088      	sub	sp, #32
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007752:	2301      	movs	r3, #1
 8007754:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d070      	beq.n	800783e <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800775c:	69bb      	ldr	r3, [r7, #24]
 800775e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007760:	2b00      	cmp	r3, #0
 8007762:	d10d      	bne.n	8007780 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8007764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007768:	b672      	cpsid	i
 800776a:	f383 8811 	msr	BASEPRI, r3
 800776e:	f3bf 8f6f 	isb	sy
 8007772:	f3bf 8f4f 	dsb	sy
 8007776:	b662      	cpsie	i
 8007778:	60fb      	str	r3, [r7, #12]
}
 800777a:	bf00      	nop
 800777c:	bf00      	nop
 800777e:	e7fd      	b.n	800777c <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007780:	69bb      	ldr	r3, [r7, #24]
 8007782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007784:	683a      	ldr	r2, [r7, #0]
 8007786:	429a      	cmp	r2, r3
 8007788:	d902      	bls.n	8007790 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	61fb      	str	r3, [r7, #28]
 800778e:	e002      	b.n	8007796 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007790:	69bb      	ldr	r3, [r7, #24]
 8007792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007794:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779a:	69fa      	ldr	r2, [r7, #28]
 800779c:	429a      	cmp	r2, r3
 800779e:	d04e      	beq.n	800783e <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077a4:	697a      	ldr	r2, [r7, #20]
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d149      	bne.n	800783e <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80077aa:	4b27      	ldr	r3, [pc, #156]	@ (8007848 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	69ba      	ldr	r2, [r7, #24]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d10d      	bne.n	80077d0 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 80077b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b8:	b672      	cpsid	i
 80077ba:	f383 8811 	msr	BASEPRI, r3
 80077be:	f3bf 8f6f 	isb	sy
 80077c2:	f3bf 8f4f 	dsb	sy
 80077c6:	b662      	cpsie	i
 80077c8:	60bb      	str	r3, [r7, #8]
}
 80077ca:	bf00      	nop
 80077cc:	bf00      	nop
 80077ce:	e7fd      	b.n	80077cc <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80077d0:	69bb      	ldr	r3, [r7, #24]
 80077d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80077d6:	69bb      	ldr	r3, [r7, #24]
 80077d8:	69fa      	ldr	r2, [r7, #28]
 80077da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80077dc:	69bb      	ldr	r3, [r7, #24]
 80077de:	699b      	ldr	r3, [r3, #24]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	db04      	blt.n	80077ee <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077e4:	69fb      	ldr	r3, [r7, #28]
 80077e6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80077ea:	69bb      	ldr	r3, [r7, #24]
 80077ec:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	6959      	ldr	r1, [r3, #20]
 80077f2:	693a      	ldr	r2, [r7, #16]
 80077f4:	4613      	mov	r3, r2
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	4413      	add	r3, r2
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	4a13      	ldr	r2, [pc, #76]	@ (800784c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80077fe:	4413      	add	r3, r2
 8007800:	4299      	cmp	r1, r3
 8007802:	d11c      	bne.n	800783e <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	3304      	adds	r3, #4
 8007808:	4618      	mov	r0, r3
 800780a:	f7fd ff8b 	bl	8005724 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800780e:	69bb      	ldr	r3, [r7, #24]
 8007810:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007812:	4b0f      	ldr	r3, [pc, #60]	@ (8007850 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	429a      	cmp	r2, r3
 8007818:	d903      	bls.n	8007822 <vTaskPriorityDisinheritAfterTimeout+0xde>
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800781e:	4a0c      	ldr	r2, [pc, #48]	@ (8007850 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8007820:	6013      	str	r3, [r2, #0]
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007826:	4613      	mov	r3, r2
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	4413      	add	r3, r2
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	4a07      	ldr	r2, [pc, #28]	@ (800784c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8007830:	441a      	add	r2, r3
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	3304      	adds	r3, #4
 8007836:	4619      	mov	r1, r3
 8007838:	4610      	mov	r0, r2
 800783a:	f7fd ff16 	bl	800566a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800783e:	bf00      	nop
 8007840:	3720      	adds	r7, #32
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	200011f0 	.word	0x200011f0
 800784c:	200011f4 	.word	0x200011f4
 8007850:	200016cc 	.word	0x200016cc

08007854 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007854:	b480      	push	{r7}
 8007856:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007858:	4b07      	ldr	r3, [pc, #28]	@ (8007878 <pvTaskIncrementMutexHeldCount+0x24>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d004      	beq.n	800786a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007860:	4b05      	ldr	r3, [pc, #20]	@ (8007878 <pvTaskIncrementMutexHeldCount+0x24>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007866:	3201      	adds	r2, #1
 8007868:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800786a:	4b03      	ldr	r3, [pc, #12]	@ (8007878 <pvTaskIncrementMutexHeldCount+0x24>)
 800786c:	681b      	ldr	r3, [r3, #0]
	}
 800786e:	4618      	mov	r0, r3
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr
 8007878:	200011f0 	.word	0x200011f0

0800787c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007886:	4b21      	ldr	r3, [pc, #132]	@ (800790c <prvAddCurrentTaskToDelayedList+0x90>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800788c:	4b20      	ldr	r3, [pc, #128]	@ (8007910 <prvAddCurrentTaskToDelayedList+0x94>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	3304      	adds	r3, #4
 8007892:	4618      	mov	r0, r3
 8007894:	f7fd ff46 	bl	8005724 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800789e:	d10a      	bne.n	80078b6 <prvAddCurrentTaskToDelayedList+0x3a>
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d007      	beq.n	80078b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078a6:	4b1a      	ldr	r3, [pc, #104]	@ (8007910 <prvAddCurrentTaskToDelayedList+0x94>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	3304      	adds	r3, #4
 80078ac:	4619      	mov	r1, r3
 80078ae:	4819      	ldr	r0, [pc, #100]	@ (8007914 <prvAddCurrentTaskToDelayedList+0x98>)
 80078b0:	f7fd fedb 	bl	800566a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80078b4:	e026      	b.n	8007904 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4413      	add	r3, r2
 80078bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80078be:	4b14      	ldr	r3, [pc, #80]	@ (8007910 <prvAddCurrentTaskToDelayedList+0x94>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68ba      	ldr	r2, [r7, #8]
 80078c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80078c6:	68ba      	ldr	r2, [r7, #8]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d209      	bcs.n	80078e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078ce:	4b12      	ldr	r3, [pc, #72]	@ (8007918 <prvAddCurrentTaskToDelayedList+0x9c>)
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	4b0f      	ldr	r3, [pc, #60]	@ (8007910 <prvAddCurrentTaskToDelayedList+0x94>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	3304      	adds	r3, #4
 80078d8:	4619      	mov	r1, r3
 80078da:	4610      	mov	r0, r2
 80078dc:	f7fd fee9 	bl	80056b2 <vListInsert>
}
 80078e0:	e010      	b.n	8007904 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078e2:	4b0e      	ldr	r3, [pc, #56]	@ (800791c <prvAddCurrentTaskToDelayedList+0xa0>)
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	4b0a      	ldr	r3, [pc, #40]	@ (8007910 <prvAddCurrentTaskToDelayedList+0x94>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	3304      	adds	r3, #4
 80078ec:	4619      	mov	r1, r3
 80078ee:	4610      	mov	r0, r2
 80078f0:	f7fd fedf 	bl	80056b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80078f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007920 <prvAddCurrentTaskToDelayedList+0xa4>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	68ba      	ldr	r2, [r7, #8]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d202      	bcs.n	8007904 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80078fe:	4a08      	ldr	r2, [pc, #32]	@ (8007920 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	6013      	str	r3, [r2, #0]
}
 8007904:	bf00      	nop
 8007906:	3710      	adds	r7, #16
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	200016c8 	.word	0x200016c8
 8007910:	200011f0 	.word	0x200011f0
 8007914:	200016b0 	.word	0x200016b0
 8007918:	20001680 	.word	0x20001680
 800791c:	2000167c 	.word	0x2000167c
 8007920:	200016e4 	.word	0x200016e4

08007924 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b08a      	sub	sp, #40	@ 0x28
 8007928:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800792a:	2300      	movs	r3, #0
 800792c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800792e:	f000 fb21 	bl	8007f74 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007932:	4b1e      	ldr	r3, [pc, #120]	@ (80079ac <xTimerCreateTimerTask+0x88>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d021      	beq.n	800797e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800793a:	2300      	movs	r3, #0
 800793c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800793e:	2300      	movs	r3, #0
 8007940:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007942:	1d3a      	adds	r2, r7, #4
 8007944:	f107 0108 	add.w	r1, r7, #8
 8007948:	f107 030c 	add.w	r3, r7, #12
 800794c:	4618      	mov	r0, r3
 800794e:	f7fd fe45 	bl	80055dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007952:	6879      	ldr	r1, [r7, #4]
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	68fa      	ldr	r2, [r7, #12]
 8007958:	9202      	str	r2, [sp, #8]
 800795a:	9301      	str	r3, [sp, #4]
 800795c:	2302      	movs	r3, #2
 800795e:	9300      	str	r3, [sp, #0]
 8007960:	2300      	movs	r3, #0
 8007962:	460a      	mov	r2, r1
 8007964:	4912      	ldr	r1, [pc, #72]	@ (80079b0 <xTimerCreateTimerTask+0x8c>)
 8007966:	4813      	ldr	r0, [pc, #76]	@ (80079b4 <xTimerCreateTimerTask+0x90>)
 8007968:	f7fe ff7a 	bl	8006860 <xTaskCreateStatic>
 800796c:	4603      	mov	r3, r0
 800796e:	4a12      	ldr	r2, [pc, #72]	@ (80079b8 <xTimerCreateTimerTask+0x94>)
 8007970:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007972:	4b11      	ldr	r3, [pc, #68]	@ (80079b8 <xTimerCreateTimerTask+0x94>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d001      	beq.n	800797e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800797a:	2301      	movs	r3, #1
 800797c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d10d      	bne.n	80079a0 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8007984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007988:	b672      	cpsid	i
 800798a:	f383 8811 	msr	BASEPRI, r3
 800798e:	f3bf 8f6f 	isb	sy
 8007992:	f3bf 8f4f 	dsb	sy
 8007996:	b662      	cpsie	i
 8007998:	613b      	str	r3, [r7, #16]
}
 800799a:	bf00      	nop
 800799c:	bf00      	nop
 800799e:	e7fd      	b.n	800799c <xTimerCreateTimerTask+0x78>
	return xReturn;
 80079a0:	697b      	ldr	r3, [r7, #20]
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3718      	adds	r7, #24
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	20001720 	.word	0x20001720
 80079b0:	080092d0 	.word	0x080092d0
 80079b4:	08007afd 	.word	0x08007afd
 80079b8:	20001724 	.word	0x20001724

080079bc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b08a      	sub	sp, #40	@ 0x28
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	607a      	str	r2, [r7, #4]
 80079c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80079ca:	2300      	movs	r3, #0
 80079cc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d10d      	bne.n	80079f0 <xTimerGenericCommand+0x34>
	__asm volatile
 80079d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d8:	b672      	cpsid	i
 80079da:	f383 8811 	msr	BASEPRI, r3
 80079de:	f3bf 8f6f 	isb	sy
 80079e2:	f3bf 8f4f 	dsb	sy
 80079e6:	b662      	cpsie	i
 80079e8:	623b      	str	r3, [r7, #32]
}
 80079ea:	bf00      	nop
 80079ec:	bf00      	nop
 80079ee:	e7fd      	b.n	80079ec <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80079f0:	4b19      	ldr	r3, [pc, #100]	@ (8007a58 <xTimerGenericCommand+0x9c>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d02a      	beq.n	8007a4e <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	2b05      	cmp	r3, #5
 8007a08:	dc18      	bgt.n	8007a3c <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007a0a:	f7ff fda1 	bl	8007550 <xTaskGetSchedulerState>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	2b02      	cmp	r3, #2
 8007a12:	d109      	bne.n	8007a28 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007a14:	4b10      	ldr	r3, [pc, #64]	@ (8007a58 <xTimerGenericCommand+0x9c>)
 8007a16:	6818      	ldr	r0, [r3, #0]
 8007a18:	f107 0110 	add.w	r1, r7, #16
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a20:	f7fe f87a 	bl	8005b18 <xQueueGenericSend>
 8007a24:	6278      	str	r0, [r7, #36]	@ 0x24
 8007a26:	e012      	b.n	8007a4e <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007a28:	4b0b      	ldr	r3, [pc, #44]	@ (8007a58 <xTimerGenericCommand+0x9c>)
 8007a2a:	6818      	ldr	r0, [r3, #0]
 8007a2c:	f107 0110 	add.w	r1, r7, #16
 8007a30:	2300      	movs	r3, #0
 8007a32:	2200      	movs	r2, #0
 8007a34:	f7fe f870 	bl	8005b18 <xQueueGenericSend>
 8007a38:	6278      	str	r0, [r7, #36]	@ 0x24
 8007a3a:	e008      	b.n	8007a4e <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007a3c:	4b06      	ldr	r3, [pc, #24]	@ (8007a58 <xTimerGenericCommand+0x9c>)
 8007a3e:	6818      	ldr	r0, [r3, #0]
 8007a40:	f107 0110 	add.w	r1, r7, #16
 8007a44:	2300      	movs	r3, #0
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	f7fe f970 	bl	8005d2c <xQueueGenericSendFromISR>
 8007a4c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3728      	adds	r7, #40	@ 0x28
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}
 8007a58:	20001720 	.word	0x20001720

08007a5c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b088      	sub	sp, #32
 8007a60:	af02      	add	r7, sp, #8
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a66:	4b24      	ldr	r3, [pc, #144]	@ (8007af8 <prvProcessExpiredTimer+0x9c>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	3304      	adds	r3, #4
 8007a74:	4618      	mov	r0, r3
 8007a76:	f7fd fe55 	bl	8005724 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a80:	f003 0304 	and.w	r3, r3, #4
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d025      	beq.n	8007ad4 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	699a      	ldr	r2, [r3, #24]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	18d1      	adds	r1, r2, r3
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	683a      	ldr	r2, [r7, #0]
 8007a94:	6978      	ldr	r0, [r7, #20]
 8007a96:	f000 f8d7 	bl	8007c48 <prvInsertTimerInActiveList>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d022      	beq.n	8007ae6 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	9300      	str	r3, [sp, #0]
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	2100      	movs	r1, #0
 8007aaa:	6978      	ldr	r0, [r7, #20]
 8007aac:	f7ff ff86 	bl	80079bc <xTimerGenericCommand>
 8007ab0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d116      	bne.n	8007ae6 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8007ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007abc:	b672      	cpsid	i
 8007abe:	f383 8811 	msr	BASEPRI, r3
 8007ac2:	f3bf 8f6f 	isb	sy
 8007ac6:	f3bf 8f4f 	dsb	sy
 8007aca:	b662      	cpsie	i
 8007acc:	60fb      	str	r3, [r7, #12]
}
 8007ace:	bf00      	nop
 8007ad0:	bf00      	nop
 8007ad2:	e7fd      	b.n	8007ad0 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ada:	f023 0301 	bic.w	r3, r3, #1
 8007ade:	b2da      	uxtb	r2, r3
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	6978      	ldr	r0, [r7, #20]
 8007aec:	4798      	blx	r3
}
 8007aee:	bf00      	nop
 8007af0:	3718      	adds	r7, #24
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	20001718 	.word	0x20001718

08007afc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b04:	f107 0308 	add.w	r3, r7, #8
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f000 f859 	bl	8007bc0 <prvGetNextExpireTime>
 8007b0e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	4619      	mov	r1, r3
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f000 f805 	bl	8007b24 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007b1a:	f000 f8d7 	bl	8007ccc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b1e:	bf00      	nop
 8007b20:	e7f0      	b.n	8007b04 <prvTimerTask+0x8>
	...

08007b24 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007b2e:	f7ff f909 	bl	8006d44 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b32:	f107 0308 	add.w	r3, r7, #8
 8007b36:	4618      	mov	r0, r3
 8007b38:	f000 f866 	bl	8007c08 <prvSampleTimeNow>
 8007b3c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d130      	bne.n	8007ba6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10a      	bne.n	8007b60 <prvProcessTimerOrBlockTask+0x3c>
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d806      	bhi.n	8007b60 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007b52:	f7ff f905 	bl	8006d60 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007b56:	68f9      	ldr	r1, [r7, #12]
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7ff ff7f 	bl	8007a5c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007b5e:	e024      	b.n	8007baa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d008      	beq.n	8007b78 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007b66:	4b13      	ldr	r3, [pc, #76]	@ (8007bb4 <prvProcessTimerOrBlockTask+0x90>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d101      	bne.n	8007b74 <prvProcessTimerOrBlockTask+0x50>
 8007b70:	2301      	movs	r3, #1
 8007b72:	e000      	b.n	8007b76 <prvProcessTimerOrBlockTask+0x52>
 8007b74:	2300      	movs	r3, #0
 8007b76:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007b78:	4b0f      	ldr	r3, [pc, #60]	@ (8007bb8 <prvProcessTimerOrBlockTask+0x94>)
 8007b7a:	6818      	ldr	r0, [r3, #0]
 8007b7c:	687a      	ldr	r2, [r7, #4]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	1ad3      	subs	r3, r2, r3
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	4619      	mov	r1, r3
 8007b86:	f7fe fe37 	bl	80067f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007b8a:	f7ff f8e9 	bl	8006d60 <xTaskResumeAll>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10a      	bne.n	8007baa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007b94:	4b09      	ldr	r3, [pc, #36]	@ (8007bbc <prvProcessTimerOrBlockTask+0x98>)
 8007b96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b9a:	601a      	str	r2, [r3, #0]
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	f3bf 8f6f 	isb	sy
}
 8007ba4:	e001      	b.n	8007baa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007ba6:	f7ff f8db 	bl	8006d60 <xTaskResumeAll>
}
 8007baa:	bf00      	nop
 8007bac:	3710      	adds	r7, #16
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop
 8007bb4:	2000171c 	.word	0x2000171c
 8007bb8:	20001720 	.word	0x20001720
 8007bbc:	e000ed04 	.word	0xe000ed04

08007bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8007c04 <prvGetNextExpireTime+0x44>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d101      	bne.n	8007bd6 <prvGetNextExpireTime+0x16>
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	e000      	b.n	8007bd8 <prvGetNextExpireTime+0x18>
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d105      	bne.n	8007bf0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007be4:	4b07      	ldr	r3, [pc, #28]	@ (8007c04 <prvGetNextExpireTime+0x44>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	60fb      	str	r3, [r7, #12]
 8007bee:	e001      	b.n	8007bf4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3714      	adds	r7, #20
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	20001718 	.word	0x20001718

08007c08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007c10:	f7ff f946 	bl	8006ea0 <xTaskGetTickCount>
 8007c14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007c16:	4b0b      	ldr	r3, [pc, #44]	@ (8007c44 <prvSampleTimeNow+0x3c>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d205      	bcs.n	8007c2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007c20:	f000 f940 	bl	8007ea4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	e002      	b.n	8007c32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007c32:	4a04      	ldr	r2, [pc, #16]	@ (8007c44 <prvSampleTimeNow+0x3c>)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007c38:	68fb      	ldr	r3, [r7, #12]
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3710      	adds	r7, #16
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	20001728 	.word	0x20001728

08007c48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	607a      	str	r2, [r7, #4]
 8007c54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007c56:	2300      	movs	r3, #0
 8007c58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	68ba      	ldr	r2, [r7, #8]
 8007c5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007c66:	68ba      	ldr	r2, [r7, #8]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d812      	bhi.n	8007c94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	1ad2      	subs	r2, r2, r3
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	699b      	ldr	r3, [r3, #24]
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d302      	bcc.n	8007c82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	617b      	str	r3, [r7, #20]
 8007c80:	e01b      	b.n	8007cba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007c82:	4b10      	ldr	r3, [pc, #64]	@ (8007cc4 <prvInsertTimerInActiveList+0x7c>)
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	3304      	adds	r3, #4
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	4610      	mov	r0, r2
 8007c8e:	f7fd fd10 	bl	80056b2 <vListInsert>
 8007c92:	e012      	b.n	8007cba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d206      	bcs.n	8007caa <prvInsertTimerInActiveList+0x62>
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	429a      	cmp	r2, r3
 8007ca2:	d302      	bcc.n	8007caa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	617b      	str	r3, [r7, #20]
 8007ca8:	e007      	b.n	8007cba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007caa:	4b07      	ldr	r3, [pc, #28]	@ (8007cc8 <prvInsertTimerInActiveList+0x80>)
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	3304      	adds	r3, #4
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	4610      	mov	r0, r2
 8007cb6:	f7fd fcfc 	bl	80056b2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007cba:	697b      	ldr	r3, [r7, #20]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3718      	adds	r7, #24
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	2000171c 	.word	0x2000171c
 8007cc8:	20001718 	.word	0x20001718

08007ccc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b08e      	sub	sp, #56	@ 0x38
 8007cd0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007cd2:	e0d4      	b.n	8007e7e <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	da1b      	bge.n	8007d12 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007cda:	1d3b      	adds	r3, r7, #4
 8007cdc:	3304      	adds	r3, #4
 8007cde:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10d      	bne.n	8007d02 <prvProcessReceivedCommands+0x36>
	__asm volatile
 8007ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cea:	b672      	cpsid	i
 8007cec:	f383 8811 	msr	BASEPRI, r3
 8007cf0:	f3bf 8f6f 	isb	sy
 8007cf4:	f3bf 8f4f 	dsb	sy
 8007cf8:	b662      	cpsie	i
 8007cfa:	61fb      	str	r3, [r7, #28]
}
 8007cfc:	bf00      	nop
 8007cfe:	bf00      	nop
 8007d00:	e7fd      	b.n	8007cfe <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d08:	6850      	ldr	r0, [r2, #4]
 8007d0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d0c:	6892      	ldr	r2, [r2, #8]
 8007d0e:	4611      	mov	r1, r2
 8007d10:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	f2c0 80b2 	blt.w	8007e7e <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d20:	695b      	ldr	r3, [r3, #20]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d004      	beq.n	8007d30 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d28:	3304      	adds	r3, #4
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f7fd fcfa 	bl	8005724 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d30:	463b      	mov	r3, r7
 8007d32:	4618      	mov	r0, r3
 8007d34:	f7ff ff68 	bl	8007c08 <prvSampleTimeNow>
 8007d38:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2b09      	cmp	r3, #9
 8007d3e:	f200 809b 	bhi.w	8007e78 <prvProcessReceivedCommands+0x1ac>
 8007d42:	a201      	add	r2, pc, #4	@ (adr r2, 8007d48 <prvProcessReceivedCommands+0x7c>)
 8007d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d48:	08007d71 	.word	0x08007d71
 8007d4c:	08007d71 	.word	0x08007d71
 8007d50:	08007d71 	.word	0x08007d71
 8007d54:	08007deb 	.word	0x08007deb
 8007d58:	08007dff 	.word	0x08007dff
 8007d5c:	08007e4f 	.word	0x08007e4f
 8007d60:	08007d71 	.word	0x08007d71
 8007d64:	08007d71 	.word	0x08007d71
 8007d68:	08007deb 	.word	0x08007deb
 8007d6c:	08007dff 	.word	0x08007dff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d76:	f043 0301 	orr.w	r3, r3, #1
 8007d7a:	b2da      	uxtb	r2, r3
 8007d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007d82:	68ba      	ldr	r2, [r7, #8]
 8007d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d86:	699b      	ldr	r3, [r3, #24]
 8007d88:	18d1      	adds	r1, r2, r3
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d90:	f7ff ff5a 	bl	8007c48 <prvInsertTimerInActiveList>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d070      	beq.n	8007e7c <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
 8007d9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007da0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007da8:	f003 0304 	and.w	r3, r3, #4
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d065      	beq.n	8007e7c <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007db0:	68ba      	ldr	r2, [r7, #8]
 8007db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db4:	699b      	ldr	r3, [r3, #24]
 8007db6:	441a      	add	r2, r3
 8007db8:	2300      	movs	r3, #0
 8007dba:	9300      	str	r3, [sp, #0]
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dc2:	f7ff fdfb 	bl	80079bc <xTimerGenericCommand>
 8007dc6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007dc8:	6a3b      	ldr	r3, [r7, #32]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d156      	bne.n	8007e7c <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8007dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd2:	b672      	cpsid	i
 8007dd4:	f383 8811 	msr	BASEPRI, r3
 8007dd8:	f3bf 8f6f 	isb	sy
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	b662      	cpsie	i
 8007de2:	61bb      	str	r3, [r7, #24]
}
 8007de4:	bf00      	nop
 8007de6:	bf00      	nop
 8007de8:	e7fd      	b.n	8007de6 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007df0:	f023 0301 	bic.w	r3, r3, #1
 8007df4:	b2da      	uxtb	r2, r3
 8007df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007dfc:	e03f      	b.n	8007e7e <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e04:	f043 0301 	orr.w	r3, r3, #1
 8007e08:	b2da      	uxtb	r2, r3
 8007e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007e10:	68ba      	ldr	r2, [r7, #8]
 8007e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e14:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e18:	699b      	ldr	r3, [r3, #24]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d10d      	bne.n	8007e3a <prvProcessReceivedCommands+0x16e>
	__asm volatile
 8007e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e22:	b672      	cpsid	i
 8007e24:	f383 8811 	msr	BASEPRI, r3
 8007e28:	f3bf 8f6f 	isb	sy
 8007e2c:	f3bf 8f4f 	dsb	sy
 8007e30:	b662      	cpsie	i
 8007e32:	617b      	str	r3, [r7, #20]
}
 8007e34:	bf00      	nop
 8007e36:	bf00      	nop
 8007e38:	e7fd      	b.n	8007e36 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3c:	699a      	ldr	r2, [r3, #24]
 8007e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e40:	18d1      	adds	r1, r2, r3
 8007e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e48:	f7ff fefe 	bl	8007c48 <prvInsertTimerInActiveList>
					break;
 8007e4c:	e017      	b.n	8007e7e <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e54:	f003 0302 	and.w	r3, r3, #2
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d103      	bne.n	8007e64 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8007e5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e5e:	f000 fbd1 	bl	8008604 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007e62:	e00c      	b.n	8007e7e <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e6a:	f023 0301 	bic.w	r3, r3, #1
 8007e6e:	b2da      	uxtb	r2, r3
 8007e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007e76:	e002      	b.n	8007e7e <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8007e78:	bf00      	nop
 8007e7a:	e000      	b.n	8007e7e <prvProcessReceivedCommands+0x1b2>
					break;
 8007e7c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e7e:	4b08      	ldr	r3, [pc, #32]	@ (8007ea0 <prvProcessReceivedCommands+0x1d4>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	1d39      	adds	r1, r7, #4
 8007e84:	2200      	movs	r2, #0
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7fe f88c 	bl	8005fa4 <xQueueReceive>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f47f af20 	bne.w	8007cd4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007e94:	bf00      	nop
 8007e96:	bf00      	nop
 8007e98:	3730      	adds	r7, #48	@ 0x30
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
 8007e9e:	bf00      	nop
 8007ea0:	20001720 	.word	0x20001720

08007ea4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b088      	sub	sp, #32
 8007ea8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007eaa:	e04b      	b.n	8007f44 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007eac:	4b2f      	ldr	r3, [pc, #188]	@ (8007f6c <prvSwitchTimerLists+0xc8>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eb6:	4b2d      	ldr	r3, [pc, #180]	@ (8007f6c <prvSwitchTimerLists+0xc8>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	68db      	ldr	r3, [r3, #12]
 8007ebe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	3304      	adds	r3, #4
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f7fd fc2d 	bl	8005724 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6a1b      	ldr	r3, [r3, #32]
 8007ece:	68f8      	ldr	r0, [r7, #12]
 8007ed0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ed8:	f003 0304 	and.w	r3, r3, #4
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d031      	beq.n	8007f44 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	699b      	ldr	r3, [r3, #24]
 8007ee4:	693a      	ldr	r2, [r7, #16]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007eea:	68ba      	ldr	r2, [r7, #8]
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	d90e      	bls.n	8007f10 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	68ba      	ldr	r2, [r7, #8]
 8007ef6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	68fa      	ldr	r2, [r7, #12]
 8007efc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007efe:	4b1b      	ldr	r3, [pc, #108]	@ (8007f6c <prvSwitchTimerLists+0xc8>)
 8007f00:	681a      	ldr	r2, [r3, #0]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	3304      	adds	r3, #4
 8007f06:	4619      	mov	r1, r3
 8007f08:	4610      	mov	r0, r2
 8007f0a:	f7fd fbd2 	bl	80056b2 <vListInsert>
 8007f0e:	e019      	b.n	8007f44 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007f10:	2300      	movs	r3, #0
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	2300      	movs	r3, #0
 8007f16:	693a      	ldr	r2, [r7, #16]
 8007f18:	2100      	movs	r1, #0
 8007f1a:	68f8      	ldr	r0, [r7, #12]
 8007f1c:	f7ff fd4e 	bl	80079bc <xTimerGenericCommand>
 8007f20:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10d      	bne.n	8007f44 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8007f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f2c:	b672      	cpsid	i
 8007f2e:	f383 8811 	msr	BASEPRI, r3
 8007f32:	f3bf 8f6f 	isb	sy
 8007f36:	f3bf 8f4f 	dsb	sy
 8007f3a:	b662      	cpsie	i
 8007f3c:	603b      	str	r3, [r7, #0]
}
 8007f3e:	bf00      	nop
 8007f40:	bf00      	nop
 8007f42:	e7fd      	b.n	8007f40 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007f44:	4b09      	ldr	r3, [pc, #36]	@ (8007f6c <prvSwitchTimerLists+0xc8>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1ae      	bne.n	8007eac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007f4e:	4b07      	ldr	r3, [pc, #28]	@ (8007f6c <prvSwitchTimerLists+0xc8>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007f54:	4b06      	ldr	r3, [pc, #24]	@ (8007f70 <prvSwitchTimerLists+0xcc>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a04      	ldr	r2, [pc, #16]	@ (8007f6c <prvSwitchTimerLists+0xc8>)
 8007f5a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007f5c:	4a04      	ldr	r2, [pc, #16]	@ (8007f70 <prvSwitchTimerLists+0xcc>)
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	6013      	str	r3, [r2, #0]
}
 8007f62:	bf00      	nop
 8007f64:	3718      	adds	r7, #24
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}
 8007f6a:	bf00      	nop
 8007f6c:	20001718 	.word	0x20001718
 8007f70:	2000171c 	.word	0x2000171c

08007f74 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b082      	sub	sp, #8
 8007f78:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007f7a:	f000 f947 	bl	800820c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007f7e:	4b15      	ldr	r3, [pc, #84]	@ (8007fd4 <prvCheckForValidListAndQueue+0x60>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d120      	bne.n	8007fc8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007f86:	4814      	ldr	r0, [pc, #80]	@ (8007fd8 <prvCheckForValidListAndQueue+0x64>)
 8007f88:	f7fd fb42 	bl	8005610 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007f8c:	4813      	ldr	r0, [pc, #76]	@ (8007fdc <prvCheckForValidListAndQueue+0x68>)
 8007f8e:	f7fd fb3f 	bl	8005610 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007f92:	4b13      	ldr	r3, [pc, #76]	@ (8007fe0 <prvCheckForValidListAndQueue+0x6c>)
 8007f94:	4a10      	ldr	r2, [pc, #64]	@ (8007fd8 <prvCheckForValidListAndQueue+0x64>)
 8007f96:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007f98:	4b12      	ldr	r3, [pc, #72]	@ (8007fe4 <prvCheckForValidListAndQueue+0x70>)
 8007f9a:	4a10      	ldr	r2, [pc, #64]	@ (8007fdc <prvCheckForValidListAndQueue+0x68>)
 8007f9c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	9300      	str	r3, [sp, #0]
 8007fa2:	4b11      	ldr	r3, [pc, #68]	@ (8007fe8 <prvCheckForValidListAndQueue+0x74>)
 8007fa4:	4a11      	ldr	r2, [pc, #68]	@ (8007fec <prvCheckForValidListAndQueue+0x78>)
 8007fa6:	2110      	movs	r1, #16
 8007fa8:	200a      	movs	r0, #10
 8007faa:	f7fd fc51 	bl	8005850 <xQueueGenericCreateStatic>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	4a08      	ldr	r2, [pc, #32]	@ (8007fd4 <prvCheckForValidListAndQueue+0x60>)
 8007fb2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007fb4:	4b07      	ldr	r3, [pc, #28]	@ (8007fd4 <prvCheckForValidListAndQueue+0x60>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d005      	beq.n	8007fc8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007fbc:	4b05      	ldr	r3, [pc, #20]	@ (8007fd4 <prvCheckForValidListAndQueue+0x60>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	490b      	ldr	r1, [pc, #44]	@ (8007ff0 <prvCheckForValidListAndQueue+0x7c>)
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f7fe fbc4 	bl	8006750 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007fc8:	f000 f956 	bl	8008278 <vPortExitCritical>
}
 8007fcc:	bf00      	nop
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	20001720 	.word	0x20001720
 8007fd8:	200016f0 	.word	0x200016f0
 8007fdc:	20001704 	.word	0x20001704
 8007fe0:	20001718 	.word	0x20001718
 8007fe4:	2000171c 	.word	0x2000171c
 8007fe8:	200017cc 	.word	0x200017cc
 8007fec:	2000172c 	.word	0x2000172c
 8007ff0:	080092d8 	.word	0x080092d8

08007ff4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	60b9      	str	r1, [r7, #8]
 8007ffe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	3b04      	subs	r3, #4
 8008004:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800800c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	3b04      	subs	r3, #4
 8008012:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	f023 0201 	bic.w	r2, r3, #1
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	3b04      	subs	r3, #4
 8008022:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008024:	4a0c      	ldr	r2, [pc, #48]	@ (8008058 <pxPortInitialiseStack+0x64>)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	3b14      	subs	r3, #20
 800802e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008030:	687a      	ldr	r2, [r7, #4]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	3b04      	subs	r3, #4
 800803a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f06f 0202 	mvn.w	r2, #2
 8008042:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	3b20      	subs	r3, #32
 8008048:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800804a:	68fb      	ldr	r3, [r7, #12]
}
 800804c:	4618      	mov	r0, r3
 800804e:	3714      	adds	r7, #20
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr
 8008058:	0800805d 	.word	0x0800805d

0800805c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008062:	2300      	movs	r3, #0
 8008064:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008066:	4b15      	ldr	r3, [pc, #84]	@ (80080bc <prvTaskExitError+0x60>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800806e:	d00d      	beq.n	800808c <prvTaskExitError+0x30>
	__asm volatile
 8008070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008074:	b672      	cpsid	i
 8008076:	f383 8811 	msr	BASEPRI, r3
 800807a:	f3bf 8f6f 	isb	sy
 800807e:	f3bf 8f4f 	dsb	sy
 8008082:	b662      	cpsie	i
 8008084:	60fb      	str	r3, [r7, #12]
}
 8008086:	bf00      	nop
 8008088:	bf00      	nop
 800808a:	e7fd      	b.n	8008088 <prvTaskExitError+0x2c>
	__asm volatile
 800808c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008090:	b672      	cpsid	i
 8008092:	f383 8811 	msr	BASEPRI, r3
 8008096:	f3bf 8f6f 	isb	sy
 800809a:	f3bf 8f4f 	dsb	sy
 800809e:	b662      	cpsie	i
 80080a0:	60bb      	str	r3, [r7, #8]
}
 80080a2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80080a4:	bf00      	nop
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d0fc      	beq.n	80080a6 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80080ac:	bf00      	nop
 80080ae:	bf00      	nop
 80080b0:	3714      	adds	r7, #20
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	2000000c 	.word	0x2000000c

080080c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80080c0:	4b07      	ldr	r3, [pc, #28]	@ (80080e0 <pxCurrentTCBConst2>)
 80080c2:	6819      	ldr	r1, [r3, #0]
 80080c4:	6808      	ldr	r0, [r1, #0]
 80080c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ca:	f380 8809 	msr	PSP, r0
 80080ce:	f3bf 8f6f 	isb	sy
 80080d2:	f04f 0000 	mov.w	r0, #0
 80080d6:	f380 8811 	msr	BASEPRI, r0
 80080da:	4770      	bx	lr
 80080dc:	f3af 8000 	nop.w

080080e0 <pxCurrentTCBConst2>:
 80080e0:	200011f0 	.word	0x200011f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80080e4:	bf00      	nop
 80080e6:	bf00      	nop

080080e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80080e8:	4808      	ldr	r0, [pc, #32]	@ (800810c <prvPortStartFirstTask+0x24>)
 80080ea:	6800      	ldr	r0, [r0, #0]
 80080ec:	6800      	ldr	r0, [r0, #0]
 80080ee:	f380 8808 	msr	MSP, r0
 80080f2:	f04f 0000 	mov.w	r0, #0
 80080f6:	f380 8814 	msr	CONTROL, r0
 80080fa:	b662      	cpsie	i
 80080fc:	b661      	cpsie	f
 80080fe:	f3bf 8f4f 	dsb	sy
 8008102:	f3bf 8f6f 	isb	sy
 8008106:	df00      	svc	0
 8008108:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800810a:	bf00      	nop
 800810c:	e000ed08 	.word	0xe000ed08

08008110 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008116:	4b37      	ldr	r3, [pc, #220]	@ (80081f4 <xPortStartScheduler+0xe4>)
 8008118:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	781b      	ldrb	r3, [r3, #0]
 800811e:	b2db      	uxtb	r3, r3
 8008120:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	22ff      	movs	r2, #255	@ 0xff
 8008126:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	b2db      	uxtb	r3, r3
 800812e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008130:	78fb      	ldrb	r3, [r7, #3]
 8008132:	b2db      	uxtb	r3, r3
 8008134:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008138:	b2da      	uxtb	r2, r3
 800813a:	4b2f      	ldr	r3, [pc, #188]	@ (80081f8 <xPortStartScheduler+0xe8>)
 800813c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800813e:	4b2f      	ldr	r3, [pc, #188]	@ (80081fc <xPortStartScheduler+0xec>)
 8008140:	2207      	movs	r2, #7
 8008142:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008144:	e009      	b.n	800815a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008146:	4b2d      	ldr	r3, [pc, #180]	@ (80081fc <xPortStartScheduler+0xec>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	3b01      	subs	r3, #1
 800814c:	4a2b      	ldr	r2, [pc, #172]	@ (80081fc <xPortStartScheduler+0xec>)
 800814e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008150:	78fb      	ldrb	r3, [r7, #3]
 8008152:	b2db      	uxtb	r3, r3
 8008154:	005b      	lsls	r3, r3, #1
 8008156:	b2db      	uxtb	r3, r3
 8008158:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800815a:	78fb      	ldrb	r3, [r7, #3]
 800815c:	b2db      	uxtb	r3, r3
 800815e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008162:	2b80      	cmp	r3, #128	@ 0x80
 8008164:	d0ef      	beq.n	8008146 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008166:	4b25      	ldr	r3, [pc, #148]	@ (80081fc <xPortStartScheduler+0xec>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f1c3 0307 	rsb	r3, r3, #7
 800816e:	2b04      	cmp	r3, #4
 8008170:	d00d      	beq.n	800818e <xPortStartScheduler+0x7e>
	__asm volatile
 8008172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008176:	b672      	cpsid	i
 8008178:	f383 8811 	msr	BASEPRI, r3
 800817c:	f3bf 8f6f 	isb	sy
 8008180:	f3bf 8f4f 	dsb	sy
 8008184:	b662      	cpsie	i
 8008186:	60bb      	str	r3, [r7, #8]
}
 8008188:	bf00      	nop
 800818a:	bf00      	nop
 800818c:	e7fd      	b.n	800818a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800818e:	4b1b      	ldr	r3, [pc, #108]	@ (80081fc <xPortStartScheduler+0xec>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	021b      	lsls	r3, r3, #8
 8008194:	4a19      	ldr	r2, [pc, #100]	@ (80081fc <xPortStartScheduler+0xec>)
 8008196:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008198:	4b18      	ldr	r3, [pc, #96]	@ (80081fc <xPortStartScheduler+0xec>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80081a0:	4a16      	ldr	r2, [pc, #88]	@ (80081fc <xPortStartScheduler+0xec>)
 80081a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	b2da      	uxtb	r2, r3
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80081ac:	4b14      	ldr	r3, [pc, #80]	@ (8008200 <xPortStartScheduler+0xf0>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a13      	ldr	r2, [pc, #76]	@ (8008200 <xPortStartScheduler+0xf0>)
 80081b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80081b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80081b8:	4b11      	ldr	r3, [pc, #68]	@ (8008200 <xPortStartScheduler+0xf0>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a10      	ldr	r2, [pc, #64]	@ (8008200 <xPortStartScheduler+0xf0>)
 80081be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80081c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80081c4:	f000 f8dc 	bl	8008380 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80081c8:	4b0e      	ldr	r3, [pc, #56]	@ (8008204 <xPortStartScheduler+0xf4>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80081ce:	f000 f8fb 	bl	80083c8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80081d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008208 <xPortStartScheduler+0xf8>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008208 <xPortStartScheduler+0xf8>)
 80081d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80081dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80081de:	f7ff ff83 	bl	80080e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80081e2:	f7fe ff29 	bl	8007038 <vTaskSwitchContext>
	prvTaskExitError();
 80081e6:	f7ff ff39 	bl	800805c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3710      	adds	r7, #16
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}
 80081f4:	e000e400 	.word	0xe000e400
 80081f8:	2000181c 	.word	0x2000181c
 80081fc:	20001820 	.word	0x20001820
 8008200:	e000ed20 	.word	0xe000ed20
 8008204:	2000000c 	.word	0x2000000c
 8008208:	e000ef34 	.word	0xe000ef34

0800820c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
	__asm volatile
 8008212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008216:	b672      	cpsid	i
 8008218:	f383 8811 	msr	BASEPRI, r3
 800821c:	f3bf 8f6f 	isb	sy
 8008220:	f3bf 8f4f 	dsb	sy
 8008224:	b662      	cpsie	i
 8008226:	607b      	str	r3, [r7, #4]
}
 8008228:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800822a:	4b11      	ldr	r3, [pc, #68]	@ (8008270 <vPortEnterCritical+0x64>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	3301      	adds	r3, #1
 8008230:	4a0f      	ldr	r2, [pc, #60]	@ (8008270 <vPortEnterCritical+0x64>)
 8008232:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008234:	4b0e      	ldr	r3, [pc, #56]	@ (8008270 <vPortEnterCritical+0x64>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	2b01      	cmp	r3, #1
 800823a:	d112      	bne.n	8008262 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800823c:	4b0d      	ldr	r3, [pc, #52]	@ (8008274 <vPortEnterCritical+0x68>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	b2db      	uxtb	r3, r3
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00d      	beq.n	8008262 <vPortEnterCritical+0x56>
	__asm volatile
 8008246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824a:	b672      	cpsid	i
 800824c:	f383 8811 	msr	BASEPRI, r3
 8008250:	f3bf 8f6f 	isb	sy
 8008254:	f3bf 8f4f 	dsb	sy
 8008258:	b662      	cpsie	i
 800825a:	603b      	str	r3, [r7, #0]
}
 800825c:	bf00      	nop
 800825e:	bf00      	nop
 8008260:	e7fd      	b.n	800825e <vPortEnterCritical+0x52>
	}
}
 8008262:	bf00      	nop
 8008264:	370c      	adds	r7, #12
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr
 800826e:	bf00      	nop
 8008270:	2000000c 	.word	0x2000000c
 8008274:	e000ed04 	.word	0xe000ed04

08008278 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800827e:	4b13      	ldr	r3, [pc, #76]	@ (80082cc <vPortExitCritical+0x54>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d10d      	bne.n	80082a2 <vPortExitCritical+0x2a>
	__asm volatile
 8008286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800828a:	b672      	cpsid	i
 800828c:	f383 8811 	msr	BASEPRI, r3
 8008290:	f3bf 8f6f 	isb	sy
 8008294:	f3bf 8f4f 	dsb	sy
 8008298:	b662      	cpsie	i
 800829a:	607b      	str	r3, [r7, #4]
}
 800829c:	bf00      	nop
 800829e:	bf00      	nop
 80082a0:	e7fd      	b.n	800829e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80082a2:	4b0a      	ldr	r3, [pc, #40]	@ (80082cc <vPortExitCritical+0x54>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	3b01      	subs	r3, #1
 80082a8:	4a08      	ldr	r2, [pc, #32]	@ (80082cc <vPortExitCritical+0x54>)
 80082aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80082ac:	4b07      	ldr	r3, [pc, #28]	@ (80082cc <vPortExitCritical+0x54>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d105      	bne.n	80082c0 <vPortExitCritical+0x48>
 80082b4:	2300      	movs	r3, #0
 80082b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	f383 8811 	msr	BASEPRI, r3
}
 80082be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr
 80082cc:	2000000c 	.word	0x2000000c

080082d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80082d0:	f3ef 8009 	mrs	r0, PSP
 80082d4:	f3bf 8f6f 	isb	sy
 80082d8:	4b15      	ldr	r3, [pc, #84]	@ (8008330 <pxCurrentTCBConst>)
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	f01e 0f10 	tst.w	lr, #16
 80082e0:	bf08      	it	eq
 80082e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80082e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ea:	6010      	str	r0, [r2, #0]
 80082ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80082f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80082f4:	b672      	cpsid	i
 80082f6:	f380 8811 	msr	BASEPRI, r0
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	f3bf 8f6f 	isb	sy
 8008302:	b662      	cpsie	i
 8008304:	f7fe fe98 	bl	8007038 <vTaskSwitchContext>
 8008308:	f04f 0000 	mov.w	r0, #0
 800830c:	f380 8811 	msr	BASEPRI, r0
 8008310:	bc09      	pop	{r0, r3}
 8008312:	6819      	ldr	r1, [r3, #0]
 8008314:	6808      	ldr	r0, [r1, #0]
 8008316:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800831a:	f01e 0f10 	tst.w	lr, #16
 800831e:	bf08      	it	eq
 8008320:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008324:	f380 8809 	msr	PSP, r0
 8008328:	f3bf 8f6f 	isb	sy
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop

08008330 <pxCurrentTCBConst>:
 8008330:	200011f0 	.word	0x200011f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008334:	bf00      	nop
 8008336:	bf00      	nop

08008338 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b082      	sub	sp, #8
 800833c:	af00      	add	r7, sp, #0
	__asm volatile
 800833e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008342:	b672      	cpsid	i
 8008344:	f383 8811 	msr	BASEPRI, r3
 8008348:	f3bf 8f6f 	isb	sy
 800834c:	f3bf 8f4f 	dsb	sy
 8008350:	b662      	cpsie	i
 8008352:	607b      	str	r3, [r7, #4]
}
 8008354:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008356:	f7fe fdb3 	bl	8006ec0 <xTaskIncrementTick>
 800835a:	4603      	mov	r3, r0
 800835c:	2b00      	cmp	r3, #0
 800835e:	d003      	beq.n	8008368 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008360:	4b06      	ldr	r3, [pc, #24]	@ (800837c <SysTick_Handler+0x44>)
 8008362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008366:	601a      	str	r2, [r3, #0]
 8008368:	2300      	movs	r3, #0
 800836a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	f383 8811 	msr	BASEPRI, r3
}
 8008372:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008374:	bf00      	nop
 8008376:	3708      	adds	r7, #8
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}
 800837c:	e000ed04 	.word	0xe000ed04

08008380 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008380:	b480      	push	{r7}
 8008382:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008384:	4b0b      	ldr	r3, [pc, #44]	@ (80083b4 <vPortSetupTimerInterrupt+0x34>)
 8008386:	2200      	movs	r2, #0
 8008388:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800838a:	4b0b      	ldr	r3, [pc, #44]	@ (80083b8 <vPortSetupTimerInterrupt+0x38>)
 800838c:	2200      	movs	r2, #0
 800838e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008390:	4b0a      	ldr	r3, [pc, #40]	@ (80083bc <vPortSetupTimerInterrupt+0x3c>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a0a      	ldr	r2, [pc, #40]	@ (80083c0 <vPortSetupTimerInterrupt+0x40>)
 8008396:	fba2 2303 	umull	r2, r3, r2, r3
 800839a:	099b      	lsrs	r3, r3, #6
 800839c:	4a09      	ldr	r2, [pc, #36]	@ (80083c4 <vPortSetupTimerInterrupt+0x44>)
 800839e:	3b01      	subs	r3, #1
 80083a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80083a2:	4b04      	ldr	r3, [pc, #16]	@ (80083b4 <vPortSetupTimerInterrupt+0x34>)
 80083a4:	2207      	movs	r2, #7
 80083a6:	601a      	str	r2, [r3, #0]
}
 80083a8:	bf00      	nop
 80083aa:	46bd      	mov	sp, r7
 80083ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b0:	4770      	bx	lr
 80083b2:	bf00      	nop
 80083b4:	e000e010 	.word	0xe000e010
 80083b8:	e000e018 	.word	0xe000e018
 80083bc:	20000000 	.word	0x20000000
 80083c0:	10624dd3 	.word	0x10624dd3
 80083c4:	e000e014 	.word	0xe000e014

080083c8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80083c8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80083d8 <vPortEnableVFP+0x10>
 80083cc:	6801      	ldr	r1, [r0, #0]
 80083ce:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80083d2:	6001      	str	r1, [r0, #0]
 80083d4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80083d6:	bf00      	nop
 80083d8:	e000ed88 	.word	0xe000ed88

080083dc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80083dc:	b480      	push	{r7}
 80083de:	b085      	sub	sp, #20
 80083e0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80083e2:	f3ef 8305 	mrs	r3, IPSR
 80083e6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	2b0f      	cmp	r3, #15
 80083ec:	d917      	bls.n	800841e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80083ee:	4a1a      	ldr	r2, [pc, #104]	@ (8008458 <vPortValidateInterruptPriority+0x7c>)
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	4413      	add	r3, r2
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80083f8:	4b18      	ldr	r3, [pc, #96]	@ (800845c <vPortValidateInterruptPriority+0x80>)
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	7afa      	ldrb	r2, [r7, #11]
 80083fe:	429a      	cmp	r2, r3
 8008400:	d20d      	bcs.n	800841e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8008402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008406:	b672      	cpsid	i
 8008408:	f383 8811 	msr	BASEPRI, r3
 800840c:	f3bf 8f6f 	isb	sy
 8008410:	f3bf 8f4f 	dsb	sy
 8008414:	b662      	cpsie	i
 8008416:	607b      	str	r3, [r7, #4]
}
 8008418:	bf00      	nop
 800841a:	bf00      	nop
 800841c:	e7fd      	b.n	800841a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800841e:	4b10      	ldr	r3, [pc, #64]	@ (8008460 <vPortValidateInterruptPriority+0x84>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008426:	4b0f      	ldr	r3, [pc, #60]	@ (8008464 <vPortValidateInterruptPriority+0x88>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	429a      	cmp	r2, r3
 800842c:	d90d      	bls.n	800844a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008432:	b672      	cpsid	i
 8008434:	f383 8811 	msr	BASEPRI, r3
 8008438:	f3bf 8f6f 	isb	sy
 800843c:	f3bf 8f4f 	dsb	sy
 8008440:	b662      	cpsie	i
 8008442:	603b      	str	r3, [r7, #0]
}
 8008444:	bf00      	nop
 8008446:	bf00      	nop
 8008448:	e7fd      	b.n	8008446 <vPortValidateInterruptPriority+0x6a>
	}
 800844a:	bf00      	nop
 800844c:	3714      	adds	r7, #20
 800844e:	46bd      	mov	sp, r7
 8008450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008454:	4770      	bx	lr
 8008456:	bf00      	nop
 8008458:	e000e3f0 	.word	0xe000e3f0
 800845c:	2000181c 	.word	0x2000181c
 8008460:	e000ed0c 	.word	0xe000ed0c
 8008464:	20001820 	.word	0x20001820

08008468 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b08a      	sub	sp, #40	@ 0x28
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008470:	2300      	movs	r3, #0
 8008472:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008474:	f7fe fc66 	bl	8006d44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008478:	4b5d      	ldr	r3, [pc, #372]	@ (80085f0 <pvPortMalloc+0x188>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d101      	bne.n	8008484 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008480:	f000 f920 	bl	80086c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008484:	4b5b      	ldr	r3, [pc, #364]	@ (80085f4 <pvPortMalloc+0x18c>)
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4013      	ands	r3, r2
 800848c:	2b00      	cmp	r3, #0
 800848e:	f040 8094 	bne.w	80085ba <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d020      	beq.n	80084da <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8008498:	2208      	movs	r2, #8
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	4413      	add	r3, r2
 800849e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d017      	beq.n	80084da <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f023 0307 	bic.w	r3, r3, #7
 80084b0:	3308      	adds	r3, #8
 80084b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f003 0307 	and.w	r3, r3, #7
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00d      	beq.n	80084da <pvPortMalloc+0x72>
	__asm volatile
 80084be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c2:	b672      	cpsid	i
 80084c4:	f383 8811 	msr	BASEPRI, r3
 80084c8:	f3bf 8f6f 	isb	sy
 80084cc:	f3bf 8f4f 	dsb	sy
 80084d0:	b662      	cpsie	i
 80084d2:	617b      	str	r3, [r7, #20]
}
 80084d4:	bf00      	nop
 80084d6:	bf00      	nop
 80084d8:	e7fd      	b.n	80084d6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d06c      	beq.n	80085ba <pvPortMalloc+0x152>
 80084e0:	4b45      	ldr	r3, [pc, #276]	@ (80085f8 <pvPortMalloc+0x190>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	687a      	ldr	r2, [r7, #4]
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d867      	bhi.n	80085ba <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80084ea:	4b44      	ldr	r3, [pc, #272]	@ (80085fc <pvPortMalloc+0x194>)
 80084ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80084ee:	4b43      	ldr	r3, [pc, #268]	@ (80085fc <pvPortMalloc+0x194>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80084f4:	e004      	b.n	8008500 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80084f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80084fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	429a      	cmp	r2, r3
 8008508:	d903      	bls.n	8008512 <pvPortMalloc+0xaa>
 800850a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d1f1      	bne.n	80084f6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008512:	4b37      	ldr	r3, [pc, #220]	@ (80085f0 <pvPortMalloc+0x188>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008518:	429a      	cmp	r2, r3
 800851a:	d04e      	beq.n	80085ba <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800851c:	6a3b      	ldr	r3, [r7, #32]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	2208      	movs	r2, #8
 8008522:	4413      	add	r3, r2
 8008524:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	6a3b      	ldr	r3, [r7, #32]
 800852c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800852e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008530:	685a      	ldr	r2, [r3, #4]
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	1ad2      	subs	r2, r2, r3
 8008536:	2308      	movs	r3, #8
 8008538:	005b      	lsls	r3, r3, #1
 800853a:	429a      	cmp	r2, r3
 800853c:	d922      	bls.n	8008584 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800853e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4413      	add	r3, r2
 8008544:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008546:	69bb      	ldr	r3, [r7, #24]
 8008548:	f003 0307 	and.w	r3, r3, #7
 800854c:	2b00      	cmp	r3, #0
 800854e:	d00d      	beq.n	800856c <pvPortMalloc+0x104>
	__asm volatile
 8008550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008554:	b672      	cpsid	i
 8008556:	f383 8811 	msr	BASEPRI, r3
 800855a:	f3bf 8f6f 	isb	sy
 800855e:	f3bf 8f4f 	dsb	sy
 8008562:	b662      	cpsie	i
 8008564:	613b      	str	r3, [r7, #16]
}
 8008566:	bf00      	nop
 8008568:	bf00      	nop
 800856a:	e7fd      	b.n	8008568 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800856c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800856e:	685a      	ldr	r2, [r3, #4]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	1ad2      	subs	r2, r2, r3
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800857e:	69b8      	ldr	r0, [r7, #24]
 8008580:	f000 f902 	bl	8008788 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008584:	4b1c      	ldr	r3, [pc, #112]	@ (80085f8 <pvPortMalloc+0x190>)
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	4a1a      	ldr	r2, [pc, #104]	@ (80085f8 <pvPortMalloc+0x190>)
 8008590:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008592:	4b19      	ldr	r3, [pc, #100]	@ (80085f8 <pvPortMalloc+0x190>)
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	4b1a      	ldr	r3, [pc, #104]	@ (8008600 <pvPortMalloc+0x198>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	429a      	cmp	r2, r3
 800859c:	d203      	bcs.n	80085a6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800859e:	4b16      	ldr	r3, [pc, #88]	@ (80085f8 <pvPortMalloc+0x190>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a17      	ldr	r2, [pc, #92]	@ (8008600 <pvPortMalloc+0x198>)
 80085a4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80085a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a8:	685a      	ldr	r2, [r3, #4]
 80085aa:	4b12      	ldr	r3, [pc, #72]	@ (80085f4 <pvPortMalloc+0x18c>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	431a      	orrs	r2, r3
 80085b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80085b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b6:	2200      	movs	r2, #0
 80085b8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80085ba:	f7fe fbd1 	bl	8006d60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	f003 0307 	and.w	r3, r3, #7
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d00d      	beq.n	80085e4 <pvPortMalloc+0x17c>
	__asm volatile
 80085c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085cc:	b672      	cpsid	i
 80085ce:	f383 8811 	msr	BASEPRI, r3
 80085d2:	f3bf 8f6f 	isb	sy
 80085d6:	f3bf 8f4f 	dsb	sy
 80085da:	b662      	cpsie	i
 80085dc:	60fb      	str	r3, [r7, #12]
}
 80085de:	bf00      	nop
 80085e0:	bf00      	nop
 80085e2:	e7fd      	b.n	80085e0 <pvPortMalloc+0x178>
	return pvReturn;
 80085e4:	69fb      	ldr	r3, [r7, #28]
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3728      	adds	r7, #40	@ 0x28
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	2000542c 	.word	0x2000542c
 80085f4:	20005438 	.word	0x20005438
 80085f8:	20005430 	.word	0x20005430
 80085fc:	20005424 	.word	0x20005424
 8008600:	20005434 	.word	0x20005434

08008604 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b086      	sub	sp, #24
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d04e      	beq.n	80086b4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008616:	2308      	movs	r3, #8
 8008618:	425b      	negs	r3, r3
 800861a:	697a      	ldr	r2, [r7, #20]
 800861c:	4413      	add	r3, r2
 800861e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	685a      	ldr	r2, [r3, #4]
 8008628:	4b24      	ldr	r3, [pc, #144]	@ (80086bc <vPortFree+0xb8>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4013      	ands	r3, r2
 800862e:	2b00      	cmp	r3, #0
 8008630:	d10d      	bne.n	800864e <vPortFree+0x4a>
	__asm volatile
 8008632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008636:	b672      	cpsid	i
 8008638:	f383 8811 	msr	BASEPRI, r3
 800863c:	f3bf 8f6f 	isb	sy
 8008640:	f3bf 8f4f 	dsb	sy
 8008644:	b662      	cpsie	i
 8008646:	60fb      	str	r3, [r7, #12]
}
 8008648:	bf00      	nop
 800864a:	bf00      	nop
 800864c:	e7fd      	b.n	800864a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800864e:	693b      	ldr	r3, [r7, #16]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d00d      	beq.n	8008672 <vPortFree+0x6e>
	__asm volatile
 8008656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800865a:	b672      	cpsid	i
 800865c:	f383 8811 	msr	BASEPRI, r3
 8008660:	f3bf 8f6f 	isb	sy
 8008664:	f3bf 8f4f 	dsb	sy
 8008668:	b662      	cpsie	i
 800866a:	60bb      	str	r3, [r7, #8]
}
 800866c:	bf00      	nop
 800866e:	bf00      	nop
 8008670:	e7fd      	b.n	800866e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	685a      	ldr	r2, [r3, #4]
 8008676:	4b11      	ldr	r3, [pc, #68]	@ (80086bc <vPortFree+0xb8>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4013      	ands	r3, r2
 800867c:	2b00      	cmp	r3, #0
 800867e:	d019      	beq.n	80086b4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d115      	bne.n	80086b4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	685a      	ldr	r2, [r3, #4]
 800868c:	4b0b      	ldr	r3, [pc, #44]	@ (80086bc <vPortFree+0xb8>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	43db      	mvns	r3, r3
 8008692:	401a      	ands	r2, r3
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008698:	f7fe fb54 	bl	8006d44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	685a      	ldr	r2, [r3, #4]
 80086a0:	4b07      	ldr	r3, [pc, #28]	@ (80086c0 <vPortFree+0xbc>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4413      	add	r3, r2
 80086a6:	4a06      	ldr	r2, [pc, #24]	@ (80086c0 <vPortFree+0xbc>)
 80086a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80086aa:	6938      	ldr	r0, [r7, #16]
 80086ac:	f000 f86c 	bl	8008788 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80086b0:	f7fe fb56 	bl	8006d60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80086b4:	bf00      	nop
 80086b6:	3718      	adds	r7, #24
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}
 80086bc:	20005438 	.word	0x20005438
 80086c0:	20005430 	.word	0x20005430

080086c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80086c4:	b480      	push	{r7}
 80086c6:	b085      	sub	sp, #20
 80086c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80086ca:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80086ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80086d0:	4b27      	ldr	r3, [pc, #156]	@ (8008770 <prvHeapInit+0xac>)
 80086d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	f003 0307 	and.w	r3, r3, #7
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d00c      	beq.n	80086f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	3307      	adds	r3, #7
 80086e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f023 0307 	bic.w	r3, r3, #7
 80086ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80086ec:	68ba      	ldr	r2, [r7, #8]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	4a1f      	ldr	r2, [pc, #124]	@ (8008770 <prvHeapInit+0xac>)
 80086f4:	4413      	add	r3, r2
 80086f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80086fc:	4a1d      	ldr	r2, [pc, #116]	@ (8008774 <prvHeapInit+0xb0>)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008702:	4b1c      	ldr	r3, [pc, #112]	@ (8008774 <prvHeapInit+0xb0>)
 8008704:	2200      	movs	r2, #0
 8008706:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	4413      	add	r3, r2
 800870e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008710:	2208      	movs	r2, #8
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	1a9b      	subs	r3, r3, r2
 8008716:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f023 0307 	bic.w	r3, r3, #7
 800871e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	4a15      	ldr	r2, [pc, #84]	@ (8008778 <prvHeapInit+0xb4>)
 8008724:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008726:	4b14      	ldr	r3, [pc, #80]	@ (8008778 <prvHeapInit+0xb4>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	2200      	movs	r2, #0
 800872c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800872e:	4b12      	ldr	r3, [pc, #72]	@ (8008778 <prvHeapInit+0xb4>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	2200      	movs	r2, #0
 8008734:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	68fa      	ldr	r2, [r7, #12]
 800873e:	1ad2      	subs	r2, r2, r3
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008744:	4b0c      	ldr	r3, [pc, #48]	@ (8008778 <prvHeapInit+0xb4>)
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	4a0a      	ldr	r2, [pc, #40]	@ (800877c <prvHeapInit+0xb8>)
 8008752:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	4a09      	ldr	r2, [pc, #36]	@ (8008780 <prvHeapInit+0xbc>)
 800875a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800875c:	4b09      	ldr	r3, [pc, #36]	@ (8008784 <prvHeapInit+0xc0>)
 800875e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008762:	601a      	str	r2, [r3, #0]
}
 8008764:	bf00      	nop
 8008766:	3714      	adds	r7, #20
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr
 8008770:	20001824 	.word	0x20001824
 8008774:	20005424 	.word	0x20005424
 8008778:	2000542c 	.word	0x2000542c
 800877c:	20005434 	.word	0x20005434
 8008780:	20005430 	.word	0x20005430
 8008784:	20005438 	.word	0x20005438

08008788 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008788:	b480      	push	{r7}
 800878a:	b085      	sub	sp, #20
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008790:	4b28      	ldr	r3, [pc, #160]	@ (8008834 <prvInsertBlockIntoFreeList+0xac>)
 8008792:	60fb      	str	r3, [r7, #12]
 8008794:	e002      	b.n	800879c <prvInsertBlockIntoFreeList+0x14>
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	60fb      	str	r3, [r7, #12]
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	687a      	ldr	r2, [r7, #4]
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d8f7      	bhi.n	8008796 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	68ba      	ldr	r2, [r7, #8]
 80087b0:	4413      	add	r3, r2
 80087b2:	687a      	ldr	r2, [r7, #4]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d108      	bne.n	80087ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	685a      	ldr	r2, [r3, #4]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	441a      	add	r2, r3
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	68ba      	ldr	r2, [r7, #8]
 80087d4:	441a      	add	r2, r3
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	429a      	cmp	r2, r3
 80087dc:	d118      	bne.n	8008810 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	4b15      	ldr	r3, [pc, #84]	@ (8008838 <prvInsertBlockIntoFreeList+0xb0>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d00d      	beq.n	8008806 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	685a      	ldr	r2, [r3, #4]
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	441a      	add	r2, r3
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	601a      	str	r2, [r3, #0]
 8008804:	e008      	b.n	8008818 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008806:	4b0c      	ldr	r3, [pc, #48]	@ (8008838 <prvInsertBlockIntoFreeList+0xb0>)
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	601a      	str	r2, [r3, #0]
 800880e:	e003      	b.n	8008818 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681a      	ldr	r2, [r3, #0]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	429a      	cmp	r2, r3
 800881e:	d002      	beq.n	8008826 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008826:	bf00      	nop
 8008828:	3714      	adds	r7, #20
 800882a:	46bd      	mov	sp, r7
 800882c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008830:	4770      	bx	lr
 8008832:	bf00      	nop
 8008834:	20005424 	.word	0x20005424
 8008838:	2000542c 	.word	0x2000542c

0800883c <sniprintf>:
 800883c:	b40c      	push	{r2, r3}
 800883e:	b530      	push	{r4, r5, lr}
 8008840:	4b17      	ldr	r3, [pc, #92]	@ (80088a0 <sniprintf+0x64>)
 8008842:	1e0c      	subs	r4, r1, #0
 8008844:	681d      	ldr	r5, [r3, #0]
 8008846:	b09d      	sub	sp, #116	@ 0x74
 8008848:	da08      	bge.n	800885c <sniprintf+0x20>
 800884a:	238b      	movs	r3, #139	@ 0x8b
 800884c:	602b      	str	r3, [r5, #0]
 800884e:	f04f 30ff 	mov.w	r0, #4294967295
 8008852:	b01d      	add	sp, #116	@ 0x74
 8008854:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008858:	b002      	add	sp, #8
 800885a:	4770      	bx	lr
 800885c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008860:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008864:	bf14      	ite	ne
 8008866:	f104 33ff 	addne.w	r3, r4, #4294967295
 800886a:	4623      	moveq	r3, r4
 800886c:	9304      	str	r3, [sp, #16]
 800886e:	9307      	str	r3, [sp, #28]
 8008870:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008874:	9002      	str	r0, [sp, #8]
 8008876:	9006      	str	r0, [sp, #24]
 8008878:	f8ad 3016 	strh.w	r3, [sp, #22]
 800887c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800887e:	ab21      	add	r3, sp, #132	@ 0x84
 8008880:	a902      	add	r1, sp, #8
 8008882:	4628      	mov	r0, r5
 8008884:	9301      	str	r3, [sp, #4]
 8008886:	f000 f9f9 	bl	8008c7c <_svfiprintf_r>
 800888a:	1c43      	adds	r3, r0, #1
 800888c:	bfbc      	itt	lt
 800888e:	238b      	movlt	r3, #139	@ 0x8b
 8008890:	602b      	strlt	r3, [r5, #0]
 8008892:	2c00      	cmp	r4, #0
 8008894:	d0dd      	beq.n	8008852 <sniprintf+0x16>
 8008896:	9b02      	ldr	r3, [sp, #8]
 8008898:	2200      	movs	r2, #0
 800889a:	701a      	strb	r2, [r3, #0]
 800889c:	e7d9      	b.n	8008852 <sniprintf+0x16>
 800889e:	bf00      	nop
 80088a0:	20000010 	.word	0x20000010

080088a4 <memset>:
 80088a4:	4402      	add	r2, r0
 80088a6:	4603      	mov	r3, r0
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d100      	bne.n	80088ae <memset+0xa>
 80088ac:	4770      	bx	lr
 80088ae:	f803 1b01 	strb.w	r1, [r3], #1
 80088b2:	e7f9      	b.n	80088a8 <memset+0x4>

080088b4 <_reclaim_reent>:
 80088b4:	4b29      	ldr	r3, [pc, #164]	@ (800895c <_reclaim_reent+0xa8>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4283      	cmp	r3, r0
 80088ba:	b570      	push	{r4, r5, r6, lr}
 80088bc:	4604      	mov	r4, r0
 80088be:	d04b      	beq.n	8008958 <_reclaim_reent+0xa4>
 80088c0:	69c3      	ldr	r3, [r0, #28]
 80088c2:	b1ab      	cbz	r3, 80088f0 <_reclaim_reent+0x3c>
 80088c4:	68db      	ldr	r3, [r3, #12]
 80088c6:	b16b      	cbz	r3, 80088e4 <_reclaim_reent+0x30>
 80088c8:	2500      	movs	r5, #0
 80088ca:	69e3      	ldr	r3, [r4, #28]
 80088cc:	68db      	ldr	r3, [r3, #12]
 80088ce:	5959      	ldr	r1, [r3, r5]
 80088d0:	2900      	cmp	r1, #0
 80088d2:	d13b      	bne.n	800894c <_reclaim_reent+0x98>
 80088d4:	3504      	adds	r5, #4
 80088d6:	2d80      	cmp	r5, #128	@ 0x80
 80088d8:	d1f7      	bne.n	80088ca <_reclaim_reent+0x16>
 80088da:	69e3      	ldr	r3, [r4, #28]
 80088dc:	4620      	mov	r0, r4
 80088de:	68d9      	ldr	r1, [r3, #12]
 80088e0:	f000 f878 	bl	80089d4 <_free_r>
 80088e4:	69e3      	ldr	r3, [r4, #28]
 80088e6:	6819      	ldr	r1, [r3, #0]
 80088e8:	b111      	cbz	r1, 80088f0 <_reclaim_reent+0x3c>
 80088ea:	4620      	mov	r0, r4
 80088ec:	f000 f872 	bl	80089d4 <_free_r>
 80088f0:	6961      	ldr	r1, [r4, #20]
 80088f2:	b111      	cbz	r1, 80088fa <_reclaim_reent+0x46>
 80088f4:	4620      	mov	r0, r4
 80088f6:	f000 f86d 	bl	80089d4 <_free_r>
 80088fa:	69e1      	ldr	r1, [r4, #28]
 80088fc:	b111      	cbz	r1, 8008904 <_reclaim_reent+0x50>
 80088fe:	4620      	mov	r0, r4
 8008900:	f000 f868 	bl	80089d4 <_free_r>
 8008904:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008906:	b111      	cbz	r1, 800890e <_reclaim_reent+0x5a>
 8008908:	4620      	mov	r0, r4
 800890a:	f000 f863 	bl	80089d4 <_free_r>
 800890e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008910:	b111      	cbz	r1, 8008918 <_reclaim_reent+0x64>
 8008912:	4620      	mov	r0, r4
 8008914:	f000 f85e 	bl	80089d4 <_free_r>
 8008918:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800891a:	b111      	cbz	r1, 8008922 <_reclaim_reent+0x6e>
 800891c:	4620      	mov	r0, r4
 800891e:	f000 f859 	bl	80089d4 <_free_r>
 8008922:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008924:	b111      	cbz	r1, 800892c <_reclaim_reent+0x78>
 8008926:	4620      	mov	r0, r4
 8008928:	f000 f854 	bl	80089d4 <_free_r>
 800892c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800892e:	b111      	cbz	r1, 8008936 <_reclaim_reent+0x82>
 8008930:	4620      	mov	r0, r4
 8008932:	f000 f84f 	bl	80089d4 <_free_r>
 8008936:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008938:	b111      	cbz	r1, 8008940 <_reclaim_reent+0x8c>
 800893a:	4620      	mov	r0, r4
 800893c:	f000 f84a 	bl	80089d4 <_free_r>
 8008940:	6a23      	ldr	r3, [r4, #32]
 8008942:	b14b      	cbz	r3, 8008958 <_reclaim_reent+0xa4>
 8008944:	4620      	mov	r0, r4
 8008946:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800894a:	4718      	bx	r3
 800894c:	680e      	ldr	r6, [r1, #0]
 800894e:	4620      	mov	r0, r4
 8008950:	f000 f840 	bl	80089d4 <_free_r>
 8008954:	4631      	mov	r1, r6
 8008956:	e7bb      	b.n	80088d0 <_reclaim_reent+0x1c>
 8008958:	bd70      	pop	{r4, r5, r6, pc}
 800895a:	bf00      	nop
 800895c:	20000010 	.word	0x20000010

08008960 <__errno>:
 8008960:	4b01      	ldr	r3, [pc, #4]	@ (8008968 <__errno+0x8>)
 8008962:	6818      	ldr	r0, [r3, #0]
 8008964:	4770      	bx	lr
 8008966:	bf00      	nop
 8008968:	20000010 	.word	0x20000010

0800896c <__libc_init_array>:
 800896c:	b570      	push	{r4, r5, r6, lr}
 800896e:	4d0d      	ldr	r5, [pc, #52]	@ (80089a4 <__libc_init_array+0x38>)
 8008970:	4c0d      	ldr	r4, [pc, #52]	@ (80089a8 <__libc_init_array+0x3c>)
 8008972:	1b64      	subs	r4, r4, r5
 8008974:	10a4      	asrs	r4, r4, #2
 8008976:	2600      	movs	r6, #0
 8008978:	42a6      	cmp	r6, r4
 800897a:	d109      	bne.n	8008990 <__libc_init_array+0x24>
 800897c:	4d0b      	ldr	r5, [pc, #44]	@ (80089ac <__libc_init_array+0x40>)
 800897e:	4c0c      	ldr	r4, [pc, #48]	@ (80089b0 <__libc_init_array+0x44>)
 8008980:	f000 fc66 	bl	8009250 <_init>
 8008984:	1b64      	subs	r4, r4, r5
 8008986:	10a4      	asrs	r4, r4, #2
 8008988:	2600      	movs	r6, #0
 800898a:	42a6      	cmp	r6, r4
 800898c:	d105      	bne.n	800899a <__libc_init_array+0x2e>
 800898e:	bd70      	pop	{r4, r5, r6, pc}
 8008990:	f855 3b04 	ldr.w	r3, [r5], #4
 8008994:	4798      	blx	r3
 8008996:	3601      	adds	r6, #1
 8008998:	e7ee      	b.n	8008978 <__libc_init_array+0xc>
 800899a:	f855 3b04 	ldr.w	r3, [r5], #4
 800899e:	4798      	blx	r3
 80089a0:	3601      	adds	r6, #1
 80089a2:	e7f2      	b.n	800898a <__libc_init_array+0x1e>
 80089a4:	080093c0 	.word	0x080093c0
 80089a8:	080093c0 	.word	0x080093c0
 80089ac:	080093c0 	.word	0x080093c0
 80089b0:	080093c4 	.word	0x080093c4

080089b4 <__retarget_lock_acquire_recursive>:
 80089b4:	4770      	bx	lr

080089b6 <__retarget_lock_release_recursive>:
 80089b6:	4770      	bx	lr

080089b8 <memcpy>:
 80089b8:	440a      	add	r2, r1
 80089ba:	4291      	cmp	r1, r2
 80089bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80089c0:	d100      	bne.n	80089c4 <memcpy+0xc>
 80089c2:	4770      	bx	lr
 80089c4:	b510      	push	{r4, lr}
 80089c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089ce:	4291      	cmp	r1, r2
 80089d0:	d1f9      	bne.n	80089c6 <memcpy+0xe>
 80089d2:	bd10      	pop	{r4, pc}

080089d4 <_free_r>:
 80089d4:	b538      	push	{r3, r4, r5, lr}
 80089d6:	4605      	mov	r5, r0
 80089d8:	2900      	cmp	r1, #0
 80089da:	d041      	beq.n	8008a60 <_free_r+0x8c>
 80089dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089e0:	1f0c      	subs	r4, r1, #4
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	bfb8      	it	lt
 80089e6:	18e4      	addlt	r4, r4, r3
 80089e8:	f000 f8e0 	bl	8008bac <__malloc_lock>
 80089ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008a64 <_free_r+0x90>)
 80089ee:	6813      	ldr	r3, [r2, #0]
 80089f0:	b933      	cbnz	r3, 8008a00 <_free_r+0x2c>
 80089f2:	6063      	str	r3, [r4, #4]
 80089f4:	6014      	str	r4, [r2, #0]
 80089f6:	4628      	mov	r0, r5
 80089f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089fc:	f000 b8dc 	b.w	8008bb8 <__malloc_unlock>
 8008a00:	42a3      	cmp	r3, r4
 8008a02:	d908      	bls.n	8008a16 <_free_r+0x42>
 8008a04:	6820      	ldr	r0, [r4, #0]
 8008a06:	1821      	adds	r1, r4, r0
 8008a08:	428b      	cmp	r3, r1
 8008a0a:	bf01      	itttt	eq
 8008a0c:	6819      	ldreq	r1, [r3, #0]
 8008a0e:	685b      	ldreq	r3, [r3, #4]
 8008a10:	1809      	addeq	r1, r1, r0
 8008a12:	6021      	streq	r1, [r4, #0]
 8008a14:	e7ed      	b.n	80089f2 <_free_r+0x1e>
 8008a16:	461a      	mov	r2, r3
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	b10b      	cbz	r3, 8008a20 <_free_r+0x4c>
 8008a1c:	42a3      	cmp	r3, r4
 8008a1e:	d9fa      	bls.n	8008a16 <_free_r+0x42>
 8008a20:	6811      	ldr	r1, [r2, #0]
 8008a22:	1850      	adds	r0, r2, r1
 8008a24:	42a0      	cmp	r0, r4
 8008a26:	d10b      	bne.n	8008a40 <_free_r+0x6c>
 8008a28:	6820      	ldr	r0, [r4, #0]
 8008a2a:	4401      	add	r1, r0
 8008a2c:	1850      	adds	r0, r2, r1
 8008a2e:	4283      	cmp	r3, r0
 8008a30:	6011      	str	r1, [r2, #0]
 8008a32:	d1e0      	bne.n	80089f6 <_free_r+0x22>
 8008a34:	6818      	ldr	r0, [r3, #0]
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	6053      	str	r3, [r2, #4]
 8008a3a:	4408      	add	r0, r1
 8008a3c:	6010      	str	r0, [r2, #0]
 8008a3e:	e7da      	b.n	80089f6 <_free_r+0x22>
 8008a40:	d902      	bls.n	8008a48 <_free_r+0x74>
 8008a42:	230c      	movs	r3, #12
 8008a44:	602b      	str	r3, [r5, #0]
 8008a46:	e7d6      	b.n	80089f6 <_free_r+0x22>
 8008a48:	6820      	ldr	r0, [r4, #0]
 8008a4a:	1821      	adds	r1, r4, r0
 8008a4c:	428b      	cmp	r3, r1
 8008a4e:	bf04      	itt	eq
 8008a50:	6819      	ldreq	r1, [r3, #0]
 8008a52:	685b      	ldreq	r3, [r3, #4]
 8008a54:	6063      	str	r3, [r4, #4]
 8008a56:	bf04      	itt	eq
 8008a58:	1809      	addeq	r1, r1, r0
 8008a5a:	6021      	streq	r1, [r4, #0]
 8008a5c:	6054      	str	r4, [r2, #4]
 8008a5e:	e7ca      	b.n	80089f6 <_free_r+0x22>
 8008a60:	bd38      	pop	{r3, r4, r5, pc}
 8008a62:	bf00      	nop
 8008a64:	20005580 	.word	0x20005580

08008a68 <sbrk_aligned>:
 8008a68:	b570      	push	{r4, r5, r6, lr}
 8008a6a:	4e0f      	ldr	r6, [pc, #60]	@ (8008aa8 <sbrk_aligned+0x40>)
 8008a6c:	460c      	mov	r4, r1
 8008a6e:	6831      	ldr	r1, [r6, #0]
 8008a70:	4605      	mov	r5, r0
 8008a72:	b911      	cbnz	r1, 8008a7a <sbrk_aligned+0x12>
 8008a74:	f000 fba6 	bl	80091c4 <_sbrk_r>
 8008a78:	6030      	str	r0, [r6, #0]
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	f000 fba1 	bl	80091c4 <_sbrk_r>
 8008a82:	1c43      	adds	r3, r0, #1
 8008a84:	d103      	bne.n	8008a8e <sbrk_aligned+0x26>
 8008a86:	f04f 34ff 	mov.w	r4, #4294967295
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	bd70      	pop	{r4, r5, r6, pc}
 8008a8e:	1cc4      	adds	r4, r0, #3
 8008a90:	f024 0403 	bic.w	r4, r4, #3
 8008a94:	42a0      	cmp	r0, r4
 8008a96:	d0f8      	beq.n	8008a8a <sbrk_aligned+0x22>
 8008a98:	1a21      	subs	r1, r4, r0
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	f000 fb92 	bl	80091c4 <_sbrk_r>
 8008aa0:	3001      	adds	r0, #1
 8008aa2:	d1f2      	bne.n	8008a8a <sbrk_aligned+0x22>
 8008aa4:	e7ef      	b.n	8008a86 <sbrk_aligned+0x1e>
 8008aa6:	bf00      	nop
 8008aa8:	2000557c 	.word	0x2000557c

08008aac <_malloc_r>:
 8008aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ab0:	1ccd      	adds	r5, r1, #3
 8008ab2:	f025 0503 	bic.w	r5, r5, #3
 8008ab6:	3508      	adds	r5, #8
 8008ab8:	2d0c      	cmp	r5, #12
 8008aba:	bf38      	it	cc
 8008abc:	250c      	movcc	r5, #12
 8008abe:	2d00      	cmp	r5, #0
 8008ac0:	4606      	mov	r6, r0
 8008ac2:	db01      	blt.n	8008ac8 <_malloc_r+0x1c>
 8008ac4:	42a9      	cmp	r1, r5
 8008ac6:	d904      	bls.n	8008ad2 <_malloc_r+0x26>
 8008ac8:	230c      	movs	r3, #12
 8008aca:	6033      	str	r3, [r6, #0]
 8008acc:	2000      	movs	r0, #0
 8008ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ad2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ba8 <_malloc_r+0xfc>
 8008ad6:	f000 f869 	bl	8008bac <__malloc_lock>
 8008ada:	f8d8 3000 	ldr.w	r3, [r8]
 8008ade:	461c      	mov	r4, r3
 8008ae0:	bb44      	cbnz	r4, 8008b34 <_malloc_r+0x88>
 8008ae2:	4629      	mov	r1, r5
 8008ae4:	4630      	mov	r0, r6
 8008ae6:	f7ff ffbf 	bl	8008a68 <sbrk_aligned>
 8008aea:	1c43      	adds	r3, r0, #1
 8008aec:	4604      	mov	r4, r0
 8008aee:	d158      	bne.n	8008ba2 <_malloc_r+0xf6>
 8008af0:	f8d8 4000 	ldr.w	r4, [r8]
 8008af4:	4627      	mov	r7, r4
 8008af6:	2f00      	cmp	r7, #0
 8008af8:	d143      	bne.n	8008b82 <_malloc_r+0xd6>
 8008afa:	2c00      	cmp	r4, #0
 8008afc:	d04b      	beq.n	8008b96 <_malloc_r+0xea>
 8008afe:	6823      	ldr	r3, [r4, #0]
 8008b00:	4639      	mov	r1, r7
 8008b02:	4630      	mov	r0, r6
 8008b04:	eb04 0903 	add.w	r9, r4, r3
 8008b08:	f000 fb5c 	bl	80091c4 <_sbrk_r>
 8008b0c:	4581      	cmp	r9, r0
 8008b0e:	d142      	bne.n	8008b96 <_malloc_r+0xea>
 8008b10:	6821      	ldr	r1, [r4, #0]
 8008b12:	1a6d      	subs	r5, r5, r1
 8008b14:	4629      	mov	r1, r5
 8008b16:	4630      	mov	r0, r6
 8008b18:	f7ff ffa6 	bl	8008a68 <sbrk_aligned>
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	d03a      	beq.n	8008b96 <_malloc_r+0xea>
 8008b20:	6823      	ldr	r3, [r4, #0]
 8008b22:	442b      	add	r3, r5
 8008b24:	6023      	str	r3, [r4, #0]
 8008b26:	f8d8 3000 	ldr.w	r3, [r8]
 8008b2a:	685a      	ldr	r2, [r3, #4]
 8008b2c:	bb62      	cbnz	r2, 8008b88 <_malloc_r+0xdc>
 8008b2e:	f8c8 7000 	str.w	r7, [r8]
 8008b32:	e00f      	b.n	8008b54 <_malloc_r+0xa8>
 8008b34:	6822      	ldr	r2, [r4, #0]
 8008b36:	1b52      	subs	r2, r2, r5
 8008b38:	d420      	bmi.n	8008b7c <_malloc_r+0xd0>
 8008b3a:	2a0b      	cmp	r2, #11
 8008b3c:	d917      	bls.n	8008b6e <_malloc_r+0xc2>
 8008b3e:	1961      	adds	r1, r4, r5
 8008b40:	42a3      	cmp	r3, r4
 8008b42:	6025      	str	r5, [r4, #0]
 8008b44:	bf18      	it	ne
 8008b46:	6059      	strne	r1, [r3, #4]
 8008b48:	6863      	ldr	r3, [r4, #4]
 8008b4a:	bf08      	it	eq
 8008b4c:	f8c8 1000 	streq.w	r1, [r8]
 8008b50:	5162      	str	r2, [r4, r5]
 8008b52:	604b      	str	r3, [r1, #4]
 8008b54:	4630      	mov	r0, r6
 8008b56:	f000 f82f 	bl	8008bb8 <__malloc_unlock>
 8008b5a:	f104 000b 	add.w	r0, r4, #11
 8008b5e:	1d23      	adds	r3, r4, #4
 8008b60:	f020 0007 	bic.w	r0, r0, #7
 8008b64:	1ac2      	subs	r2, r0, r3
 8008b66:	bf1c      	itt	ne
 8008b68:	1a1b      	subne	r3, r3, r0
 8008b6a:	50a3      	strne	r3, [r4, r2]
 8008b6c:	e7af      	b.n	8008ace <_malloc_r+0x22>
 8008b6e:	6862      	ldr	r2, [r4, #4]
 8008b70:	42a3      	cmp	r3, r4
 8008b72:	bf0c      	ite	eq
 8008b74:	f8c8 2000 	streq.w	r2, [r8]
 8008b78:	605a      	strne	r2, [r3, #4]
 8008b7a:	e7eb      	b.n	8008b54 <_malloc_r+0xa8>
 8008b7c:	4623      	mov	r3, r4
 8008b7e:	6864      	ldr	r4, [r4, #4]
 8008b80:	e7ae      	b.n	8008ae0 <_malloc_r+0x34>
 8008b82:	463c      	mov	r4, r7
 8008b84:	687f      	ldr	r7, [r7, #4]
 8008b86:	e7b6      	b.n	8008af6 <_malloc_r+0x4a>
 8008b88:	461a      	mov	r2, r3
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	42a3      	cmp	r3, r4
 8008b8e:	d1fb      	bne.n	8008b88 <_malloc_r+0xdc>
 8008b90:	2300      	movs	r3, #0
 8008b92:	6053      	str	r3, [r2, #4]
 8008b94:	e7de      	b.n	8008b54 <_malloc_r+0xa8>
 8008b96:	230c      	movs	r3, #12
 8008b98:	6033      	str	r3, [r6, #0]
 8008b9a:	4630      	mov	r0, r6
 8008b9c:	f000 f80c 	bl	8008bb8 <__malloc_unlock>
 8008ba0:	e794      	b.n	8008acc <_malloc_r+0x20>
 8008ba2:	6005      	str	r5, [r0, #0]
 8008ba4:	e7d6      	b.n	8008b54 <_malloc_r+0xa8>
 8008ba6:	bf00      	nop
 8008ba8:	20005580 	.word	0x20005580

08008bac <__malloc_lock>:
 8008bac:	4801      	ldr	r0, [pc, #4]	@ (8008bb4 <__malloc_lock+0x8>)
 8008bae:	f7ff bf01 	b.w	80089b4 <__retarget_lock_acquire_recursive>
 8008bb2:	bf00      	nop
 8008bb4:	20005578 	.word	0x20005578

08008bb8 <__malloc_unlock>:
 8008bb8:	4801      	ldr	r0, [pc, #4]	@ (8008bc0 <__malloc_unlock+0x8>)
 8008bba:	f7ff befc 	b.w	80089b6 <__retarget_lock_release_recursive>
 8008bbe:	bf00      	nop
 8008bc0:	20005578 	.word	0x20005578

08008bc4 <__ssputs_r>:
 8008bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bc8:	688e      	ldr	r6, [r1, #8]
 8008bca:	461f      	mov	r7, r3
 8008bcc:	42be      	cmp	r6, r7
 8008bce:	680b      	ldr	r3, [r1, #0]
 8008bd0:	4682      	mov	sl, r0
 8008bd2:	460c      	mov	r4, r1
 8008bd4:	4690      	mov	r8, r2
 8008bd6:	d82d      	bhi.n	8008c34 <__ssputs_r+0x70>
 8008bd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008bdc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008be0:	d026      	beq.n	8008c30 <__ssputs_r+0x6c>
 8008be2:	6965      	ldr	r5, [r4, #20]
 8008be4:	6909      	ldr	r1, [r1, #16]
 8008be6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bea:	eba3 0901 	sub.w	r9, r3, r1
 8008bee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008bf2:	1c7b      	adds	r3, r7, #1
 8008bf4:	444b      	add	r3, r9
 8008bf6:	106d      	asrs	r5, r5, #1
 8008bf8:	429d      	cmp	r5, r3
 8008bfa:	bf38      	it	cc
 8008bfc:	461d      	movcc	r5, r3
 8008bfe:	0553      	lsls	r3, r2, #21
 8008c00:	d527      	bpl.n	8008c52 <__ssputs_r+0x8e>
 8008c02:	4629      	mov	r1, r5
 8008c04:	f7ff ff52 	bl	8008aac <_malloc_r>
 8008c08:	4606      	mov	r6, r0
 8008c0a:	b360      	cbz	r0, 8008c66 <__ssputs_r+0xa2>
 8008c0c:	6921      	ldr	r1, [r4, #16]
 8008c0e:	464a      	mov	r2, r9
 8008c10:	f7ff fed2 	bl	80089b8 <memcpy>
 8008c14:	89a3      	ldrh	r3, [r4, #12]
 8008c16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008c1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c1e:	81a3      	strh	r3, [r4, #12]
 8008c20:	6126      	str	r6, [r4, #16]
 8008c22:	6165      	str	r5, [r4, #20]
 8008c24:	444e      	add	r6, r9
 8008c26:	eba5 0509 	sub.w	r5, r5, r9
 8008c2a:	6026      	str	r6, [r4, #0]
 8008c2c:	60a5      	str	r5, [r4, #8]
 8008c2e:	463e      	mov	r6, r7
 8008c30:	42be      	cmp	r6, r7
 8008c32:	d900      	bls.n	8008c36 <__ssputs_r+0x72>
 8008c34:	463e      	mov	r6, r7
 8008c36:	6820      	ldr	r0, [r4, #0]
 8008c38:	4632      	mov	r2, r6
 8008c3a:	4641      	mov	r1, r8
 8008c3c:	f000 faa8 	bl	8009190 <memmove>
 8008c40:	68a3      	ldr	r3, [r4, #8]
 8008c42:	1b9b      	subs	r3, r3, r6
 8008c44:	60a3      	str	r3, [r4, #8]
 8008c46:	6823      	ldr	r3, [r4, #0]
 8008c48:	4433      	add	r3, r6
 8008c4a:	6023      	str	r3, [r4, #0]
 8008c4c:	2000      	movs	r0, #0
 8008c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c52:	462a      	mov	r2, r5
 8008c54:	f000 fac6 	bl	80091e4 <_realloc_r>
 8008c58:	4606      	mov	r6, r0
 8008c5a:	2800      	cmp	r0, #0
 8008c5c:	d1e0      	bne.n	8008c20 <__ssputs_r+0x5c>
 8008c5e:	6921      	ldr	r1, [r4, #16]
 8008c60:	4650      	mov	r0, sl
 8008c62:	f7ff feb7 	bl	80089d4 <_free_r>
 8008c66:	230c      	movs	r3, #12
 8008c68:	f8ca 3000 	str.w	r3, [sl]
 8008c6c:	89a3      	ldrh	r3, [r4, #12]
 8008c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c72:	81a3      	strh	r3, [r4, #12]
 8008c74:	f04f 30ff 	mov.w	r0, #4294967295
 8008c78:	e7e9      	b.n	8008c4e <__ssputs_r+0x8a>
	...

08008c7c <_svfiprintf_r>:
 8008c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c80:	4698      	mov	r8, r3
 8008c82:	898b      	ldrh	r3, [r1, #12]
 8008c84:	061b      	lsls	r3, r3, #24
 8008c86:	b09d      	sub	sp, #116	@ 0x74
 8008c88:	4607      	mov	r7, r0
 8008c8a:	460d      	mov	r5, r1
 8008c8c:	4614      	mov	r4, r2
 8008c8e:	d510      	bpl.n	8008cb2 <_svfiprintf_r+0x36>
 8008c90:	690b      	ldr	r3, [r1, #16]
 8008c92:	b973      	cbnz	r3, 8008cb2 <_svfiprintf_r+0x36>
 8008c94:	2140      	movs	r1, #64	@ 0x40
 8008c96:	f7ff ff09 	bl	8008aac <_malloc_r>
 8008c9a:	6028      	str	r0, [r5, #0]
 8008c9c:	6128      	str	r0, [r5, #16]
 8008c9e:	b930      	cbnz	r0, 8008cae <_svfiprintf_r+0x32>
 8008ca0:	230c      	movs	r3, #12
 8008ca2:	603b      	str	r3, [r7, #0]
 8008ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca8:	b01d      	add	sp, #116	@ 0x74
 8008caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cae:	2340      	movs	r3, #64	@ 0x40
 8008cb0:	616b      	str	r3, [r5, #20]
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cb6:	2320      	movs	r3, #32
 8008cb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008cbc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cc0:	2330      	movs	r3, #48	@ 0x30
 8008cc2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008e60 <_svfiprintf_r+0x1e4>
 8008cc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008cca:	f04f 0901 	mov.w	r9, #1
 8008cce:	4623      	mov	r3, r4
 8008cd0:	469a      	mov	sl, r3
 8008cd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cd6:	b10a      	cbz	r2, 8008cdc <_svfiprintf_r+0x60>
 8008cd8:	2a25      	cmp	r2, #37	@ 0x25
 8008cda:	d1f9      	bne.n	8008cd0 <_svfiprintf_r+0x54>
 8008cdc:	ebba 0b04 	subs.w	fp, sl, r4
 8008ce0:	d00b      	beq.n	8008cfa <_svfiprintf_r+0x7e>
 8008ce2:	465b      	mov	r3, fp
 8008ce4:	4622      	mov	r2, r4
 8008ce6:	4629      	mov	r1, r5
 8008ce8:	4638      	mov	r0, r7
 8008cea:	f7ff ff6b 	bl	8008bc4 <__ssputs_r>
 8008cee:	3001      	adds	r0, #1
 8008cf0:	f000 80a7 	beq.w	8008e42 <_svfiprintf_r+0x1c6>
 8008cf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cf6:	445a      	add	r2, fp
 8008cf8:	9209      	str	r2, [sp, #36]	@ 0x24
 8008cfa:	f89a 3000 	ldrb.w	r3, [sl]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	f000 809f 	beq.w	8008e42 <_svfiprintf_r+0x1c6>
 8008d04:	2300      	movs	r3, #0
 8008d06:	f04f 32ff 	mov.w	r2, #4294967295
 8008d0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d0e:	f10a 0a01 	add.w	sl, sl, #1
 8008d12:	9304      	str	r3, [sp, #16]
 8008d14:	9307      	str	r3, [sp, #28]
 8008d16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d1c:	4654      	mov	r4, sl
 8008d1e:	2205      	movs	r2, #5
 8008d20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d24:	484e      	ldr	r0, [pc, #312]	@ (8008e60 <_svfiprintf_r+0x1e4>)
 8008d26:	f7f7 fa93 	bl	8000250 <memchr>
 8008d2a:	9a04      	ldr	r2, [sp, #16]
 8008d2c:	b9d8      	cbnz	r0, 8008d66 <_svfiprintf_r+0xea>
 8008d2e:	06d0      	lsls	r0, r2, #27
 8008d30:	bf44      	itt	mi
 8008d32:	2320      	movmi	r3, #32
 8008d34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d38:	0711      	lsls	r1, r2, #28
 8008d3a:	bf44      	itt	mi
 8008d3c:	232b      	movmi	r3, #43	@ 0x2b
 8008d3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d42:	f89a 3000 	ldrb.w	r3, [sl]
 8008d46:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d48:	d015      	beq.n	8008d76 <_svfiprintf_r+0xfa>
 8008d4a:	9a07      	ldr	r2, [sp, #28]
 8008d4c:	4654      	mov	r4, sl
 8008d4e:	2000      	movs	r0, #0
 8008d50:	f04f 0c0a 	mov.w	ip, #10
 8008d54:	4621      	mov	r1, r4
 8008d56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d5a:	3b30      	subs	r3, #48	@ 0x30
 8008d5c:	2b09      	cmp	r3, #9
 8008d5e:	d94b      	bls.n	8008df8 <_svfiprintf_r+0x17c>
 8008d60:	b1b0      	cbz	r0, 8008d90 <_svfiprintf_r+0x114>
 8008d62:	9207      	str	r2, [sp, #28]
 8008d64:	e014      	b.n	8008d90 <_svfiprintf_r+0x114>
 8008d66:	eba0 0308 	sub.w	r3, r0, r8
 8008d6a:	fa09 f303 	lsl.w	r3, r9, r3
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	9304      	str	r3, [sp, #16]
 8008d72:	46a2      	mov	sl, r4
 8008d74:	e7d2      	b.n	8008d1c <_svfiprintf_r+0xa0>
 8008d76:	9b03      	ldr	r3, [sp, #12]
 8008d78:	1d19      	adds	r1, r3, #4
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	9103      	str	r1, [sp, #12]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	bfbb      	ittet	lt
 8008d82:	425b      	neglt	r3, r3
 8008d84:	f042 0202 	orrlt.w	r2, r2, #2
 8008d88:	9307      	strge	r3, [sp, #28]
 8008d8a:	9307      	strlt	r3, [sp, #28]
 8008d8c:	bfb8      	it	lt
 8008d8e:	9204      	strlt	r2, [sp, #16]
 8008d90:	7823      	ldrb	r3, [r4, #0]
 8008d92:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d94:	d10a      	bne.n	8008dac <_svfiprintf_r+0x130>
 8008d96:	7863      	ldrb	r3, [r4, #1]
 8008d98:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d9a:	d132      	bne.n	8008e02 <_svfiprintf_r+0x186>
 8008d9c:	9b03      	ldr	r3, [sp, #12]
 8008d9e:	1d1a      	adds	r2, r3, #4
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	9203      	str	r2, [sp, #12]
 8008da4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008da8:	3402      	adds	r4, #2
 8008daa:	9305      	str	r3, [sp, #20]
 8008dac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008e70 <_svfiprintf_r+0x1f4>
 8008db0:	7821      	ldrb	r1, [r4, #0]
 8008db2:	2203      	movs	r2, #3
 8008db4:	4650      	mov	r0, sl
 8008db6:	f7f7 fa4b 	bl	8000250 <memchr>
 8008dba:	b138      	cbz	r0, 8008dcc <_svfiprintf_r+0x150>
 8008dbc:	9b04      	ldr	r3, [sp, #16]
 8008dbe:	eba0 000a 	sub.w	r0, r0, sl
 8008dc2:	2240      	movs	r2, #64	@ 0x40
 8008dc4:	4082      	lsls	r2, r0
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	3401      	adds	r4, #1
 8008dca:	9304      	str	r3, [sp, #16]
 8008dcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dd0:	4824      	ldr	r0, [pc, #144]	@ (8008e64 <_svfiprintf_r+0x1e8>)
 8008dd2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008dd6:	2206      	movs	r2, #6
 8008dd8:	f7f7 fa3a 	bl	8000250 <memchr>
 8008ddc:	2800      	cmp	r0, #0
 8008dde:	d036      	beq.n	8008e4e <_svfiprintf_r+0x1d2>
 8008de0:	4b21      	ldr	r3, [pc, #132]	@ (8008e68 <_svfiprintf_r+0x1ec>)
 8008de2:	bb1b      	cbnz	r3, 8008e2c <_svfiprintf_r+0x1b0>
 8008de4:	9b03      	ldr	r3, [sp, #12]
 8008de6:	3307      	adds	r3, #7
 8008de8:	f023 0307 	bic.w	r3, r3, #7
 8008dec:	3308      	adds	r3, #8
 8008dee:	9303      	str	r3, [sp, #12]
 8008df0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008df2:	4433      	add	r3, r6
 8008df4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008df6:	e76a      	b.n	8008cce <_svfiprintf_r+0x52>
 8008df8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008dfc:	460c      	mov	r4, r1
 8008dfe:	2001      	movs	r0, #1
 8008e00:	e7a8      	b.n	8008d54 <_svfiprintf_r+0xd8>
 8008e02:	2300      	movs	r3, #0
 8008e04:	3401      	adds	r4, #1
 8008e06:	9305      	str	r3, [sp, #20]
 8008e08:	4619      	mov	r1, r3
 8008e0a:	f04f 0c0a 	mov.w	ip, #10
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e14:	3a30      	subs	r2, #48	@ 0x30
 8008e16:	2a09      	cmp	r2, #9
 8008e18:	d903      	bls.n	8008e22 <_svfiprintf_r+0x1a6>
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d0c6      	beq.n	8008dac <_svfiprintf_r+0x130>
 8008e1e:	9105      	str	r1, [sp, #20]
 8008e20:	e7c4      	b.n	8008dac <_svfiprintf_r+0x130>
 8008e22:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e26:	4604      	mov	r4, r0
 8008e28:	2301      	movs	r3, #1
 8008e2a:	e7f0      	b.n	8008e0e <_svfiprintf_r+0x192>
 8008e2c:	ab03      	add	r3, sp, #12
 8008e2e:	9300      	str	r3, [sp, #0]
 8008e30:	462a      	mov	r2, r5
 8008e32:	4b0e      	ldr	r3, [pc, #56]	@ (8008e6c <_svfiprintf_r+0x1f0>)
 8008e34:	a904      	add	r1, sp, #16
 8008e36:	4638      	mov	r0, r7
 8008e38:	f3af 8000 	nop.w
 8008e3c:	1c42      	adds	r2, r0, #1
 8008e3e:	4606      	mov	r6, r0
 8008e40:	d1d6      	bne.n	8008df0 <_svfiprintf_r+0x174>
 8008e42:	89ab      	ldrh	r3, [r5, #12]
 8008e44:	065b      	lsls	r3, r3, #25
 8008e46:	f53f af2d 	bmi.w	8008ca4 <_svfiprintf_r+0x28>
 8008e4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e4c:	e72c      	b.n	8008ca8 <_svfiprintf_r+0x2c>
 8008e4e:	ab03      	add	r3, sp, #12
 8008e50:	9300      	str	r3, [sp, #0]
 8008e52:	462a      	mov	r2, r5
 8008e54:	4b05      	ldr	r3, [pc, #20]	@ (8008e6c <_svfiprintf_r+0x1f0>)
 8008e56:	a904      	add	r1, sp, #16
 8008e58:	4638      	mov	r0, r7
 8008e5a:	f000 f879 	bl	8008f50 <_printf_i>
 8008e5e:	e7ed      	b.n	8008e3c <_svfiprintf_r+0x1c0>
 8008e60:	08009384 	.word	0x08009384
 8008e64:	0800938e 	.word	0x0800938e
 8008e68:	00000000 	.word	0x00000000
 8008e6c:	08008bc5 	.word	0x08008bc5
 8008e70:	0800938a 	.word	0x0800938a

08008e74 <_printf_common>:
 8008e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e78:	4616      	mov	r6, r2
 8008e7a:	4698      	mov	r8, r3
 8008e7c:	688a      	ldr	r2, [r1, #8]
 8008e7e:	690b      	ldr	r3, [r1, #16]
 8008e80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008e84:	4293      	cmp	r3, r2
 8008e86:	bfb8      	it	lt
 8008e88:	4613      	movlt	r3, r2
 8008e8a:	6033      	str	r3, [r6, #0]
 8008e8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008e90:	4607      	mov	r7, r0
 8008e92:	460c      	mov	r4, r1
 8008e94:	b10a      	cbz	r2, 8008e9a <_printf_common+0x26>
 8008e96:	3301      	adds	r3, #1
 8008e98:	6033      	str	r3, [r6, #0]
 8008e9a:	6823      	ldr	r3, [r4, #0]
 8008e9c:	0699      	lsls	r1, r3, #26
 8008e9e:	bf42      	ittt	mi
 8008ea0:	6833      	ldrmi	r3, [r6, #0]
 8008ea2:	3302      	addmi	r3, #2
 8008ea4:	6033      	strmi	r3, [r6, #0]
 8008ea6:	6825      	ldr	r5, [r4, #0]
 8008ea8:	f015 0506 	ands.w	r5, r5, #6
 8008eac:	d106      	bne.n	8008ebc <_printf_common+0x48>
 8008eae:	f104 0a19 	add.w	sl, r4, #25
 8008eb2:	68e3      	ldr	r3, [r4, #12]
 8008eb4:	6832      	ldr	r2, [r6, #0]
 8008eb6:	1a9b      	subs	r3, r3, r2
 8008eb8:	42ab      	cmp	r3, r5
 8008eba:	dc26      	bgt.n	8008f0a <_printf_common+0x96>
 8008ebc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008ec0:	6822      	ldr	r2, [r4, #0]
 8008ec2:	3b00      	subs	r3, #0
 8008ec4:	bf18      	it	ne
 8008ec6:	2301      	movne	r3, #1
 8008ec8:	0692      	lsls	r2, r2, #26
 8008eca:	d42b      	bmi.n	8008f24 <_printf_common+0xb0>
 8008ecc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ed0:	4641      	mov	r1, r8
 8008ed2:	4638      	mov	r0, r7
 8008ed4:	47c8      	blx	r9
 8008ed6:	3001      	adds	r0, #1
 8008ed8:	d01e      	beq.n	8008f18 <_printf_common+0xa4>
 8008eda:	6823      	ldr	r3, [r4, #0]
 8008edc:	6922      	ldr	r2, [r4, #16]
 8008ede:	f003 0306 	and.w	r3, r3, #6
 8008ee2:	2b04      	cmp	r3, #4
 8008ee4:	bf02      	ittt	eq
 8008ee6:	68e5      	ldreq	r5, [r4, #12]
 8008ee8:	6833      	ldreq	r3, [r6, #0]
 8008eea:	1aed      	subeq	r5, r5, r3
 8008eec:	68a3      	ldr	r3, [r4, #8]
 8008eee:	bf0c      	ite	eq
 8008ef0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ef4:	2500      	movne	r5, #0
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	bfc4      	itt	gt
 8008efa:	1a9b      	subgt	r3, r3, r2
 8008efc:	18ed      	addgt	r5, r5, r3
 8008efe:	2600      	movs	r6, #0
 8008f00:	341a      	adds	r4, #26
 8008f02:	42b5      	cmp	r5, r6
 8008f04:	d11a      	bne.n	8008f3c <_printf_common+0xc8>
 8008f06:	2000      	movs	r0, #0
 8008f08:	e008      	b.n	8008f1c <_printf_common+0xa8>
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	4652      	mov	r2, sl
 8008f0e:	4641      	mov	r1, r8
 8008f10:	4638      	mov	r0, r7
 8008f12:	47c8      	blx	r9
 8008f14:	3001      	adds	r0, #1
 8008f16:	d103      	bne.n	8008f20 <_printf_common+0xac>
 8008f18:	f04f 30ff 	mov.w	r0, #4294967295
 8008f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f20:	3501      	adds	r5, #1
 8008f22:	e7c6      	b.n	8008eb2 <_printf_common+0x3e>
 8008f24:	18e1      	adds	r1, r4, r3
 8008f26:	1c5a      	adds	r2, r3, #1
 8008f28:	2030      	movs	r0, #48	@ 0x30
 8008f2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008f2e:	4422      	add	r2, r4
 8008f30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008f34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008f38:	3302      	adds	r3, #2
 8008f3a:	e7c7      	b.n	8008ecc <_printf_common+0x58>
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	4622      	mov	r2, r4
 8008f40:	4641      	mov	r1, r8
 8008f42:	4638      	mov	r0, r7
 8008f44:	47c8      	blx	r9
 8008f46:	3001      	adds	r0, #1
 8008f48:	d0e6      	beq.n	8008f18 <_printf_common+0xa4>
 8008f4a:	3601      	adds	r6, #1
 8008f4c:	e7d9      	b.n	8008f02 <_printf_common+0x8e>
	...

08008f50 <_printf_i>:
 8008f50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f54:	7e0f      	ldrb	r7, [r1, #24]
 8008f56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008f58:	2f78      	cmp	r7, #120	@ 0x78
 8008f5a:	4691      	mov	r9, r2
 8008f5c:	4680      	mov	r8, r0
 8008f5e:	460c      	mov	r4, r1
 8008f60:	469a      	mov	sl, r3
 8008f62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008f66:	d807      	bhi.n	8008f78 <_printf_i+0x28>
 8008f68:	2f62      	cmp	r7, #98	@ 0x62
 8008f6a:	d80a      	bhi.n	8008f82 <_printf_i+0x32>
 8008f6c:	2f00      	cmp	r7, #0
 8008f6e:	f000 80d2 	beq.w	8009116 <_printf_i+0x1c6>
 8008f72:	2f58      	cmp	r7, #88	@ 0x58
 8008f74:	f000 80b9 	beq.w	80090ea <_printf_i+0x19a>
 8008f78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008f80:	e03a      	b.n	8008ff8 <_printf_i+0xa8>
 8008f82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008f86:	2b15      	cmp	r3, #21
 8008f88:	d8f6      	bhi.n	8008f78 <_printf_i+0x28>
 8008f8a:	a101      	add	r1, pc, #4	@ (adr r1, 8008f90 <_printf_i+0x40>)
 8008f8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f90:	08008fe9 	.word	0x08008fe9
 8008f94:	08008ffd 	.word	0x08008ffd
 8008f98:	08008f79 	.word	0x08008f79
 8008f9c:	08008f79 	.word	0x08008f79
 8008fa0:	08008f79 	.word	0x08008f79
 8008fa4:	08008f79 	.word	0x08008f79
 8008fa8:	08008ffd 	.word	0x08008ffd
 8008fac:	08008f79 	.word	0x08008f79
 8008fb0:	08008f79 	.word	0x08008f79
 8008fb4:	08008f79 	.word	0x08008f79
 8008fb8:	08008f79 	.word	0x08008f79
 8008fbc:	080090fd 	.word	0x080090fd
 8008fc0:	08009027 	.word	0x08009027
 8008fc4:	080090b7 	.word	0x080090b7
 8008fc8:	08008f79 	.word	0x08008f79
 8008fcc:	08008f79 	.word	0x08008f79
 8008fd0:	0800911f 	.word	0x0800911f
 8008fd4:	08008f79 	.word	0x08008f79
 8008fd8:	08009027 	.word	0x08009027
 8008fdc:	08008f79 	.word	0x08008f79
 8008fe0:	08008f79 	.word	0x08008f79
 8008fe4:	080090bf 	.word	0x080090bf
 8008fe8:	6833      	ldr	r3, [r6, #0]
 8008fea:	1d1a      	adds	r2, r3, #4
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	6032      	str	r2, [r6, #0]
 8008ff0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ff4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	e09d      	b.n	8009138 <_printf_i+0x1e8>
 8008ffc:	6833      	ldr	r3, [r6, #0]
 8008ffe:	6820      	ldr	r0, [r4, #0]
 8009000:	1d19      	adds	r1, r3, #4
 8009002:	6031      	str	r1, [r6, #0]
 8009004:	0606      	lsls	r6, r0, #24
 8009006:	d501      	bpl.n	800900c <_printf_i+0xbc>
 8009008:	681d      	ldr	r5, [r3, #0]
 800900a:	e003      	b.n	8009014 <_printf_i+0xc4>
 800900c:	0645      	lsls	r5, r0, #25
 800900e:	d5fb      	bpl.n	8009008 <_printf_i+0xb8>
 8009010:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009014:	2d00      	cmp	r5, #0
 8009016:	da03      	bge.n	8009020 <_printf_i+0xd0>
 8009018:	232d      	movs	r3, #45	@ 0x2d
 800901a:	426d      	negs	r5, r5
 800901c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009020:	4859      	ldr	r0, [pc, #356]	@ (8009188 <_printf_i+0x238>)
 8009022:	230a      	movs	r3, #10
 8009024:	e011      	b.n	800904a <_printf_i+0xfa>
 8009026:	6821      	ldr	r1, [r4, #0]
 8009028:	6833      	ldr	r3, [r6, #0]
 800902a:	0608      	lsls	r0, r1, #24
 800902c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009030:	d402      	bmi.n	8009038 <_printf_i+0xe8>
 8009032:	0649      	lsls	r1, r1, #25
 8009034:	bf48      	it	mi
 8009036:	b2ad      	uxthmi	r5, r5
 8009038:	2f6f      	cmp	r7, #111	@ 0x6f
 800903a:	4853      	ldr	r0, [pc, #332]	@ (8009188 <_printf_i+0x238>)
 800903c:	6033      	str	r3, [r6, #0]
 800903e:	bf14      	ite	ne
 8009040:	230a      	movne	r3, #10
 8009042:	2308      	moveq	r3, #8
 8009044:	2100      	movs	r1, #0
 8009046:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800904a:	6866      	ldr	r6, [r4, #4]
 800904c:	60a6      	str	r6, [r4, #8]
 800904e:	2e00      	cmp	r6, #0
 8009050:	bfa2      	ittt	ge
 8009052:	6821      	ldrge	r1, [r4, #0]
 8009054:	f021 0104 	bicge.w	r1, r1, #4
 8009058:	6021      	strge	r1, [r4, #0]
 800905a:	b90d      	cbnz	r5, 8009060 <_printf_i+0x110>
 800905c:	2e00      	cmp	r6, #0
 800905e:	d04b      	beq.n	80090f8 <_printf_i+0x1a8>
 8009060:	4616      	mov	r6, r2
 8009062:	fbb5 f1f3 	udiv	r1, r5, r3
 8009066:	fb03 5711 	mls	r7, r3, r1, r5
 800906a:	5dc7      	ldrb	r7, [r0, r7]
 800906c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009070:	462f      	mov	r7, r5
 8009072:	42bb      	cmp	r3, r7
 8009074:	460d      	mov	r5, r1
 8009076:	d9f4      	bls.n	8009062 <_printf_i+0x112>
 8009078:	2b08      	cmp	r3, #8
 800907a:	d10b      	bne.n	8009094 <_printf_i+0x144>
 800907c:	6823      	ldr	r3, [r4, #0]
 800907e:	07df      	lsls	r7, r3, #31
 8009080:	d508      	bpl.n	8009094 <_printf_i+0x144>
 8009082:	6923      	ldr	r3, [r4, #16]
 8009084:	6861      	ldr	r1, [r4, #4]
 8009086:	4299      	cmp	r1, r3
 8009088:	bfde      	ittt	le
 800908a:	2330      	movle	r3, #48	@ 0x30
 800908c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009090:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009094:	1b92      	subs	r2, r2, r6
 8009096:	6122      	str	r2, [r4, #16]
 8009098:	f8cd a000 	str.w	sl, [sp]
 800909c:	464b      	mov	r3, r9
 800909e:	aa03      	add	r2, sp, #12
 80090a0:	4621      	mov	r1, r4
 80090a2:	4640      	mov	r0, r8
 80090a4:	f7ff fee6 	bl	8008e74 <_printf_common>
 80090a8:	3001      	adds	r0, #1
 80090aa:	d14a      	bne.n	8009142 <_printf_i+0x1f2>
 80090ac:	f04f 30ff 	mov.w	r0, #4294967295
 80090b0:	b004      	add	sp, #16
 80090b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090b6:	6823      	ldr	r3, [r4, #0]
 80090b8:	f043 0320 	orr.w	r3, r3, #32
 80090bc:	6023      	str	r3, [r4, #0]
 80090be:	4833      	ldr	r0, [pc, #204]	@ (800918c <_printf_i+0x23c>)
 80090c0:	2778      	movs	r7, #120	@ 0x78
 80090c2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80090c6:	6823      	ldr	r3, [r4, #0]
 80090c8:	6831      	ldr	r1, [r6, #0]
 80090ca:	061f      	lsls	r7, r3, #24
 80090cc:	f851 5b04 	ldr.w	r5, [r1], #4
 80090d0:	d402      	bmi.n	80090d8 <_printf_i+0x188>
 80090d2:	065f      	lsls	r7, r3, #25
 80090d4:	bf48      	it	mi
 80090d6:	b2ad      	uxthmi	r5, r5
 80090d8:	6031      	str	r1, [r6, #0]
 80090da:	07d9      	lsls	r1, r3, #31
 80090dc:	bf44      	itt	mi
 80090de:	f043 0320 	orrmi.w	r3, r3, #32
 80090e2:	6023      	strmi	r3, [r4, #0]
 80090e4:	b11d      	cbz	r5, 80090ee <_printf_i+0x19e>
 80090e6:	2310      	movs	r3, #16
 80090e8:	e7ac      	b.n	8009044 <_printf_i+0xf4>
 80090ea:	4827      	ldr	r0, [pc, #156]	@ (8009188 <_printf_i+0x238>)
 80090ec:	e7e9      	b.n	80090c2 <_printf_i+0x172>
 80090ee:	6823      	ldr	r3, [r4, #0]
 80090f0:	f023 0320 	bic.w	r3, r3, #32
 80090f4:	6023      	str	r3, [r4, #0]
 80090f6:	e7f6      	b.n	80090e6 <_printf_i+0x196>
 80090f8:	4616      	mov	r6, r2
 80090fa:	e7bd      	b.n	8009078 <_printf_i+0x128>
 80090fc:	6833      	ldr	r3, [r6, #0]
 80090fe:	6825      	ldr	r5, [r4, #0]
 8009100:	6961      	ldr	r1, [r4, #20]
 8009102:	1d18      	adds	r0, r3, #4
 8009104:	6030      	str	r0, [r6, #0]
 8009106:	062e      	lsls	r6, r5, #24
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	d501      	bpl.n	8009110 <_printf_i+0x1c0>
 800910c:	6019      	str	r1, [r3, #0]
 800910e:	e002      	b.n	8009116 <_printf_i+0x1c6>
 8009110:	0668      	lsls	r0, r5, #25
 8009112:	d5fb      	bpl.n	800910c <_printf_i+0x1bc>
 8009114:	8019      	strh	r1, [r3, #0]
 8009116:	2300      	movs	r3, #0
 8009118:	6123      	str	r3, [r4, #16]
 800911a:	4616      	mov	r6, r2
 800911c:	e7bc      	b.n	8009098 <_printf_i+0x148>
 800911e:	6833      	ldr	r3, [r6, #0]
 8009120:	1d1a      	adds	r2, r3, #4
 8009122:	6032      	str	r2, [r6, #0]
 8009124:	681e      	ldr	r6, [r3, #0]
 8009126:	6862      	ldr	r2, [r4, #4]
 8009128:	2100      	movs	r1, #0
 800912a:	4630      	mov	r0, r6
 800912c:	f7f7 f890 	bl	8000250 <memchr>
 8009130:	b108      	cbz	r0, 8009136 <_printf_i+0x1e6>
 8009132:	1b80      	subs	r0, r0, r6
 8009134:	6060      	str	r0, [r4, #4]
 8009136:	6863      	ldr	r3, [r4, #4]
 8009138:	6123      	str	r3, [r4, #16]
 800913a:	2300      	movs	r3, #0
 800913c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009140:	e7aa      	b.n	8009098 <_printf_i+0x148>
 8009142:	6923      	ldr	r3, [r4, #16]
 8009144:	4632      	mov	r2, r6
 8009146:	4649      	mov	r1, r9
 8009148:	4640      	mov	r0, r8
 800914a:	47d0      	blx	sl
 800914c:	3001      	adds	r0, #1
 800914e:	d0ad      	beq.n	80090ac <_printf_i+0x15c>
 8009150:	6823      	ldr	r3, [r4, #0]
 8009152:	079b      	lsls	r3, r3, #30
 8009154:	d413      	bmi.n	800917e <_printf_i+0x22e>
 8009156:	68e0      	ldr	r0, [r4, #12]
 8009158:	9b03      	ldr	r3, [sp, #12]
 800915a:	4298      	cmp	r0, r3
 800915c:	bfb8      	it	lt
 800915e:	4618      	movlt	r0, r3
 8009160:	e7a6      	b.n	80090b0 <_printf_i+0x160>
 8009162:	2301      	movs	r3, #1
 8009164:	4632      	mov	r2, r6
 8009166:	4649      	mov	r1, r9
 8009168:	4640      	mov	r0, r8
 800916a:	47d0      	blx	sl
 800916c:	3001      	adds	r0, #1
 800916e:	d09d      	beq.n	80090ac <_printf_i+0x15c>
 8009170:	3501      	adds	r5, #1
 8009172:	68e3      	ldr	r3, [r4, #12]
 8009174:	9903      	ldr	r1, [sp, #12]
 8009176:	1a5b      	subs	r3, r3, r1
 8009178:	42ab      	cmp	r3, r5
 800917a:	dcf2      	bgt.n	8009162 <_printf_i+0x212>
 800917c:	e7eb      	b.n	8009156 <_printf_i+0x206>
 800917e:	2500      	movs	r5, #0
 8009180:	f104 0619 	add.w	r6, r4, #25
 8009184:	e7f5      	b.n	8009172 <_printf_i+0x222>
 8009186:	bf00      	nop
 8009188:	08009395 	.word	0x08009395
 800918c:	080093a6 	.word	0x080093a6

08009190 <memmove>:
 8009190:	4288      	cmp	r0, r1
 8009192:	b510      	push	{r4, lr}
 8009194:	eb01 0402 	add.w	r4, r1, r2
 8009198:	d902      	bls.n	80091a0 <memmove+0x10>
 800919a:	4284      	cmp	r4, r0
 800919c:	4623      	mov	r3, r4
 800919e:	d807      	bhi.n	80091b0 <memmove+0x20>
 80091a0:	1e43      	subs	r3, r0, #1
 80091a2:	42a1      	cmp	r1, r4
 80091a4:	d008      	beq.n	80091b8 <memmove+0x28>
 80091a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80091ae:	e7f8      	b.n	80091a2 <memmove+0x12>
 80091b0:	4402      	add	r2, r0
 80091b2:	4601      	mov	r1, r0
 80091b4:	428a      	cmp	r2, r1
 80091b6:	d100      	bne.n	80091ba <memmove+0x2a>
 80091b8:	bd10      	pop	{r4, pc}
 80091ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80091c2:	e7f7      	b.n	80091b4 <memmove+0x24>

080091c4 <_sbrk_r>:
 80091c4:	b538      	push	{r3, r4, r5, lr}
 80091c6:	4d06      	ldr	r5, [pc, #24]	@ (80091e0 <_sbrk_r+0x1c>)
 80091c8:	2300      	movs	r3, #0
 80091ca:	4604      	mov	r4, r0
 80091cc:	4608      	mov	r0, r1
 80091ce:	602b      	str	r3, [r5, #0]
 80091d0:	f7f7 fffe 	bl	80011d0 <_sbrk>
 80091d4:	1c43      	adds	r3, r0, #1
 80091d6:	d102      	bne.n	80091de <_sbrk_r+0x1a>
 80091d8:	682b      	ldr	r3, [r5, #0]
 80091da:	b103      	cbz	r3, 80091de <_sbrk_r+0x1a>
 80091dc:	6023      	str	r3, [r4, #0]
 80091de:	bd38      	pop	{r3, r4, r5, pc}
 80091e0:	20005574 	.word	0x20005574

080091e4 <_realloc_r>:
 80091e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091e8:	4680      	mov	r8, r0
 80091ea:	4615      	mov	r5, r2
 80091ec:	460c      	mov	r4, r1
 80091ee:	b921      	cbnz	r1, 80091fa <_realloc_r+0x16>
 80091f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091f4:	4611      	mov	r1, r2
 80091f6:	f7ff bc59 	b.w	8008aac <_malloc_r>
 80091fa:	b92a      	cbnz	r2, 8009208 <_realloc_r+0x24>
 80091fc:	f7ff fbea 	bl	80089d4 <_free_r>
 8009200:	2400      	movs	r4, #0
 8009202:	4620      	mov	r0, r4
 8009204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009208:	f000 f81a 	bl	8009240 <_malloc_usable_size_r>
 800920c:	4285      	cmp	r5, r0
 800920e:	4606      	mov	r6, r0
 8009210:	d802      	bhi.n	8009218 <_realloc_r+0x34>
 8009212:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009216:	d8f4      	bhi.n	8009202 <_realloc_r+0x1e>
 8009218:	4629      	mov	r1, r5
 800921a:	4640      	mov	r0, r8
 800921c:	f7ff fc46 	bl	8008aac <_malloc_r>
 8009220:	4607      	mov	r7, r0
 8009222:	2800      	cmp	r0, #0
 8009224:	d0ec      	beq.n	8009200 <_realloc_r+0x1c>
 8009226:	42b5      	cmp	r5, r6
 8009228:	462a      	mov	r2, r5
 800922a:	4621      	mov	r1, r4
 800922c:	bf28      	it	cs
 800922e:	4632      	movcs	r2, r6
 8009230:	f7ff fbc2 	bl	80089b8 <memcpy>
 8009234:	4621      	mov	r1, r4
 8009236:	4640      	mov	r0, r8
 8009238:	f7ff fbcc 	bl	80089d4 <_free_r>
 800923c:	463c      	mov	r4, r7
 800923e:	e7e0      	b.n	8009202 <_realloc_r+0x1e>

08009240 <_malloc_usable_size_r>:
 8009240:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009244:	1f18      	subs	r0, r3, #4
 8009246:	2b00      	cmp	r3, #0
 8009248:	bfbc      	itt	lt
 800924a:	580b      	ldrlt	r3, [r1, r0]
 800924c:	18c0      	addlt	r0, r0, r3
 800924e:	4770      	bx	lr

08009250 <_init>:
 8009250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009252:	bf00      	nop
 8009254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009256:	bc08      	pop	{r3}
 8009258:	469e      	mov	lr, r3
 800925a:	4770      	bx	lr

0800925c <_fini>:
 800925c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925e:	bf00      	nop
 8009260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009262:	bc08      	pop	{r3}
 8009264:	469e      	mov	lr, r3
 8009266:	4770      	bx	lr
