/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551d)
 * 
 * On Wed Jun 12 01:44:21 KST 2024
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkCache.h"
#include "mkIMemory.h"
#include "mkMemory.h"
#include "mkRFile.h"
#include "module_exec.h"
#include "module_decode.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUWide> INST_d2r_data_0;
  MOD_Reg<tUWide> INST_d2r_data_1;
  MOD_Reg<tUInt8> INST_d2r_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2r_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2r_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2r_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2r_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_2;
  MOD_Reg<tUInt8> INST_d2r_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2r_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2r_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2r_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2r_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2r_full_wires_0;
  MOD_Wire<tUInt8> INST_d2r_full_wires_1;
  MOD_Wire<tUInt8> INST_d2r_full_wires_2;
  MOD_mkCache INST_dCache;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Reg<tUInt8> INST_f2d_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m12m2_data_0_ehrReg;
  MOD_Wire<tUWide> INST_m12m2_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_m12m2_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_m12m2_data_0_wires_0;
  MOD_Wire<tUWide> INST_m12m2_data_0_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m12m2_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m12m2_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m12m2_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m12m2_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m12m2_empty_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_empty_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_empty_wires_2;
  MOD_Wire<tUInt8> INST_m12m2_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m12m2_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_full_ehrReg;
  MOD_Wire<tUInt8> INST_m12m2_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m12m2_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m12m2_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m12m2_full_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_full_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_full_wires_2;
  MOD_mkMemory INST_mem;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkRFile INST_rf;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_2;
  MOD_module_exec INST_instance_exec_1;
  MOD_module_decode INST_instance_decode_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_iMemInit_request_put;
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_iMemInit_request_put;
  tUInt8 DEF_iMem_RDY_init_request_put____d150;
  tUInt8 DEF_m12m2_data_0_virtual_reg_1_read____d603;
  tUInt8 DEF_x__h31558;
  tUInt8 DEF_d2r_deqP_virtual_reg_0_read____d436;
  tUInt8 DEF_x__h28218;
  tUInt8 DEF_f2d_deqP_virtual_reg_0_read____d368;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read__62_OR_e_ETC___d168;
  tUWide DEF_exec___d550;
  tUWide DEF_SEL_ARR_d2r_data_0_31_BITS_75_TO_72_50_d2r_dat_ETC___d517;
  tUInt32 DEF_rVal1__h31806;
  tUInt32 DEF_rVal2__h31807;
  tUInt32 DEF_pc__h31100;
  tUInt32 DEF_ppc__h31101;
  tUInt32 DEF_csrVal__h31808;
  tUWide DEF_d2r_data_1___d433;
  tUWide DEF_d2r_data_0___d431;
  tUWide DEF_f2d_data_1___d365;
  tUWide DEF_f2d_data_0___d363;
  tUWide DEF_m12m2_data_0_wires_0_wget____d126;
  tUWide DEF_m12m2_data_0_ehrReg___d127;
  tUInt32 DEF_x__h32694;
  tUInt32 DEF_idx__h32691;
  tUInt32 DEF_x__h32635;
  tUInt8 DEF_rindx__h32632;
  tUInt32 DEF_x__h32576;
  tUInt8 DEF_rindx__h32573;
  tUInt8 DEF_m12m2_full_ehrReg__h22338;
  tUInt8 DEF_m12m2_empty_wires_0_whas____d134;
  tUInt8 DEF_m12m2_empty_wires_0_wget____d135;
  tUInt8 DEF_m12m2_empty_ehrReg__h21222;
  tUInt8 DEF_m12m2_data_0_wires_0_whas____d125;
  tUInt8 DEF_d2r_full_wires_0_whas____d117;
  tUInt8 DEF_d2r_full_wires_0_wget____d118;
  tUInt8 DEF_d2r_full_ehrReg__h17162;
  tUInt8 DEF_d2r_empty_ehrReg__h16046;
  tUInt8 DEF_d2r_deqP_virtual_reg_1_read____d419;
  tUInt8 DEF_f2d_full_wires_0_whas____d83;
  tUInt8 DEF_f2d_full_wires_0_wget____d84;
  tUInt8 DEF_f2d_full_ehrReg__h13123;
  tUInt8 DEF_f2d_empty_ehrReg__h12007;
  tUInt8 DEF_f2d_deqP_virtual_reg_1_read____d199;
  tUInt8 DEF_execRedirect_full_ehrReg__h9084;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d39;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d40;
  tUInt8 DEF_execRedirect_empty_ehrReg__h7968;
  tUInt8 DEF_statRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_statRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_statRedirect_empty_ehrReg__h3588;
  tUInt8 DEF_eEpoch__h28476;
  tUInt8 DEF_csrf_started____d171;
  tUInt8 DEF_iMem_init_done____d151;
  tUInt32 DEF__read_pc__h31776;
  tUInt32 DEF__read_ppc__h31777;
  tUInt32 DEF_x__h32522;
  tUInt32 DEF__read_pc__h31784;
  tUInt32 DEF__read_ppc__h31785;
  tUInt32 DEF_x__h32525;
  tUInt32 DEF_x__h32404;
  tUInt32 DEF_x__h32407;
  tUInt8 DEF_x__h32048;
  tUInt8 DEF_x__h32165;
  tUInt8 DEF_x__h32282;
  tUInt8 DEF_x__h32051;
  tUInt8 DEF_x__h32168;
  tUInt8 DEF_x__h32285;
  tUInt8 DEF_exec_50_BITS_88_TO_85___d561;
  tUInt8 DEF_exec_50_BIT_1___d551;
  tUInt8 DEF_n__read__h31348;
  tUInt32 DEF_SEL_ARR_IF_d2r_data_0_31_BIT_33_04_THEN_d2r_da_ETC___d513;
  tUInt8 DEF_n__read__h28008;
  tUInt32 DEF_SEL_ARR_IF_d2r_data_0_31_BIT_46_94_THEN_d2r_da_ETC___d503;
  tUInt8 DEF_SEL_ARR_IF_d2r_data_0_31_BIT_52_83_THEN_d2r_da_ETC___d492;
  tUInt8 DEF_SEL_ARR_IF_d2r_data_0_31_BIT_64_62_THEN_d2r_da_ETC___d471;
  tUInt8 DEF_SEL_ARR_IF_d2r_data_0_31_BIT_58_73_THEN_d2r_da_ETC___d482;
  tUInt8 DEF_SEL_ARR_d2r_data_0_31_BITS_75_TO_72_50_d2r_dat_ETC___d453;
  tUInt8 DEF_SEL_ARR_d2r_data_0_31_BITS_71_TO_68_54_d2r_dat_ETC___d457;
  tUInt8 DEF_SEL_ARR_d2r_data_0_31_BITS_67_TO_65_58_d2r_dat_ETC___d461;
  tUInt8 DEF_SEL_ARR_d2r_data_0_31_BIT_33_04_d2r_data_1_33__ETC___d507;
  tUInt8 DEF_SEL_ARR_d2r_data_0_31_BIT_46_94_d2r_data_1_33__ETC___d497;
  tUInt8 DEF_SEL_ARR_d2r_data_0_31_BIT_52_83_d2r_data_1_33__ETC___d486;
  tUInt8 DEF_SEL_ARR_d2r_data_0_31_BIT_58_73_d2r_data_1_33__ETC___d476;
  tUInt8 DEF_SEL_ARR_d2r_data_0_31_BIT_64_62_d2r_data_1_33__ETC___d465;
  tUInt8 DEF_SEL_ARR_d2r_data_0_31_BIT_0_32_d2r_data_1_33_B_ETC___d440;
  tUInt8 DEF_SEL_ARR_f2d_data_0_63_BIT_0_64_f2d_data_1_65_B_ETC___d372;
  tUInt8 DEF_exec_50_BITS_88_TO_85_61_EQ_2___d562;
  tUInt8 DEF_IF_m12m2_data_0_virtual_reg_1_read__03_THEN_0__ETC___d608;
  tUInt8 DEF_IF_m12m2_data_0_virtual_reg_1_read__03_THEN_0__ETC___d607;
  tUInt8 DEF_IF_m12m2_empty_wires_0_whas__34_THEN_m12m2_emp_ETC___d137;
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__9_THEN_exe_ETC___d42;
  tUInt8 DEF_exec_50_BITS_88_TO_85_61_EQ_3___d564;
  tUInt8 DEF_SEL_ARR_d2r_data_0_31_BIT_0_32_d2r_data_1_33_B_ETC___d441;
  tUInt8 DEF_SEL_ARR_f2d_data_0_63_BIT_0_64_f2d_data_1_65_B_ETC___d374;
  tUInt8 DEF_NOT_d2r_deqP_virtual_reg_1_read__19___d420;
  tUInt8 DEF_NOT_f2d_deqP_virtual_reg_1_read__99___d200;
  tUWide DEF_SEL_ARR_d2r_data_0_31_BITS_67_TO_65_58_d2r_dat_ETC___d516;
 
 /* Local definitions */
 private:
  tUInt8 DEF_def__h14856;
  tUInt8 DEF_def__h14040;
  tUInt8 DEF_def__h30555;
  tUInt8 DEF_d2r_enqP_virtual_reg_0_read____d392;
  tUInt8 DEF_NOT_d2r_enqP_virtual_reg_1_read__90_91_AND_NOT_ETC___d395;
  tUInt8 DEF_def__h10817;
  tUInt8 DEF_def__h10001;
  tUInt8 DEF_def__h26464;
  tUInt8 DEF_f2d_enqP_virtual_reg_0_read____d185;
  tUInt8 DEF_NOT_f2d_enqP_virtual_reg_1_read__83_84_AND_NOT_ETC___d188;
  tUWide DEF_decode___d410;
  tUWide DEF_dCache_memReq___d691;
  tUWide DEF_mem_dResp___d695;
  tUWide DEF_m12m2_data_0_wires_1_wget____d124;
  tUInt32 DEF_x_wget__h5091;
  tUInt32 DEF_x__h33097;
  tUInt8 DEF_statRedirect_data_0_ehrReg__h1283;
  tUInt8 DEF_x_wget__h14368;
  tUInt8 DEF_d2r_enqP_virtual_reg_1_read____d390;
  tUInt8 DEF_x_wget__h13552;
  tUInt8 DEF_x_wget__h10329;
  tUInt8 DEF_f2d_enqP_virtual_reg_1_read____d183;
  tUInt8 DEF_x_wget__h9513;
  tUInt8 DEF_statRedirect_full_ehrReg__h4704;
  tUWide DEF_IF_m12m2_data_0_wires_0_whas__25_THEN_m12m2_da_ETC___d128;
  tUWide DEF_IF_m12m2_data_0_wires_1_whas__23_THEN_m12m2_da_ETC___d129;
  tUInt32 DEF_def__h5579;
  tUInt8 DEF_IF_statRedirect_data_0_wires_0_whas_THEN_statR_ETC___d6;
  tUInt8 DEF_IF_m12m2_full_wires_0_whas__44_THEN_m12m2_full_ETC___d147;
  tUInt8 DEF_IF_d2r_full_wires_0_whas__17_THEN_d2r_full_wir_ETC___d120;
  tUInt8 DEF_IF_d2r_empty_wires_0_whas__07_THEN_d2r_empty_w_ETC___d110;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__3_THEN_f2d_full_wire_ETC___d86;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__3_THEN_f2d_empty_wi_ETC___d76;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__9_THEN_exec_ETC___d52;
  tUInt8 DEF_IF_statRedirect_full_wires_0_whas__2_THEN_stat_ETC___d25;
  tUInt8 DEF_IF_statRedirect_empty_wires_0_whas__2_THEN_sta_ETC___d15;
  tUInt8 DEF_NOT_d2r_deqP_virtual_reg_1_read__19_20_AND_IF__ETC___d421;
  tUInt8 DEF_NOT_f2d_deqP_virtual_reg_1_read__99_00_AND_IF__ETC___d201;
  tUInt8 DEF_NOT_d2r_enqP_virtual_reg_1_read__90___d391;
  tUInt8 DEF_NOT_f2d_enqP_virtual_reg_1_read__83___d184;
  tUWide DEF_SEL_ARR_f2d_data_0_63_BITS_64_TO_33_98_f2d_dat_ETC___d412;
  tUWide DEF_decode_10_CONCAT_SEL_ARR_f2d_data_0_63_BIT_0_6_ETC___d411;
  tUWide DEF_iMem_req_IF_execRedirect_empty_virtual_reg_2_r_ETC___d193;
  tUWide DEF__1_CONCAT_DONTCARE___d154;
  tUWide DEF_NOT_exec_50_BITS_88_TO_85_61_EQ_2_62_82_CONCAT_ETC___d588;
 
 /* Rules */
 public:
  void RL_statRedirect_data_0_canonicalize();
  void RL_statRedirect_empty_canonicalize();
  void RL_statRedirect_full_canonicalize();
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_f2d_enqP_canonicalize();
  void RL_f2d_deqP_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2r_enqP_canonicalize();
  void RL_d2r_deqP_canonicalize();
  void RL_d2r_empty_canonicalize();
  void RL_d2r_full_canonicalize();
  void RL_m12m2_data_0_canonicalize();
  void RL_m12m2_empty_canonicalize();
  void RL_m12m2_full_canonicalize();
  void RL_test();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doRest();
  void RL_doRest2();
  void RL_upd_Stat();
  void RL_mkConnectionAVtoAf();
  void RL_mkConnectionAVtoAf_1();
 
 /* Methods */
 public:
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
