# SPDX-License-Identifier: Apache-2.0
# Copyright (c) 2026 George Saliba <george.saliba@salitronic.com>
"""Tests for design.pipeline: plan -> SchematicCanvas, pure Python.

The pipeline is the orchestrator; these tests check it produces a
sensible canvas without ever touching Altium. A MockExtractor returns
hand-built SymbolModels keyed by (lib_path, lib_ref).

Coverage:
- Happy path: every plan part lands as an instance; nets become wires
  or labels or ports.
- Missing symbol: pipeline fails cleanly with a per-(lib, ref) error.
- Missing pin: pipeline fails with the offending pin id.
- needs_creation parts: skipped with a warning note, not a failure.
- parameter_stamps: built for parts with metadata; empty for bare parts.
"""

from __future__ import annotations

from typing import Optional

import pytest

from eda_agent.design.pipeline import build_canvas_from_plan
from eda_agent.design.plan import DesignPlan
from eda_agent.design.symbols import (
    SymbolBBox,
    SymbolExtractor,
    SymbolModel,
    SymbolPin,
)


_LIB = "/fake/lib.SchLib"


class MockExtractor(SymbolExtractor):
    """Return canned SymbolModels without instantiating the bridge."""

    def __init__(self, symbols: dict[tuple[str, str], SymbolModel]) -> None:
        # Skip parent __init__ (no bridge/cache needed for tests).
        self._symbols = symbols

    def extract_one(self, lib_path: str, lib_ref: str) -> Optional[SymbolModel]:
        return self._symbols.get((lib_path, lib_ref))

    def extract_many(self, refs):
        return {
            (lib_path, lib_ref): self._symbols[(lib_path, lib_ref)]
            for (lib_path, lib_ref) in refs
            if (lib_path, lib_ref) in self._symbols
        }


def _passive(lib_ref: str) -> SymbolModel:
    return SymbolModel(
        lib_path=_LIB, lib_ref=lib_ref,
        pins=(
            SymbolPin(designator="1", name="1", x=-100, y=0,
                      orientation=2, length=100, electrical_type="passive"),
            SymbolPin(designator="2", name="2", x=100, y=0,
                      orientation=0, length=100, electrical_type="passive"),
        ),
        body_bbox=SymbolBBox(x_min=-50, y_min=-30, x_max=50, y_max=30),
    )


_BASE_SYMBOLS = {
    (_LIB, "RES"): _passive("RES"),
    (_LIB, "CAP"): _passive("CAP"),
}


def _basic_rc_plan(extra_part_fields: Optional[dict] = None) -> DesignPlan:
    """R1 in series with C1; one signal net and one ground net.

    Net.pins requires min 2 items, so the schema-shortest plan uses two
    2-pin nets that together connect every pin.
    """
    extra = extra_part_fields or {}
    return DesignPlan.model_validate({
        "spec": "rc lowpass",
        "summary": "trivial RC",
        "sheets": [{"name": "main", "title": "RC", "size": "A4"}],
        "zones": [{"name": "filter", "sheet": "main"}],
        "parts": [
            {"refdes": "R1", "lib_ref": "RES", "lib_path": _LIB,
             "value": "10k", "status": "existing",
             "sheet": "main", "zone": "filter", **extra.get("R1", {})},
            {"refdes": "C1", "lib_ref": "CAP", "lib_path": _LIB,
             "value": "100nF", "status": "existing",
             "sheet": "main", "zone": "filter", **extra.get("C1", {})},
        ],
        "nets": [
            {"name": "VOUT", "pins": [
                {"refdes": "R1", "pin": "2"},
                {"refdes": "C1", "pin": "1"}]},
            {"name": "GND", "is_ground": True, "pins": [
                {"refdes": "R1", "pin": "1"},
                {"refdes": "C1", "pin": "2"}]},
        ],
    })


def test_pipeline_happy_path():
    """A clean plan produces a canvas with every plan part placed."""
    # VIN net only has 1 pin; that violates Net.pins min items=2. Adjust:
    plan = DesignPlan.model_validate({
        "spec": "rc", "summary": "rc",
        "sheets": [{"name": "main", "size": "A4"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": [
            {"refdes": "R1", "lib_ref": "RES", "lib_path": _LIB,
             "value": "10k", "status": "existing",
             "sheet": "main", "zone": "z"},
            {"refdes": "C1", "lib_ref": "CAP", "lib_path": _LIB,
             "value": "100nF", "status": "existing",
             "sheet": "main", "zone": "z"},
        ],
        "nets": [
            {"name": "VOUT", "pins": [
                {"refdes": "R1", "pin": "2"},
                {"refdes": "C1", "pin": "1"}]},
            {"name": "GND", "is_ground": True, "pins": [
                {"refdes": "R1", "pin": "1"},
                {"refdes": "C1", "pin": "2"}]},
        ],
    })
    result = build_canvas_from_plan(plan, MockExtractor(_BASE_SYMBOLS))
    assert result.ok, [f.text for f in result.failures]
    assert result.placement_count == 2
    refdes_placed = {i.refdes for i in result.canvas.instances}
    assert refdes_placed == {"R1", "C1"}


def test_pipeline_missing_symbol_fails_cleanly():
    """Plan references a lib_ref the extractor can't produce -> hard failure."""
    plan = _basic_rc_plan()
    # Drop CAP from the available symbols so C1 can't resolve.
    extractor = MockExtractor({(_LIB, "RES"): _passive("RES")})
    result = build_canvas_from_plan(plan, extractor)
    assert not result.ok
    assert any("CAP" in f.text for f in result.failures)


def test_pipeline_skips_needs_creation_with_warning():
    """A needs_creation part should not appear on the canvas, and should
    surface a warning note (not a hard failure)."""
    plan = DesignPlan.model_validate({
        "spec": "x", "summary": "x",
        "sheets": [{"name": "main", "size": "A4"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": [
            {"refdes": "R1", "lib_ref": "RES", "lib_path": _LIB,
             "status": "existing", "sheet": "main", "zone": "z"},
            {"refdes": "U1", "lib_ref": "STM32G031F",
             "value": "STM32G031F",
             "status": "needs_creation", "sheet": "main", "zone": "z",
             "rationale": "no stm32 in library yet"},
        ],
        "nets": [
            {"name": "GND", "is_ground": True, "pins": [
                {"refdes": "R1", "pin": "1"},
                {"refdes": "R1", "pin": "2"}]},
        ],
    })
    result = build_canvas_from_plan(plan, MockExtractor(_BASE_SYMBOLS))
    # Hard failure only if R1 fails -- U1 is just a warning.
    refdes_placed = {i.refdes for i in result.canvas.instances}
    assert "U1" not in refdes_placed
    assert "R1" in refdes_placed
    assert any("U1" in n.text for n in result.notes)
    # The skip note carries the refdes as structured data, so callers do not
    # have to parse it out of the warning text.
    assert any(n.refdes == "U1" for n in result.notes)


def test_pipeline_unknown_pin_id_fails():
    """A plan net referencing a pin id not on the symbol -> failure."""
    plan = DesignPlan.model_validate({
        "spec": "x", "summary": "x",
        "sheets": [{"name": "main", "size": "A4"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": [
            {"refdes": "R1", "lib_ref": "RES", "lib_path": _LIB,
             "status": "existing", "sheet": "main", "zone": "z"},
            {"refdes": "R2", "lib_ref": "RES", "lib_path": _LIB,
             "status": "existing", "sheet": "main", "zone": "z"},
        ],
        "nets": [
            # Pin 99 doesn't exist on RES.
            {"name": "GND", "is_ground": True, "pins": [
                {"refdes": "R1", "pin": "99"},
                {"refdes": "R2", "pin": "1"}]},
        ],
    })
    result = build_canvas_from_plan(plan, MockExtractor(_BASE_SYMBOLS))
    assert not result.ok
    assert any("99" in f.text for f in result.failures)


def test_pipeline_parameter_stamps_carry_value_and_metadata():
    plan = _basic_rc_plan(extra_part_fields={
        "R1": {"manufacturer": "Yageo", "mpn": "RC0603FR-0710KL",
               "datasheet_url": "https://datasheet/yageo.pdf"},
    })
    result = build_canvas_from_plan(plan, MockExtractor(_BASE_SYMBOLS))
    assert result.ok, [f.text for f in result.failures]
    # R1 should get Value + Manufacturer + MPN + Datasheet stamps.
    r1_stamps = result.parameter_stamps.get("R1", {})
    assert r1_stamps.get("Value") == "10k"
    assert r1_stamps.get("Manufacturer") == "Yageo"
    assert r1_stamps.get("Manufacturer Part Number") == "RC0603FR-0710KL"
    assert r1_stamps.get("Datasheet") == "https://datasheet/yageo.pdf"
    # C1 has Value only.
    c1_stamps = result.parameter_stamps.get("C1", {})
    assert c1_stamps == {"Value": "100nF"}


def test_validation_flags_unrepresented_net():
    """A net whose pins are placed but never wired/labelled/ported should
    surface as a warning. We can't easily make the pipeline produce that
    state via its normal path -- it always tries to wire block-local nets
    and label cross-block ones -- so we exercise the validation helper
    directly against a hand-built canvas."""
    from eda_agent.design.canvas import SchematicCanvas, SymbolInstance
    from eda_agent.design.pipeline import (
        PipelineResult, _validate_canvas_against_plan,
    )

    sym = _passive("RES")
    canvas = SchematicCanvas()
    canvas.add_instance(SymbolInstance(refdes="R1", symbol=sym, x=0, y=0, rotation=0))
    canvas.add_instance(SymbolInstance(refdes="R2", symbol=sym, x=200, y=0, rotation=0))
    # No wires/labels/ports added at all.

    plan = DesignPlan.model_validate({
        "spec": "x", "summary": "x",
        "sheets": [{"name": "main", "size": "A4"}],
        "parts": [
            {"refdes": "R1", "lib_ref": "RES", "lib_path": _LIB,
             "status": "existing", "sheet": "main"},
            {"refdes": "R2", "lib_ref": "RES", "lib_path": _LIB,
             "status": "existing", "sheet": "main"},
        ],
        "nets": [
            {"name": "SIG", "pins": [
                {"refdes": "R1", "pin": "2"},
                {"refdes": "R2", "pin": "1"}]},
        ],
    })
    result = PipelineResult(canvas=canvas)
    _validate_canvas_against_plan(plan, canvas, result)
    warnings = [n for n in result.notes if n.severity == "warning"]
    assert any("SIG" in w.text for w in warnings)


def test_validation_quiet_when_net_pins_off_canvas():
    """A net whose pins reference refdes NOT placed on the canvas should
    NOT warn -- that's a multi-sheet case where the net lives elsewhere."""
    from eda_agent.design.canvas import SchematicCanvas
    from eda_agent.design.pipeline import (
        PipelineResult, _validate_canvas_against_plan,
    )

    canvas = SchematicCanvas()  # nothing placed
    plan = DesignPlan.model_validate({
        "spec": "x", "summary": "x",
        "sheets": [{"name": "main", "size": "A4"}],
        "parts": [
            {"refdes": "R1", "lib_ref": "RES", "lib_path": _LIB,
             "status": "existing", "sheet": "main"},
            {"refdes": "R2", "lib_ref": "RES", "lib_path": _LIB,
             "status": "existing", "sheet": "main"},
        ],
        "nets": [
            {"name": "SIG", "pins": [
                {"refdes": "R1", "pin": "2"},
                {"refdes": "R2", "pin": "1"}]},
        ],
    })
    result = PipelineResult(canvas=canvas)
    _validate_canvas_against_plan(plan, canvas, result)
    # No instances on canvas => net is "off this canvas" => no warning.
    warnings = [n for n in result.notes if n.severity == "warning"]
    assert warnings == []


def test_pipeline_power_net_produces_port_glyph():
    """is_ground=True net should emit at least one PowerPort on the canvas."""
    plan = DesignPlan.model_validate({
        "spec": "x", "summary": "x",
        "sheets": [{"name": "main", "size": "A4"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": [
            {"refdes": "R1", "lib_ref": "RES", "lib_path": _LIB,
             "status": "existing", "sheet": "main", "zone": "z"},
            {"refdes": "C1", "lib_ref": "CAP", "lib_path": _LIB,
             "status": "existing", "sheet": "main", "zone": "z"},
        ],
        "nets": [
            {"name": "GND", "is_ground": True, "pins": [
                {"refdes": "R1", "pin": "1"},
                {"refdes": "C1", "pin": "2"}]},
            {"name": "VOUT", "pins": [
                {"refdes": "R1", "pin": "2"},
                {"refdes": "C1", "pin": "1"}]},
        ],
    })
    result = build_canvas_from_plan(plan, MockExtractor(_BASE_SYMBOLS))
    assert result.ok, [f.text for f in result.failures]
    assert result.power_port_count >= 1
    gnd_ports = [p for p in result.canvas.power_ports if p.text == "GND"]
    assert gnd_ports, "GND net should produce a GND-named PowerPort"
    # GND glyph should be one of the gnd_* styles.
    assert any("gnd" in p.style.lower() for p in gnd_ports)


def test_cluster_radius_is_the_shared_constant():
    """The pipeline's rail-cluster radius is the shared 1-inch constant for
    every net size (no special-case giant cluster for small nets), so the
    preview matches the executor's apply path."""
    from eda_agent.design.pipeline import _cluster_radius_for_net
    from eda_agent.design.canvas import POWER_RAIL_CLUSTER_RADIUS_MILS

    assert POWER_RAIL_CLUSTER_RADIUS_MILS == 1000
    for n in (2, 5, 6, 12, 40):
        actions = [(None, (i * 100, 0), 0) for i in range(n)]
        assert _cluster_radius_for_net(actions) == POWER_RAIL_CLUSTER_RADIUS_MILS


def test_spread_ground_pins_get_per_pin_symbols_not_one_cluster():
    """A ground net whose pins land far apart must emit a GND symbol PER
    cluster (the universal convention), not one giant cluster wired with
    long cross-sheet spokes that tangle the drawing."""
    # Six decoupling caps across a power rail: pin-1 on VCC, pin-2 on GND.
    # Both are power nets -> port glyphs, no signal wires to short.
    parts = [
        {"refdes": f"C{i}", "lib_ref": "CAP", "lib_path": _LIB,
         "status": "existing", "sheet": "main", "zone": "z"}
        for i in range(1, 7)
    ]
    plan = DesignPlan.model_validate({
        "spec": "x", "summary": "x",
        "sheets": [{"name": "main", "size": "A4"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": parts,
        "nets": [
            {"name": "VCC", "is_power": True,
             "pins": [{"refdes": f"C{i}", "pin": "1"} for i in range(1, 7)]},
            {"name": "GND", "is_ground": True,
             "pins": [{"refdes": f"C{i}", "pin": "2"} for i in range(1, 7)]},
        ],
    })
    result = build_canvas_from_plan(plan, MockExtractor(_BASE_SYMBOLS))
    assert result.ok, [f.text for f in result.failures]
    gnd_ports = [p for p in result.canvas.power_ports if p.text == "GND"]
    # Spread pins -> more than one GND glyph (the old code emitted exactly 1).
    assert len(gnd_ports) >= 2


def test_neat_engine_overrides_build_a_valid_canvas():
    """The neat-layout engine's positions are compatible with the canvas as
    layout overrides (it is kept as a standalone adapter, not run in the hot
    selection path -- the Sugiyama placer wins there)."""
    from eda_agent.design.pipeline import (
        build_canvas_from_plan, _neat_engine_overrides,
    )
    plan = _basic_rc_plan()
    ext = MockExtractor(_BASE_SYMBOLS)
    ov = _neat_engine_overrides(plan)
    assert ov and set(ov) == {"R1", "C1"}
    variant = build_canvas_from_plan(plan, ext, layout_overrides=ov)
    assert variant.ok and len(variant.canvas.instances) == 2


def test_best_canvas_records_selected_variant_label():
    from eda_agent.design.pipeline import build_best_canvas_from_plan
    plan = _basic_rc_plan()
    result = build_best_canvas_from_plan(
        plan, MockExtractor(_BASE_SYMBOLS), n_tries=3)
    assert result.ok
    texts = " || ".join(n.text for n in result.notes)
    # Selection is over base + 2 rescale variants, and names the winner.
    assert "out of 3 variants" in texts
    import re
    m = re.search(r"selected layout: (\S+) score=", texts)
    assert m is not None
    assert m.group(1) == "base" or m.group(1).startswith("aspect=")


def test_build_best_canvas_is_deterministic():
    from eda_agent.design.pipeline import build_best_canvas_from_plan
    plan = _basic_rc_plan()
    a = build_best_canvas_from_plan(plan, MockExtractor(_BASE_SYMBOLS), n_tries=3)
    b = build_best_canvas_from_plan(plan, MockExtractor(_BASE_SYMBOLS), n_tries=3)
    pa = {i.refdes: (i.x, i.y, i.rotation) for i in a.canvas.instances}
    pb = {i.refdes: (i.x, i.y, i.rotation) for i in b.canvas.instances}
    assert pa == pb


# ---------------------------------------------------------------------------
# End-to-end quality guard: a realistic plan must produce a clean canvas.
# Locks in the cumulative net-classification / port / signal-flow behaviour.
# ---------------------------------------------------------------------------

def _ic4() -> SymbolModel:
    """A 4-pin IC: VCC/GND on the left, two signal pins on the right."""
    return SymbolModel(
        lib_path=_LIB, lib_ref="IC4",
        pins=(
            SymbolPin(designator="1", name="VCC", x=-200, y=100,
                      orientation=2, length=100, electrical_type="power"),
            SymbolPin(designator="2", name="GND", x=-200, y=-100,
                      orientation=2, length=100, electrical_type="power"),
            SymbolPin(designator="3", name="OUT1", x=200, y=100,
                      orientation=0, length=100, electrical_type="output"),
            SymbolPin(designator="4", name="OUT2", x=200, y=-100,
                      orientation=0, length=100, electrical_type="output"),
        ),
        body_bbox=SymbolBBox(x_min=-150, y_min=-150, x_max=150, y_max=150),
    )


def test_end_to_end_realistic_plan_is_clean():
    """A small realistic design -- IC with two decaps on a NAME-ONLY VCC rail
    (no is_power flag), a flagged GND, and a signal chain -- must come out
    clean: rails as port glyphs (name detection), a wired ordered signal
    path, no body overlaps. Guards the net-classification + signal-flow work
    end to end."""
    syms = {(_LIB, "RES"): _passive("RES"), (_LIB, "CAP"): _passive("CAP"),
            (_LIB, "IC4"): _ic4()}
    parts = [
        {"refdes": "U1", "lib_ref": "IC4", "lib_path": _LIB,
         "status": "existing", "sheet": "main", "zone": "z"},
        {"refdes": "C1", "lib_ref": "CAP", "lib_path": _LIB,
         "status": "existing", "sheet": "main", "zone": "z"},
        {"refdes": "C2", "lib_ref": "CAP", "lib_path": _LIB,
         "status": "existing", "sheet": "main", "zone": "z"},
        {"refdes": "R1", "lib_ref": "RES", "lib_path": _LIB,
         "status": "existing", "sheet": "main", "zone": "z"},
        {"refdes": "J1", "lib_ref": "RES", "lib_path": _LIB,
         "status": "existing", "sheet": "main", "zone": "z", "role": "output"},
    ]
    plan = DesignPlan.model_validate({
        "spec": "x", "summary": "x",
        "sheets": [{"name": "main", "size": "A4"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": parts,
        "nets": [
            # NAME-ONLY power rail -- no is_power flag; must still become ports.
            {"name": "VCC", "pins": [
                {"refdes": "U1", "pin": "1"}, {"refdes": "C1", "pin": "1"},
                {"refdes": "C2", "pin": "1"}]},
            {"name": "GND", "is_ground": True, "pins": [
                {"refdes": "U1", "pin": "2"}, {"refdes": "C1", "pin": "2"},
                {"refdes": "C2", "pin": "2"}]},
            # Signal path U1.OUT1 -> R1 -> J1.
            {"name": "S1", "pins": [
                {"refdes": "U1", "pin": "3"}, {"refdes": "R1", "pin": "1"}]},
            {"name": "S2", "pins": [
                {"refdes": "R1", "pin": "2"}, {"refdes": "J1", "pin": "1"}]},
        ],
    })
    result = build_canvas_from_plan(plan, MockExtractor(syms))
    assert result.ok, [f.text for f in result.failures]

    from eda_agent.design.quality import score_canvas
    sc = score_canvas(result.canvas, plan)
    # The name-only VCC rail and the flagged GND both become port glyphs.
    port_texts = {p.text for p in result.canvas.power_ports_on("main")}
    assert "VCC" in port_texts        # name detection routed VCC to a port
    assert "GND" in port_texts
    # Clean drawing: no body overlaps and no through-body wires.
    assert sc.body_overlaps == 0
    assert sc.wires_through_bodies == 0


def test_dense_design_falls_back_to_labels_instead_of_shorting():
    """At density the router can't always avoid foreign pins; a net that
    would short must fall back to per-pin labels so the emit still succeeds
    (ok=True) rather than blocking on a routing short. A long chain packs
    into a 2D grid that triggers this."""
    n = 25
    chain = ["J1"] + [f"R{i}" for i in range(1, n - 1)] + ["J2"]
    parts = [{"refdes": "J1", "lib_ref": "RES", "lib_path": _LIB,
              "status": "existing", "sheet": "main", "zone": "z",
              "role": "input"}]
    parts += [{"refdes": f"R{i}", "lib_ref": "RES", "lib_path": _LIB,
               "status": "existing", "sheet": "main", "zone": "z"}
              for i in range(1, n - 1)]
    parts += [{"refdes": "J2", "lib_ref": "RES", "lib_path": _LIB,
               "status": "existing", "sheet": "main", "zone": "z",
               "role": "output"}]
    nets = [{"name": f"N{i}", "pins": [
        {"refdes": chain[i], "pin": "2"},
        {"refdes": chain[i + 1], "pin": "1"}]}
        for i in range(len(chain) - 1)]
    plan = DesignPlan.model_validate({
        "spec": "x", "summary": "x",
        "sheets": [{"name": "main", "size": "A4"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": parts, "nets": nets,
    })
    from eda_agent.design.pipeline import build_best_canvas_from_plan
    res = build_best_canvas_from_plan(plan, MockExtractor(_BASE_SYMBOLS),
                                      n_tries=4)
    # No blocked emit: the short -> label fallback kept it valid.
    assert res.ok, [f.text for f in res.failures]
    assert not any("routing short" in f.text for f in res.failures)
    # The fallback surfaces a density warning so the planner can act.
    assert any(n.severity == "warning" and "labelled instead of wired" in n.text
               for n in res.notes)


def _mcu_sym(n_out: int) -> SymbolModel:
    pins = [SymbolPin(designator="1", name="VCC", x=-200, y=150,
                      orientation=2, length=100, electrical_type="power"),
            SymbolPin(designator="2", name="GND", x=-200, y=-150,
                      orientation=2, length=100, electrical_type="power")]
    for i in range(n_out):
        pins.append(SymbolPin(designator=str(i + 3), name=f"P{i}", x=200,
                              y=150 - i * 40, orientation=0, length=100,
                              electrical_type="output"))
    return SymbolModel(lib_path=_LIB, lib_ref="MCU", pins=tuple(pins),
                       body_bbox=SymbolBBox(x_min=-150, y_min=-200,
                                            x_max=150, y_max=200))


@pytest.mark.parametrize("n_branch,n_decap", [(6, 4), (8, 6), (10, 4),
                                              (12, 8), (8, 10)])
def test_dense_single_sheet_designs_emit_valid(n_branch, n_decap):
    """A range of realistic dense single-sheet designs (I/O connectors + MCU
    hub + decaps + signal branches, ~21-37 parts) must all emit valid
    (ok=True) -- the wire->label fallback resolves the routing shorts. The
    edge-anchored connectors spread the placement, as on a real board. (At
    EXTREME density with no I/O anchors, stub shorts can still leak -- see
    schematic_density_shorts memory.)"""
    syms = {(_LIB, "RES"): _passive("RES"), (_LIB, "CAP"): _passive("CAP"),
            (_LIB, "CONN"): _passive("CONN"), (_LIB, "MCU"): _mcu_sym(n_branch)}

    def P(ref, lr, **kw):
        return {"refdes": ref, "lib_ref": lr, "lib_path": _LIB,
                "status": "existing", "sheet": "main", "zone": "z", **kw}

    parts = [P("U1", "MCU"),
             P("J1", "CONN", role="input"), P("J2", "CONN", role="output")]
    parts += [P(f"C{i}", "CAP") for i in range(1, n_decap + 1)]
    parts += [P(f"R{i}", "RES") for i in range(1, n_branch + 1)]
    parts += [P(f"D{i}", "RES") for i in range(1, n_branch + 1)]
    nets = [
        {"name": "VCC", "is_power": True,
         "pins": [{"refdes": "U1", "pin": "1"}, {"refdes": "J1", "pin": "1"}]
         + [{"refdes": f"C{i}", "pin": "1"} for i in range(1, n_decap + 1)]},
        {"name": "GND", "is_ground": True,
         "pins": [{"refdes": "U1", "pin": "2"}, {"refdes": "J1", "pin": "2"},
                  {"refdes": "J2", "pin": "2"}]
         + [{"refdes": f"C{i}", "pin": "2"} for i in range(1, n_decap + 1)]},
    ]
    for i in range(n_branch):
        nets.append({"name": f"S{i}", "pins": [
            {"refdes": "U1", "pin": str(i + 3)},
            {"refdes": f"R{i + 1}", "pin": "1"}]})
        nets.append({"name": f"B{i}", "pins": [
            {"refdes": f"R{i + 1}", "pin": "2"},
            {"refdes": f"D{i + 1}", "pin": "1"}]})
    plan = DesignPlan.model_validate({
        "spec": "x", "summary": "x",
        "sheets": [{"name": "main", "size": "A4"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": parts, "nets": nets,
    })
    from eda_agent.design.pipeline import build_best_canvas_from_plan
    res = build_best_canvas_from_plan(plan, MockExtractor(syms), n_tries=4)
    assert res.ok, [f.text for f in res.failures]
    assert not any("routing short" in f.text for f in res.failures)


def test_larger_sheet_spreads_layout_bounds():
    """The density root fix: the layout uses the chosen sheet's bounds, so a
    bigger sheet spreads the same dense design across more area (which is what
    relieves the row-cramming that caused routing shorts). Asserted directly on
    the Sugiyama span rather than via shorts: the decoupling-cap clustering
    added later independently relieves A4 density, so a short-based contrast is
    no longer a stable signal -- but the spread mechanism itself is exactly
    ``_layout_max`` scaling with sheet size and is the thing to guard."""
    from eda_agent.design.plan import DesignPlan as _DP, Net, Part, PinRef, Sheet
    from eda_agent.design.sugiyama import sugiyama_layout

    def _net(nm, ps, **kw):
        return Net(name=nm, pins=[PinRef(refdes=r, pin=p) for r, p in ps], **kw)

    def _span(size: str) -> int:
        parts = ([Part(refdes="J1", lib_ref="HDR", lib_path=_LIB,
                       role="input_conn", status="existing")]
                 + [Part(refdes=f"R{i}", lib_ref="RES", lib_path=_LIB,
                         status="existing") for i in range(1, 13)]
                 + [Part(refdes="J2", lib_ref="HDR", lib_path=_LIB,
                         role="output_conn", status="existing")])
        nets = ([_net("IN", [("J1", "1"), ("R1", "1")])]
                + [_net(f"N{i}", [(f"R{i}", "2"), (f"R{i+1}", "1")])
                   for i in range(1, 12)]
                + [_net("OUT", [("R12", "2"), ("J2", "1")])]
                + [_net(f"F{i}", [("J1", str(i)), (f"R{i}", "1")])
                   for i in range(1, 5)])    # a wide fan layer where spread bites
        plan = _DP(spec="x", summary="x",
                   sheets=[Sheet(name="main", size=size)],
                   parts=parts, nets=nets)
        pls = sugiyama_layout(plan)
        xs = [p.x_mils for p in pls]
        ys = [p.y_mils for p in pls]
        return (max(xs) - min(xs)) + (max(ys) - min(ys))

    a4, a3, a2 = _span("A4"), _span("A3"), _span("A2")
    # Wider layout on each larger sheet WHILE the sheet-fit term binds;
    # once a chain reaches its size-aware ideal pitch (this all-passives
    # fixture does on A3) a still-larger sheet must NOT scatter it
    # further -- compactness caps the spread at the ideal.
    assert a4 < a3 <= a2


def _side_ic(lib_ref: str, n_left: int, n_right: int) -> SymbolModel:
    pins = [SymbolPin(designator=str(i + 1), name=f"L{i}", x=-300,
                      y=200 - i * 100, orientation=2, length=100,
                      electrical_type="input") for i in range(n_left)]
    pins += [SymbolPin(designator=str(n_left + i + 1), name=f"R{i}", x=300,
                       y=200 - i * 100, orientation=0, length=100,
                       electrical_type="output") for i in range(n_right)]
    return SymbolModel(lib_path=_LIB, lib_ref=lib_ref, pins=tuple(pins),
                       body_bbox=SymbolBBox(x_min=-200, y_min=-300,
                                            x_max=200, y_max=300))


def _ldo_sym() -> SymbolModel:
    return SymbolModel(
        lib_path=_LIB, lib_ref="LDO",
        pins=(SymbolPin(designator="1", name="IN", x=-200, y=0, orientation=2,
                        length=100, electrical_type="power"),
              SymbolPin(designator="3", name="OUT", x=200, y=0, orientation=0,
                        length=100, electrical_type="power"),
              SymbolPin(designator="2", name="GND", x=0, y=-200, orientation=3,
                        length=100, electrical_type="power")),
        body_bbox=SymbolBBox(x_min=-150, y_min=-150, x_max=150, y_max=150))


def test_force_directed_variant_wins_power_tree_board():
    """A board whose signal graph is split by a power-only bridge (LDO +
    connector reach the rest only through rails) lays out better under
    force-directed than Sugiyama; best-of must pick the FD variant and so
    score no worse -- here strictly better -- than Sugiyama alone."""
    from eda_agent.design.layout import compute_layout
    from eda_agent.design.pipeline import (
        build_best_canvas_from_plan, build_canvas_from_plan,
    )
    from eda_agent.design.quality import score_canvas

    syms = {(_LIB, "RES"): _passive("RES"), (_LIB, "CAP"): _passive("CAP"),
            (_LIB, "MCU"): _side_ic("MCU", 4, 4),
            (_LIB, "SENS"): _side_ic("SENS", 3, 3), (_LIB, "LDO"): _ldo_sym(),
            (_LIB, "HDR"): _passive("HDR")}

    def part(ref, lr, role=None):
        d = {"refdes": ref, "lib_ref": lr, "lib_path": _LIB,
             "status": "existing", "sheet": "main"}
        if role:
            d["role"] = role
        return d

    plan = DesignPlan.model_validate({
        "spec": "x", "summary": "x",
        "sheets": [{"name": "main", "size": "A3"}],
        "parts": [
            part("J1", "HDR", "input_conn"), part("U3", "LDO"),
            part("C1", "CAP"), part("C2", "CAP"),
            part("U1", "MCU"), part("U2", "SENS"),
            part("R1", "RES"), part("R2", "RES"), part("J2", "HDR", "output_conn"),
        ],
        "nets": [
            {"name": "VIN", "is_power": True, "pins": [
                {"refdes": "J1", "pin": "1"}, {"refdes": "U3", "pin": "1"},
                {"refdes": "C1", "pin": "1"}]},
            {"name": "V3V3", "is_power": True, "pins": [
                {"refdes": "U3", "pin": "3"}, {"refdes": "C2", "pin": "1"},
                {"refdes": "U1", "pin": "1"}, {"refdes": "U2", "pin": "1"},
                {"refdes": "R1", "pin": "1"}, {"refdes": "R2", "pin": "1"}]},
            {"name": "GND", "is_ground": True, "pins": [
                {"refdes": "J1", "pin": "2"}, {"refdes": "U3", "pin": "2"},
                {"refdes": "C1", "pin": "2"}, {"refdes": "C2", "pin": "2"},
                {"refdes": "U1", "pin": "2"}, {"refdes": "U2", "pin": "2"}]},
            {"name": "SDA", "pins": [{"refdes": "U1", "pin": "5"},
                {"refdes": "U2", "pin": "4"}, {"refdes": "R1", "pin": "2"}]},
            {"name": "SCL", "pins": [{"refdes": "U1", "pin": "6"},
                {"refdes": "U2", "pin": "5"}, {"refdes": "R2", "pin": "2"}]},
            {"name": "SIG", "pins": [{"refdes": "U2", "pin": "6"},
                {"refdes": "U1", "pin": "3"}]},
            {"name": "OUT1", "pins": [{"refdes": "U1", "pin": "7"},
                {"refdes": "J2", "pin": "1"}]},
        ],
    })

    best = build_best_canvas_from_plan(plan, MockExtractor(syms), n_tries=5,
                                       strict_shorts=False)
    assert best.ok
    best_total = score_canvas(best.canvas, plan).total

    # Sugiyama-only baseline (force the engine, single build, no rescale).
    sug_placed = compute_layout(plan, engine="sugiyama")
    sug = build_canvas_from_plan(
        plan, MockExtractor(syms),
        layout_overrides={p.refdes: p for p in sug_placed},
        strict_shorts=False)
    sug_total = score_canvas(sug.canvas, plan).total

    # best-of (which includes the FD variant) must not be worse than
    # Sugiyama alone. Historically FD won this board DECISIVELY because a
    # power-only-bridged signal graph collapsed Sugiyama into one column;
    # the signal-isolated-anchor seed fix closed that gap (the engines now
    # tie here), so the guarantee is no-worse, not strictly-better.
    assert best_total <= sug_total


def _ic_symbol(lib_ref, pins):
    """Build a multi-pin IC SymbolModel from (designator, x, y, orientation)."""
    sp = [SymbolPin(designator=d, name=d, x=x, y=y, orientation=o,
                    length=100, electrical_type="passive")
          for (d, x, y, o) in pins]
    xs = [p.x for p in sp]
    ys = [p.y for p in sp]
    return SymbolModel(
        lib_path=_LIB, lib_ref=lib_ref, pins=tuple(sp),
        body_bbox=SymbolBBox(x_min=min(xs) + 80, y_min=min(ys) - 50,
                             x_max=max(xs) - 80, y_max=max(ys) + 50))


def _bus_plan_and_symbols():
    """MCU U1 <-> memory U2 with an 8-bit data bus (D0..D7) plus VCC/GND."""
    u1 = [("V", -300, 400, 2), ("G", -300, -400, 2)] + \
         [(f"D{i}", 300, 300 - i * 80, 0) for i in range(8)]
    u2 = [("V", 300, 400, 0), ("G", 300, -400, 0)] + \
         [(f"D{i}", -300, 300 - i * 80, 2) for i in range(8)]
    syms = {
        (_LIB, "MCU"): _ic_symbol("MCU", u1),
        (_LIB, "MEM"): _ic_symbol("MEM", u2),
        (_LIB, "CAP"): _passive("CAP"),
    }
    parts = [
        {"refdes": "U1", "lib_ref": "MCU", "lib_path": _LIB,
         "status": "existing", "sheet": "main", "zone": "z"},
        {"refdes": "U2", "lib_ref": "MEM", "lib_path": _LIB,
         "status": "existing", "sheet": "main", "zone": "z"},
        {"refdes": "C1", "lib_ref": "CAP", "lib_path": _LIB, "value": "100nF",
         "status": "existing", "sheet": "main", "zone": "z"},
    ]
    nets = [
        {"name": "VCC", "is_power": True, "pins": [
            {"refdes": "U1", "pin": "V"}, {"refdes": "U2", "pin": "V"},
            {"refdes": "C1", "pin": "1"}]},
        {"name": "GND", "is_ground": True, "pins": [
            {"refdes": "U1", "pin": "G"}, {"refdes": "U2", "pin": "G"},
            {"refdes": "C1", "pin": "2"}]},
    ]
    for i in range(8):
        nets.append({"name": f"D{i}", "pins": [
            {"refdes": "U1", "pin": f"D{i}"},
            {"refdes": "U2", "pin": f"D{i}"}]})
    plan = DesignPlan.model_validate({
        "spec": "bus", "summary": "8-bit data bus",
        "sheets": [{"name": "main", "size": "A3"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": parts, "nets": nets})
    return plan, syms


def test_wide_bus_draws_through_the_pipeline():
    """An 8-net inter-IC bus is drawn as a BUS glyph (not just N label pairs)
    by build_canvas_from_plan -- locks in the apply_bus_drawing integration."""
    plan, syms = _bus_plan_and_symbols()
    result = build_canvas_from_plan(plan, MockExtractor(syms))
    assert result.ok
    cv = result.canvas
    # A bus line + 45-degree entries were emitted (per-IC stubs).
    assert len(cv.buses) >= 1
    assert len(cv.bus_entries) >= 8
    # The per-signal labels still carry connectivity (D0..D7 present).
    texts = {lab.text for lab in cv.labels}
    assert {f"D{i}" for i in range(8)} <= texts


def test_best_canvas_keeps_the_bus():
    """The multi-try best-of path also retains the bus glyph."""
    from eda_agent.design.pipeline import build_best_canvas_from_plan
    plan, syms = _bus_plan_and_symbols()
    result = build_best_canvas_from_plan(plan, MockExtractor(syms), n_tries=3)
    assert result.ok
    assert len(result.canvas.buses) >= 1


def _inverting_amp_plan_and_symbols():
    """Inverting op-amp: Rin (R1) from VIN to the summing node, Rf (R2) from
    the summing node to VOUT, around op-amp U1. Exercises the OPAMP_INVERTING
    motif through the real pipeline."""
    opamp = _ic_symbol("OPAMP", [
        ("1", 300, 0, 0), ("2", -300, 80, 2), ("3", -300, -80, 2),
        ("4", 0, 200, 1), ("5", 0, -200, 3)])
    syms = {
        (_LIB, "OPAMP"): opamp,
        (_LIB, "RES"): _passive("RES"),
        (_LIB, "HDR"): _ic_symbol("HDR", [("1", -100, 100, 2),
                                           ("2", -100, -100, 2)]),
    }
    plan = DesignPlan.model_validate({
        "spec": "inv amp", "summary": "inverting op-amp gain stage",
        "sheets": [{"name": "main", "size": "A4"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": [
            {"refdes": "J1", "lib_ref": "HDR", "lib_path": _LIB,
             "role": "input_conn", "status": "existing", "sheet": "main",
             "zone": "z"},
            {"refdes": "J2", "lib_ref": "HDR", "lib_path": _LIB,
             "role": "output_conn", "status": "existing", "sheet": "main",
             "zone": "z"},
            {"refdes": "U1", "lib_ref": "OPAMP", "lib_path": _LIB,
             "status": "existing", "sheet": "main", "zone": "z"},
            {"refdes": "R1", "lib_ref": "RES", "lib_path": _LIB, "value": "10k",
             "status": "existing", "sheet": "main", "zone": "z"},
            {"refdes": "R2", "lib_ref": "RES", "lib_path": _LIB, "value": "100k",
             "status": "existing", "sheet": "main", "zone": "z"}],
        "nets": [
            {"name": "VIN", "pins": [{"refdes": "J1", "pin": "1"},
                                     {"refdes": "R1", "pin": "1"}]},
            {"name": "SUMMING", "pins": [{"refdes": "R1", "pin": "2"},
                                         {"refdes": "R2", "pin": "1"},
                                         {"refdes": "U1", "pin": "2"}]},
            {"name": "VOUT", "pins": [{"refdes": "R2", "pin": "2"},
                                      {"refdes": "U1", "pin": "1"},
                                      {"refdes": "J2", "pin": "1"}]},
            {"name": "GND", "is_ground": True, "pins": [
                {"refdes": "U1", "pin": "3"}, {"refdes": "J1", "pin": "2"},
                {"refdes": "J2", "pin": "2"}]},
            {"name": "VPLUS", "is_power": True, "pins": [
                {"refdes": "U1", "pin": "4"}, {"refdes": "J1", "pin": "1"}]}]})
    return plan, syms


def test_opamp_motif_places_gain_stage_through_pipeline():
    """The OPAMP_INVERTING motif fires AND lays Rin/Rf as a symmetric gain
    stage on the op-amp's input side -- not scattered across the sheet."""
    import math
    from eda_agent.design.motifs import recognize_motifs
    plan, syms = _inverting_amp_plan_and_symbols()
    assert any(m.motif_name == "opamp_inverting" for m in recognize_motifs(plan))

    result = build_canvas_from_plan(plan, MockExtractor(syms))
    assert result.ok
    ctr = {}
    for inst in result.canvas.instances:
        bb = inst.world_bbox()
        ctr[inst.refdes] = ((bb.x_min + bb.x_max) / 2,
                            (bb.y_min + bb.y_max) / 2)

    def dist(a, b):
        return math.hypot(ctr[a][0] - ctr[b][0], ctr[a][1] - ctr[b][1])
    d1, d2 = dist("R1", "U1"), dist("R2", "U1")
    # Both feedback/input resistors are clustered with the op-amp...
    assert d1 < 2500 and d2 < 2500
    # ...and placed symmetrically about it (the canonical (-1700, +/-600)).
    assert abs(d1 - d2) < 400


def _acdc_frontend_plan_and_symbols():
    """AC connector -> 4-diode bridge -> pi filter (Cin/L/Cout) -> load.
    Exercises the self-contained diode_bridge and pi_filter motifs together."""
    def hdr(lib_ref, pins):
        return _ic_symbol(lib_ref, pins)
    syms = {
        (_LIB, "DIODE"): _passive("DIODE"), (_LIB, "CAP"): _passive("CAP"),
        (_LIB, "IND"): _passive("IND"),
        (_LIB, "HDR"): hdr("HDR", [("1", -100, 100, 2), ("2", -100, -100, 2)]),
        (_LIB, "LOAD"): hdr("LOAD", [("1", -150, 80, 2), ("2", -150, -80, 2),
                                     ("3", 150, 0, 0)]),
    }
    parts = [{"refdes": "J1", "lib_ref": "HDR", "lib_path": _LIB,
              "role": "input_conn", "status": "existing", "sheet": "main",
              "zone": "z"}]
    parts += [{"refdes": f"D{i}", "lib_ref": "DIODE", "lib_path": _LIB,
               "status": "existing", "sheet": "main", "zone": "z"}
              for i in (1, 2, 3, 4)]
    parts += [
        {"refdes": "C1", "lib_ref": "CAP", "lib_path": _LIB, "value": "100uF",
         "status": "existing", "sheet": "main", "zone": "z"},
        {"refdes": "L1", "lib_ref": "IND", "lib_path": _LIB, "value": "10uH",
         "status": "existing", "sheet": "main", "zone": "z"},
        {"refdes": "C2", "lib_ref": "CAP", "lib_path": _LIB, "value": "100uF",
         "status": "existing", "sheet": "main", "zone": "z"},
        {"refdes": "U1", "lib_ref": "LOAD", "lib_path": _LIB,
         "status": "existing", "sheet": "main", "zone": "z"}]
    nets = [
        {"name": "AC1", "pins": [{"refdes": "J1", "pin": "1"},
                                 {"refdes": "D1", "pin": "1"},
                                 {"refdes": "D3", "pin": "2"}]},
        {"name": "AC2", "pins": [{"refdes": "J1", "pin": "2"},
                                 {"refdes": "D2", "pin": "1"},
                                 {"refdes": "D4", "pin": "2"}]},
        {"name": "VPLUS", "is_power": True, "pins": [
            {"refdes": "D1", "pin": "2"}, {"refdes": "D2", "pin": "2"},
            {"refdes": "C1", "pin": "1"}, {"refdes": "L1", "pin": "1"}]},
        {"name": "VFILT", "is_power": True, "pins": [
            {"refdes": "L1", "pin": "2"}, {"refdes": "C2", "pin": "1"},
            {"refdes": "U1", "pin": "1"}]},
        {"name": "GND", "is_ground": True, "pins": [
            {"refdes": "D3", "pin": "1"}, {"refdes": "D4", "pin": "1"},
            {"refdes": "C1", "pin": "2"}, {"refdes": "C2", "pin": "2"},
            {"refdes": "U1", "pin": "2"}]}]
    plan = DesignPlan.model_validate({
        "spec": "acdc", "summary": "bridge + pi filter",
        "sheets": [{"name": "main", "size": "A3"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": parts, "nets": nets})
    return plan, syms


def test_selfcontained_motifs_keep_canonical_geometry_through_pipeline():
    """The diode_bridge and pi_filter (self-contained) motifs are recognised
    and KEEP their canonical shape through the pipeline -- resnap_motif_clusters
    restores the geometry the overlap shove would otherwise scatter. The bridge
    is a near-square diamond; the pi filter's C-L-C stays tight."""
    import math
    from eda_agent.design.motifs import recognize_motifs
    plan, syms = _acdc_frontend_plan_and_symbols()
    names = {m.motif_name for m in recognize_motifs(plan)}
    assert "diode_bridge" in names and "pi_filter" in names

    from eda_agent.design.pipeline import build_best_canvas_from_plan

    def _check(canvas):
        ctr = {}
        for inst in canvas.instances:
            bb = inst.world_bbox()
            ctr[inst.refdes] = ((bb.x_min + bb.x_max) / 2,
                                (bb.y_min + bb.y_max) / 2)

        def dist(a, b):
            return math.hypot(ctr[a][0] - ctr[b][0], ctr[a][1] - ctr[b][1])
        # Bridge: the four diamond edges are ~equal (a square, not a skewed quad).
        edges = [dist("D1", "D2"), dist("D2", "D4"), dist("D4", "D3"),
                 dist("D3", "D1")]
        assert max(edges) - min(edges) < 300    # near-square (canonical 1400)
        assert all(900 < e < 1900 for e in edges)
        # Pi filter C-L-C: BOTH cap-to-inductor legs are ~the canonical 1487 AND
        # roughly SYMMETRIC. The asymmetry guard catches the cross-motif
        # collision regression (one leg snapped, the other skipped to ~539).
        ll, lr = dist("C1", "L1"), dist("L1", "C2")
        assert 1100 < ll < 1900 and 1100 < lr < 1900
        assert abs(ll - lr) < 400

    base = build_canvas_from_plan(plan, MockExtractor(syms))
    assert base.ok
    _check(base.canvas)
    # The default emit path (best-of aspect rescaling) keeps the geometry too.
    best = build_best_canvas_from_plan(plan, MockExtractor(syms), n_tries=4)
    assert best.ok
    _check(best.canvas)


def _buck_mcu_opamp_plan_and_symbols():
    """A realistic mixed board: buck (fb_divider+boot_cap+lc_output) + MCU with
    a crystal + a role-tagged op-amp sensor. Exercises ALL the motif types and
    the resnap + signal-subtype-role interactions on one plan, kept compact
    enough to route short-free."""
    reg = _ic_symbol("REG", [("VIN", -200, 150, 2), ("GND", -200, -150, 2),
                             ("SW", 200, 150, 0), ("BOOT", 200, 50, 0),
                             ("FB", 200, -50, 0), ("VOUT", 200, -150, 0)])
    mcu = _ic_symbol("MCU", [("VCC", -200, 150, 2), ("GND", -200, -150, 2),
                             ("XIN", -200, 50, 2), ("XOUT", -200, -50, 2),
                             ("AIN", 200, 0, 0)])
    op = _ic_symbol("OPAMP", [("OUT", 300, 0, 0), ("INN", -300, 80, 2),
                              ("INP", -300, -80, 2), ("VP", 0, 200, 1),
                              ("VN", 0, -200, 3)])
    syms = {(_LIB, "REG"): reg, (_LIB, "MCU"): mcu, (_LIB, "OPAMP"): op,
            (_LIB, "RES"): _passive("RES"), (_LIB, "CAP"): _passive("CAP"),
            (_LIB, "IND"): _passive("IND"), (_LIB, "DIODE"): _passive("DIODE"),
            (_LIB, "XTAL"): _passive("XTAL"),
            (_LIB, "HDR"): _ic_symbol("HDR", [("1", -100, 100, 2),
                                              ("2", -100, -100, 2)])}
    P = lambda r, lr: {"refdes": r, "lib_ref": lr, "lib_path": _LIB,
                       "status": "existing", "sheet": "main", "zone": "z"}
    plan = DesignPlan.model_validate({
        "spec": "mixed", "summary": "buck+mcu+xtal+opamp",
        "sheets": [{"name": "main", "size": "A2"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": [P("J1", "HDR"), P("U1", "REG"), P("L1", "IND"), P("D1", "DIODE"),
                  P("C1", "CAP"), P("C2", "CAP"), P("C3", "CAP"),
                  P("R1", "RES"), P("R2", "RES"), P("U2", "MCU"),
                  P("Y1", "XTAL"), P("C5", "CAP"), P("C6", "CAP"),
                  P("U3", "OPAMP"), P("R3", "RES"), P("R4", "RES"), P("J2", "HDR")],
        "nets": [
            {"name": "VIN", "is_power": True, "pins": [
                {"refdes": "J1", "pin": "1"}, {"refdes": "U1", "pin": "VIN"},
                {"refdes": "C1", "pin": "1"}]},
            {"name": "GND", "is_ground": True, "pins": [
                {"refdes": "J1", "pin": "2"}, {"refdes": "U1", "pin": "GND"},
                {"refdes": "C1", "pin": "2"}, {"refdes": "C2", "pin": "2"},
                {"refdes": "D1", "pin": "1"}, {"refdes": "R2", "pin": "2"},
                {"refdes": "U2", "pin": "GND"}, {"refdes": "C5", "pin": "2"},
                {"refdes": "C6", "pin": "2"}, {"refdes": "U3", "pin": "VN"},
                {"refdes": "J2", "pin": "2"}]},
            {"name": "SW", "pins": [{"refdes": "U1", "pin": "SW"},
                                    {"refdes": "L1", "pin": "1"},
                                    {"refdes": "D1", "pin": "2"},
                                    {"refdes": "C3", "pin": "2"}]},
            {"name": "BOOT", "pins": [{"refdes": "U1", "pin": "BOOT"},
                                      {"refdes": "C3", "pin": "1"}]},
            {"name": "VCC", "is_power": True, "pins": [
                {"refdes": "L1", "pin": "2"}, {"refdes": "C2", "pin": "1"},
                {"refdes": "R1", "pin": "1"}, {"refdes": "U1", "pin": "VOUT"},
                {"refdes": "U2", "pin": "VCC"}, {"refdes": "U3", "pin": "VP"}]},
            {"name": "FB", "pins": [{"refdes": "U1", "pin": "FB"},
                                    {"refdes": "R1", "pin": "2"},
                                    {"refdes": "R2", "pin": "1"}]},
            {"name": "XIN", "pins": [{"refdes": "U2", "pin": "XIN"},
                                     {"refdes": "Y1", "pin": "1"},
                                     {"refdes": "C5", "pin": "1"}]},
            {"name": "XOUT", "pins": [{"refdes": "U2", "pin": "XOUT"},
                                      {"refdes": "Y1", "pin": "2"},
                                      {"refdes": "C6", "pin": "1"}]},
            {"name": "ASENSE", "role": "analog_sensitive", "pins": [
                {"refdes": "U3", "pin": "OUT"}, {"refdes": "U2", "pin": "AIN"},
                {"refdes": "R4", "pin": "2"}]},
            {"name": "VINP", "pins": [{"refdes": "J2", "pin": "1"},
                                      {"refdes": "R3", "pin": "1"}]},
            {"name": "SUMMING", "pins": [{"refdes": "R3", "pin": "2"},
                                         {"refdes": "R4", "pin": "1"},
                                         {"refdes": "U3", "pin": "INN"}]}]})
    return plan, syms


def test_comprehensive_board_recognises_all_motifs_and_clusters_tight():
    """A mixed board (buck + MCU/crystal + role-tagged op-amp) recognises every
    motif type AND places each cluster tight -- the composition where the
    signal-subtype-match and resnap fixes live. ERC must be clean."""
    import math
    from eda_agent.design.motifs import recognize_motifs
    from eda_agent.design.plan_erc import check_plan_erc
    plan, syms = _buck_mcu_opamp_plan_and_symbols()

    # No connectivity errors (shorted pins, floating nets, ...).
    assert check_plan_erc(plan).passed
    names = {m.motif_name for m in recognize_motifs(plan)}
    # The op-amp (analog_sensitive output) fires thanks to signal-subtype match;
    # the regulator motifs and the crystal all fire too.
    assert {"fb_divider", "boot_cap", "lc_output", "crystal_load",
            "opamp_inverting"} <= names

    # Note: this dense board may trip the known density-shorts limit at emit
    # (a label landing on a foreign wire); that is orthogonal to PLACEMENT,
    # which is what this test checks. Every part is still placed.
    result = build_canvas_from_plan(plan, MockExtractor(syms))
    assert result.placement_count == len(plan.parts)
    ctr = {}
    for inst in result.canvas.instances:
        bb = inst.world_bbox()
        ctr[inst.refdes] = ((bb.x_min + bb.x_max) / 2,
                            (bb.y_min + bb.y_max) / 2)

    def d(a, b):
        return math.hypot(ctr[a][0] - ctr[b][0], ctr[a][1] - ctr[b][1])
    # Resnap keeps the clusters tight: bootstrap cap by its IC, crystal caps by
    # the crystal, op-amp gain resistors symmetric on the op-amp input side.
    assert d("C3", "U1") < 1600                       # boot cap near regulator
    assert d("Y1", "C5") < 700 and d("Y1", "C6") < 700  # crystal load caps tight
    assert abs(d("R3", "U3") - d("R4", "U3")) < 400   # op-amp Rin/Rf symmetric


def test_bus_and_crystal_compose_cleanly():
    """A board with BOTH a data bus (MCU<->memory) and a crystal oscillator:
    the bus glyph draws AND the crystal load caps stay clustered, with no
    short -- the bus post-pass and the crystal resnap don't interfere."""
    import math
    mcu = _ic_symbol("MCU", [("VCC", -300, 400, 2), ("GND", -300, -400, 2),
                             ("XIN", -300, 300, 2), ("XOUT", -300, 200, 2)]
                     + [(f"D{i}", 300, 300 - i * 80, 0) for i in range(8)])
    mem = _ic_symbol("MEM", [("VCC", 300, 400, 0), ("GND", 300, -400, 0)]
                     + [(f"D{i}", -300, 300 - i * 80, 2) for i in range(8)])
    syms = {(_LIB, "MCU"): mcu, (_LIB, "MEM"): mem,
            (_LIB, "CAP"): _passive("CAP"), (_LIB, "XTAL"): _passive("XTAL"),
            (_LIB, "HDR"): _ic_symbol("HDR", [("1", -100, 100, 2),
                                              ("2", -100, -100, 2)])}
    P = lambda r, lr: {"refdes": r, "lib_ref": lr, "lib_path": _LIB,
                       "status": "existing", "sheet": "main", "zone": "z"}
    nets = [
        {"name": "VCC", "is_power": True, "pins": [
            {"refdes": "J1", "pin": "1"}, {"refdes": "U1", "pin": "VCC"},
            {"refdes": "U2", "pin": "VCC"}, {"refdes": "C1", "pin": "1"}]},
        {"name": "GND", "is_ground": True, "pins": [
            {"refdes": "J1", "pin": "2"}, {"refdes": "U1", "pin": "GND"},
            {"refdes": "U2", "pin": "GND"}, {"refdes": "C1", "pin": "2"},
            {"refdes": "C3", "pin": "2"}, {"refdes": "C4", "pin": "2"}]},
        {"name": "XIN", "pins": [{"refdes": "U1", "pin": "XIN"},
                                 {"refdes": "Y1", "pin": "1"},
                                 {"refdes": "C3", "pin": "1"}]},
        {"name": "XOUT", "pins": [{"refdes": "U1", "pin": "XOUT"},
                                  {"refdes": "Y1", "pin": "2"},
                                  {"refdes": "C4", "pin": "1"}]}]
    for i in range(8):
        nets.append({"name": f"D{i}", "pins": [{"refdes": "U1", "pin": f"D{i}"},
                                               {"refdes": "U2", "pin": f"D{i}"}]})
    plan = DesignPlan.model_validate({
        "spec": "bus+xtal", "summary": "mcu+mem bus + crystal",
        "sheets": [{"name": "main", "size": "A2"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": [P("J1", "HDR"), P("U1", "MCU"), P("U2", "MEM"),
                  P("C1", "CAP"), P("Y1", "XTAL"), P("C3", "CAP"), P("C4", "CAP")],
        "nets": nets})

    from eda_agent.design.pipeline import build_best_canvas_from_plan
    result = build_best_canvas_from_plan(plan, MockExtractor(syms), n_tries=4)
    assert result.ok
    cv = result.canvas
    # The bus glyph drew (per-IC stub + entries) AND the crystal stayed tight.
    assert len(cv.buses) >= 1 and len(cv.bus_entries) >= 8
    ctr = {i.refdes: ((i.world_bbox().x_min + i.world_bbox().x_max) / 2,
                      (i.world_bbox().y_min + i.world_bbox().y_max) / 2)
           for i in cv.instances}

    def d(a, b):
        return math.hypot(ctr[a][0] - ctr[b][0], ctr[a][1] - ctr[b][1])
    assert d("Y1", "C3") < 700 and d("Y1", "C4") < 700


def _three_opamp_cascade_plan_and_symbols():
    """Three inverting op-amp gain stages in series (an instrumentation-style
    front end): U1 -> U2 -> U3, each with its own Rin/Rf pair. Stresses the
    per-IC collision scoping in resnap_motif_clusters -- three instances of the
    SAME motif must each restore canonical geometry without interfering."""
    opamp = _ic_symbol("OPAMP", [
        ("1", 300, 0, 0), ("2", -300, 80, 2), ("3", -300, -80, 2),
        ("4", 0, 200, 1), ("5", 0, -200, 3)])
    syms = {
        (_LIB, "OPAMP"): opamp,
        (_LIB, "RES"): _passive("RES"),
        (_LIB, "HDR"): _ic_symbol("HDR", [("1", -100, 100, 2),
                                          ("2", -100, -100, 2)]),
    }
    P = lambda r, lr, **kw: {"refdes": r, "lib_ref": lr, "lib_path": _LIB,
                            "status": "existing", "sheet": "main", "zone": "z",
                            **kw}
    parts = [P("J1", "HDR", role="input_conn"),
             P("J2", "HDR", role="output_conn")]
    nets = [{"name": "VIN", "pins": [{"refdes": "J1", "pin": "1"},
                                     {"refdes": "R1", "pin": "1"}]}]
    for k in (1, 2, 3):
        u, ri, rf = f"U{k}", f"R{2 * k - 1}", f"R{2 * k}"
        parts += [P(u, "OPAMP"), P(ri, "RES", value="10k"),
                  P(rf, "RES", value="100k")]
        nets.append({"name": f"SUM{k}", "pins": [
            {"refdes": ri, "pin": "2"}, {"refdes": rf, "pin": "1"},
            {"refdes": u, "pin": "2"}]})
        downstream = ([{"refdes": f"R{2 * k + 1}", "pin": "1"}] if k < 3
                      else [{"refdes": "J2", "pin": "1"}])
        nets.append({"name": f"OUT{k}", "pins": [
            {"refdes": rf, "pin": "2"}, {"refdes": u, "pin": "1"}] + downstream})
    nets.append({"name": "GND", "is_ground": True, "pins": [
        {"refdes": "U1", "pin": "3"}, {"refdes": "U2", "pin": "3"},
        {"refdes": "U3", "pin": "3"}, {"refdes": "J1", "pin": "2"},
        {"refdes": "J2", "pin": "2"}]})
    nets.append({"name": "VPLUS", "is_power": True, "pins": [
        {"refdes": "U1", "pin": "4"}, {"refdes": "U2", "pin": "4"},
        {"refdes": "U3", "pin": "4"}]})
    plan = DesignPlan.model_validate({
        "spec": "3-stage amp", "summary": "cascaded inverting op-amps",
        "sheets": [{"name": "main", "size": "A2"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": parts, "nets": nets})
    return plan, syms


def test_multiple_opamp_instances_each_resnap_independently():
    """Regression: a board with THREE instances of the opamp_inverting motif
    resnaps each gain stage to its own canonical symmetric geometry. This is
    the multiplicity case where the per-IC collision scoping (claimed_by_ic)
    in resnap_motif_clusters matters -- a global claimed list would let one
    op-amp's resnap targets block another's. Confirmed this session by probe;
    locked in here."""
    import math
    from eda_agent.design.motifs import recognize_motifs
    plan, syms = _three_opamp_cascade_plan_and_symbols()
    n_op = sum(1 for m in recognize_motifs(plan)
               if m.motif_name == "opamp_inverting")
    assert n_op == 3, f"expected 3 opamp_inverting matches, got {n_op}"

    result = build_canvas_from_plan(plan, MockExtractor(syms))
    assert result.placement_count == len(plan.parts)
    ctr = {}
    for inst in result.canvas.instances:
        bb = inst.world_bbox()
        ctr[inst.refdes] = ((bb.x_min + bb.x_max) / 2,
                            (bb.y_min + bb.y_max) / 2)

    def d(a, b):
        return math.hypot(ctr[a][0] - ctr[b][0], ctr[a][1] - ctr[b][1])

    # Each of the three op-amps gets its OWN Rin/Rf clustered tight and placed
    # symmetrically about it -- independent of the other two instances.
    for k in (1, 2, 3):
        u, ri, rf = f"U{k}", f"R{2 * k - 1}", f"R{2 * k}"
        din, dfb = d(ri, u), d(rf, u)
        assert din < 2500 and dfb < 2500, (
            f"U{k} gain stage scattered: Rin={din:.0f} Rf={dfb:.0f}")
        assert abs(din - dfb) < 400, (
            f"U{k} gain stage asymmetric: |{din:.0f}-{dfb:.0f}|")
    # The three op-amps stay distinct instances (not piled on one another): a
    # scoping failure that collapsed two stages' geometry would also collapse
    # their separation. (We do NOT require each resistor to be nearest its own
    # op-amp -- in a tight cascade a stage's input resistor legitimately sits
    # between it and the upstream stage; the symmetry above is the real guard,
    # since a blocked resnap target would distort exactly that distance.)
    for a, b in (("U1", "U2"), ("U2", "U3"), ("U1", "U3")):
        assert d(a, b) > 1500, f"{a}/{b} op-amps collapsed: {d(a, b):.0f}"


def _blinker_555_plan_and_symbols():
    """The NE555 astable LED-blinker board (the live demo): an 8-pin timer +
    three resistors, three caps, an LED and a 2-pin power header. Dense enough
    that best-of selects a variant whose power spokes get culled."""
    ne555 = _ic_symbol("NE555", [
        ("4", -500, 300, 180), ("2", -500, 100, 180), ("6", -500, -100, 180),
        ("7", -500, -300, 180), ("8", 500, 300, 0), ("3", 500, 100, 0),
        ("5", 500, -100, 0), ("1", 500, -300, 0)])
    led = _ic_symbol("LED", [("A", -300, 0, 180), ("K", 300, 0, 0)])
    hdr = _ic_symbol("HDR2", [("1", -300, 100, 180), ("2", -300, -100, 180)])
    syms = {(_LIB, "NE555"): ne555, (_LIB, "RES"): _passive("RES"),
            (_LIB, "CAP"): _passive("CAP"), (_LIB, "LED"): led,
            (_LIB, "HDR2"): hdr}
    P = lambda r, lr, **kw: {"refdes": r, "lib_ref": lr, "lib_path": _LIB,
                            "status": "existing", "sheet": "main", "zone": "z",
                            **kw}
    plan = DesignPlan.model_validate({
        "spec": "555", "summary": "555 astable blinker",
        "sheets": [{"name": "main", "size": "A4"}],
        "zones": [{"name": "z", "sheet": "main"}],
        "parts": [P("U1", "NE555"), P("R1", "RES", value="1k"),
                  P("R2", "RES", value="47k"), P("R3", "RES", value="300R"),
                  P("C1", "CAP", value="10uF"), P("C2", "CAP", value="10nF"),
                  P("C3", "CAP", value="100nF"), P("D1", "LED", value="RED"),
                  P("J1", "HDR2")],
        "nets": [
            {"name": "VCC", "is_power": True, "pins": [
                {"refdes": "J1", "pin": "1"}, {"refdes": "U1", "pin": "8"},
                {"refdes": "U1", "pin": "4"}, {"refdes": "R1", "pin": "1"},
                {"refdes": "C3", "pin": "1"}]},
            {"name": "GND", "is_ground": True, "pins": [
                {"refdes": "J1", "pin": "2"}, {"refdes": "U1", "pin": "1"},
                {"refdes": "C1", "pin": "2"}, {"refdes": "C2", "pin": "2"},
                {"refdes": "C3", "pin": "2"}, {"refdes": "D1", "pin": "K"}]},
            {"name": "DISCH", "pins": [
                {"refdes": "R1", "pin": "2"}, {"refdes": "R2", "pin": "1"},
                {"refdes": "U1", "pin": "7"}]},
            {"name": "THR_TRIG", "pins": [
                {"refdes": "R2", "pin": "2"}, {"refdes": "U1", "pin": "6"},
                {"refdes": "U1", "pin": "2"}, {"refdes": "C1", "pin": "1"}]},
            {"name": "CONT", "pins": [
                {"refdes": "U1", "pin": "5"}, {"refdes": "C2", "pin": "1"}]},
            {"name": "OUT", "pins": [
                {"refdes": "U1", "pin": "3"}, {"refdes": "R3", "pin": "1"}]},
            {"name": "LED_A", "pins": [
                {"refdes": "R3", "pin": "2"}, {"refdes": "D1", "pin": "A"}]}]})
    return plan, syms


def test_power_pins_connect_even_when_spokes_culled():
    """Every power/ground pin must end wire-connected OR under a coincident
    power port -- never on a bare floating label. Regression for the 555
    blinker emit where best-of selected a variant whose VCC spokes were culled
    by the cross-net guard, dropping the VCC pins onto net labels that float in
    Altium (ERC: floating net labels / floating power objects). The repair pass
    drops a coincident power port on each such pin (a port bonds a pin with no
    wire) and clears the dead labels."""
    from eda_agent.design.pipeline import build_best_canvas_from_plan
    plan, syms = _blinker_555_plan_and_symbols()
    result = build_best_canvas_from_plan(plan, MockExtractor(syms))
    assert result.ok
    canvas = result.canvas
    pin_xy = {(i.refdes, ep.pin_id): (ep.x, ep.y)
              for i in canvas.instances_on("main")
              for ep in i.all_pin_endpoints()}
    for netname in ("VCC", "GND"):
        net = next(n for n in plan.nets if n.name == netname)
        wire_ends: set = set()
        for w in canvas.wires:
            if w.net == netname:
                wire_ends |= {(w.x1, w.y1), (w.x2, w.y2)}
        port_pts = {(p.x, p.y) for p in canvas.power_ports if p.text == netname}
        for pr in net.pins:
            pt = pin_xy[(pr.refdes, pr.pin)]
            assert pt in wire_ends or pt in port_pts, (
                f"{netname} pin {pr.refdes}.{pr.pin} at {pt} is floating "
                f"(no coincident wire-end or power port)")
    # No power net is left represented by bare (floating) labels.
    assert not [l for l in canvas.labels if l.text in ("VCC", "GND")]
    # Every emitted power port is anchored (on a pin or a surviving spoke end),
    # so none read as floating power objects.
    all_pin_pts = set(pin_xy.values())
    for p in canvas.power_ports:
        if p.text in ("VCC", "GND"):
            net = next(n for n in plan.nets if n.name == p.text)
            wire_ends = set()
            for w in canvas.wires:
                if w.net == p.text:
                    wire_ends |= {(w.x1, w.y1), (w.x2, w.y2)}
            assert (p.x, p.y) in all_pin_pts or (p.x, p.y) in wire_ends, (
                f"{p.text} port at {(p.x, p.y)} is an orphan (floating) glyph")


def test_pin_aware_fd_places_parts_on_their_ic_pin_side(monkeypatch):
    """The pin-aware force-directed candidate (swept over attractor strengths
    and score-picked) places each discrete on the side of the IC where the pin
    it wires to lives: the timing network (DISCH/THRES, left of the NE555) lands
    left, the output stage and CONT cap (OUT/CONT, right) land right. Regression
    for the 555 blinker whose Sugiyama base scattered them to the wrong sides.
    Asserts the side outcome AND that it beats the side-blind baseline on the
    real scored objective (so it is a genuine win, not a forced regression)."""
    import eda_agent.design.pipeline as _pipeline
    from eda_agent.design.pipeline import build_best_canvas_from_plan
    # Restore the full production sweep (the conftest shrinks it for speed); the
    # chaotic landscape needs the dense sweep to find the side-correct optimum.
    monkeypatch.setattr(
        _pipeline, "_FD_K_SWEEP",
        tuple(round(0.02 + i * (0.28 / 99), 4) for i in range(100)))
    plan, syms = _blinker_555_plan_and_symbols()
    result = build_best_canvas_from_plan(plan, MockExtractor(syms))
    assert result.ok
    ctr = {}
    for inst in result.canvas.instances_on("main"):
        bb = inst.world_bbox()
        ctr[inst.refdes] = ((bb.x_min + bb.x_max) / 2, (bb.y_min + bb.y_max) / 2)
    ux = ctr["U1"][0]
    left = {"R1", "R2", "C1"}   # wire to DISCH / THRES (U1 left pins)
    right = {"C2", "R3"}        # wire to CONT / OUT (U1 right pins)
    for r in left:
        assert ctr[r][0] < ux, f"{r} should sit LEFT of U1 (its pins are left)"
    for r in right:
        assert ctr[r][0] > ux, f"{r} should sit RIGHT of U1 (its pins are right)"
    # And it is the chosen layout because it scores better than the side-blind
    # Sugiyama base, not in spite of the scorer.
    assert "pin_aware_fd" in " || ".join(n.text for n in result.notes)
