INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/OneDrive/Documents/_University/4_Fourth Year 2022/Semester 1/EEE4120F/YODA Project/YODA_MinMax/YODA_MinMax.srcs/sources_1/new/MinMax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max
INFO: [VRFC 10-311] analyzing module Min
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/OneDrive/Documents/_University/4_Fourth Year 2022/Semester 1/EEE4120F/YODA Project/YODA_MinMax/YODA_MinMax.srcs/sources_1/new/Section1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/OneDrive/Documents/_University/4_Fourth Year 2022/Semester 1/EEE4120F/YODA Project/YODA_MinMax/YODA_MinMax.srcs/sources_1/new/sine_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/OneDrive/Documents/_University/4_Fourth Year 2022/Semester 1/EEE4120F/YODA Project/YODA_MinMax/YODA_MinMax.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
