$date
	Sat Sep 25 10:30:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 1 ! cy $end
$var wire 1 " ss $end
$var reg 1 # aa $end
$var reg 1 $ bb $end
$var reg 1 % cc $end
$scope module add1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var wire 5 ) t [4:0] $end
$scope module x0 $end
$var wire 1 & i0 $end
$var wire 1 ' i1 $end
$var wire 1 * o4 $end
$upscope $end
$scope module x1 $end
$var wire 1 + i0 $end
$var wire 1 ( i1 $end
$var wire 1 " o4 $end
$upscope $end
$scope module a0 $end
$var wire 1 & i0 $end
$var wire 1 ' i1 $end
$var wire 1 , o2 $end
$upscope $end
$scope module a1 $end
$var wire 1 & i0 $end
$var wire 1 ( i1 $end
$var wire 1 - o2 $end
$upscope $end
$scope module a2 $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 . o2 $end
$upscope $end
$scope module o0 $end
$var wire 1 / i0 $end
$var wire 1 0 i1 $end
$var wire 1 1 o3 $end
$upscope $end
$scope module o1 $end
$var wire 1 2 i0 $end
$var wire 1 3 i1 $end
$var wire 1 ! o3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
01
00
0/
0.
0-
0,
0+
0*
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1%
1(
#15
1+
1"
1*
b1 )
0%
0(
1$
1'
#20
1!
13
0"
1.
b1001 )
1%
1(
#25
0!
03
1"
0.
b1 )
0%
0(
0$
0'
1#
1&
#30
1!
12
11
10
0"
1-
b10101 )
1%
1(
#35
00
0+
1/
0"
0-
0*
1,
b10010 )
0%
0(
1$
1'
#40
10
13
1"
1-
1.
b11110 )
1%
1(
