
Loading design for application trce from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Jul 18 20:44:21 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3528 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.065ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/ipData[7]  (to ipClk_c +)

   Delay:               6.858ns  (26.1% logic, 73.9% route), 7 logic levels.

 Constraint Details:

      6.858ns physical path delay Packetiser/SLICE_231 to Streamer1/SLICE_216 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.065ns

 Physical Path Details:

      Data path Packetiser/SLICE_231 to Streamer1/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C11C.CLK to     R14C11C.Q1 Packetiser/SLICE_231 (from ipClk_c)
ROUTE         2     1.879     R14C11C.Q1 to     R14C11D.B0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R14C11D.B0 to     R14C11D.F0 Streamer1/SLICE_301
ROUTE         1     0.673     R14C11D.F0 to     R16C11A.C0 Streamer1/m10_0_o2_3
CTOF_DEL    ---     0.238     R16C11A.C0 to     R16C11A.F0 SLICE_263
ROUTE         2     0.227     R16C11A.F0 to     R16C11A.D1 N_401
CTOF_DEL    ---     0.238     R16C11A.D1 to     R16C11A.F1 SLICE_263
ROUTE         3     0.484     R16C11A.F1 to     R16C11D.A1 N_402
CTOF_DEL    ---     0.238     R16C11D.A1 to     R16C11D.F1 Streamer1/SLICE_262
ROUTE         3     0.569     R16C11D.F1 to     R16C11D.B0 Streamer1/N_404
CTOF_DEL    ---     0.238     R16C11D.B0 to     R16C11D.F0 Streamer1/SLICE_262
ROUTE         8     1.235     R16C11D.F0 to     R14C13C.C1 Streamer1/N_407
CTOF_DEL    ---     0.238     R14C13C.C1 to     R14C13C.F1 Streamer1/SLICE_216
ROUTE         1     0.000     R14C13C.F1 to    R14C13C.DI1 Streamer1/N_204_i (to ipClk_c)
                  --------
                    6.858   (26.1% logic, 73.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.065ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/ipData[6]  (to ipClk_c +)

   Delay:               6.858ns  (26.1% logic, 73.9% route), 7 logic levels.

 Constraint Details:

      6.858ns physical path delay Packetiser/SLICE_231 to Streamer1/SLICE_216 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.065ns

 Physical Path Details:

      Data path Packetiser/SLICE_231 to Streamer1/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C11C.CLK to     R14C11C.Q1 Packetiser/SLICE_231 (from ipClk_c)
ROUTE         2     1.879     R14C11C.Q1 to     R14C11D.B0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R14C11D.B0 to     R14C11D.F0 Streamer1/SLICE_301
ROUTE         1     0.673     R14C11D.F0 to     R16C11A.C0 Streamer1/m10_0_o2_3
CTOF_DEL    ---     0.238     R16C11A.C0 to     R16C11A.F0 SLICE_263
ROUTE         2     0.227     R16C11A.F0 to     R16C11A.D1 N_401
CTOF_DEL    ---     0.238     R16C11A.D1 to     R16C11A.F1 SLICE_263
ROUTE         3     0.484     R16C11A.F1 to     R16C11D.A1 N_402
CTOF_DEL    ---     0.238     R16C11D.A1 to     R16C11D.F1 Streamer1/SLICE_262
ROUTE         3     0.569     R16C11D.F1 to     R16C11D.B0 Streamer1/N_404
CTOF_DEL    ---     0.238     R16C11D.B0 to     R16C11D.F0 Streamer1/SLICE_262
ROUTE         8     1.235     R16C11D.F0 to     R14C13C.C0 Streamer1/N_407
CTOF_DEL    ---     0.238     R14C13C.C0 to     R14C13C.F0 Streamer1/SLICE_216
ROUTE         1     0.000     R14C13C.F0 to    R14C13C.DI0 Streamer1/N_202_i (to ipClk_c)
                  --------
                    6.858   (26.1% logic, 73.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.504ns  (27.5% logic, 72.5% route), 7 logic levels.

 Constraint Details:

      6.504ns physical path delay Packetiser/SLICE_231 to Streamer1/SLICE_223 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 13.071ns

 Physical Path Details:

      Data path Packetiser/SLICE_231 to Streamer1/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C11C.CLK to     R14C11C.Q1 Packetiser/SLICE_231 (from ipClk_c)
ROUTE         2     1.879     R14C11C.Q1 to     R14C11D.B0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R14C11D.B0 to     R14C11D.F0 Streamer1/SLICE_301
ROUTE         1     0.673     R14C11D.F0 to     R16C11A.C0 Streamer1/m10_0_o2_3
CTOF_DEL    ---     0.238     R16C11A.C0 to     R16C11A.F0 SLICE_263
ROUTE         2     0.227     R16C11A.F0 to     R16C11A.D1 N_401
CTOF_DEL    ---     0.238     R16C11A.D1 to     R16C11A.F1 SLICE_263
ROUTE         3     0.484     R16C11A.F1 to     R16C11D.A1 N_402
CTOF_DEL    ---     0.238     R16C11D.A1 to     R16C11D.F1 Streamer1/SLICE_262
ROUTE         3     0.484     R16C11D.F1 to     R16C11B.A1 Streamer1/N_404
CTOF_DEL    ---     0.238     R16C11B.A1 to     R16C11B.F1 Streamer1/SLICE_261
ROUTE         1     0.568     R16C11B.F1 to     R16C11B.B0 Streamer1/N_187
CTOF_DEL    ---     0.238     R16C11B.B0 to     R16C11B.F0 Streamer1/SLICE_261
ROUTE         1     0.398     R16C11B.F0 to    R16C11C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.504   (27.5% logic, 72.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R16C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/ipData[0]  (to ipClk_c +)

   Delay:               6.591ns  (27.2% logic, 72.8% route), 7 logic levels.

 Constraint Details:

      6.591ns physical path delay Packetiser/SLICE_231 to Streamer1/SLICE_213 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.332ns

 Physical Path Details:

      Data path Packetiser/SLICE_231 to Streamer1/SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C11C.CLK to     R14C11C.Q1 Packetiser/SLICE_231 (from ipClk_c)
ROUTE         2     1.879     R14C11C.Q1 to     R14C11D.B0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R14C11D.B0 to     R14C11D.F0 Streamer1/SLICE_301
ROUTE         1     0.673     R14C11D.F0 to     R16C11A.C0 Streamer1/m10_0_o2_3
CTOF_DEL    ---     0.238     R16C11A.C0 to     R16C11A.F0 SLICE_263
ROUTE         2     0.227     R16C11A.F0 to     R16C11A.D1 N_401
CTOF_DEL    ---     0.238     R16C11A.D1 to     R16C11A.F1 SLICE_263
ROUTE         3     0.484     R16C11A.F1 to     R16C11D.A1 N_402
CTOF_DEL    ---     0.238     R16C11D.A1 to     R16C11D.F1 Streamer1/SLICE_262
ROUTE         3     0.569     R16C11D.F1 to     R16C11D.B0 Streamer1/N_404
CTOF_DEL    ---     0.238     R16C11D.B0 to     R16C11D.F0 Streamer1/SLICE_262
ROUTE         8     0.968     R16C11D.F0 to     R14C14A.C0 Streamer1/N_407
CTOF_DEL    ---     0.238     R14C14A.C0 to     R14C14A.F0 Streamer1/SLICE_213
ROUTE         1     0.000     R14C14A.F0 to    R14C14A.DI0 Streamer1/N_190_i (to ipClk_c)
                  --------
                    6.591   (27.2% logic, 72.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C14A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/ipData[4]  (to ipClk_c +)

   Delay:               6.591ns  (27.2% logic, 72.8% route), 7 logic levels.

 Constraint Details:

      6.591ns physical path delay Packetiser/SLICE_231 to Streamer1/SLICE_215 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.332ns

 Physical Path Details:

      Data path Packetiser/SLICE_231 to Streamer1/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C11C.CLK to     R14C11C.Q1 Packetiser/SLICE_231 (from ipClk_c)
ROUTE         2     1.879     R14C11C.Q1 to     R14C11D.B0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R14C11D.B0 to     R14C11D.F0 Streamer1/SLICE_301
ROUTE         1     0.673     R14C11D.F0 to     R16C11A.C0 Streamer1/m10_0_o2_3
CTOF_DEL    ---     0.238     R16C11A.C0 to     R16C11A.F0 SLICE_263
ROUTE         2     0.227     R16C11A.F0 to     R16C11A.D1 N_401
CTOF_DEL    ---     0.238     R16C11A.D1 to     R16C11A.F1 SLICE_263
ROUTE         3     0.484     R16C11A.F1 to     R16C11D.A1 N_402
CTOF_DEL    ---     0.238     R16C11D.A1 to     R16C11D.F1 Streamer1/SLICE_262
ROUTE         3     0.569     R16C11D.F1 to     R16C11D.B0 Streamer1/N_404
CTOF_DEL    ---     0.238     R16C11D.B0 to     R16C11D.F0 Streamer1/SLICE_262
ROUTE         8     0.968     R16C11D.F0 to     R14C14B.C0 Streamer1/N_407
CTOF_DEL    ---     0.238     R14C14B.C0 to     R14C14B.F0 Streamer1/SLICE_215
ROUTE         1     0.000     R14C14B.F0 to    R14C14B.DI0 Streamer1/N_198_i (to ipClk_c)
                  --------
                    6.591   (27.2% logic, 72.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/ipData[5]  (to ipClk_c +)

   Delay:               6.591ns  (27.2% logic, 72.8% route), 7 logic levels.

 Constraint Details:

      6.591ns physical path delay Packetiser/SLICE_231 to Streamer1/SLICE_215 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.332ns

 Physical Path Details:

      Data path Packetiser/SLICE_231 to Streamer1/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C11C.CLK to     R14C11C.Q1 Packetiser/SLICE_231 (from ipClk_c)
ROUTE         2     1.879     R14C11C.Q1 to     R14C11D.B0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R14C11D.B0 to     R14C11D.F0 Streamer1/SLICE_301
ROUTE         1     0.673     R14C11D.F0 to     R16C11A.C0 Streamer1/m10_0_o2_3
CTOF_DEL    ---     0.238     R16C11A.C0 to     R16C11A.F0 SLICE_263
ROUTE         2     0.227     R16C11A.F0 to     R16C11A.D1 N_401
CTOF_DEL    ---     0.238     R16C11A.D1 to     R16C11A.F1 SLICE_263
ROUTE         3     0.484     R16C11A.F1 to     R16C11D.A1 N_402
CTOF_DEL    ---     0.238     R16C11D.A1 to     R16C11D.F1 Streamer1/SLICE_262
ROUTE         3     0.569     R16C11D.F1 to     R16C11D.B0 Streamer1/N_404
CTOF_DEL    ---     0.238     R16C11D.B0 to     R16C11D.F0 Streamer1/SLICE_262
ROUTE         8     0.968     R16C11D.F0 to     R14C14B.C1 Streamer1/N_407
CTOF_DEL    ---     0.238     R14C14B.C1 to     R14C14B.F1 Streamer1/SLICE_215
ROUTE         1     0.000     R14C14B.F1 to    R14C14B.DI1 Streamer1/N_200_i (to ipClk_c)
                  --------
                    6.591   (27.2% logic, 72.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/ipData[1]  (to ipClk_c +)

   Delay:               6.591ns  (27.2% logic, 72.8% route), 7 logic levels.

 Constraint Details:

      6.591ns physical path delay Packetiser/SLICE_231 to Streamer1/SLICE_213 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.332ns

 Physical Path Details:

      Data path Packetiser/SLICE_231 to Streamer1/SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C11C.CLK to     R14C11C.Q1 Packetiser/SLICE_231 (from ipClk_c)
ROUTE         2     1.879     R14C11C.Q1 to     R14C11D.B0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R14C11D.B0 to     R14C11D.F0 Streamer1/SLICE_301
ROUTE         1     0.673     R14C11D.F0 to     R16C11A.C0 Streamer1/m10_0_o2_3
CTOF_DEL    ---     0.238     R16C11A.C0 to     R16C11A.F0 SLICE_263
ROUTE         2     0.227     R16C11A.F0 to     R16C11A.D1 N_401
CTOF_DEL    ---     0.238     R16C11A.D1 to     R16C11A.F1 SLICE_263
ROUTE         3     0.484     R16C11A.F1 to     R16C11D.A1 N_402
CTOF_DEL    ---     0.238     R16C11D.A1 to     R16C11D.F1 Streamer1/SLICE_262
ROUTE         3     0.569     R16C11D.F1 to     R16C11D.B0 Streamer1/N_404
CTOF_DEL    ---     0.238     R16C11D.B0 to     R16C11D.F0 Streamer1/SLICE_262
ROUTE         8     0.968     R16C11D.F0 to     R14C14A.C1 Streamer1/N_407
CTOF_DEL    ---     0.238     R14C14A.C1 to     R14C14A.F1 Streamer1/SLICE_213
ROUTE         1     0.000     R14C14A.F1 to    R14C14A.DI1 Streamer1/N_192_i (to ipClk_c)
                  --------
                    6.591   (27.2% logic, 72.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C14A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/ipData[2]  (to ipClk_c +)

   Delay:               6.369ns  (28.1% logic, 71.9% route), 7 logic levels.

 Constraint Details:

      6.369ns physical path delay Packetiser/SLICE_231 to Streamer1/SLICE_214 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.554ns

 Physical Path Details:

      Data path Packetiser/SLICE_231 to Streamer1/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C11C.CLK to     R14C11C.Q1 Packetiser/SLICE_231 (from ipClk_c)
ROUTE         2     1.879     R14C11C.Q1 to     R14C11D.B0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R14C11D.B0 to     R14C11D.F0 Streamer1/SLICE_301
ROUTE         1     0.673     R14C11D.F0 to     R16C11A.C0 Streamer1/m10_0_o2_3
CTOF_DEL    ---     0.238     R16C11A.C0 to     R16C11A.F0 SLICE_263
ROUTE         2     0.227     R16C11A.F0 to     R16C11A.D1 N_401
CTOF_DEL    ---     0.238     R16C11A.D1 to     R16C11A.F1 SLICE_263
ROUTE         3     0.484     R16C11A.F1 to     R16C11D.A1 N_402
CTOF_DEL    ---     0.238     R16C11D.A1 to     R16C11D.F1 Streamer1/SLICE_262
ROUTE         3     0.569     R16C11D.F1 to     R16C11D.B0 Streamer1/N_404
CTOF_DEL    ---     0.238     R16C11D.B0 to     R16C11D.F0 Streamer1/SLICE_262
ROUTE         8     0.746     R16C11D.F0 to     R14C14C.D0 Streamer1/N_407
CTOF_DEL    ---     0.238     R14C14C.D0 to     R14C14C.F0 Streamer1/SLICE_214
ROUTE         1     0.000     R14C14C.F0 to    R14C14C.DI0 Streamer1/N_194_i (to ipClk_c)
                  --------
                    6.369   (28.1% logic, 71.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C14C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/ipData[3]  (to ipClk_c +)

   Delay:               6.369ns  (28.1% logic, 71.9% route), 7 logic levels.

 Constraint Details:

      6.369ns physical path delay Packetiser/SLICE_231 to Streamer1/SLICE_214 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.554ns

 Physical Path Details:

      Data path Packetiser/SLICE_231 to Streamer1/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C11C.CLK to     R14C11C.Q1 Packetiser/SLICE_231 (from ipClk_c)
ROUTE         2     1.879     R14C11C.Q1 to     R14C11D.B0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R14C11D.B0 to     R14C11D.F0 Streamer1/SLICE_301
ROUTE         1     0.673     R14C11D.F0 to     R16C11A.C0 Streamer1/m10_0_o2_3
CTOF_DEL    ---     0.238     R16C11A.C0 to     R16C11A.F0 SLICE_263
ROUTE         2     0.227     R16C11A.F0 to     R16C11A.D1 N_401
CTOF_DEL    ---     0.238     R16C11A.D1 to     R16C11A.F1 SLICE_263
ROUTE         3     0.484     R16C11A.F1 to     R16C11D.A1 N_402
CTOF_DEL    ---     0.238     R16C11D.A1 to     R16C11D.F1 Streamer1/SLICE_262
ROUTE         3     0.569     R16C11D.F1 to     R16C11D.B0 Streamer1/N_404
CTOF_DEL    ---     0.238     R16C11D.B0 to     R16C11D.F0 Streamer1/SLICE_262
ROUTE         8     0.746     R16C11D.F0 to     R14C14C.D1 Streamer1/N_407
CTOF_DEL    ---     0.238     R14C14C.D1 to     R14C14C.F1 Streamer1/SLICE_214
ROUTE         1     0.000     R14C14C.F1 to    R14C14C.DI1 Streamer1/N_196_i (to ipClk_c)
                  --------
                    6.369   (28.1% logic, 71.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to    R14C14C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.690ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser_UART_Inst_opTxio  (to ipClk_c +)

   Delay:               6.243ns  (21.1% logic, 78.9% route), 5 logic levels.

 Constraint Details:

      6.243ns physical path delay Packetiser/UART_Inst/SLICE_146 to opUART_Tx_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.204ns LSR_SET requirement (totaling 19.933ns) by 13.690ns

IOL_T28B attributes: FINE=FDEL0

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_146 to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R9C8C.CLK to       R9C8C.Q0 Packetiser/UART_Inst/SLICE_146 (from ipClk_c)
ROUTE         3     0.746       R9C8C.Q0 to       R9C8D.B0 Packetiser/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.238       R9C8D.B0 to       R9C8D.F0 Packetiser/UART_Inst/SLICE_287
ROUTE         1     0.448       R9C8D.F0 to       R9C8B.C1 Packetiser/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238       R9C8B.C1 to       R9C8B.F1 Packetiser/UART_Inst/SLICE_274
ROUTE         2     0.794       R9C8B.F1 to      R9C10A.B1 Packetiser/UART_Inst/N_761
CTOF_DEL    ---     0.238      R9C10A.B1 to      R9C10A.F1 Packetiser/UART_Inst/SLICE_166
ROUTE         3     0.995      R9C10A.F1 to      R8C13D.A0 Packetiser/UART_Inst/N_410
CTOF_DEL    ---     0.238      R8C13D.A0 to      R8C13D.F0 Packetiser/UART_Inst/SLICE_273
ROUTE         1     1.945      R8C13D.F0 to   IOL_T28B.LSR N_164_i (to ipClk_c)
                  --------
                    6.243   (21.1% logic, 78.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.059       21.PADDI to      R9C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     1.196       21.PADDI to   IOL_T28B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

Report:  144.196MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  144.196 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 225
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3528 paths, 1 nets, and 2007 connections (90.81% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Jul 18 20:44:21 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3528 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.125ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[0]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/SLICE_213 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.125ns

 Physical Path Details:

      Data path Streamer1/SLICE_213 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C14A.CLK to     R14C14A.Q0 Streamer1/SLICE_213 (from ipClk_c)
ROUTE         2     0.152     R14C14A.Q0 to *R_R13C14.DIA0 Streamer1/ipData[0] (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R14C14A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.125ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[1]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/SLICE_213 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.125ns

 Physical Path Details:

      Data path Streamer1/SLICE_213 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C14A.CLK to     R14C14A.Q1 Streamer1/SLICE_213 (from ipClk_c)
ROUTE         2     0.152     R14C14A.Q1 to *R_R13C14.DIA1 Streamer1/ipData[1] (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R14C14A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.127ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[9]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.274ns  (43.8% logic, 56.2% route), 1 logic levels.

 Constraint Details:

      0.274ns physical path delay Streamer1/SLICE_217 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.127ns

 Physical Path Details:

      Data path Streamer1/SLICE_217 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C15C.CLK to     R14C15C.Q1 Streamer1/SLICE_217 (from ipClk_c)
ROUTE         1     0.154     R14C15C.Q1 to *R_R13C14.DIA9 Streamer1/ipData[9] (to ipClk_c)
                  --------
                    0.274   (43.8% logic, 56.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R14C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.128ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[5]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.275ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.275ns physical path delay Streamer1/SLICE_215 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.128ns

 Physical Path Details:

      Data path Streamer1/SLICE_215 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C14B.CLK to     R14C14B.Q1 Streamer1/SLICE_215 (from ipClk_c)
ROUTE         2     0.155     R14C14B.Q1 to *R_R13C14.DIA5 Streamer1/ipData[5] (to ipClk_c)
                  --------
                    0.275   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R14C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.128ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[4]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.275ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.275ns physical path delay Streamer1/SLICE_215 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.128ns

 Physical Path Details:

      Data path Streamer1/SLICE_215 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C14B.CLK to     R14C14B.Q0 Streamer1/SLICE_215 (from ipClk_c)
ROUTE         2     0.155     R14C14B.Q0 to *R_R13C14.DIA4 Streamer1/ipData[4] (to ipClk_c)
                  --------
                    0.275   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R14C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.130ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[8]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.277ns  (43.3% logic, 56.7% route), 1 logic levels.

 Constraint Details:

      0.277ns physical path delay Streamer1/SLICE_217 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.130ns

 Physical Path Details:

      Data path Streamer1/SLICE_217 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C15C.CLK to     R14C15C.Q0 Streamer1/SLICE_217 (from ipClk_c)
ROUTE         1     0.157     R14C15C.Q0 to *R_R13C14.DIA8 Streamer1/ipData[8] (to ipClk_c)
                  --------
                    0.277   (43.3% logic, 56.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R14C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[2]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.278ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay Streamer1/SLICE_214 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.131ns

 Physical Path Details:

      Data path Streamer1/SLICE_214 to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C14C.CLK to     R14C14C.Q0 Streamer1/SLICE_214 (from ipClk_c)
ROUTE         2     0.158     R14C14C.Q0 to *R_R13C14.DIA2 Streamer1/ipData[2] (to ipClk_c)
                  --------
                    0.278   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R14C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[30]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[22]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_122 to Control/SLICE_118 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_122 to Control/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C11B.CLK to     R17C11B.Q0 Control/SLICE_122 (from ipClk_c)
ROUTE         1     0.041     R17C11B.Q0 to     R17C11C.M0 Control/opWrData[30] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R17C11B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R17C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[10]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_112 to Control/SLICE_226 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_112 to Control/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C14B.CLK to     R19C14B.Q0 Control/SLICE_112 (from ipClk_c)
ROUTE         1     0.041     R19C14B.Q0 to     R19C14C.M0 Control/opWrData[10] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R19C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R19C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[16]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[8]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_115 to Control/SLICE_111 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_115 to Control/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C13B.CLK to     R19C13B.Q0 Control/SLICE_115 (from ipClk_c)
ROUTE         1     0.041     R19C13B.Q0 to     R19C13C.M0 Control/opWrData[16] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R19C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       225     0.300       21.PADDI to    R19C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 225
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3528 paths, 1 nets, and 2007 connections (90.81% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

