From d71ed0df1339ae3d53f2c86034f7f3c595303a25 Mon Sep 17 00:00:00 2001
From: Harini Katakam <harini.katakam@xilinx.com>
Date: Fri, 20 Jan 2017 15:11:33 +0530
Subject: [PATCH 1084/1566] net: macb: Correct TSU_CAPS mask

commit  36f7baa3ba4bf414c66dea65f3ae9e4408383dc8 from
https://github.com/Xilinx/linux-xlnx.git

TSU capability mask is 0x30 - This erroneous mask will cause conflicts
with masks 0x10 and 0x20. Correct it to use only one bit, choosing
0x80 as per order here.

Signed-off-by: Harini Katakam <harinik@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/net/ethernet/cadence/macb.h |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/drivers/net/ethernet/cadence/macb.h b/drivers/net/ethernet/cadence/macb.h
index df8db9b..0b09407 100644
--- a/drivers/net/ethernet/cadence/macb.h
+++ b/drivers/net/ethernet/cadence/macb.h
@@ -466,7 +466,7 @@
 #define MACB_CAPS_NO_GIGABIT_HALF		0x00000008
 #define MACB_CAPS_USRIO_DISABLED		0x00000010
 #define MACB_CAPS_JUMBO				0x00000020
-#define MACB_CAPS_TSU				0x00000030
+#define MACB_CAPS_TSU				0x00000080
 #define NS_PER_SEC				1000000000ULL
 #define MACB_CAPS_FIFO_MODE			0x10000000
 #define MACB_CAPS_GIGABIT_MODE_AVAILABLE	0x20000000
-- 
1.7.5.4

