#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c3fb32dd50 .scope module, "pc" "pc" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "pc"
    .port_info 3 /OUTPUT 32 "op_instr_addr"
o0x7f242bd5d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c3fb366e90_0 .net "clk", 0 0, o0x7f242bd5d018;  0 drivers
v0x55c3fb369960_0 .var "op_instr_addr", 31 0;
o0x7f242bd5d078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c3fb363320_0 .net "pc", 31 0, o0x7f242bd5d078;  0 drivers
o0x7f242bd5d0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c3fb361c20_0 .net "rst", 0 0, o0x7f242bd5d0a8;  0 drivers
E_0x55c3fb327a30 .event edge, v0x55c3fb363320_0;
S_0x55c3fb32ded0 .scope module, "tb" "tb" 3 9;
 .timescale -9 -12;
v0x55c3fb38f6e0_0 .var "clk", 0 0;
v0x55c3fb38f780_0 .var/i "clock", 31 0;
v0x55c3fb38f860_0 .var/i "i", 31 0;
v0x55c3fb38f920_0 .var/i "mem_file_contents", 31 0;
v0x55c3fb38fa00_0 .var/i "reg_file_contents", 31 0;
v0x55c3fb38fae0_0 .var "rst", 0 0;
E_0x55c3fb327d20 .event edge, v0x55c3fb387430_0;
E_0x55c3fb327ea0 .event negedge, v0x55c3fb38a300_0;
S_0x55c3fb386730 .scope module, "SoC_0" "SoC" 3 97, 4 3 0, S_0x55c3fb32ded0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x55c3fb38f230_0 .net "clk", 0 0, v0x55c3fb38f6e0_0;  1 drivers
v0x55c3fb38f2f0_0 .net "instr_addr_from_proc", 31 0, v0x55c3fb38eb80_0;  1 drivers
v0x55c3fb38f400_0 .net "instr_from_imem", 31 0, v0x55c3fb387430_0;  1 drivers
v0x55c3fb38f4a0_0 .net "instr_valid_from_imem", 0 0, v0x55c3fb3874f0_0;  1 drivers
v0x55c3fb38f540_0 .net "rst", 0 0, v0x55c3fb38fae0_0;  1 drivers
S_0x55c3fb3868f0 .scope module, "imem_0" "imem" 4 25, 5 3 0, S_0x55c3fb386730;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ip_instr_addr_from_proc"
    .port_info 1 /OUTPUT 32 "op_instr_from_imem"
    .port_info 2 /OUTPUT 1 "op_instr_valid"
v0x55c3fb386e70_0 .net "ip_instr_addr_from_proc", 31 0, v0x55c3fb38eb80_0;  alias, 1 drivers
v0x55c3fb386f70 .array "mem", 0 31, 31 0;
v0x55c3fb387430_0 .var "op_instr_from_imem", 31 0;
v0x55c3fb3874f0_0 .var "op_instr_valid", 0 0;
v0x55c3fb386f70_0 .array/port v0x55c3fb386f70, 0;
v0x55c3fb386f70_1 .array/port v0x55c3fb386f70, 1;
v0x55c3fb386f70_2 .array/port v0x55c3fb386f70, 2;
E_0x55c3fb368c10/0 .event edge, v0x55c3fb386e70_0, v0x55c3fb386f70_0, v0x55c3fb386f70_1, v0x55c3fb386f70_2;
v0x55c3fb386f70_3 .array/port v0x55c3fb386f70, 3;
v0x55c3fb386f70_4 .array/port v0x55c3fb386f70, 4;
v0x55c3fb386f70_5 .array/port v0x55c3fb386f70, 5;
v0x55c3fb386f70_6 .array/port v0x55c3fb386f70, 6;
E_0x55c3fb368c10/1 .event edge, v0x55c3fb386f70_3, v0x55c3fb386f70_4, v0x55c3fb386f70_5, v0x55c3fb386f70_6;
v0x55c3fb386f70_7 .array/port v0x55c3fb386f70, 7;
v0x55c3fb386f70_8 .array/port v0x55c3fb386f70, 8;
v0x55c3fb386f70_9 .array/port v0x55c3fb386f70, 9;
v0x55c3fb386f70_10 .array/port v0x55c3fb386f70, 10;
E_0x55c3fb368c10/2 .event edge, v0x55c3fb386f70_7, v0x55c3fb386f70_8, v0x55c3fb386f70_9, v0x55c3fb386f70_10;
v0x55c3fb386f70_11 .array/port v0x55c3fb386f70, 11;
v0x55c3fb386f70_12 .array/port v0x55c3fb386f70, 12;
v0x55c3fb386f70_13 .array/port v0x55c3fb386f70, 13;
v0x55c3fb386f70_14 .array/port v0x55c3fb386f70, 14;
E_0x55c3fb368c10/3 .event edge, v0x55c3fb386f70_11, v0x55c3fb386f70_12, v0x55c3fb386f70_13, v0x55c3fb386f70_14;
v0x55c3fb386f70_15 .array/port v0x55c3fb386f70, 15;
v0x55c3fb386f70_16 .array/port v0x55c3fb386f70, 16;
v0x55c3fb386f70_17 .array/port v0x55c3fb386f70, 17;
v0x55c3fb386f70_18 .array/port v0x55c3fb386f70, 18;
E_0x55c3fb368c10/4 .event edge, v0x55c3fb386f70_15, v0x55c3fb386f70_16, v0x55c3fb386f70_17, v0x55c3fb386f70_18;
v0x55c3fb386f70_19 .array/port v0x55c3fb386f70, 19;
v0x55c3fb386f70_20 .array/port v0x55c3fb386f70, 20;
v0x55c3fb386f70_21 .array/port v0x55c3fb386f70, 21;
v0x55c3fb386f70_22 .array/port v0x55c3fb386f70, 22;
E_0x55c3fb368c10/5 .event edge, v0x55c3fb386f70_19, v0x55c3fb386f70_20, v0x55c3fb386f70_21, v0x55c3fb386f70_22;
v0x55c3fb386f70_23 .array/port v0x55c3fb386f70, 23;
v0x55c3fb386f70_24 .array/port v0x55c3fb386f70, 24;
v0x55c3fb386f70_25 .array/port v0x55c3fb386f70, 25;
v0x55c3fb386f70_26 .array/port v0x55c3fb386f70, 26;
E_0x55c3fb368c10/6 .event edge, v0x55c3fb386f70_23, v0x55c3fb386f70_24, v0x55c3fb386f70_25, v0x55c3fb386f70_26;
v0x55c3fb386f70_27 .array/port v0x55c3fb386f70, 27;
v0x55c3fb386f70_28 .array/port v0x55c3fb386f70, 28;
v0x55c3fb386f70_29 .array/port v0x55c3fb386f70, 29;
v0x55c3fb386f70_30 .array/port v0x55c3fb386f70, 30;
E_0x55c3fb368c10/7 .event edge, v0x55c3fb386f70_27, v0x55c3fb386f70_28, v0x55c3fb386f70_29, v0x55c3fb386f70_30;
v0x55c3fb386f70_31 .array/port v0x55c3fb386f70, 31;
E_0x55c3fb368c10/8 .event edge, v0x55c3fb386f70_31;
E_0x55c3fb368c10 .event/or E_0x55c3fb368c10/0, E_0x55c3fb368c10/1, E_0x55c3fb368c10/2, E_0x55c3fb368c10/3, E_0x55c3fb368c10/4, E_0x55c3fb368c10/5, E_0x55c3fb368c10/6, E_0x55c3fb368c10/7, E_0x55c3fb368c10/8;
S_0x55c3fb386c80 .scope begin, "imem_block" "imem_block" 5 15, 5 15 0, S_0x55c3fb3868f0;
 .timescale -9 -12;
S_0x55c3fb387630 .scope module, "processor_v1_0" "processor_v1" 4 17, 6 3 0, S_0x55c3fb386730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "ip_instr_from_imem"
    .port_info 3 /INPUT 1 "ip_instr_valid"
    .port_info 4 /OUTPUT 32 "op_instr_addr_from_proc"
v0x55c3fb38d780_0 .net "alu_output", 31 0, v0x55c3fb388640_0;  1 drivers
v0x55c3fb38d860_0 .net "alu_src_from_imem", 0 0, v0x55c3fb388d90_0;  1 drivers
v0x55c3fb38d920_0 .net "beq", 0 0, v0x55c3fb388e70_0;  1 drivers
v0x55c3fb38d9f0_0 .net "bge", 0 0, v0x55c3fb388f30_0;  1 drivers
v0x55c3fb38dac0_0 .net "blt", 0 0, v0x55c3fb389000_0;  1 drivers
v0x55c3fb38dbb0_0 .net "bne", 0 0, v0x55c3fb3890c0_0;  1 drivers
v0x55c3fb38dc80_0 .net "br_target_addr", 31 0, v0x55c3fb387cf0_0;  1 drivers
v0x55c3fb38dd70_0 .net "clk", 0 0, v0x55c3fb38f6e0_0;  alias, 1 drivers
v0x55c3fb38de60_0 .var/i "debug_file", 31 0;
v0x55c3fb38df90_0 .net "funct3", 2 0, v0x55c3fb3891d0_0;  1 drivers
v0x55c3fb38e030_0 .net "funct7", 6 0, v0x55c3fb389290_0;  1 drivers
v0x55c3fb38e120_0 .net "imem_sign_ext", 31 0, v0x55c3fb389360_0;  1 drivers
v0x55c3fb38e1c0_0 .net "ip_instr_from_imem", 31 0, v0x55c3fb387430_0;  alias, 1 drivers
v0x55c3fb38e2d0_0 .net "ip_instr_valid", 0 0, v0x55c3fb3874f0_0;  alias, 1 drivers
v0x55c3fb38e3c0_0 .net "mem_out", 31 0, v0x55c3fb38ac80_0;  1 drivers
v0x55c3fb38e4d0_0 .net "mem_out_valid", 0 0, v0x55c3fb38abc0_0;  1 drivers
v0x55c3fb38e570_0 .net "mem_read_en", 0 0, v0x55c3fb3895d0_0;  1 drivers
v0x55c3fb38e770_0 .net "mem_to_reg_en", 0 0, v0x55c3fb389670_0;  1 drivers
v0x55c3fb38e860_0 .net "mem_write_en", 0 0, v0x55c3fb389710_0;  1 drivers
v0x55c3fb38e950_0 .var "mux_en_bta", 0 0;
v0x55c3fb38e9f0_0 .var "next_pc", 31 0;
v0x55c3fb38ea90_0 .net "op_data_wr", 0 0, v0x55c3fb3897d0_0;  1 drivers
v0x55c3fb38eb80_0 .var "op_instr_addr_from_proc", 31 0;
v0x55c3fb38ec20_0 .var "pc", 31 0;
v0x55c3fb38ecc0_0 .net "pc_out", 31 0, v0x55c3fb38c080_0;  1 drivers
v0x55c3fb38ed60_0 .net "read_data1", 31 0, v0x55c3fb38cfa0_0;  1 drivers
v0x55c3fb38ee50_0 .net "read_data2", 31 0, v0x55c3fb38d0a0_0;  1 drivers
v0x55c3fb38eef0_0 .net "read_data_from_mux", 31 0, v0x55c3fb38b2e0_0;  1 drivers
v0x55c3fb38f000_0 .net "rst", 0 0, v0x55c3fb38fae0_0;  alias, 1 drivers
v0x55c3fb38f0a0_0 .net "wb_data", 31 0, v0x55c3fb38b9a0_0;  1 drivers
E_0x55c3fb368b90 .event edge, v0x55c3fb387b10_0, v0x55c3fb38c080_0, v0x55c3fb388e70_0, v0x55c3fb388640_0;
L_0x55c3fb38fb80 .part v0x55c3fb387430_0, 15, 5;
L_0x55c3fb38fcb0 .part v0x55c3fb387430_0, 20, 5;
L_0x55c3fb38fd50 .part v0x55c3fb387430_0, 7, 5;
S_0x55c3fb387830 .scope module, "adder_0" "adder" 6 89, 7 3 0, S_0x55c3fb387630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inp1"
    .port_info 1 /INPUT 32 "inp2"
    .port_info 2 /OUTPUT 32 "res"
v0x55c3fb387b10_0 .net "inp1", 31 0, v0x55c3fb38ec20_0;  1 drivers
v0x55c3fb387c10_0 .net "inp2", 31 0, v0x55c3fb389360_0;  alias, 1 drivers
v0x55c3fb387cf0_0 .var "res", 31 0;
E_0x55c3fb387a90 .event edge, v0x55c3fb387b10_0, v0x55c3fb387c10_0;
S_0x55c3fb387e30 .scope module, "alu_0" "alu" 6 95, 8 3 0, S_0x55c3fb387630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "read_data1"
    .port_info 1 /INPUT 32 "read_data2"
    .port_info 2 /INPUT 3 "funct3"
    .port_info 3 /INPUT 7 "funct7"
    .port_info 4 /OUTPUT 32 "result"
v0x55c3fb388290_0 .net "funct3", 2 0, v0x55c3fb3891d0_0;  alias, 1 drivers
v0x55c3fb388390_0 .net "funct7", 6 0, v0x55c3fb389290_0;  alias, 1 drivers
v0x55c3fb388470_0 .net "read_data1", 31 0, v0x55c3fb38cfa0_0;  alias, 1 drivers
v0x55c3fb388560_0 .net "read_data2", 31 0, v0x55c3fb38b2e0_0;  alias, 1 drivers
v0x55c3fb388640_0 .var "result", 31 0;
E_0x55c3fb388030 .event edge, v0x55c3fb388290_0, v0x55c3fb388390_0, v0x55c3fb388470_0, v0x55c3fb388560_0;
S_0x55c3fb3880a0 .scope begin, "ALU_Block" "ALU_Block" 8 12, 8 12 0, S_0x55c3fb387e30;
 .timescale -9 -12;
S_0x55c3fb388810 .scope module, "dec_0" "decoder" 6 72, 9 3 0, S_0x55c3fb387630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ip_instr_from_imem"
    .port_info 1 /INPUT 1 "ip_instr_valid"
    .port_info 2 /OUTPUT 1 "reg_write"
    .port_info 3 /OUTPUT 3 "funct3"
    .port_info 4 /OUTPUT 7 "funct7"
    .port_info 5 /OUTPUT 1 "alu_src_from_imem"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_write"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 32 "imem_sign_ext"
    .port_info 10 /OUTPUT 1 "beq"
    .port_info 11 /OUTPUT 1 "bne"
    .port_info 12 /OUTPUT 1 "blt"
    .port_info 13 /OUTPUT 1 "bge"
v0x55c3fb388d90_0 .var "alu_src_from_imem", 0 0;
v0x55c3fb388e70_0 .var "beq", 0 0;
v0x55c3fb388f30_0 .var "bge", 0 0;
v0x55c3fb389000_0 .var "blt", 0 0;
v0x55c3fb3890c0_0 .var "bne", 0 0;
v0x55c3fb3891d0_0 .var "funct3", 2 0;
v0x55c3fb389290_0 .var "funct7", 6 0;
v0x55c3fb389360_0 .var "imem_sign_ext", 31 0;
v0x55c3fb389430_0 .net "ip_instr_from_imem", 31 0, v0x55c3fb387430_0;  alias, 1 drivers
v0x55c3fb389500_0 .net "ip_instr_valid", 0 0, v0x55c3fb3874f0_0;  alias, 1 drivers
v0x55c3fb3895d0_0 .var "mem_read", 0 0;
v0x55c3fb389670_0 .var "mem_to_reg", 0 0;
v0x55c3fb389710_0 .var "mem_write", 0 0;
v0x55c3fb3897d0_0 .var "reg_write", 0 0;
E_0x55c3fb388b40 .event edge, v0x55c3fb3874f0_0, v0x55c3fb387430_0, v0x55c3fb388290_0;
S_0x55c3fb388ba0 .scope begin, "decoder_block" "decoder_block" 9 21, 9 21 0, S_0x55c3fb388810;
 .timescale -9 -12;
S_0x55c3fb389ad0 .scope module, "dmem_0" "dmem" 6 103, 10 3 0, S_0x55c3fb387630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ip_mem_read"
    .port_info 2 /INPUT 1 "ip_mem_write"
    .port_info 3 /INPUT 32 "ip_mem_addr"
    .port_info 4 /INPUT 32 "ip_mem_data"
    .port_info 5 /OUTPUT 32 "op_mem_out"
    .port_info 6 /OUTPUT 1 "op_mem_data_valid"
v0x55c3fb38a300_0 .net "clk", 0 0, v0x55c3fb38f6e0_0;  alias, 1 drivers
v0x55c3fb38a3c0_0 .net "ip_mem_addr", 31 0, v0x55c3fb388640_0;  alias, 1 drivers
v0x55c3fb38a4b0_0 .net "ip_mem_data", 31 0, v0x55c3fb38d0a0_0;  alias, 1 drivers
v0x55c3fb38a580_0 .net "ip_mem_read", 0 0, v0x55c3fb3895d0_0;  alias, 1 drivers
v0x55c3fb38a650_0 .net "ip_mem_write", 0 0, v0x55c3fb389710_0;  alias, 1 drivers
v0x55c3fb38a740 .array "mem", 0 31, 31 0;
v0x55c3fb38abc0_0 .var "op_mem_data_valid", 0 0;
v0x55c3fb38ac80_0 .var "op_mem_out", 31 0;
E_0x55c3fb389d40 .event posedge, v0x55c3fb38a300_0;
v0x55c3fb38a740_0 .array/port v0x55c3fb38a740, 0;
v0x55c3fb38a740_1 .array/port v0x55c3fb38a740, 1;
E_0x55c3fb389dc0/0 .event edge, v0x55c3fb3895d0_0, v0x55c3fb388640_0, v0x55c3fb38a740_0, v0x55c3fb38a740_1;
v0x55c3fb38a740_2 .array/port v0x55c3fb38a740, 2;
v0x55c3fb38a740_3 .array/port v0x55c3fb38a740, 3;
v0x55c3fb38a740_4 .array/port v0x55c3fb38a740, 4;
v0x55c3fb38a740_5 .array/port v0x55c3fb38a740, 5;
E_0x55c3fb389dc0/1 .event edge, v0x55c3fb38a740_2, v0x55c3fb38a740_3, v0x55c3fb38a740_4, v0x55c3fb38a740_5;
v0x55c3fb38a740_6 .array/port v0x55c3fb38a740, 6;
v0x55c3fb38a740_7 .array/port v0x55c3fb38a740, 7;
v0x55c3fb38a740_8 .array/port v0x55c3fb38a740, 8;
v0x55c3fb38a740_9 .array/port v0x55c3fb38a740, 9;
E_0x55c3fb389dc0/2 .event edge, v0x55c3fb38a740_6, v0x55c3fb38a740_7, v0x55c3fb38a740_8, v0x55c3fb38a740_9;
v0x55c3fb38a740_10 .array/port v0x55c3fb38a740, 10;
v0x55c3fb38a740_11 .array/port v0x55c3fb38a740, 11;
v0x55c3fb38a740_12 .array/port v0x55c3fb38a740, 12;
v0x55c3fb38a740_13 .array/port v0x55c3fb38a740, 13;
E_0x55c3fb389dc0/3 .event edge, v0x55c3fb38a740_10, v0x55c3fb38a740_11, v0x55c3fb38a740_12, v0x55c3fb38a740_13;
v0x55c3fb38a740_14 .array/port v0x55c3fb38a740, 14;
v0x55c3fb38a740_15 .array/port v0x55c3fb38a740, 15;
v0x55c3fb38a740_16 .array/port v0x55c3fb38a740, 16;
v0x55c3fb38a740_17 .array/port v0x55c3fb38a740, 17;
E_0x55c3fb389dc0/4 .event edge, v0x55c3fb38a740_14, v0x55c3fb38a740_15, v0x55c3fb38a740_16, v0x55c3fb38a740_17;
v0x55c3fb38a740_18 .array/port v0x55c3fb38a740, 18;
v0x55c3fb38a740_19 .array/port v0x55c3fb38a740, 19;
v0x55c3fb38a740_20 .array/port v0x55c3fb38a740, 20;
v0x55c3fb38a740_21 .array/port v0x55c3fb38a740, 21;
E_0x55c3fb389dc0/5 .event edge, v0x55c3fb38a740_18, v0x55c3fb38a740_19, v0x55c3fb38a740_20, v0x55c3fb38a740_21;
v0x55c3fb38a740_22 .array/port v0x55c3fb38a740, 22;
v0x55c3fb38a740_23 .array/port v0x55c3fb38a740, 23;
v0x55c3fb38a740_24 .array/port v0x55c3fb38a740, 24;
v0x55c3fb38a740_25 .array/port v0x55c3fb38a740, 25;
E_0x55c3fb389dc0/6 .event edge, v0x55c3fb38a740_22, v0x55c3fb38a740_23, v0x55c3fb38a740_24, v0x55c3fb38a740_25;
v0x55c3fb38a740_26 .array/port v0x55c3fb38a740, 26;
v0x55c3fb38a740_27 .array/port v0x55c3fb38a740, 27;
v0x55c3fb38a740_28 .array/port v0x55c3fb38a740, 28;
v0x55c3fb38a740_29 .array/port v0x55c3fb38a740, 29;
E_0x55c3fb389dc0/7 .event edge, v0x55c3fb38a740_26, v0x55c3fb38a740_27, v0x55c3fb38a740_28, v0x55c3fb38a740_29;
v0x55c3fb38a740_30 .array/port v0x55c3fb38a740, 30;
v0x55c3fb38a740_31 .array/port v0x55c3fb38a740, 31;
E_0x55c3fb389dc0/8 .event edge, v0x55c3fb38a740_30, v0x55c3fb38a740_31;
E_0x55c3fb389dc0 .event/or E_0x55c3fb389dc0/0, E_0x55c3fb389dc0/1, E_0x55c3fb389dc0/2, E_0x55c3fb389dc0/3, E_0x55c3fb389dc0/4, E_0x55c3fb389dc0/5, E_0x55c3fb389dc0/6, E_0x55c3fb389dc0/7, E_0x55c3fb389dc0/8;
S_0x55c3fb389f20 .scope begin, "dmem_read_block" "dmem_read_block" 10 18, 10 18 0, S_0x55c3fb389ad0;
 .timescale -9 -12;
S_0x55c3fb38a110 .scope begin, "dmem_write_block" "dmem_write_block" 10 25, 10 25 0, S_0x55c3fb389ad0;
 .timescale -9 -12;
S_0x55c3fb38ae80 .scope module, "mux_32_0" "mux_32" 6 113, 11 4 0, S_0x55c3fb387630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inp0"
    .port_info 1 /INPUT 32 "inp1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x55c3fb38b0e0_0 .net "inp0", 31 0, v0x55c3fb38d0a0_0;  alias, 1 drivers
v0x55c3fb38b1f0_0 .net "inp1", 31 0, v0x55c3fb389360_0;  alias, 1 drivers
v0x55c3fb38b2e0_0 .var "out", 31 0;
v0x55c3fb38b3b0_0 .net "sel", 0 0, v0x55c3fb388d90_0;  alias, 1 drivers
E_0x55c3fb389c50 .event edge, v0x55c3fb388d90_0, v0x55c3fb387c10_0, v0x55c3fb38a4b0_0;
S_0x55c3fb38b4f0 .scope module, "mux_32_1" "mux_32" 6 120, 11 4 0, S_0x55c3fb387630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inp0"
    .port_info 1 /INPUT 32 "inp1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x55c3fb38b7b0_0 .net "inp0", 31 0, v0x55c3fb388640_0;  alias, 1 drivers
v0x55c3fb38b8e0_0 .net "inp1", 31 0, v0x55c3fb38ac80_0;  alias, 1 drivers
v0x55c3fb38b9a0_0 .var "out", 31 0;
v0x55c3fb38ba70_0 .net "sel", 0 0, v0x55c3fb389670_0;  alias, 1 drivers
E_0x55c3fb38b730 .event edge, v0x55c3fb389670_0, v0x55c3fb38ac80_0, v0x55c3fb388640_0;
S_0x55c3fb38bbd0 .scope module, "mux_32_2" "mux_32" 6 127, 11 4 0, S_0x55c3fb387630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inp0"
    .port_info 1 /INPUT 32 "inp1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x55c3fb38be90_0 .net "inp0", 31 0, v0x55c3fb38e9f0_0;  1 drivers
v0x55c3fb38bf90_0 .net "inp1", 31 0, v0x55c3fb387cf0_0;  alias, 1 drivers
v0x55c3fb38c080_0 .var "out", 31 0;
v0x55c3fb38c150_0 .net "sel", 0 0, v0x55c3fb38e950_0;  1 drivers
E_0x55c3fb38be10 .event edge, v0x55c3fb38c150_0, v0x55c3fb387cf0_0, v0x55c3fb38be90_0;
S_0x55c3fb38c2c0 .scope module, "regfile_0" "regfile" 6 134, 12 4 0, S_0x55c3fb387630;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "reg_src1"
    .port_info 1 /INPUT 5 "reg_src2"
    .port_info 2 /INPUT 5 "reg_dest"
    .port_info 3 /INPUT 32 "write_back"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /INPUT 1 "write_en"
    .port_info 7 /OUTPUT 32 "read_data1"
    .port_info 8 /OUTPUT 32 "read_data2"
v0x55c3fb38c930_0 .net "clk", 0 0, v0x55c3fb38f6e0_0;  alias, 1 drivers
v0x55c3fb38c9f0 .array "mem", 0 31, 31 0;
v0x55c3fb38cfa0_0 .var "read_data1", 31 0;
v0x55c3fb38d0a0_0 .var "read_data2", 31 0;
v0x55c3fb38d190_0 .net "reg_dest", 4 0, L_0x55c3fb38fd50;  1 drivers
v0x55c3fb38d2c0_0 .net "reg_src1", 4 0, L_0x55c3fb38fb80;  1 drivers
v0x55c3fb38d3a0_0 .net "reg_src2", 4 0, L_0x55c3fb38fcb0;  1 drivers
v0x55c3fb38d480_0 .net "rst", 0 0, v0x55c3fb38fae0_0;  alias, 1 drivers
v0x55c3fb38d540_0 .net "write_back", 31 0, v0x55c3fb38b9a0_0;  alias, 1 drivers
v0x55c3fb38d600_0 .net "write_en", 0 0, v0x55c3fb3897d0_0;  alias, 1 drivers
v0x55c3fb38c9f0_0 .array/port v0x55c3fb38c9f0, 0;
v0x55c3fb38c9f0_1 .array/port v0x55c3fb38c9f0, 1;
v0x55c3fb38c9f0_2 .array/port v0x55c3fb38c9f0, 2;
E_0x55c3fb38c5c0/0 .event edge, v0x55c3fb38d2c0_0, v0x55c3fb38c9f0_0, v0x55c3fb38c9f0_1, v0x55c3fb38c9f0_2;
v0x55c3fb38c9f0_3 .array/port v0x55c3fb38c9f0, 3;
v0x55c3fb38c9f0_4 .array/port v0x55c3fb38c9f0, 4;
v0x55c3fb38c9f0_5 .array/port v0x55c3fb38c9f0, 5;
v0x55c3fb38c9f0_6 .array/port v0x55c3fb38c9f0, 6;
E_0x55c3fb38c5c0/1 .event edge, v0x55c3fb38c9f0_3, v0x55c3fb38c9f0_4, v0x55c3fb38c9f0_5, v0x55c3fb38c9f0_6;
v0x55c3fb38c9f0_7 .array/port v0x55c3fb38c9f0, 7;
v0x55c3fb38c9f0_8 .array/port v0x55c3fb38c9f0, 8;
v0x55c3fb38c9f0_9 .array/port v0x55c3fb38c9f0, 9;
v0x55c3fb38c9f0_10 .array/port v0x55c3fb38c9f0, 10;
E_0x55c3fb38c5c0/2 .event edge, v0x55c3fb38c9f0_7, v0x55c3fb38c9f0_8, v0x55c3fb38c9f0_9, v0x55c3fb38c9f0_10;
v0x55c3fb38c9f0_11 .array/port v0x55c3fb38c9f0, 11;
v0x55c3fb38c9f0_12 .array/port v0x55c3fb38c9f0, 12;
v0x55c3fb38c9f0_13 .array/port v0x55c3fb38c9f0, 13;
v0x55c3fb38c9f0_14 .array/port v0x55c3fb38c9f0, 14;
E_0x55c3fb38c5c0/3 .event edge, v0x55c3fb38c9f0_11, v0x55c3fb38c9f0_12, v0x55c3fb38c9f0_13, v0x55c3fb38c9f0_14;
v0x55c3fb38c9f0_15 .array/port v0x55c3fb38c9f0, 15;
v0x55c3fb38c9f0_16 .array/port v0x55c3fb38c9f0, 16;
v0x55c3fb38c9f0_17 .array/port v0x55c3fb38c9f0, 17;
v0x55c3fb38c9f0_18 .array/port v0x55c3fb38c9f0, 18;
E_0x55c3fb38c5c0/4 .event edge, v0x55c3fb38c9f0_15, v0x55c3fb38c9f0_16, v0x55c3fb38c9f0_17, v0x55c3fb38c9f0_18;
v0x55c3fb38c9f0_19 .array/port v0x55c3fb38c9f0, 19;
v0x55c3fb38c9f0_20 .array/port v0x55c3fb38c9f0, 20;
v0x55c3fb38c9f0_21 .array/port v0x55c3fb38c9f0, 21;
v0x55c3fb38c9f0_22 .array/port v0x55c3fb38c9f0, 22;
E_0x55c3fb38c5c0/5 .event edge, v0x55c3fb38c9f0_19, v0x55c3fb38c9f0_20, v0x55c3fb38c9f0_21, v0x55c3fb38c9f0_22;
v0x55c3fb38c9f0_23 .array/port v0x55c3fb38c9f0, 23;
v0x55c3fb38c9f0_24 .array/port v0x55c3fb38c9f0, 24;
v0x55c3fb38c9f0_25 .array/port v0x55c3fb38c9f0, 25;
v0x55c3fb38c9f0_26 .array/port v0x55c3fb38c9f0, 26;
E_0x55c3fb38c5c0/6 .event edge, v0x55c3fb38c9f0_23, v0x55c3fb38c9f0_24, v0x55c3fb38c9f0_25, v0x55c3fb38c9f0_26;
v0x55c3fb38c9f0_27 .array/port v0x55c3fb38c9f0, 27;
v0x55c3fb38c9f0_28 .array/port v0x55c3fb38c9f0, 28;
v0x55c3fb38c9f0_29 .array/port v0x55c3fb38c9f0, 29;
v0x55c3fb38c9f0_30 .array/port v0x55c3fb38c9f0, 30;
E_0x55c3fb38c5c0/7 .event edge, v0x55c3fb38c9f0_27, v0x55c3fb38c9f0_28, v0x55c3fb38c9f0_29, v0x55c3fb38c9f0_30;
v0x55c3fb38c9f0_31 .array/port v0x55c3fb38c9f0, 31;
E_0x55c3fb38c5c0/8 .event edge, v0x55c3fb38c9f0_31, v0x55c3fb38d3a0_0;
E_0x55c3fb38c5c0 .event/or E_0x55c3fb38c5c0/0, E_0x55c3fb38c5c0/1, E_0x55c3fb38c5c0/2, E_0x55c3fb38c5c0/3, E_0x55c3fb38c5c0/4, E_0x55c3fb38c5c0/5, E_0x55c3fb38c5c0/6, E_0x55c3fb38c5c0/7, E_0x55c3fb38c5c0/8;
S_0x55c3fb38c740 .scope begin, "register_file_block" "register_file_block" 12 27, 12 27 0, S_0x55c3fb38c2c0;
 .timescale -9 -12;
    .scope S_0x55c3fb32dd50;
T_0 ;
    %wait E_0x55c3fb327a30;
    %load/vec4 v0x55c3fb363320_0;
    %store/vec4 v0x55c3fb369960_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55c3fb388810;
T_1 ;
    %wait E_0x55c3fb388b40;
    %fork t_1, S_0x55c3fb388ba0;
    %jmp t_0;
    .scope S_0x55c3fb388ba0;
t_1 ;
    %load/vec4 v0x55c3fb389500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb3897d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388d90_0, 0, 1;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x55c3fb3891d0_0, 0, 3;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x55c3fb389290_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3895d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389670_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c3fb389360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3890c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388f30_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb388d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb3897d0_0, 0, 1;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x55c3fb3891d0_0, 0, 3;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x55c3fb389290_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3895d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389670_0, 0, 1;
    %load/vec4 v0x55c3fb3891d0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55c3fb3891d0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c3fb389360_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 20;
    %concati/vec4 0, 0, 7;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c3fb389360_0, 0, 32;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3890c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388f30_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb388d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb3897d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3fb3891d0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c3fb389290_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb3895d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb389670_0, 0, 1;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c3fb389360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3890c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388f30_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb388d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3897d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3fb3891d0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c3fb389290_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3895d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb389710_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c3fb389670_0, 0, 1;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c3fb389360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3890c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388f30_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3897d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3fb3891d0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x55c3fb389290_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3895d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389710_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c3fb389670_0, 0, 1;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389360_0, 0, 32;
    %load/vec4 v0x55c3fb389430_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb388e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3890c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388f30_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb3890c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388f30_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3890c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb389000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388f30_0, 0, 1;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb388e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb3890c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3fb389000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb388f30_0, 0, 1;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.0 ;
    %end;
    .scope S_0x55c3fb388810;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c3fb387830;
T_2 ;
    %wait E_0x55c3fb387a90;
    %load/vec4 v0x55c3fb387b10_0;
    %load/vec4 v0x55c3fb387c10_0;
    %add;
    %store/vec4 v0x55c3fb387cf0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c3fb387e30;
T_3 ;
    %wait E_0x55c3fb388030;
    %fork t_3, S_0x55c3fb3880a0;
    %jmp t_2;
    .scope S_0x55c3fb3880a0;
t_3 ;
    %load/vec4 v0x55c3fb388290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x55c3fb388390_0;
    %cmpi/ne 32, 0, 7;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x55c3fb388470_0;
    %load/vec4 v0x55c3fb388560_0;
    %add;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x55c3fb388470_0;
    %load/vec4 v0x55c3fb388560_0;
    %sub;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
T_3.11 ;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x55c3fb388470_0;
    %ix/getv 4, v0x55c3fb388560_0;
    %shiftl 4;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x55c3fb388470_0;
    %load/vec4 v0x55c3fb388560_0;
    %cmp/u;
    %jmp/0xz  T_3.12, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
T_3.13 ;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x55c3fb388470_0;
    %load/vec4 v0x55c3fb388560_0;
    %cmp/u;
    %jmp/0xz  T_3.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
T_3.15 ;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x55c3fb388470_0;
    %load/vec4 v0x55c3fb388560_0;
    %xor;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x55c3fb388390_0;
    %cmpi/ne 32, 0, 7;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v0x55c3fb388470_0;
    %ix/getv 4, v0x55c3fb388560_0;
    %shiftr 4;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x55c3fb388470_0;
    %ix/getv 4, v0x55c3fb388560_0;
    %shiftr 4;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
T_3.17 ;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x55c3fb388470_0;
    %load/vec4 v0x55c3fb388560_0;
    %or;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x55c3fb388470_0;
    %load/vec4 v0x55c3fb388560_0;
    %and;
    %store/vec4 v0x55c3fb388640_0, 0, 32;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55c3fb387e30;
t_2 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c3fb389ad0;
T_4 ;
    %wait E_0x55c3fb389dc0;
    %fork t_5, S_0x55c3fb389f20;
    %jmp t_4;
    .scope S_0x55c3fb389f20;
t_5 ;
    %load/vec4 v0x55c3fb38a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55c3fb38a3c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55c3fb38a740, 4;
    %store/vec4 v0x55c3fb38ac80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb38abc0_0, 0, 1;
T_4.0 ;
    %end;
    .scope S_0x55c3fb389ad0;
t_4 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c3fb389ad0;
T_5 ;
    %wait E_0x55c3fb389d40;
    %fork t_7, S_0x55c3fb38a110;
    %jmp t_6;
    .scope S_0x55c3fb38a110;
t_7 ;
    %load/vec4 v0x55c3fb38a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55c3fb38a4b0_0;
    %load/vec4 v0x55c3fb38a3c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c3fb38a740, 0, 4;
T_5.0 ;
    %end;
    .scope S_0x55c3fb389ad0;
t_6 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c3fb38ae80;
T_6 ;
    %wait E_0x55c3fb389c50;
    %load/vec4 v0x55c3fb38b3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55c3fb38b1f0_0;
    %store/vec4 v0x55c3fb38b2e0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c3fb38b0e0_0;
    %store/vec4 v0x55c3fb38b2e0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c3fb38b4f0;
T_7 ;
    %wait E_0x55c3fb38b730;
    %load/vec4 v0x55c3fb38ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c3fb38b8e0_0;
    %store/vec4 v0x55c3fb38b9a0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c3fb38b7b0_0;
    %store/vec4 v0x55c3fb38b9a0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c3fb38bbd0;
T_8 ;
    %wait E_0x55c3fb38be10;
    %load/vec4 v0x55c3fb38c150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55c3fb38bf90_0;
    %store/vec4 v0x55c3fb38c080_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c3fb38be90_0;
    %store/vec4 v0x55c3fb38c080_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c3fb38c2c0;
T_9 ;
    %wait E_0x55c3fb38c5c0;
    %load/vec4 v0x55c3fb38d2c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c3fb38c9f0, 4;
    %store/vec4 v0x55c3fb38cfa0_0, 0, 32;
    %load/vec4 v0x55c3fb38d3a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c3fb38c9f0, 4;
    %store/vec4 v0x55c3fb38d0a0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c3fb38c2c0;
T_10 ;
    %wait E_0x55c3fb389d40;
    %fork t_9, S_0x55c3fb38c740;
    %jmp t_8;
    .scope S_0x55c3fb38c740;
t_9 ;
    %load/vec4 v0x55c3fb38d600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55c3fb38d540_0;
    %load/vec4 v0x55c3fb38d190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c3fb38c9f0, 0, 4;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c3fb38c9f0, 0, 4;
    %end;
    .scope S_0x55c3fb38c2c0;
t_8 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c3fb387630;
T_11 ;
    %vpi_func 6 56 "$fopen" 32, "Debugging_File_1.txt", "w" {0 0 0};
    %store/vec4 v0x55c3fb38de60_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x55c3fb387630;
T_12 ;
    %wait E_0x55c3fb389d40;
    %load/vec4 v0x55c3fb38f000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c3fb38ec20_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c3fb387630;
T_13 ;
    %wait E_0x55c3fb368b90;
    %load/vec4 v0x55c3fb38ec20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c3fb38e9f0_0, 0, 32;
    %load/vec4 v0x55c3fb38ecc0_0;
    %store/vec4 v0x55c3fb38eb80_0, 0, 32;
    %load/vec4 v0x55c3fb38d920_0;
    %load/vec4 v0x55c3fb38d780_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x55c3fb38e950_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55c3fb3868f0;
T_14 ;
    %wait E_0x55c3fb368c10;
    %fork t_11, S_0x55c3fb386c80;
    %jmp t_10;
    .scope S_0x55c3fb386c80;
t_11 ;
    %load/vec4 v0x55c3fb386e70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55c3fb386f70, 4;
    %store/vec4 v0x55c3fb387430_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3fb3874f0_0, 0, 1;
    %end;
    .scope S_0x55c3fb3868f0;
t_10 %join;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55c3fb32ded0;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v0x55c3fb38f6e0_0;
    %inv;
    %store/vec4 v0x55c3fb38f6e0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55c3fb32ded0;
T_16 ;
    %vpi_call 3 28 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c3fb32ded0 {0 0 0};
    %vpi_call 3 34 "$readmemh", "imem.fill", v0x55c3fb386f70 {0 0 0};
    %vpi_call 3 35 "$readmemh", "dmem.fill", v0x55c3fb38a740 {0 0 0};
    %vpi_call 3 36 "$readmemh", "rf.fill", v0x55c3fb38c9f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c3fb38f6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c3fb38fae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c3fb38f780_0, 0;
    %wait E_0x55c3fb327ea0;
    %pushi/vec4 5, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c3fb327ea0;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c3fb38fae0_0, 0;
T_16.2 ;
    %load/vec4 v0x55c3fb38f400_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.3, 6;
    %wait E_0x55c3fb327d20;
    %jmp T_16.2;
T_16.3 ;
    %vpi_call 3 55 "$display", "The program completed in the %d clock cycles", v0x55c3fb38f780_0 {0 0 0};
    %vpi_func 3 62 "$fopen" 32, "rf_values.dump" {0 0 0};
    %store/vec4 v0x55c3fb38fa00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c3fb38f860_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x55c3fb38f860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %vpi_call 3 65 "$fdisplay", v0x55c3fb38fa00_0, "Register %d : %h", v0x55c3fb38f860_0, &A<v0x55c3fb38c9f0, v0x55c3fb38f860_0 > {0 0 0};
    %load/vec4 v0x55c3fb38f860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c3fb38f860_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %vpi_call 3 67 "$fclose", v0x55c3fb38fa00_0 {0 0 0};
    %vpi_func 3 69 "$fopen" 32, "dmem_values.dump" {0 0 0};
    %store/vec4 v0x55c3fb38f920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c3fb38f860_0, 0, 32;
T_16.6 ;
    %load/vec4 v0x55c3fb38f860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.7, 5;
    %vpi_call 3 72 "$fdisplay", v0x55c3fb38f920_0, "Memory %d : %h", v0x55c3fb38f860_0, &A<v0x55c3fb38a740, v0x55c3fb38f860_0 > {0 0 0};
    %load/vec4 v0x55c3fb38f860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c3fb38f860_0, 0, 32;
    %jmp T_16.6;
T_16.7 ;
    %vpi_call 3 74 "$fclose", v0x55c3fb38f920_0 {0 0 0};
    %vpi_call 3 76 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x55c3fb32ded0;
T_17 ;
    %wait E_0x55c3fb389d40;
    %load/vec4 v0x55c3fb38fae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c3fb38f780_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55c3fb38f780_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55c3fb38f780_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c3fb32ded0;
T_18 ;
    %delay 10000000, 0;
    %vpi_call 3 91 "$display", "Test timeout, there should be infinite loop!!! Please check" {0 0 0};
    %vpi_call 3 92 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../../RTL/CORES/Reg_Imm_Mem_Beq/pc.v";
    "tb.v";
    "../../RTL/SoC.v";
    "../../RTL/MEM/imem.v";
    "../../RTL/CORES/Reg_Imm_Mem_Beq/processor_v1.v";
    "../../RTL/CORES/Reg_Imm_Mem_Beq/adder.v";
    "../../RTL/CORES/Reg_Imm_Mem_Beq/alu.v";
    "../../RTL/CORES/Reg_Imm_Mem_Beq/decoder.v";
    "../../RTL/MEM/dmem.v";
    "../../RTL/CORES/Reg_Imm_Mem_Beq/mux_32.v";
    "../../RTL/CORES/Reg_Imm_Mem_Beq/register_file.v";
