// Generated by CIRCT 42e53322a
module bsg_abs(	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:2:3
  input  [15:0] a_i,	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:2:25
  output [15:0] o	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:2:41
);

  wire _01_ = a_i[0] | a_i[1];	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:4:10, :5:10, :9:10
  wire _06_ = a_i[3] | a_i[2] | _01_;	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:9:10, :10:10, :14:11, :17:11
  wire _10_ = a_i[5] | a_i[4];	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:18:11, :22:11, :25:11
  wire _11_ = _10_ | _06_;	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:17:11, :25:11, :26:11
  wire _17_ = a_i[7] | a_i[6] | _10_ | _06_;	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:17:11, :25:11, :27:11, :31:11, :34:11
  wire _21_ = a_i[9] | a_i[8];	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:35:11, :39:11, :42:11
  wire _22_ = _21_ | _17_;	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:34:11, :42:11, :43:11
  wire _28_ = a_i[11] | a_i[10] | _21_ | _17_;	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:34:11, :42:11, :44:11, :48:11, :51:11
  wire _33_ = a_i[13] | a_i[12] | _28_;	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:51:11, :52:11, :56:11, :59:11
  assign o =
    {a_i[15] & ~(_33_ | a_i[14]),
     a_i[15] & _33_ ^ a_i[14],
     a_i[15] & (_28_ | a_i[12]) ^ a_i[13],
     a_i[15] & _28_ ^ a_i[12],
     a_i[15] & (_22_ | a_i[10]) ^ a_i[11],
     a_i[15] & _22_ ^ a_i[10],
     a_i[15] & (_17_ | a_i[8]) ^ a_i[9],
     a_i[15] & _17_ ^ a_i[8],
     a_i[15] & (_11_ | a_i[6]) ^ a_i[7],
     a_i[15] & _11_ ^ a_i[6],
     a_i[15] & (_06_ | a_i[4]) ^ a_i[5],
     a_i[15] & _06_ ^ a_i[4],
     a_i[15] & (_01_ | a_i[2]) ^ a_i[3],
     a_i[15] & _01_ ^ a_i[2],
     a_i[15] & a_i[0] ^ a_i[1],
     a_i[0]};	// /tmp/tmp.ooeTEEjAGx/21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:5
endmodule

