set ::env(PROJECT_NAME) bcd_adder
set ::env(DESIGN_TOP) BCD_adder
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/bcd_adder/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/bcd_adder/rtl/BCD_adder.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
