{
  "design": {
    "design_info": {
      "boundary_crc": "0xDABADFEDDABADFED",
      "device": "xc7z030fbg676-2",
      "gen_directory": "../../../../Hbird_axi.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "xlconstant_0": "",
      "axi_gpio_0": "",
      "HBIRD_E203_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {
          "auto_pc": ""
        }
      }
    },
    "ports": {
      "jd_0_0": {
        "direction": "IO"
      },
      "jd_1_0": {
        "direction": "IO"
      },
      "jd_2_0": {
        "direction": "IO"
      },
      "jd_4_0": {
        "direction": "IO"
      },
      "jd_5_0": {
        "direction": "IO"
      },
      "btn_3_0": {
        "direction": "IO"
      },
      "slwclk_o_0": {
        "direction": "O"
      },
      "led_0_0": {
        "direction": "IO"
      },
      "led_1_0": {
        "direction": "IO"
      },
      "led_2_0": {
        "direction": "IO"
      },
      "CLK200MHZ_P_0": {
        "direction": "I"
      },
      "CLK200MHZ_N_0": {
        "direction": "I"
      },
      "gpio_io_o_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "uart_rxd_out_0": {
        "direction": "O"
      },
      "uart_txd_in_0": {
        "direction": "I"
      },
      "led_3_0": {
        "direction": "IO"
      },
      "btn_1_0": {
        "direction": "IO"
      },
      "btn_2_0": {
        "direction": "IO"
      },
      "sw_0_0": {
        "direction": "IO"
      },
      "sw_1_0": {
        "direction": "IO"
      },
      "sw_2_0": {
        "direction": "IO"
      },
      "sw_3_0": {
        "direction": "IO"
      },
      "ja_0_0": {
        "direction": "IO"
      },
      "ja_1_0": {
        "direction": "IO"
      }
    },
    "components": {
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_1",
        "xci_path": "ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0xFFFFFFFF"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "HBIRD_E203_0": {
        "vlnv": "HBIRD_E203:user:HBIRD_E203:1.0",
        "xci_name": "design_1_HBIRD_E203_0_0",
        "xci_path": "ip/design_1_HBIRD_E203_0_0/design_1_HBIRD_E203_0_0.xci",
        "inst_hier_path": "HBIRD_E203_0",
        "addressing": {
          "address_spaces": {
            "expl_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "expl_axi": {
            "mode": "Master",
            "address_space_ref": "expl_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_axi_interconnect_0_0/design_1_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "xci_path": "ip/design_1_auto_pc_0/design_1_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "HBIRD_E203_0_expl_axi": {
        "interface_ports": [
          "HBIRD_E203_0/expl_axi",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      }
    },
    "nets": {
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "axi_gpio_0/s_axi_aresetn",
          "HBIRD_E203_0/ck_rst",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN"
        ]
      },
      "Net": {
        "ports": [
          "jd_0_0",
          "HBIRD_E203_0/jd_0"
        ]
      },
      "Net1": {
        "ports": [
          "jd_1_0",
          "HBIRD_E203_0/jd_1"
        ]
      },
      "Net2": {
        "ports": [
          "jd_2_0",
          "HBIRD_E203_0/jd_2"
        ]
      },
      "Net3": {
        "ports": [
          "jd_4_0",
          "HBIRD_E203_0/jd_4"
        ]
      },
      "Net4": {
        "ports": [
          "jd_5_0",
          "HBIRD_E203_0/jd_5"
        ]
      },
      "Net5": {
        "ports": [
          "btn_3_0",
          "HBIRD_E203_0/btn_3"
        ]
      },
      "Net6": {
        "ports": [
          "led_0_0",
          "HBIRD_E203_0/led_0"
        ]
      },
      "Net7": {
        "ports": [
          "led_1_0",
          "HBIRD_E203_0/led_1"
        ]
      },
      "Net8": {
        "ports": [
          "led_2_0",
          "HBIRD_E203_0/led_2"
        ]
      },
      "CLK200MHZ_P_0_1": {
        "ports": [
          "CLK200MHZ_P_0",
          "HBIRD_E203_0/CLK200MHZ_P"
        ]
      },
      "CLK200MHZ_N_0_1": {
        "ports": [
          "CLK200MHZ_N_0",
          "HBIRD_E203_0/CLK200MHZ_N"
        ]
      },
      "HBIRD_E203_0_clk16M_o": {
        "ports": [
          "HBIRD_E203_0/clk16M_o",
          "axi_gpio_0/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "gpio_io_o_0"
        ]
      },
      "HBIRD_E203_0_uart_rxd_out": {
        "ports": [
          "HBIRD_E203_0/uart_rxd_out",
          "uart_rxd_out_0"
        ]
      },
      "uart_txd_in_0_1": {
        "ports": [
          "uart_txd_in_0",
          "HBIRD_E203_0/uart_txd_in"
        ]
      },
      "Net9": {
        "ports": [
          "led_3_0",
          "HBIRD_E203_0/led_3"
        ]
      },
      "Net10": {
        "ports": [
          "btn_1_0",
          "HBIRD_E203_0/btn_1"
        ]
      },
      "Net11": {
        "ports": [
          "btn_2_0",
          "HBIRD_E203_0/btn_2"
        ]
      },
      "Net14": {
        "ports": [
          "sw_0_0",
          "HBIRD_E203_0/sw_0"
        ]
      },
      "Net15": {
        "ports": [
          "sw_1_0",
          "HBIRD_E203_0/sw_1"
        ]
      },
      "Net16": {
        "ports": [
          "sw_2_0",
          "HBIRD_E203_0/sw_2"
        ]
      },
      "Net17": {
        "ports": [
          "sw_3_0",
          "HBIRD_E203_0/sw_3"
        ]
      },
      "Net12": {
        "ports": [
          "ja_0_0",
          "HBIRD_E203_0/ja_0"
        ]
      },
      "Net13": {
        "ports": [
          "ja_1_0",
          "HBIRD_E203_0/ja_1"
        ]
      },
      "HBIRD_E203_0_slwclk_o": {
        "ports": [
          "HBIRD_E203_0/slwclk_o",
          "slwclk_o_0"
        ]
      }
    },
    "addressing": {
      "/HBIRD_E203_0": {
        "address_spaces": {
          "expl_axi": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x10040000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}