`timescale 1ns / 1ps 
module Encode_tb(); 
    reg [3:0] in; 
    wire [1:0] out; 
     
    Encode test(in, out); 
     
    initial begin 
        $monitor("in = %b, out = %b", in, out); 
        in = 4'b0001; 
        #100; 
        in = 4'b0010; 
        #100; 
        in = 4'b0100; 
        #100; 
        in = 4'b1000; 
        #100; 
     end 
endmodule       
