[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADF5904ACPZ-RL7 production of ANALOG DEVICES from the text: 4-Channel, 24 GHz,  \nReceive r Downconverter  \nData Sheet  ADF5904  \n \n Rev.  A Document Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed b y Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No \nlicense is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©2015 –2016  Analog Devices, In c. All rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \nIntegr ated baluns for s ingle -ended receiver  (Rx) inputs  and \nlocal oscillator (LO)  input  \nRx channel gain: 22 dB  \nNoise figure (NF): 10 dB \nP1dB : −10 dBm  \nLO input  range : −8 dBm to +5 dBm  \nRx to IF isolation : 30 dB \nRF signal b andwid th: 250 MHz   \nRx output impedance : 900 Ω diff erential  \nLO inp ut b uffer : 24 GHz  \nRF and LO S11 at  50 Ω : −5 dB \nTemp erature s ensor with analog output : ±5° \nElectro static dis charge  (ESD ) perfo rmance  \nHuman body model (HBM): 2000 V  \nCharged device model ( CDM ): 500 V  \nQualified for automotive applications  \nAPPLICATIONS  \nAut omotive radar s \nIndustrial radar s \nMicro wave  (µW) radar sensors   GENERAL DESCRIPTION  \nThe ADF5904 is a 4-channel , 24 GHz , receiver  downconverter . \nEach channel contains a single -ended RF input with an on-chip \nbalun followed by a differential low noise amplifier ( LNA ) and a \ndownconverter  mixer with differential outpu t buffers. The RF \nLO path also has an on -chip balun . \nControl of the on -chip registers is through a simple 3 -wire \ninterface.  \nThe ADF5904 comes in a compact 32 -lead, 5 mm × 5  mm \nLFCSP package . \n \n \nFUNCTIONAL BLOCK DIA GRAM  \nDATA\nLECLKCEAVDD\nGNDRX1_RF RX2_RF RX3_RF\nLO_IN\nRX1_O\nRX1_OB\nRX2_O\nRX2_OB\nRX3_O\nRX3_OB\nRX4_O\nRX4_OBATEST\nBALUN\nLNABALUN\nLNABALUN\nLNABALUN\nLNARX4_RF\nTEMP\nSENSOR\nBALUNDOUT32-BIT DATA\nREGISTER\n12885-001ADF5904\n \nFigure 1. \nADF5904 Data Sheet\n \nRev. A | Page 2 of 15 TABLE OF CONTENTS \nFeatures .............................................................................................. 1 \xa0\nApplications ....................................................................................... 1 \xa0\nGeneral Description ......................................................................... 1 \xa0\nFunctional Block Diagram .............................................................. 1 \xa0\nRevision History ............................................................................... 2 \xa0\nSpecifications ..................................................................................... 3 \xa0\nTiming Characteristics ................................................................ 4 \xa0\nAbsolute Maximum Ratings ............................................................ 5 \xa0\nESD Caution .................................................................................. 5 \xa0\nPin Configuration and Function Descriptions ............................. 6 \xa0\nTypical Performance Characteristics ............................................. 7 \xa0\nTheory of Operation ........................................................................ 9 \xa0\nRF Path ........................................................................................... 9 \xa0\nLO Path .......................................................................................... 9 \xa0Input Shift Register .......................................................................9 \xa0\nProgram Modes .............................................................................9 \xa0\nRegister Map ................................................................................... 10 \xa0\nRegister 0 ..................................................................................... 11 \xa0\nRegister 1 ..................................................................................... 12 \xa0\nRegister 2 ..................................................................................... 12 \xa0\nInitialization Sequence .............................................................. 13 \xa0\nTemperature Sensor ................................................................... 13 \xa0\nApplication Information ................................................................ 14 \xa0\nApplication of the ADF5904 in FMCW Radar ...................... 14 \xa0\nOutline Dimensions ....................................................................... 15 \xa0\nOrdering Guide .......................................................................... 15 \xa0\nAutomotive Products ................................................................. 15 \xa0\n \n \nREVISION HISTORY \n2/16—Rev. 0 to Rev. A \nChanges to Features Section............................................................ 1 \nChange to Parameter HBM, Table 3 .............................................. 5 Change to Temperature Sensor Section....................................... 13 Changes to Ordering Guide .......................................................... 15 \n \n3/15—Revision 0: Initial Version \n \nData Sheet  ADF5904  \n \nRev. A | Page 3  of 15 SPECIFICATIONS \nAV DD = 3.3  V ± 5 %, GND = 0 V , dBm referred to 50 Ω, T A = T MAX to T MIN, unless otherwise noted . Operating temperature range is −40°C \nto +105°C . \nTable 1.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments  \nOPERATING CONDITIONS        \nLO and RF Frequency Range   24  24.25  GHz   \nLO INPUT        \nInput Return Loss  (S11)    −5  dB  \nLO Input Level   −8 −5 +5 dBm   \nBASEBAND OUTPUTS        \nVoltage Conversion Gain    22  dB Measured differentially  \nDemodulation Bandwidth    10  MHz  Maximum capacitance = 10 pF  \nOutput DC Offset (Differential)    ±20   mV  \nOutput Common Mode    AV DD − 1.0  V  \nOutput Swing    2  V peak Differential 900 Ω load  \nChannel to Channel  Phase Mismatch over  \nTemperature    ±5  Degrees   \nDYNAMIC PERFORMANCE,  RF = 24.125 GHz        \nConversion Gain    22  dB  \nInput P1dB    −10  dBm   \nRF Input Return Loss    −5  dB  \nSecond -Order Input Intercept  IIP2  20  dBm   \nThird -Order Input Intercept  IIP3  0  dBm   \nLO to RF Isolation    30  dB Terminated in 50 Ω  \nRF to IF Isolation    30  dB  \nNoise Figure    10  dB Double sideband  (DSB) at 100 kHz \nNoise Figure Under Blocking Conditions    15  dB With a −30 dBm input interferer at  \n5 MHz offset from carrier (DSB)  \nLOGIC INPUTS        \nInput Voltage        \nHigh  VIH 1.4   V  \nLow  VIL   0.6 V  \nInput Current  IINH, IINL   ±1 µA  \nInput Capacitance CIN   10 pF  \nLOGIC OUTPUTS        \nOutput Voltage        \nHigh  VOH VDD − 0.4   V VDD selected from the DOUT VSEL \nbit (Bit DB8, Register 0)  \nLow  VOL   0.4 V  \nOutput Current        \nHigh  IOH   500 µA  \nLow  IOL   500 µA  \nTEMPERATURE SENSOR        \nAnalog Accuracy    ±5  °C Following one -point calibration  \nSensitivity    4.243   mV/ °C  \nPOWER SUPPLIES        \nAV DD    170  mA  \nPower -Down Current    100  µA  \n \n \n \nADF5904  Data Sheet  \n \nRev. A | Page 4  of 15 TIMING CHARACTERISTI CS \nAV DD = 3.3  V ± 5 %, GND = 0 V , dBm referred to 50 Ω, T A = T MAX to T MIN, unless otherwise noted. Operating temperature range is −40°C \nto +105°C . \nTable 2.  \nParameter  Limit at T MIN to T MAX Unit  Description  \nt1 20 ns min  LE setup time  \nt2 10 ns min  DATA to CLK setup time  \nt3 10 ns min  DATA to CLK hold time  \nt4 25 ns min  CLK high duration  \nt5 25 ns min  CLK low duration  \nt6 10 ns min  CLK to LE setup time  \nt7 20 ns min  LE pulse width  \nt8 10 ns max  LE setup time to DOUT  \nt9 15 ns max  CLK setup time to DOUT  \n \nTiming Diagrams  \nCLK\nDATA\nLEDB30DB1\n(CONTROL BIT C2)DB2\n(CONTROL BIT C3)DB0 (LSB)\n(CONTROL BIT C1)\nt1\nt8\nt9t2 t3t4 t5\nt6t7DB31 (MSB)\nDB0 DB1DB31\n(MSB)DB30 DOUT\n12885-002 \nFigure 2. Timing Diagram  \nTO DOUT PIN\nCL\n10pF500µA IOL\n500µA IOHVDD/2\n12885-003 \nFigure 3. Load Circuit for DOUT Timing, C L = 10 pF  \n \nData Sheet  ADF5904  \n \nRev. A | Page 5  of 15 ABSOLUTE MAXIMUM RAT INGS  \nTA = 25°C, unless otherwise noted.  \nTable 3. \nParameter  Rating  \nAV DD to GND  –0.3 V to + 3.9 V \nDigital Input/Output  Voltage to GND  –0.3 V to AV DD + 0.3 V  \nAnalog Input/Output  Voltage to GND  –0.3 V to AV DD + 0.3 V  \nRXx_RF, LO_ IN to GND  –0.3 V to AV DD + 0.3 V  \nOperating Temperature Range  –40°C to +105°C  \nStorage Temperature Range  –65°C to +125°C  \nMaximum Junction Temperature  150°C  \nθJA Thermal Impedance1 (Pad Soldered)  40.83°C/W  \nReflow Soldering   \nPeak Temperature  260°C  \nTime at Peak Temperature  40 sec  \nTransistor Count   \nCMOS  65,100 \nBipolar  2280  \nESD   \nCDM  500 V \nHBM  2000 V \n \n1 Two signal planes (that is, on the top and the bottom surfaces of the board),  \ntwo buried planes , and nine vias.  Stresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these \nor any other conditions above those indicated in the oper ational \nsection of this specification is not implied. Operation beyond \nthe maximum operating conditions for extended periods may affect product reliability.  \n \nESD CAUTION  \n \n \n \n \n \n \n \n  \nADF5904  Data Sheet  \n \nRev. A | Page 6  of 15 PIN CONFIGURATION AND FUNCTION DESCRIPTI ONS \n24GND\n23RX3_RF\n22GND\n21AVDD\n20GND\n19RX4_RF\n18GND\n17RX4_O1\n2\n3\n4\n5\n6\n7\n8GND\nRX1_RF\nGND\nAVDD\nGND\nRX2_RF\nGND\nRX2_O\n9\n10\n11\n12\n13\n14\n15\n16RX2_OB\nLE\nCLK\nDATA\nCE\nDOUT\nATEST\nRX4_OB32\n31\n30\n29\n28\n27\n26\n25RX1_O\nRX1_OB\nGND\nLO_IN\nGND\nAVDD\nRX3_OB\nRX3_O\nTOP VIEW\n(Not to Scale)ADF5904\nNOTES\n1. THE LFCS P HAS AN EXPOSED PAD\n    TH AT MUST BE CONNECTED TO GND.\n12885-004 \nFigure 4. Pin Configuration  \nTable 4. Pin Function Descriptions  \nPin No.  Mnemonic  Description  \n1, 3, 5, 7, 18, 20, \n22, 24, 28, 30 GND  Ground Pins.  \n2 RX1_ RF Channel 1 RF Input.  \n4, 21, 27 AV DD Analog Power Supply. Th e supply range is 3.3 V ± 5% . Place d ecoupling capacitors (0.1 µF, 1 nF, and 10  pF) \nto the ground plane  as close as possible to this pin . \n6 RX2 _RF Channel 2  RF Input.  \n8 RX2_O  Channel 2 Baseband Output.  \n9 RX2_OB  Channel 2 Complementary Baseband Output.  \n10 LE Load Enable, CMOS Input. When LE goes high, data stored in the shift registers is loaded into one of the \nfour  latches ; the control bits select the latch.  \n11 CLK  Serial Clock Input. This serial clock clocks  in the serial data to the registers. Data latche s into the 32 -bit \nshift register on the CLK rising edge. This input is a high impedance CMOS input.  \n12 DATA  Serial Data Input. The serial data load s MSB first and  the two LSBs are the control bits.  \nThis input is a high impedance CMOS input.  \n13 CE Chip Enable. A logic low on this pin powers down the device.  \n14 DOUT  Serial Data Output.  \n15 ATEST  Analog Test Output  \n16 RX4_O B Channel  4 Complementary Baseband Output.  \n17 RX4_O  Channel 4 Baseband Output.  \n19 RX4_RF  Channel 4  RF Input.  \n23 RX3_RF  Channel 3  RF Input.  \n25 RX3_O  Channel 3 Baseband Output.  \n26 RX3_O B Channel 3 Complementary Baseband Output.  \n29 LO_ IN Local Oscillator Input.  \n31 RX1_O B Channel 1 Complementary Baseband Output.  \n32 RX1_O  Channel 1 Baseband Output.  \n EPAD  Exposed Pad. The LFCSP has an exposed pad that must connect  to GND.  \n \nData Sheet  ADF5904  \n \nRev. A | Page 7  of 15 TYPICAL PERFORMANCE CHARACTERISTICS \n12885-005IF OUTPUT POWER (V p-p)\nRF INPUT POWER (dBm)0.010.1110\n–50 –45 –40 –35 –30 –25 –20 –15 –10 –5 0–40°C\n+25°C+105°C\n \nFigure 5. IF Output Power vs . RF Input Power,  \nLO Frequency = 24 GHz at −5 dBm  and IF Frequency = 100  kHz  \n12885-006CONVERSION GAIN (dB)\nRF INPUT POWER (dBm)051015202530\n–50 –45 –40 –35 –30 –25 –20 –15 –10 –5 0–40°C\n+25°C\n+105°C\n \nFigure 6. Conversion Gain vs . RF Input Power,  \nLO Frequency = 24 GHz at −5 dBm, and IF Frequency = 100  kHz  \n12885-007IF OUTPUT POWER (dBm)\nRF INPUT POWER (dBm)–35–30–25–20–15–10–505101520\n–50 –45 –40 –35 –30 –25 –20 –15 –10 –5 0–40°C\n+25°C\n+105°C\n \nFigure 7. IF Output Power vs. RF Input Power,  \nLO Frequency = 24 GHz at −5 dBm, and IF Frequency = 100  kHz  \n12885-008CHANNEL GAIN (dB)\nRF FREQUENCY (Hz)051015202530\n23.90 23.95 24.00 24.05 24.10 24.15 24.20 24.25 24.30 24.35–40°C\n+25°C\n+105°C\n \nFigure 8. Channel Gain vs . RF Frequency , \nRx Input  = −50 dBm, LO Power = −5 dBm, and IF Frequency = 100  kHz 12885-009CHANNEL GAIN (dB)\nLO INPUT POWER (dB)051015202530\n–20 –15 –10 –5 0 5–40°C\n+25°C\n+105°C\n \nFigure 9. Channel Gain vs . LO Input Power,  Rx Input  = −50 dBm, \nLO Frequency = 24 GHz , and IF Frequency = 100  kHz  \n12885-010NOISE FIGURE (dB)\nIF FREQUENCY (Hz)02468101214161820\n10k 100k 1M 10M–40°C\n+25°C\n+105°C\n \nFigure 10. Noise Figure  vs. IF Frequency , LO Fre quency = 24.125  GHz at −5 dBm  \n \nADF5904  Data Sheet  \n \nRev. A | Page 8  of 15 12885-0 11P1dB (dBm)\nIF FREQUENCY (Hz)–15–10–505101520\n1k 10k 100k 1M 10MOP1dB\nIP1dB–40°C\n+25°C\n+105°C\n \nFigure 11. P1dB vs . IF Frequency , LO Frequency = 24 GHz at −5 dBm  \n \n12885-012OUTPUT POWER (dBm)\nINPUT POWER (dBm)–100–90–80–70–60–50–40–30–20–1001020304050\n–40 –35 –30 –25 –20 –15 –10 –5 0 5 10IIP3  5dBm\n \nFigure 12. Output Power vs. Input Power, IIP3  LO Frequency = 24.125 GHz at \n−5 dBm, R x Frequen cy = LO + 100 kHz  and  LO + 200 kHz   \n12855-013GAIN (dB)\nIF FREQUENCY (Hz)051015202530\n100 1k 10k 100k 1M 10M–40°C\n+25°C\n+105°C\n \nFigure 13. Gain vs . IF Freq uency , Rx Power = −50 dBm and  \nLO Frequency = 24 GHz at −5 dBm  \n12885-014VATEST  (V)\nTEMPERATURE (°C)0.80.91.01.11.21.31.41.51.61.71.8\n–40 –20 0 20 40 60 80 100 120\n \nFigure 14. Temperature Sensor Voltage on ATEST  \n \n \n \nData Sheet  ADF5904  \n \nRev. A | Page 9  of 15 THEORY OF OPERATION \nRF PATH  \nThe ADF5904 contain s four identical 24  GHz downconverter \nchannels. Each channel contains a  balun that converts the \nsingle -ended input into a differential signal for the rest of the \ndownconverter path  (see Figure 15). This balun  is followed by \na LNA that feeds the downconverter mixer.  \nAVDD\n2kΩ 2kΩRXx_RFGND\nGNDAVDD\nAVDD\n12885-015BALUN\n \nFigure 15. RF Input Stage   \nLO PATH \nThe four downconverter channels  share the same LO path. The \nLO path contains a balun that converts the single -ended input \nto a differential signal to drive t he mixer  (see Figure 16).  \nAVDD\n400Ω 400Ω20Ω 20Ω\nLO_INGND\nGNDAVDD\nAVDDBALUN\n12885-016\n \nFigure 16. LO Input Stage  INPUT SHIFT REGISTER  \nThe ADF5904 digital section includes power -down bit s and test \nmodes to read back  registers. Data is clocked into the 32 -bit \ninput shift register on each rising edge of CLK. The data is \nclocked in MSB first. Data is transferred from the input shift register to one of four  latches on the rising edge of LE. The \ndestination latch is deter mined by the state of the two  control \nbits (C2 and C1) in the input shift register. These are the two LSBs ( DB1 and DB0, respectively), as shown in  Table 5. The \ntruth t able for these bits is shown in Table 5 . Figure 18 to Figure 20 \nshow a summary of how the latches are programmed.  \nPROGRAM MODES  \nTable 5 and Figure 18 through Figure 20 show how to set up the \nprogram modes in the ADF5904.  \nTable 5. C2 and C 1 Truth Table  \nControl Bits  \nC2 (DB1)  C1 (DB0)  Register  \n0 0 R0 \n0 1 R1 \n1 0 R2 \n1 1 R3 \n \n \n \n \n \nADF5904  Data Sheet  \n \nRev. A | Page 10 of 15 REGISTER MAP  \nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n1 0 0 0 0 0 0 0RESERVED RESERVED\n0 0 0 0 0 0 0 0 0 PC4 PC3 PC2 PC1 PLO LPB DIO 1 0 1 0 0 C2(0) C1(0)\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\nCS2 CS1 CS0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 1 0 C2(0) C1(1)\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C2(1) C1(1)DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 C2(1) C1(0)REGISTER 2 (R2)10\nRESERVED\nRESERVED\nRESERVED\nDOUT VSELLO PIN BIASPUP LOPUP CH1PUP CH2PUP CH3PUP CH4\nREGISTER 3 (R3)REGISTER 1 (R1)REGISTER 0 (R0)\nDB14 DB13 DB12 DB11DB10\nTC4 TC3 TC2 TC1 TC05-BIT\nCHANNEL TEST SELECT RESERVEDCHANNEL\nSELECTCONTROL\nBITS\nCONTROL\nBITS\nCONTROL\nBITS\nCONTROL\nBITS\n12885-017 \nFigure 17. Latch Summary  \n \nData Sheet  ADF5904  \n \nRev. A | Page 11 of 15 DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n1 0 0 0 0 0 0 0RESERVED RESERVEDCONTROL\nBITS\n0 0 0 0 0 0 0 0 0 PC4 PC3 PC2 PC1 PLO LPB DIO 1 0 1 0 0 C2(0) C1(0) 0DOUT VSELLO_IN PIN BIASPUP LOPUP CH1PUP CH2PUP CH3PUP CH4REGISTER 0 (R0)\nPC4 PUP CH4\n0\n1POWER DOWN\nPOWER UP\nPC3 PUP CH3\n0\n1POWER DOWN\nPOWER UP\nPC2 PUP CH2\n0\n1POWER DOWN\nPOWER UP\nPC1 PUP CH1\n0\n1POWER DOWN\nPOWER UP\nPLO PUP LO\n0\n1POWER DOWN\nPOWER UPDIO DOUT VSEL\n0\n13.3V\n1.8V\nLPB LO_IN PIN BIAS\n0\n1NO DC BIAS\n1.5V DC BIAS\n12885-018 \nFigure 18. Register 0   \nREGISTER 0 \nRegister 0 Control Bits  \nWith Bits[C2:C1] set to 00, Register R0 is programmed. Figure 18 \nshows the input data format for programming this register.  \nDOUT VSEL  \nDB8 controls the  DOUT logic levels. Set this bit to 0  to set the \nDOUT logic level to 3.3  V,  a n d  s et this bit to 1 to sets the \nDOUT logic level to 1.8  V. \nLO_IN  Pin Bias  \nDB9 controls the dc  bias voltage on the LO_IN pin ( Pin 29). Set \nthis bit to 0  to set no dc  bias on the LO_IN  pin, and s et this bit \nto 1 to set the dc  bias to 1.5  V. AC couple the LO signal to the \nLO_IN pin. \nPUP LO  \nDB10 provides the power -up bit for the LO block. Set this bit to \n0 to power  down the LO block , and s et this bit to 1 to return the \nLO block to no rmal operation.  PUP CH1  \nDB11 provides the power -up bit for RF Receiver Chann el 1. Setting  \nthis bit to 0 performs a power -down of Channel 1 blocks. Setting \nthis bit to 1 returns C hannel 1 blocks to normal operation.  \nPUP CH2  \nDB12 provides the power -up bit for RF Receiver Channel  2. Set \nthis bit to 0 to power  down the Channel 2 blocks, and s et this \nbit to 1 to return the C hannel 2 blocks to normal operation.  \nPUP CH3  \nDB13 provides the power -up bit for RF Receiver Channel 3. Set \nthis bit to 0 to power down th e Channel 3 blocks, and set this \nbit to 1 to return the Channel 3 blocks to normal operation.  \nPUP CH4  \nDB14 provides the power -up bit for RF Receiver Channel  4. Set \nthis bit to 0 to power down the Channel 4  blocks, and set this \nbit to 1 to return the Channe l 4 blocks to normal operation.  \n \nADF5904  Data Sheet  \n \nRev. A | Page 12 of 15 DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\nCS2 CS1 CS0 0 0 0 0 0CONTROL\nBITS\n0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 1 0 C2(0) C1(1) 1RESERVEDCHANNEL\nSELECTREGISTER 1 (R1)\n12885-019CS2 CS1 CS0 CHANNE L SELECT\nNONE\nCHANNEL 1\nCHANNEL 2\nCHANNEL 3\nCHANNEL 4\nLO\nRESERVED\nRESERVED0\n1\n0\n1\n0\n1\n0\n10\n0\n1\n1\n0\n0\n1\n10\n0\n0\n0\n1\n1\n1\n1 \nFigure 19. Register 1  \nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 0CONTROL\nBITS\n0 0 0 0 0 1 0 0 TC4 TC3 TC2 TC1 TC0 0 0 0 0 0 0 0 1 C2(1) C1(0)REGISTER 2 (R2)\nRESERVED5-BIT\nCHANNEL TEST SELECT RESERVED\nCHANNEL TEST SELECT\nNONE SELECTED\nTEMPERATURE SENSOR TO ATEST\nRESERVED\nRESERVED\nRESERVED\nREGISTER 0 READBACK\nREGISTER 1 CHANNEL 1 READBACK\nREGISTER 1 CHANNEL 2 READBACK\nREGISTER 1 CHANNEL 3 READBACK\nREGISTER 1 CHANNEL 4 READBACK\nREGISTER 1 LO READBACK\nREGISTER 2 READBACK\nRESERVED\nRESERVEDTC4 TC3 TC1 TC0 TC2\n0\n1\n0\n-\n1\n0\n1\n0\n1\n0\n1\n0\n1\nx0\n0\n1\n-\n1\n0\n0\n1\n1\n0\n0\n1\n1\nx0\n0\n0\n-\n1\n0\n0\n0\n0\n1\n1\n1\n1\nx0\n0\n0\n-\n1\n0\n0\n0\n0\n0\n0\n0\n0\n10\n0\n0\n0\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n12855-020 \nFigure 20. Register 2   \nREGISTER 1 \nRegister 1 Control Bits  \nWith Bits[C2:C1] set to 01, Register R1 is programmed. \nRegister 1 c ontains the internal control s for the four RF channels  \nand the LO path. During the initialization sequence,  the default \nconditions are loaded. See Step  3 to Step 7  in Table 6.  \n \n \n \n \n REGISTER 2 \nRegister 2 Control Bits  \nWith Bits[C2:C1] set to 10, Register R2 is programmed. Figure 20 \nshows the input data format for programming this register.  \n5-Bit Channel Test Select  \nBits[DB14:DB10] control t he ADF5904 test mod es. Th ese bits \nallow access to the temperature sensor on the ATEST pin and \nthe register readback on the DOUT pin. See Figure 20 for the \ntruth table.   \n \n \nData Sheet  ADF5904  \n \nRev. A | Page 13 of 15 INITIALIZATION SEQUE NCE  \nAfter powering up the device , administer the initialization  \nsequence in Table 6 to set the register with the code to configur e \nthe device .  \nTable 6. Initialization Sequence  \nStep  Register  Hex Code  Description  \n1 R3 0x00000003  Reserved  \n2 R2 0x00020406  Temperature sensor to ATEST  \n3 R1 0x20001499  Configure Channel 1  \n4 R1 0x40001499  Configure Channel 2  \n5 R1 0x60001499  Configure Channel 3  \n6 R1 0x80001499  Configure Channel 4  \n7 R1 0xA00000 19 Configure LO  \n8 R0 0x80007CA0  Power up TEMPERATURE S ENSOR  \nThe on -chip temperature sensor of the ADF5904 is accessed on \nthe ATEST pin. The temperature sensor operates over the full \noperating temperature range of −40°C to +105°C. To improve \naccuracy , conduct  a one-point calibration at room temperature \nand stor e the result in the external memory. Convert the ATEST \nvoltage to temperature by using  the following  equation : \nTemperature (°C) = (V ATEST  − VOFF)/VGAIN \nwhere:  \nVATEST is the v oltage on the ATEST pin . \nVOFF is the offset voltage and it is 1.212 V. \nVGAIN is the voltage gain and it is 4.072e−3.  \n \n \n \nADF5904  Data Sheet  \n \nRev. A | Page 14 of 15 APPLICATION INFORMATION  \nAPPLICATION OF THE ADF5904 IN FMCW RADAR  \nFigure 21 shows the application of th e ADF5904 in a frequency \nmodulated continuous wave (FMCW) radar system.  \nIn the FMCW radar system, the ADF4159 generates the \nsawtooth or triangle ramps necessary for this type of radar to \noperate.  \nThe ADF4 159 controls the V TUNE  pin on the transceiver (Tx) \nmonolithic microwave integrated circuit  (MMIC ) and thus the \nfrequency of the voltage controlled oscillator (VCO ) and the Tx \noutput signal on  TXOUT1 or TXOUT2. The LO signal from the \nTx MMIC  is fed to the LO input on the ADF5904.  The ADF59 04 downconverts  the signal from the four  receive r \nantennas to baseband with the LO signal from the  Tx MMIC .  \nThe downconverted baseband signals from the four receiver  \nchannels on the ADF5904 are fed to the ADAR7251 4-channel , \ncontinuous time ( CT), sigma -delta ( Σ-Δ) analog -to-digital \nconverter ( ADC ).  \nA digital signal processor (DSP) follows t he ADC to handle the \ntarget information  processing.  \n \n \n \nTX_MMIC\nADF5904ADF4159TXOUT1\nTXOUT2\nRX3_RFRX2_RFRX1_RF\nRX4_RFLO_INLO_OUTRFINA\nRFINBAUX\nAUX\nADAR7251 DSP RX BASEBANDVTUNE CPLOOP\nFILTER\n12885-021 \nFigure 21. FMCW Radar with ADF5904  \n \nData Sheet ADF5904\n \nRev. A | Page 15 of 15 OUTLINE DIMENSIONS \n08-16-2010-B1\n0.50\nBSC\nBOT TOM VIEW TOP VIEWPIN 1\nINDICATOR\n32\n9 16172425\n8EXPOSED\nPADPIN 1\nINDICATOR\nSEATING\nPLANE0.05 MAX\n0.02 NOM\n0.20 REFCOPLANARITY\n0.080.30\n0.25\n0.185.105.00 SQ\n4.90\n0.80\n0.75\n0.70FOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TOTHE PIN CONFIGURATION ANDFUNCTION DESCRIPTIONS\nSECTION OF THIS DATA SHEET.0.50\n0.40\n0.300.25 MIN*3.75\n3.60 SQ\n3.55\n*COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5\nWITH THE EXCEPTION OF THE EXPOSED PAD DIMENSION. \nFigure 22. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]  \n5 mm × 5mm Body, Very Very Thin Quad \n(CP-32-12) \nDimensions shown in millimeters \nORDERING GUIDE \nModel1, 2 Temperature Range Package Description Package Option \nADF5904WCCPZ –40°C to + 105°C 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] CP-32-12 \nADF5904WCCPZ-RL7 –40°C to +105°C 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] CP-32-12 \nADF5904ACPZ –40°C to +105°C 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] CP-32-12 \nADF5904ACPZ-RL7 –40°C to +105°C 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] CP-32-12 \nEV-ADF5904SD2Z  Evaluation Board  \n \n1 Z = RoHS Compliant Part. \n2 W = Qualified for Auto motive Applications. \n \nAUTOMOTIVE PRODUCTS \nThe ADF5904W  models are available with controlled manufacturing to support the quality and reliability requirements of automotive \napplications. Note that these automotive models may have specifications that differ from the commercial models; therefore, desi gners \nshould review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available f or use in \nautomotive applications. Contact your local Analog Devices account representative for specific product ordering information and  to \nobtain the specific Automotive Reliability reports for these models. \n \n \n©2015–2016 Analog Devices, Inc. All rights reserved. Trademarks and  \n registered trademarks are the prop erty of their respective owners. \n  D12885-0-2/16(A)  \n'}]
!==============================================================================!
### Component Summary: ADF5904ACPZ-RL7

#### Key Specifications:
- **Voltage Ratings**: 
  - Analog Supply Voltage (AVDD): 3.3 V ± 5%
- **Current Ratings**: 
  - Operating Current: 170 mA
  - Power-Down Current: 100 µA
- **Power Consumption**: 
  - Typical: 170 mA at 3.3 V
- **Operating Temperature Range**: 
  - -40°C to +105°C
- **Package Type**: 
  - 32-Lead Lead Frame Chip Scale Package (LFCSP), dimensions 5 mm × 5 mm
- **Special Features**: 
  - Integrated baluns for single-ended receiver inputs and local oscillator input
  - On-chip temperature sensor with ±5°C accuracy
  - Qualified for automotive applications
- **Moisture Sensitive Level**: 
  - JEDEC J-STD-020E: Level 1

#### Description:
The **ADF5904** is a 4-channel, 24 GHz receiver downconverter designed for applications in radar systems. Each channel features a single-ended RF input with an integrated balun, followed by a low noise amplifier (LNA) and a downconverter mixer with differential output buffers. The device includes a local oscillator (LO) path with an on-chip balun, allowing for efficient signal processing. Control of the device is facilitated through a simple 3-wire interface.

#### Typical Applications:
The ADF5904 is primarily used in:
- **Automotive Radars**: For advanced driver-assistance systems (ADAS) and collision avoidance.
- **Industrial Radars**: In applications such as level measurement and motion detection.
- **Microwave Radar Sensors**: For various sensing applications, including proximity and speed detection.

This component is particularly suited for frequency modulated continuous wave (FMCW) radar systems, where it plays a crucial role in downconverting RF signals to baseband for further processing. The integrated temperature sensor also enhances its utility in environments where temperature monitoring is essential.