# A4-SiliconSouls_chipathon2025
Design of Quadrature Output Two-stage Differential Ring VCO
## Building blocks
### Single Stage Delay
![Single stage delay](https://github.com/Subhampal9/A4-SiliconSouls_chipathon2025/blob/main/images/single%20delay%20stage.png "Single Stage Delay")
### Oscillator core
![Oscillator core](https://github.com/Subhampal9/A4-SiliconSouls_chipathon2025/blob/main/images/two_stage_delay.png)
### V2I converter
![v2i converter](https://github.com/Subhampal9/A4-SiliconSouls_chipathon2025/blob/main/images/V2I.png)
### Output Buffer 
![output buffer](https://github.com/Subhampal9/A4-SiliconSouls_chipathon2025/blob/main/images/output_buffer.png)
## Current Status
With output buffer -
fmax : 2.25 GHz
fmin : 0.45 GHz

## Layout
![top layout](https://github.com/Subhampal9/A4-SiliconSouls_chipathon2025/blob/main/images/top.png)