{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710702078255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710702078255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 13:01:18 2024 " "Processing started: Sun Mar 17 13:01:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710702078255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710702078255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710702078255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710702078677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710702078677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fulladder " "Found entity 1: Fulladder" {  } { { "Fulladder/Fulladder.v" "" { Text "D:/Arquitectura/ALU/Fulladder/Fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710702086816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710702086816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUbitN " "Found entity 1: ALUbitN" {  } { { "ALU.v" "" { Text "D:/Arquitectura/ALU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710702086819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710702086819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits " "Found entity 1: ALUNBits" {  } { { "ALUNBits.v" "" { Text "D:/Arquitectura/ALU/ALUNBits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710702086821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710702086821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp7segs " "Found entity 1: Disp7segs" {  } { { "Disp7segs.v" "" { Text "D:/Arquitectura/ALU/Disp7segs.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710702086823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710702086823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits_FPGA " "Found entity 1: ALUNBits_FPGA" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710702086825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710702086825 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoria.v " "Can't analyze file -- file memoria.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1710702086827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_b.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_b " "Found entity 1: memoria_b" {  } { { "memoria_b.v" "" { Text "D:/Arquitectura/ALU/memoria_b.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710702086829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710702086829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_a.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_a " "Found entity 1: memoria_a" {  } { { "memoria_a.v" "" { Text "D:/Arquitectura/ALU/memoria_a.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710702086831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710702086831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUNBits_FPGA " "Elaborating entity \"ALUNBits_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710702086885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_a memoria_a:mema " "Elaborating entity \"memoria_a\" for hierarchy \"memoria_a:mema\"" {  } { { "ALUNBits_FPGA.v" "mema" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710702086888 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 memoria_a.v(21) " "Net \"memory.data_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "D:/Arquitectura/ALU/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710702086888 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 memoria_a.v(21) " "Net \"memory.waddr_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "D:/Arquitectura/ALU/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710702086888 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 memoria_a.v(21) " "Net \"memory.we_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "D:/Arquitectura/ALU/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710702086888 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_b memoria_b:memb " "Elaborating entity \"memoria_b\" for hierarchy \"memoria_b:memb\"" {  } { { "ALUNBits_FPGA.v" "memb" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710702086889 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 memoria_b.v(21) " "Net \"memory.data_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "D:/Arquitectura/ALU/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710702086890 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 memoria_b.v(21) " "Net \"memory.waddr_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "D:/Arquitectura/ALU/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710702086890 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 memoria_b.v(21) " "Net \"memory.we_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "D:/Arquitectura/ALU/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710702086890 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUNBits ALUNBits:ALUNBits " "Elaborating entity \"ALUNBits\" for hierarchy \"ALUNBits:ALUNBits\"" {  } { { "ALUNBits_FPGA.v" "ALUNBits" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710702086891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUbitN ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit " "Elaborating entity \"ALUbitN\" for hierarchy \"ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\"" {  } { { "ALUNBits.v" "alubucle\[0\].ALU1Bit" { Text "D:/Arquitectura/ALU/ALUNBits.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710702086892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladder ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\|Fulladder:falbit " "Elaborating entity \"Fulladder\" for hierarchy \"ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\|Fulladder:falbit\"" {  } { { "ALU.v" "falbit" { Text "D:/Arquitectura/ALU/ALU.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710702086893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp7segs Disp7segs:Disp0 " "Elaborating entity \"Disp7segs\" for hierarchy \"Disp7segs:Disp0\"" {  } { { "ALUNBits_FPGA.v" "Disp0" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710702086908 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1710702086992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710702087010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 13:01:27 2024 " "Processing ended: Sun Mar 17 13:01:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710702087010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710702087010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710702087010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710702087010 ""}
