# üöÄ Vivado User Guide: IoT Sensor Controller Project

## Document Information
- **Author:** Prabhat Pandey
- **Date:** August 24, 2025  
- **Version:** 1.0
- **Project:** IoT Sensor Interface Controller RTL Design

## üìã **Project Overview**

This IoT Sensor Controller is a complete SystemVerilog-based design for interfacing with multiple sensors (temperature, humidity, motion) and transmitting data via serial communication. The project demonstrates modern FPGA design practices including proper verification, power management, and communication protocols.

### **Key Features**
- üå°Ô∏è **Temperature Sensor Interface** (I2C)
- üíß **Humidity Sensor Interface** (I2C) 
- üèÉ **Motion Sensor Interface** (SPI with interrupt)
- üì¶ **Data Packet Framing** with checksums
- üì§ **Serial UART Transmission** (115200 baud)
- ‚ö° **Power Management** with multiple modes
- üîÑ **Priority Arbitration** for sensor access

---

## üõ†Ô∏è **Vivado Setup and Installation**

### **System Requirements**
- **Operating System:** Linux (RHEL/CentOS 7+), Windows 10/11, or Ubuntu 18.04+
- **RAM:** Minimum 8GB, Recommended 16GB+
- **Disk Space:** 50GB+ for Vivado installation, 10GB+ for project
- **CPU:** Multi-core processor recommended

### **Vivado Installation**
1. Download Vivado ML Edition 2025.1 from Xilinx/AMD website
2. Install with these components:
   - Vivado ML Enterprise/Standard (for full features)
   - Artix-7 device support (our target: xc7a35tcpg236-1)
   - Simulator (XSim)
3. Obtain and install license (free WebPACK license available)
4. Add Vivado to system PATH:
   ```bash
   # Add to ~/.bashrc or ~/.zshrc
   export PATH="/tools/Xilinx/Vivado/2025.1/bin:$PATH"
   ```

### **License Setup**
```bash
# Set license file environment variable
export XILINXD_LICENSE_FILE=/path/to/xilinx.lic

# Or use license server
export XILINXD_LICENSE_FILE=2100@license.server.com
```

---

## üèóÔ∏è **Project Structure and Organization**

```
IoT_Sensor_Controller/
‚îú‚îÄ‚îÄ rtl/                              # RTL source files
‚îÇ   ‚îú‚îÄ‚îÄ common/
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ iot_sensor_pkg.sv         # Package with constants/types
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ sync_fifo.sv              # Synchronous FIFO
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ priority_arbiter.sv       # Sensor priority management
‚îÇ   ‚îú‚îÄ‚îÄ sensor_interfaces/
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ i2c_master.sv             # I2C master controller
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ spi_master.sv             # SPI master controller
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ temperature_sensor_interface.sv
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ humidity_sensor_interface.sv
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ motion_sensor_interface.sv
‚îÇ   ‚îú‚îÄ‚îÄ packet_framer/
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ packet_framer.sv          # Data packet formatting
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ serial_transmitter.sv     # UART transmitter
‚îÇ   ‚îú‚îÄ‚îÄ power_controller/
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ power_controller.sv       # Power management
‚îÇ   ‚îî‚îÄ‚îÄ iot_sensor_controller.sv      # Top-level module
‚îú‚îÄ‚îÄ testbench/
‚îÇ   ‚îú‚îÄ‚îÄ integration_tests/
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ tb_iot_sensor_controller.sv
‚îÇ   ‚îî‚îÄ‚îÄ unit_tests/
‚îÇ       ‚îî‚îÄ‚îÄ tb_sync_fifo.sv
‚îú‚îÄ‚îÄ scripts/
‚îÇ   ‚îú‚îÄ‚îÄ create_project.tcl            # Project creation script
‚îÇ   ‚îî‚îÄ‚îÄ run_simulation.tcl            # Simulation automation
‚îú‚îÄ‚îÄ vivado_project/                   # Vivado project directory (generated)
‚îú‚îÄ‚îÄ Makefile                          # Build automation
‚îú‚îÄ‚îÄ VIVADO_CHECKLIST.md              # This checklist
‚îî‚îÄ‚îÄ README.md                         # Project documentation
```

---

## üöÄ **Quick Start Guide**

### **Method 1: Using Makefile (Recommended)**
```bash
# 1. Create project and run integration test
make setup && make create-project && make integration

# 2. Open Vivado GUI (optional)
make open-project

# 3. Run all tests
make all-tests
```

### **Method 2: Manual Vivado Commands**
```bash
# 1. Create project
cd vivado_project
vivado -mode batch -source ../scripts/create_project.tcl

# 2. Run simulation
vivado -mode batch -source ../scripts/run_simulation.tcl -tclargs integration

# 3. Open GUI
vivado iot_sensor_controller.xpr &
```

### **Method 3: Vivado GUI from Scratch**
1. Launch Vivado: `vivado &`
2. Create New Project ‚Üí Next
3. Project Name: `iot_sensor_controller`
4. Location: `vivado_project/`
5. RTL Project ‚Üí Next
6. Add Sources ‚Üí Add all files from `rtl/` directory
7. Add Constraints ‚Üí Skip (none required for simulation)
8. Default Part: `xc7a35tcpg236-1` ‚Üí Next ‚Üí Finish

---

## üß™ **Simulation Guide**

### **Available Simulations**

#### **1. Integration Test (Primary)**
- **Purpose:** Full system verification
- **Duration:** ~100ms simulation time
- **Command:** `make integration`
- **What it tests:**
  - System initialization and reset
  - I2C temperature and humidity sensor communication
  - SPI motion sensor with interrupt handling
  - Data packet framing and serial transmission
  - Power mode transitions
  - Priority arbitration between sensors

#### **2. Unit Tests**
- **Purpose:** Individual module verification
- **Command:** `make unit-tests`
- **Modules tested:**
  - FIFO functionality (write/read/full/empty conditions)
  - Priority arbiter logic
  - Individual sensor interfaces

### **Running Simulations**

#### **Command Line (Batch Mode)**
```bash
# Integration test
cd vivado_project
vivado -mode batch -source ../scripts/run_simulation.tcl -tclargs integration

# Unit tests
vivado -mode batch -source ../scripts/run_simulation.tcl -tclargs unit_tests

# Synthesis verification
vivado -mode batch -source ../scripts/run_simulation.tcl -tclargs synthesis
```

#### **GUI Mode**
1. Open Vivado project: `vivado iot_sensor_controller.xpr`
2. In Flow Navigator ‚Üí SIMULATION ‚Üí Run Simulation
3. Select simulation set: `integration_tests` or `unit_tests`
4. Click Run Simulation
5. Wait for compilation and simulation launch

### **Interpreting Simulation Results**

#### **Success Indicators**
```
=================================================
IoT Sensor Controller Integration Test Starting
=================================================
üì¶ [1000000] Packet #1 transmitted
‚úÖ [3200000] First packet transmitted successfully
üîã [15000000] Testing LOW power mode
‚úÖ [32000000] Motion interrupt properly handled

Test Completion Summary
=================================================
Total Tests Run: 4
Errors Detected: 0
Packets Transmitted: 8
üéâ ALL TESTS PASSED SUCCESSFULLY!
```

#### **Waveform Analysis**
Key signals to monitor:
- **System:** `clk`, `rst_n`, `enable`, `power_mode`
- **I2C:** `i2c_scl`, `i2c_sda` (check for proper start/stop conditions)
- **SPI:** `spi_clk`, `spi_mosi`, `spi_miso`, `spi_cs`
- **Data Flow:** `temp_data_ready`, `hum_data_ready`, `motion_data_ready`
- **Output:** `serial_tx`, `packet_sent`

---

## üî® **Synthesis and Implementation**

### **Synthesis Process**
```bash
# Using Makefile
make synthesis

# Manual Vivado
cd vivado_project
vivado -mode batch -source ../scripts/run_simulation.tcl -tclargs synthesis
```

### **Expected Resource Utilization**
**Target Device:** xc7a35tcpg236-1 (Artix-7)

| Resource | Used | Available | Utilization |
|----------|------|-----------|-------------|
| LUT      | ~800 | 20,800   | ~4%        |
| FF       | ~600 | 41,600   | ~1.5%      |
| BRAM     | 0    | 50       | 0%         |
| DSP      | 0    | 90       | 0%         |

### **Synthesis Settings**
- **Strategy:** Vivado Synthesis Defaults
- **Flatten Hierarchy:** Rebuilt
- **Gated Clock Conversion:** Off (we handle it manually)
- **FSM Extraction:** Auto
- **Keep Hierarchy:** Soft

### **Critical Paths to Monitor**
1. **Clock Domain Crossings:** All sensor interfaces are synchronous to main clock
2. **I2C/SPI Timing:** Generated clocks must meet sensor requirements
3. **FIFO Access:** Concurrent read/write operations
4. **State Machine Logic:** Ensure fast combinational paths

---

## üêõ **Debugging Guide**

### **Common Issues and Solutions**

#### **Compilation Errors**
```verilog
ERROR: [VRFC 10-2989] 'SIGNAL_NAME' is not declared
```
**Solution:** Check package imports and signal declarations

```verilog
ERROR: [VRFC 10-3423] illegal output port connection
```
**Solution:** Verify port directions and signal types

#### **Simulation Issues**
```
ERROR: [USF-XSim-62] 'elaborate' step failed
```
**Solution:** Check for syntax errors and missing files

```
WARNING: Simulation stops early
```
**Solution:** Check for `$finish` calls in testbench or infinite loops

#### **Synthesis Warnings**
```
WARNING: [Synth 8-3332] Sequential element is unused
```
**Solution:** Review unused signals, may indicate design issues

```
CRITICAL WARNING: [Synth 8-6014] Unused sequential element
```
**Solution:** Remove or properly connect unused registers

### **Debug Strategies**

#### **1. Simulation Debug**
```tcl
# Add signals to waveform
add_wave /tb_iot_sensor_controller/*
add_wave /tb_iot_sensor_controller/dut/*

# Run simulation step by step
run 1us
step
```

#### **2. Print Debug Statements**
```systemverilog
// Add to RTL for debugging
always @(posedge clk) begin
    if (debug_enable) begin
        $display("Time %0t: State = %s, Data = %h", $time, current_state.name, data_reg);
    end
end
```

#### **3. Assertion-Based Verification**
```systemverilog
// Add assertions to catch issues early
assert property (@(posedge clk) rst_n |-> !error_flag)
    else $error("Error flag should not be set during normal operation");
```

---

## üìä **Performance Optimization**

### **Simulation Performance**
- **Reduce simulation time:** Modify testbench timeouts
- **Selective signal dumping:** Only dump necessary signals
- **Parallel simulation:** Use multi-core compilation

```tcl
# Faster simulation settings
set_property -name {xsim.compile.incremental} -value {true} -objects [current_fileset -simset]
set_property -name {xsim.simulate.log_all_signals} -value {false} -objects [current_fileset -simset]
```

### **Synthesis Performance**
- **Hierarchical synthesis:** Keep modules separate
- **Resource sharing:** Enable automatic resource sharing
- **Timing-driven synthesis:** Focus on critical paths

```tcl
# Synthesis optimization
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AreaOptimized_high [get_runs synth_1]
```

---

## üîß **Advanced Features**

### **Custom TCL Procedures**
The project includes custom TCL procedures for automation:

```tcl
# Automatic project setup
proc setup_project_environment {} {
    # Configure all simulation sets
    # Set proper file types
    # Update compile orders
}

# Automated testing
proc run_regression_tests {} {
    # Run all test suites
    # Generate comprehensive reports
    # Check for regressions
}
```

### **Constraint Files (Future Implementation)**
```tcl
# Clock constraints (for implementation)
create_clock -period 10.000 -name sys_clk [get_ports clk]

# I/O constraints
set_property PACKAGE_PIN W5 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]

# Timing constraints
set_input_delay -clock sys_clk 2.000 [get_ports rst_n]
set_output_delay -clock sys_clk 3.000 [get_ports serial_tx]
```

### **Power Analysis**
```tcl
# Enable power estimation during synthesis
set_property STEPS.SYNTH_DESIGN.ARGS.POWER_OPT true [get_runs synth_1]

# Generate power reports
report_power -file power_analysis.rpt
```

---

## üìö **Additional Resources**

### **Vivado Documentation**
- [Vivado Design Suite User Guide: Synthesis (UG901)](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2025_1/ug901-vivado-synthesis.pdf)
- [Vivado Design Suite User Guide: Logic Simulation (UG900)](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2025_1/ug900-vivado-logic-simulation.pdf)
- [SystemVerilog Language Reference](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2025_1/ug901-vivado-synthesis.pdf)

### **Learning Resources**
- **SystemVerilog:** "SystemVerilog for Design" by Stuart Sutherland
- **FPGA Design:** "Digital Design and Computer Architecture" by Harris & Harris
- **Verification:** "Writing Testbenches using SystemVerilog" by Janick Bergeron

### **Community Support**
- **AMD Xilinx Forums:** [https://support.xilinx.com/s/](https://support.xilinx.com/s/)
- **Reddit FPGA Community:** [r/FPGA](https://reddit.com/r/FPGA)
- **Stack Overflow:** Tag your questions with `vivado`, `systemverilog`, `fpga`

---

## üìû **Support and Troubleshooting**

### **Getting Help**
1. **Check this README first** - Most common issues are covered
2. **Review the checklist** - Ensure all steps completed
3. **Check Vivado logs** - Located in `vivado_project/*.log`
4. **Use Vivado built-in help** - Press F1 in Vivado GUI
5. **Search online forums** - Include error messages in search

### **Reporting Issues**
When reporting issues, include:
- Vivado version: 2025.1
- Operating system and version
- Complete error message
- Steps to reproduce
- Relevant log files

### **Project Maintenance**
- **Regular backups** - Use `git` or backup `vivado_project/` directory
- **Clean builds** - Occasionally run `make clean` and rebuild
- **Update documentation** - Keep this README updated with changes
- **Version control** - Commit working versions before major changes

---

## üìù **Changelog**

### **Version 1.0 (Current)**
- Initial project creation
- Complete RTL implementation (12 modules)
- Comprehensive verification environment
- Automated build system with Makefile
- Full Vivado 2025.1 compatibility

### **Future Enhancements**
- Hardware implementation with constraint files
- Advanced verification with UVM
- Power optimization techniques
- Formal verification integration
- CI/CD pipeline integration

---

## üìÑ **License**

This project is released under the MIT License. See [LICENSE](../LICENSE.txt) file for details.

---

**üéØ Remember:** This project is designed for learning and demonstration. Always verify functionality thoroughly before using in production applications!
