

================================================================
== Vitis HLS Report for 'sha256Accel_Pipeline_VITIS_LOOP_35_4'
================================================================
* Date:           Tue Jul 22 19:55:41 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha256Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_4  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.89>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sizeIndex = alloca i32 1" [sha256Accel.cpp:34]   --->   Operation 4 'alloca' 'sizeIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [sha256Accel.cpp:11]   --->   Operation 5 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%size_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %size"   --->   Operation 6 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.29ns)   --->   "%store_ln11 = store i10 448, i10 %j_1" [sha256Accel.cpp:11]   --->   Operation 7 'store' 'store_ln11' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln34 = store i7 63, i7 %sizeIndex" [sha256Accel.cpp:34]   --->   Operation 8 'store' 'store_ln34' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = load i10 %j_1" [sha256Accel.cpp:35]   --->   Operation 10 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.66ns)   --->   "%icmp_ln35 = icmp_eq  i10 %j, i10 512" [sha256Accel.cpp:35]   --->   Operation 11 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.split, void %VITIS_LOOP_43_5.loopexit.exitStub" [sha256Accel.cpp:35]   --->   Operation 13 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sizeIndex_load_1 = load i7 %sizeIndex" [sha256Accel.cpp:35]   --->   Operation 14 'load' 'sizeIndex_load_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %sizeIndex_load_1" [sha256Accel.cpp:35]   --->   Operation 15 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i10 %j" [sha256Accel.cpp:35]   --->   Operation 16 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sha256Accel.cpp:34]   --->   Operation 17 'specpipeline' 'specpipeline_ln34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sha256Accel.cpp:35]   --->   Operation 18 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i10.i32.i32, i10 %j, i32 4, i32 6" [sha256Accel.cpp:34]   --->   Operation 19 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i3 %trunc_ln2" [sha256Accel.cpp:34]   --->   Operation 20 'sext' 'sext_ln34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i5 %sext_ln34" [sha256Accel.cpp:34]   --->   Operation 21 'zext' 'zext_ln34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %size_read, i6 %trunc_ln35" [sha256Accel.cpp:36]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 1.83> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 23 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_1_addr_1 = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 24 'getelementptr' 'buffer_1_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_2_addr_1 = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 25 'getelementptr' 'buffer_2_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buffer_3_addr_1 = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 26 'getelementptr' 'buffer_3_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_4_addr_1 = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 27 'getelementptr' 'buffer_4_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buffer_5_addr_1 = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 28 'getelementptr' 'buffer_5_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_6_addr_1 = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 29 'getelementptr' 'buffer_6_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_7_addr_1 = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 30 'getelementptr' 'buffer_7_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_8_addr_1 = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 31 'getelementptr' 'buffer_8_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_9_addr_1 = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 32 'getelementptr' 'buffer_9_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_10_addr_1 = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 33 'getelementptr' 'buffer_10_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buffer_11_addr_1 = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 34 'getelementptr' 'buffer_11_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_12_addr_1 = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 35 'getelementptr' 'buffer_12_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_13_addr_1 = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 36 'getelementptr' 'buffer_13_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_14_addr_1 = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 37 'getelementptr' 'buffer_14_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buffer_15_addr_1 = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 38 'getelementptr' 'buffer_15_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.56ns)   --->   "%switch_ln36 = switch i4 %trunc_ln35_1, void %arrayidx45.case.15, i4 0, void %arrayidx45.case.0, i4 1, void %arrayidx45.case.1, i4 2, void %arrayidx45.case.2, i4 3, void %arrayidx45.case.3, i4 4, void %arrayidx45.case.4, i4 5, void %arrayidx45.case.5, i4 6, void %arrayidx45.case.6, i4 7, void %arrayidx45.case.7, i4 8, void %arrayidx45.case.8, i4 9, void %arrayidx45.case.9, i4 10, void %arrayidx45.case.10, i4 11, void %arrayidx45.case.11, i4 12, void %arrayidx45.case.12, i4 13, void %arrayidx45.case.13, i4 14, void %arrayidx45.case.14" [sha256Accel.cpp:36]   --->   Operation 39 'switch' 'switch_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.56>
ST_1 : Operation 40 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_14_addr_1" [sha256Accel.cpp:36]   --->   Operation 40 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 41 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 14)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_13_addr_1" [sha256Accel.cpp:36]   --->   Operation 42 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 43 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 13)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_12_addr_1" [sha256Accel.cpp:36]   --->   Operation 44 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 45 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 12)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_11_addr_1" [sha256Accel.cpp:36]   --->   Operation 46 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 47 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 11)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_10_addr_1" [sha256Accel.cpp:36]   --->   Operation 48 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 49 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 10)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_9_addr_1" [sha256Accel.cpp:36]   --->   Operation 50 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 51 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 9)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_8_addr_1" [sha256Accel.cpp:36]   --->   Operation 52 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 53 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 8)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_7_addr_1" [sha256Accel.cpp:36]   --->   Operation 54 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 55 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 7)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_6_addr_1" [sha256Accel.cpp:36]   --->   Operation 56 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 57 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 6)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_5_addr_1" [sha256Accel.cpp:36]   --->   Operation 58 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 59 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 5)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_4_addr_1" [sha256Accel.cpp:36]   --->   Operation 60 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 61 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 4)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_3_addr_1" [sha256Accel.cpp:36]   --->   Operation 62 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 63 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_2_addr_1" [sha256Accel.cpp:36]   --->   Operation 64 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 65 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 2)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_1_addr_1" [sha256Accel.cpp:36]   --->   Operation 66 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 67 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_addr_1" [sha256Accel.cpp:36]   --->   Operation 68 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 69 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 0)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_15_addr_1" [sha256Accel.cpp:36]   --->   Operation 70 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 71 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 15)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sizeIndex_load = load i7 %sizeIndex" [sha256Accel.cpp:35]   --->   Operation 72 'load' 'sizeIndex_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.66ns)   --->   "%add_ln35 = add i10 %j, i10 1" [sha256Accel.cpp:35]   --->   Operation 73 'add' 'add_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.61ns)   --->   "%sizeIndex_1 = add i7 %sizeIndex_load, i7 127" [sha256Accel.cpp:35]   --->   Operation 74 'add' 'sizeIndex_1' <Predicate = (!icmp_ln35)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln11 = store i10 %add_ln35, i10 %j_1" [sha256Accel.cpp:11]   --->   Operation 75 'store' 'store_ln11' <Predicate = (!icmp_ln35)> <Delay = 1.29>
ST_1 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln34 = store i7 %sizeIndex_1, i7 %sizeIndex" [sha256Accel.cpp:34]   --->   Operation 76 'store' 'store_ln34' <Predicate = (!icmp_ln35)> <Delay = 1.29>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln35 = br void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit" [sha256Accel.cpp:35]   --->   Operation 77 'br' 'br_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 1.29>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sizeIndex             (alloca           ) [ 01]
j_1                   (alloca           ) [ 01]
size_read             (read             ) [ 00]
store_ln11            (store            ) [ 00]
store_ln34            (store            ) [ 00]
br_ln0                (br               ) [ 00]
j                     (load             ) [ 00]
icmp_ln35             (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
br_ln35               (br               ) [ 00]
sizeIndex_load_1      (load             ) [ 00]
trunc_ln35            (trunc            ) [ 00]
trunc_ln35_1          (trunc            ) [ 01]
specpipeline_ln34     (specpipeline     ) [ 00]
specloopname_ln35     (specloopname     ) [ 00]
trunc_ln2             (partselect       ) [ 00]
sext_ln34             (sext             ) [ 00]
zext_ln34             (zext             ) [ 00]
tmp                   (bitselect        ) [ 00]
buffer_addr_1         (getelementptr    ) [ 00]
buffer_1_addr_1       (getelementptr    ) [ 00]
buffer_2_addr_1       (getelementptr    ) [ 00]
buffer_3_addr_1       (getelementptr    ) [ 00]
buffer_4_addr_1       (getelementptr    ) [ 00]
buffer_5_addr_1       (getelementptr    ) [ 00]
buffer_6_addr_1       (getelementptr    ) [ 00]
buffer_7_addr_1       (getelementptr    ) [ 00]
buffer_8_addr_1       (getelementptr    ) [ 00]
buffer_9_addr_1       (getelementptr    ) [ 00]
buffer_10_addr_1      (getelementptr    ) [ 00]
buffer_11_addr_1      (getelementptr    ) [ 00]
buffer_12_addr_1      (getelementptr    ) [ 00]
buffer_13_addr_1      (getelementptr    ) [ 00]
buffer_14_addr_1      (getelementptr    ) [ 00]
buffer_15_addr_1      (getelementptr    ) [ 00]
switch_ln36           (switch           ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
store_ln36            (store            ) [ 00]
br_ln36               (br               ) [ 00]
sizeIndex_load        (load             ) [ 00]
add_ln35              (add              ) [ 00]
sizeIndex_1           (add              ) [ 00]
store_ln11            (store            ) [ 00]
store_ln34            (store            ) [ 00]
br_ln35               (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer_r">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="size">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="sizeIndex_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sizeIndex/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="j_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="size_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buffer_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="buffer_1_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_addr_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buffer_2_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_2_addr_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buffer_3_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_3_addr_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buffer_4_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_4_addr_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buffer_5_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_5_addr_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buffer_6_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_6_addr_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="buffer_7_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_7_addr_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="buffer_8_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_8_addr_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buffer_9_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_9_addr_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="buffer_10_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_10_addr_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="buffer_11_addr_1_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_11_addr_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buffer_12_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_12_addr_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buffer_13_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_13_addr_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="buffer_14_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_14_addr_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buffer_15_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_15_addr_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln36_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln36_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln36_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln36_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln36_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln36_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln36_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln36_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln36_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln36_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln36_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln36_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln36_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln36_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln36_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln36_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln11_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="10" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln34_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln35_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="10" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sizeIndex_load_1_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sizeIndex_load_1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln35_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln35_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="0" index="3" bw="4" slack="0"/>
<pin id="361" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln34_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln34_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="switch_ln36_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="0" index="3" bw="3" slack="0"/>
<pin id="419" dir="0" index="4" bw="3" slack="0"/>
<pin id="420" dir="0" index="5" bw="4" slack="0"/>
<pin id="421" dir="0" index="6" bw="4" slack="0"/>
<pin id="422" dir="0" index="7" bw="4" slack="0"/>
<pin id="423" dir="0" index="8" bw="4" slack="0"/>
<pin id="424" dir="0" index="9" bw="4" slack="0"/>
<pin id="425" dir="0" index="10" bw="4" slack="0"/>
<pin id="426" dir="0" index="11" bw="4" slack="0"/>
<pin id="427" dir="0" index="12" bw="4" slack="0"/>
<pin id="428" dir="0" index="13" bw="3" slack="0"/>
<pin id="429" dir="0" index="14" bw="3" slack="0"/>
<pin id="430" dir="0" index="15" bw="2" slack="0"/>
<pin id="431" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln36/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sizeIndex_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sizeIndex_load/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln35_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sizeIndex_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sizeIndex_1/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln11_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="0" index="1" bw="10" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln34_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="0" index="1" bw="7" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="sizeIndex_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="sizeIndex "/>
</bind>
</comp>

<comp id="481" class="1005" name="j_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="0"/>
<pin id="483" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="68" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="68" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="68" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="216" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="209" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="202" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="195" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="188" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="181" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="174" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="167" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="160" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="153" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="146" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="139" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="132" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="125" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="118" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="223" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="336" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="336" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="64" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="356" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="381"><net_src comp="370" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="382"><net_src comp="370" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="383"><net_src comp="370" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="384"><net_src comp="370" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="385"><net_src comp="370" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="386"><net_src comp="370" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="387"><net_src comp="370" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="388"><net_src comp="370" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="389"><net_src comp="370" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="395"><net_src comp="66" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="112" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="348" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="390" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="399"><net_src comp="390" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="400"><net_src comp="390" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="402"><net_src comp="390" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="403"><net_src comp="390" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="404"><net_src comp="390" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="405"><net_src comp="390" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="406"><net_src comp="390" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="407"><net_src comp="390" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="408"><net_src comp="390" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="409"><net_src comp="390" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="410"><net_src comp="390" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="411"><net_src comp="390" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="412"><net_src comp="390" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="413"><net_src comp="390" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="432"><net_src comp="352" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="433"><net_src comp="70" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="434"><net_src comp="72" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="435"><net_src comp="74" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="436"><net_src comp="76" pin="0"/><net_sink comp="414" pin=4"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="414" pin=5"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="414" pin=6"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="414" pin=7"/></net>

<net id="440"><net_src comp="84" pin="0"/><net_sink comp="414" pin=8"/></net>

<net id="441"><net_src comp="86" pin="0"/><net_sink comp="414" pin=9"/></net>

<net id="442"><net_src comp="88" pin="0"/><net_sink comp="414" pin=10"/></net>

<net id="443"><net_src comp="90" pin="0"/><net_sink comp="414" pin=11"/></net>

<net id="444"><net_src comp="92" pin="0"/><net_sink comp="414" pin=12"/></net>

<net id="445"><net_src comp="94" pin="0"/><net_sink comp="414" pin=13"/></net>

<net id="446"><net_src comp="96" pin="0"/><net_sink comp="414" pin=14"/></net>

<net id="447"><net_src comp="98" pin="0"/><net_sink comp="414" pin=15"/></net>

<net id="455"><net_src comp="336" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="100" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="448" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="102" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="451" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="457" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="104" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="484"><net_src comp="108" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="463" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_15 | {1 }
	Port: buffer_14 | {1 }
	Port: buffer_13 | {1 }
	Port: buffer_12 | {1 }
	Port: buffer_11 | {1 }
	Port: buffer_10 | {1 }
	Port: buffer_9 | {1 }
	Port: buffer_8 | {1 }
	Port: buffer_7 | {1 }
	Port: buffer_6 | {1 }
	Port: buffer_5 | {1 }
	Port: buffer_4 | {1 }
	Port: buffer_3 | {1 }
	Port: buffer_2 | {1 }
	Port: buffer_1 | {1 }
	Port: buffer_r | {1 }
 - Input state : 
	Port: sha256Accel_Pipeline_VITIS_LOOP_35_4 : size | {1 }
  - Chain level:
	State 1
		store_ln11 : 1
		store_ln34 : 1
		j : 1
		icmp_ln35 : 2
		br_ln35 : 3
		sizeIndex_load_1 : 1
		trunc_ln35 : 2
		trunc_ln35_1 : 2
		trunc_ln2 : 2
		sext_ln34 : 3
		zext_ln34 : 4
		tmp : 3
		buffer_addr_1 : 5
		buffer_1_addr_1 : 5
		buffer_2_addr_1 : 5
		buffer_3_addr_1 : 5
		buffer_4_addr_1 : 5
		buffer_5_addr_1 : 5
		buffer_6_addr_1 : 5
		buffer_7_addr_1 : 5
		buffer_8_addr_1 : 5
		buffer_9_addr_1 : 5
		buffer_10_addr_1 : 5
		buffer_11_addr_1 : 5
		buffer_12_addr_1 : 5
		buffer_13_addr_1 : 5
		buffer_14_addr_1 : 5
		buffer_15_addr_1 : 5
		switch_ln36 : 3
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		store_ln36 : 6
		sizeIndex_load : 1
		add_ln35 : 2
		sizeIndex_1 : 2
		store_ln11 : 3
		store_ln34 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln35_fu_451    |    0    |    17   |
|          |   sizeIndex_1_fu_457  |    0    |    14   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln35_fu_339   |    0    |    17   |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_390      |    0    |    17   |
|----------|-----------------------|---------|---------|
|   read   | size_read_read_fu_112 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln35_fu_348   |    0    |    0    |
|          |  trunc_ln35_1_fu_352  |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|    trunc_ln2_fu_356   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |    sext_ln34_fu_366   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln34_fu_370   |    0    |    0    |
|----------|-----------------------|---------|---------|
|  switch  |   switch_ln36_fu_414  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    65   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   j_1_reg_481   |   10   |
|sizeIndex_reg_473|    7   |
+-----------------+--------+
|      Total      |   17   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   65   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   17   |    -   |
+-----------+--------+--------+
|   Total   |   17   |   65   |
+-----------+--------+--------+
