cmp r0, r1 
mvncc r0, r2 
lsl r3, r0, #6 
add r0, r3, r1 
ror r3, r0, #9 
ror r1, r3, r3 
