<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v</a>
defines: 
time_elapsed: 0.972s
ram usage: 38844 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpmmzu40gh/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpmmzu40gh/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpmmzu40gh/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpmmzu40gh/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:5
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (result), line:6
           |vpiName:result
           |vpiFullName:work@top.result
         |vpiRhs:
         \_operation: , line:6
           |vpiOpType:33
           |vpiOperand:
           \_operation: , line:6
             |vpiOpType:34
             |vpiOperand:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiOperand:
             \_operation: 
               |vpiOpType:33
               |vpiOperand:
               \_constant: , line:6
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
           |vpiOperand:
           \_constant: , line:6
             |vpiConstType:3
             |vpiDecompile:2&#39;b11
             |vpiSize:2
             |BIN:2&#39;b11
       |vpiStmt:
       \_if_stmt: , line:7
         |vpiCondition:
         \_operation: , line:7
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (result), line:7
             |vpiName:result
             |vpiFullName:work@top.result
           |vpiOperand:
           \_constant: , line:7
             |vpiConstType:5
             |vpiDecompile:8&#39;h03
             |vpiSize:8
             |HEX:8&#39;h03
         |vpiStmt:
         \_begin: , line:7
           |vpiFullName:work@top
           |vpiStmt:
           \_sys_func_call: ($display), line:8
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:8
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED: replication inside of concatenation&#34;
               |vpiSize:45
               |STRING:&#34;FAILED: replication inside of concatenation&#34;
           |vpiStmt:
           \_assignment: , line:9
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:9
               |vpiName:pass
               |vpiFullName:work@top.pass
             |vpiRhs:
             \_constant: , line:9
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_assignment: , line:12
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (result), line:12
           |vpiName:result
           |vpiFullName:work@top.result
         |vpiRhs:
         \_operation: , line:12
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiOperand:
           \_operation: 
             |vpiOpType:33
             |vpiOperand:
             \_operation: , line:12
               |vpiOpType:34
               |vpiOperand:
               \_constant: , line:12
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
               |vpiOperand:
               \_operation: 
                 |vpiOpType:33
                 |vpiOperand:
                 \_constant: , line:12
                   |vpiConstType:3
                   |vpiDecompile:&#39;b1
                   |vpiSize:1
                   |BIN:1
             |vpiOperand:
             \_constant: , line:12
               |vpiConstType:3
               |vpiDecompile:2&#39;b11
               |vpiSize:2
               |BIN:2&#39;b11
       |vpiStmt:
       \_if_stmt: , line:13
         |vpiCondition:
         \_operation: , line:13
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (result), line:13
             |vpiName:result
             |vpiFullName:work@top.result
           |vpiOperand:
           \_constant: , line:13
             |vpiConstType:5
             |vpiDecompile:8&#39;h0f
             |vpiSize:8
             |HEX:8&#39;h0f
         |vpiStmt:
         \_begin: , line:13
           |vpiFullName:work@top
           |vpiStmt:
           \_sys_func_call: ($display), line:14
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:14
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED: replication inside of replication&#34;
               |vpiSize:43
               |STRING:&#34;FAILED: replication inside of replication&#34;
           |vpiStmt:
           \_assignment: , line:15
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:15
               |vpiName:pass
               |vpiFullName:work@top.pass
             |vpiRhs:
             \_constant: , line:15
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:18
         |vpiCondition:
         \_ref_obj: (pass), line:18
           |vpiName:pass
           |vpiFullName:work@top.pass
         |vpiStmt:
         \_sys_func_call: ($display), line:18
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:18
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (pass), line:2
     |vpiName:pass
     |vpiFullName:work@top.pass
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (result), line:3
     |vpiName:result
     |vpiFullName:work@top.result
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (pass), line:2, parent:work@top
     |vpiName:pass
     |vpiFullName:work@top.pass
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (result), line:3, parent:work@top
     |vpiName:result
     |vpiFullName:work@top.result
     |vpiNetType:48
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \pass of type 36
Object: \result of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \result of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \result of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 3
Object: \pass of type 608
Object:  of type 7
Object:  of type 3
Object: \result of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \result of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 3
Object: \pass of type 608
Object:  of type 7
Object:  of type 22
Object: \pass of type 608
Object: \$display of type 56
Object:  of type 7
Object: \pass of type 36
Object: \result of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ccf6f0] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:2</a>.0-2.0&gt; [0x2ccf8f0] str=&#39;\pass&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:3</a>.0-3.0&gt; [0x2ccfbc0] str=&#39;\result&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:3</a>.0-3.0&gt; [0x2ccfdd0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:3</a>.0-3.0&gt; [0x2cd0310] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:3</a>.0-3.0&gt; [0x2cd0500] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd06c0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:5</a>.0-5.0&gt; [0x2cd07e0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:6</a>.0-6.0&gt; [0x2cd0960]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:6</a>.0-6.0&gt; [0x2cd0cf0] str=&#39;\result&#39;
            AST_CONCAT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:6</a>.0-6.0&gt; [0x2cd1050]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:6</a>.0-6.0&gt; [0x2cd2340] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
              AST_REPLICATE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:6</a>.0-6.0&gt; [0x2cd12f0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:6</a>.0-6.0&gt; [0x2cd1970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd17a0]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:6</a>.0-6.0&gt; [0x2cd2030] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:7</a>.0-7.0&gt; [0x2cd2220]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd24c0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:7</a>.0-7.0&gt; [0x2cd25e0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd2760]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd2880]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:7</a>.0-7.0&gt; [0x2cd29a0] str=&#39;\result&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:7</a>.0-7.0&gt; [0x2cd2cc0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd2b80]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd2e80] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce5bb0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:7</a>.0-7.0&gt; [0x2cd2fa0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:8</a>.0-8.0&gt; [0x2cd30e0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:8</a>.0-8.0&gt; [0x2ce5760] str=&#39;&#34;FAILED: replication inside of concatenation&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000011101000100000011100100110010101110000011011000110100101100011011000010111010001101001011011110110111000100000011010010110111001110011011010010110010001100101001000000110111101100110001000000110001101101111011011100110001101100001011101000110010101101110011000010111010001101001011011110110111000100010&#39;(360) range=[359:0] int=1768910370
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:9</a>.0-9.0&gt; [0x2ce54d0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:9</a>.0-9.0&gt; [0x2ce59f0] str=&#39;\pass&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:9</a>.0-9.0&gt; [0x2ce5cf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce5eb0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce5fd0] str=&#39;\result&#39;
            AST_REPLICATE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce61b0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce6450] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce62d0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce7100] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                AST_REPLICATE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce6650]
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce6970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                  AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce67d0]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce6f10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:13</a>.0-13.0&gt; [0x2ce6d80]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce7280]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:13</a>.0-13.0&gt; [0x2ce73a0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce7520]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce7640]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:13</a>.0-13.0&gt; [0x2ce7760] str=&#39;\result&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:13</a>.0-13.0&gt; [0x2ce7a60] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce7940]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce7be0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce8720]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:13</a>.0-13.0&gt; [0x2ce7d00]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:14</a>.0-14.0&gt; [0x2ce7e20] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:14</a>.0-14.0&gt; [0x2ce82e0] str=&#39;&#34;FAILED: replication inside of replication&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001110100010000001110010011001010111000001101100011010010110001101100001011101000110100101101111011011100010000001101001011011100111001101101001011001000110010100100000011011110110011000100000011100100110010101110000011011000110100101100011011000010111010001101001011011110110111000100010&#39;(344) range=[343:0] int=1768910370
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:15</a>.0-15.0&gt; [0x2ce7fe0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:15</a>.0-15.0&gt; [0x2ce8560] str=&#39;\pass&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:15</a>.0-15.0&gt; [0x2ce8880] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:18</a>.0-18.0&gt; [0x2ce8a40]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce8b60]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:18</a>.0-18.0&gt; [0x2ce8c80] str=&#39;\pass&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce8e60]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce8f80] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce9550]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:18</a>.0-18.0&gt; [0x2ce90a0] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:18</a>.0-18.0&gt; [0x2ce9380] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;FAILED: replication inside of concatenation&#34;
&#34;FAILED: replication inside of replication&#34;
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ccf6f0] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:2</a>.0-2.0&gt; [0x2ccf8f0] str=&#39;\pass&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:3</a>.0-3.0&gt; [0x2ccfbc0] str=&#39;\result&#39; reg basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:3</a>.0-3.0&gt; [0x2ccfdd0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:3</a>.0-3.0&gt; [0x2cd0310] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:3</a>.0-3.0&gt; [0x2cd0500] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd06c0] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:5</a>.0-5.0&gt; [0x2cd07e0] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:6</a>.0-6.0&gt; [0x2cd0960] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:6</a>.0-6.0&gt; [0x2cd0cf0 -&gt; 0x2ccfbc0] str=&#39;\result&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:6</a>.0-6.0&gt; [0x2cd1050] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:7</a>.0-7.0&gt; [0x2cd2220] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd24c0] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:7</a>.0-7.0&gt; [0x2cd25e0] basic_prep
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd2760] basic_prep
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd2880] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:7</a>.0-7.0&gt; [0x2cd29a0 -&gt; 0x2ccfbc0] str=&#39;\result&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:7</a>.0-7.0&gt; [0x2cd2cc0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd2b80] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd2e80] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce5bb0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:7</a>.0-7.0&gt; [0x2cd2fa0] basic_prep
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:8</a>.0-8.0&gt; [0x2cd30e0] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:9</a>.0-9.0&gt; [0x2ce54d0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:9</a>.0-9.0&gt; [0x2ce59f0 -&gt; 0x2ccf8f0] str=&#39;\pass&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:9</a>.0-9.0&gt; [0x2ce5cf0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce5eb0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce5fd0 -&gt; 0x2ccfbc0] str=&#39;\result&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:12</a>.0-12.0&gt; [0x2ce61b0] bits=&#39;0000000000000000000000000000001100000000000000000000000000000011&#39;(64) basic_prep range=[63:0] int=3
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:13</a>.0-13.0&gt; [0x2ce6d80] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce7280] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:13</a>.0-13.0&gt; [0x2ce73a0] basic_prep
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce7520] basic_prep
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce7640] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:13</a>.0-13.0&gt; [0x2ce7760 -&gt; 0x2ccfbc0] str=&#39;\result&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:13</a>.0-13.0&gt; [0x2ce7a60] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce7940] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce7be0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce8720] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:13</a>.0-13.0&gt; [0x2ce7d00] basic_prep
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:14</a>.0-14.0&gt; [0x2ce7e20] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:15</a>.0-15.0&gt; [0x2ce7fe0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:15</a>.0-15.0&gt; [0x2ce8560 -&gt; 0x2ccf8f0] str=&#39;\pass&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:15</a>.0-15.0&gt; [0x2ce8880] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:18</a>.0-18.0&gt; [0x2ce8a40] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce8b60] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:18</a>.0-18.0&gt; [0x2ce8c80 -&gt; 0x2ccf8f0] str=&#39;\pass&#39; basic_prep
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce8e60] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce8f80] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce9550] basic_prep
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:18</a>.0-18.0&gt; [0x2ce90a0] basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top

2.2. Analyzing design hierarchy..
Top module:  \work_top
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_top.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$slpp_all/surelog.uhdm:0$1 in module work_top.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_top.$proc$slpp_all/surelog.uhdm:0$1&#39;.
     1/2: $2\pass[0:0]
     2/2: $1\pass[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_top.\result&#39; from process `\work_top.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Latch inferred for signal `\work_top.\pass&#39; from process `\work_top.$proc$slpp_all/surelog.uhdm:0$1&#39;: $auto$proc_dlatch.cc:417:proc_dlatch$12

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_top.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Removing empty process `work_top.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 2 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                 23
   Number of wire bits:             37
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $and                            2
     $dlatch                         1
     $eq                             2
     $logic_not                      2
     $mux                            2
     $not                            3
     $reduce_or                      4

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;$auto$proc_dlatch.cc:238:make_hold$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 3 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:238:make_hold$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;Y&#34;: [ 5 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 7 ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 8 ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$28&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;B&#34;: [ 6 ],
            &#34;Y&#34;: [ 7 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$26&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;B&#34;: [ 9 ],
            &#34;Y&#34;: [ 10 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:417:proc_dlatch$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dlatch&#34;,
          &#34;parameters&#34;: {
            &#34;EN_POLARITY&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;D&#34;: &#34;input&#34;,
            &#34;EN&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;D&#34;: [ 12 ],
            &#34;EN&#34;: [ 13 ],
            &#34;Q&#34;: [ 14 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:417:proc_dlatch$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 11 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 15 ],
            &#34;Y&#34;: [ 4 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 16 ],
            &#34;Y&#34;: [ 2 ]
          }
        },
        &#34;$procmux$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$procmux$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 17 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 2 ],
            &#34;Y&#34;: [ 12 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\pass[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$0\\result[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$1\\pass[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$2\\pass[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$30&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$23&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$21&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$procmux$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$11_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$8_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;pass&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:2</a>.0-2.0&#34;
          }
        },
        &#34;result&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:3</a>.0-3.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top();
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _00_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [7:0] _01_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _02_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _13_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _14_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _15_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:2</a>.0-2.0&#34; *)
  reg pass;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_pass.v:3</a>.0-3.0&#34; *)
  wire [7:0] result;
  assign _04_ = ~ (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _16_;
  assign _05_ = ~ (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _15_;
  assign _07_ = | (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1;
  assign _08_ = | (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _11_;
  assign _09_ = | (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _08_;
  assign _10_ = | (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _12_;
  assign _11_ = _05_ &amp; (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _07_;
  assign _12_ = _04_ &amp; (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _09_;
  always @*
    if (_06_)
      pass = _19_;
  assign _06_ = ~ _10_;
  assign _13_ = 32&#39;h03 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d3;
  assign _14_ = 32&#39;h03 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d15;
  assign _15_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _13_;
  assign _16_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _14_;
  assign _17_ = _18_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : 1&#39;h0;
  assign _19_ = _20_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _02_;
  assign _00_ = _03_;
  assign _01_ = 8&#39;h03;
  assign _20_ = _16_;
  assign _03_ = _19_;
  assign _18_ = _15_;
  assign _02_ = _17_;
  assign result = 8&#39;h03;
endmodule

End of script. Logfile hash: 42b5b7efe4, CPU: user 0.00s system 0.01s, MEM: 14.60 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 49% 2x check (0 sec), ...

</pre>
</body>