==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SRC/1_keras.cpp' ...
WARNING: [HLS 200-40] In file included from SRC/1_keras.cpp:1:
SRC/1_keras.h:7:20: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include <ap_int.h>`
                   ^
                   //
1 warning generated.
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'INLINE' cannot be applied: Function 'mult' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'fill_Filters' does not exist in function 'Layer1_Conv'.
WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'dst' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 106.969 ; gain = 51.129
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 107.066 ; gain = 51.227
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop_OUT' (SRC/1_keras.cpp:249) in function 'Layer3_Dense(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [60], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:403) in function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:403) in function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left()' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left' into 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:533).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' into 'Layer1_Conv1D' (SRC/1_keras.cpp:92).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col' into 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:468).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' into 'Layer1_Conv1D' (SRC/1_keras.cpp:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval' into 'Layer1_mult' (SRC/1_keras.cpp:328).
INFO: [XFORM 203-603] Inlining function 'poslin' into 'Layer1_Conv1D' (SRC/1_keras.cpp:98).
INFO: [XFORM 203-603] Inlining function 'poslin' into 'Layer3_Dense' (SRC/1_keras.cpp:256).
INFO: [XFORM 203-603] Inlining function 'Layer1_Conv1D' into 'Layer1_Conv' (SRC/1_keras.cpp:71).
INFO: [XFORM 203-603] Inlining function 'Layer1_Conv' into 'CNN_1D' (SRC/1_keras.cpp:23).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left' into 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:533).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' into 'Layer2_Conv1D' (SRC/1_keras.cpp:193).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col' into 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:468).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' into 'Layer2_Conv1D' (SRC/1_keras.cpp:194).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval' into 'Layer2_mult_inner' (SRC/1_keras.cpp:353).
INFO: [XFORM 203-603] Inlining function 'Layer2_mult_add' into 'Layer2_mult_inner' (SRC/1_keras.cpp:353).
INFO: [XFORM 203-603] Inlining function 'Layer2_Conv1D' into 'Layer2_Conv' (SRC/1_keras.cpp:162).
INFO: [XFORM 203-603] Inlining function 'Layer2_Conv' into 'CNN_1D' (SRC/1_keras.cpp:24).
INFO: [XFORM 203-603] Inlining function 'Layer3_mult_add' into 'Layer3_Dense' (SRC/1_keras.cpp:251).
INFO: [XFORM 203-603] Inlining function 'Layer3_Dense' into 'CNN_1D' (SRC/1_keras.cpp:26).
INFO: [XFORM 203-603] Inlining function 'Layer4_mult_add' into 'Layer4_Dense' (SRC/1_keras.cpp:282).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 256.063 ; gain = 200.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 8>' into 'Layer4_Dense' (SRC/1_keras.cpp:292) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:190: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:42 . Memory (MB): peak = 306.926 ; gain = 251.086
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 8>' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Convolution_Loop' (SRC/1_keras.cpp:89) in function 'CNN_1D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Convolution_Loop' (SRC/1_keras.cpp:189) in function 'CNN_1D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Mult' (SRC/1_keras.cpp:246) in function 'CNN_1D' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop_OUT' (SRC/1_keras.cpp:249) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Mult' (SRC/1_keras.cpp:277) in function 'Layer4_Dense' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Padding_Read' (SRC/1_keras.cpp:217) in function 'Layer23_Maxpool_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Layer2_mult_out' (SRC/1_keras.cpp:333).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Padding_Read' (SRC/1_keras.cpp:119) in function 'Layer12_Maxpool_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Layer1_mult' (SRC/1_keras.cpp:321).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Padding_Read' (SRC/1_keras.cpp:43) in function 'Layer1_ReadPadding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Layer2_mult_inner' (SRC/1_keras.cpp:349).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_Mult_inner' (SRC/1_keras.cpp:352) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:189) in function 'exp_reduce::exp<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:196) in function 'exp_reduce::exp<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:259) in function 'exp_reduce::exp<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:265) in function 'exp_reduce::exp<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:268) in function 'exp_reduce::exp<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Ind_Conv' (SRC/1_keras.cpp:191) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.1.1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Load_Bias' (SRC/1_keras.cpp:242) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_OUT' (SRC/1_keras.cpp:249) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_DST' (SRC/1_keras.cpp:255) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Load_Bias' (SRC/1_keras.cpp:273) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_OUT' (SRC/1_keras.cpp:280) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Exp' (SRC/1_keras.cpp:290) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_DIV_Save' (SRC/1_keras.cpp:299) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Layer23_Maxpool_read_label0' (SRC/1_keras.cpp:219) in function 'Layer23_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Mult_Out' (SRC/1_keras.cpp:336) in function 'Layer2_mult_out' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_SUM' (SRC/1_keras.cpp:342) in function 'Layer2_mult_out' completely.
INFO: [XFORM 203-501] Unrolling loop 'fill_loop' (SRC/1_keras.cpp:107) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_Before' (SRC/1_keras.cpp:111) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (SRC/1_keras.cpp:132) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_After' (SRC/1_keras.cpp:142) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Mult' (SRC/1_keras.cpp:327) in function 'Layer1_mult' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_Before' (SRC/1_keras.cpp:37) in function 'Layer1_ReadPadding' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_Read' (SRC/1_keras.cpp:45) in function 'Layer1_ReadPadding' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_After' (SRC/1_keras.cpp:52) in function 'Layer1_ReadPadding' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Mult_inner' (SRC/1_keras.cpp:352) in function 'Layer2_mult_inner' completely.
INFO: [XFORM 203-102] Partitioning array 'filters.val.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'filters.val.V.0' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv2_Inter.V.V' (SRC/1_keras.cpp:159) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'intermediate.V.V' (SRC/1_keras.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'maxpool.V.V' (SRC/1_keras.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Layer1_Int.V.V' (SRC/1_keras.cpp:15) .
INFO: [XFORM 203-101] Partitioning array 'Layer3_weightArray.V' (SRC/1_keras.cpp:8) in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V' (SRC/1_keras.cpp:15) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'Layer2_Int.V' (SRC/1_keras.cpp:16) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'Layer3_Int.V' (SRC/1_keras.cpp:17) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'intermediate.V.V' (SRC/1_keras.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'maxpool.V.V' (SRC/1_keras.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V' (SRC/1_keras.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V' (SRC/1_keras.cpp:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv2_Inter.V.V' (SRC/1_keras.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (SRC/1_keras.cpp:240) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (SRC/1_keras.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Exp_Int.V' (SRC/1_keras.cpp:287) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Exp_Out.V' (SRC/1_keras.cpp:288) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (SRC/1_keras.cpp:334) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.0' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.1' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.2' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.3' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.4' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.5' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.6' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.7' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.8' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.9' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.0' (SRC/1_keras.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.1' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.2' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.3' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.4' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.5' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.6' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.7' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.8' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.9' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1.0' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1.1' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1.2' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1.3' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1.4' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1.5' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1.6' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1.7' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1.8' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1.9' (SRC/1_keras.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.0.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.1.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.2.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.3.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.4.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.5.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.6.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.7.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.8.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.9.0' (SRC/1_keras.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 8>' into 'Layer4_Dense' (SRC/1_keras.cpp:292) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Conv_proc' (SRC/1_keras.cpp:67) to a process function for dataflow in function 'CNN_1D'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (SRC/1_keras.cpp:175) to a process function for dataflow in function 'CNN_1D'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Mult_proc' (SRC/1_keras.cpp:246) to a process function for dataflow in function 'CNN_1D'.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_1D' (SRC/1_keras.cpp:8), detected/extracted 9 process function(s): 
	 'Layer1_ReadPadding'
	 'Loop_Loop_Conv_proc217'
	 'Layer12_Maxpool_read'
	 'Loop_2_proc218'
	 'Layer23_Maxpool_read'
	 'Block_Layer2_Conv.exit8229_proc'
	 'Loop_Loop_Mult_proc'
	 'Block_.preheader.i.0_proc'
	 'Layer4_Dense'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:1) to (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:928:1) in function 'exp_reduce::exp<16, 8>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Layer1_mult' into 'Loop_Loop_Conv_proc217' (SRC/1_keras.cpp:96->SRC/1_keras.cpp:71->SRC/1_keras.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'Layer2_mult_out' into 'Loop_2_proc218' (SRC/1_keras.cpp:198->SRC/1_keras.cpp:162->SRC/1_keras.cpp:24) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 8>' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:1)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_2_proc218' (SRC/1_keras.cpp:175:6)...19 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:01:05 . Memory (MB): peak = 425.715 ; gain = 369.875
                         Cannot flatten a loop nest 'Loop_Conv' (SRC/1_keras.cpp:67:30) in function 'Loop_Loop_Conv_proc217' : 

more than one sub loop.
                         Cannot flatten a loop nest 'Loop-1' (SRC/1_keras.cpp:175:14) in function 'Loop_2_proc218' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (SRC/1_keras.cpp:117:16) in function 'Layer12_Maxpool_read'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 8>' to 'exp<16, 8>' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:1)
WARNING: [XFORM 203-631] Renaming function 'Loop_Loop_Conv_proc217' to 'Loop_Loop_Conv_proc2' (SRC/1_keras.cpp:64)
WARNING: [XFORM 203-631] Renaming function 'Block_Layer2_Conv.exit8229_proc' to 'Block_Layer2_Conv.ex' (SRC/1_keras.cpp:243:3)
WARNING: [XFORM 203-631] Renaming function 'Block_.preheader.i.0_proc' to 'Block_.preheader.i.0' (SRC/1_keras.cpp:258:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:18 . Memory (MB): peak = 593.758 ; gain = 537.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN_1D' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Layer2_Conv.ex' to 'Block_Layer2_Conv_ex'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.i.0' to 'Block_preheader_i_0'.
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 8>' to 'exp_16_8_s'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:360): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:365->SRC/1_keras.cpp:353): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:365->SRC/1_keras.cpp:353): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:365->SRC/1_keras.cpp:353): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:365->SRC/1_keras.cpp:353): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:365->SRC/1_keras.cpp:353): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:365->SRC/1_keras.cpp:353): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:365->SRC/1_keras.cpp:353): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:365->SRC/1_keras.cpp:353): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:365->SRC/1_keras.cpp:353): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' on 'dst_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' on 'Layer2_Int_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:369->SRC/1_keras.cpp:251->SRC/1_keras.cpp:26): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:373->SRC/1_keras.cpp:282): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:373->SRC/1_keras.cpp:282): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:373->SRC/1_keras.cpp:282): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (SRC/1_keras.cpp:17) on 'Layer2_Int_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer1_ReadPadding'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Padding_Read'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.882 seconds; current allocated memory: 513.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 514.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_add'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mult_add'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 514.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 514.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop_Conv_proc2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Load_weight'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Convolution_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.958 seconds; current allocated memory: 515.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 516.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer12_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Loop_Padding_Read'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'src_8_V_V' (SRC/1_keras.cpp:122) and fifo read on port 'src_8_V_V' (SRC/1_keras.cpp:121).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.225 seconds; current allocated memory: 527.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 529.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer2_mult_inner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Layer2_mult_inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_1', SRC/1_keras.cpp:366->SRC/1_keras.cpp:353) (3.36 ns)
	'add' operation ('p_Val2_35_1', SRC/1_keras.cpp:366->SRC/1_keras.cpp:353) (3.02 ns)
	'add' operation ('p_Val2_35_2', SRC/1_keras.cpp:366->SRC/1_keras.cpp:353) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.053 seconds; current allocated memory: 529.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 530.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc218'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Convolution_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('sum[0].V', SRC/1_keras.cpp:337->SRC/1_keras.cpp:198->SRC/1_keras.cpp:162->SRC/1_keras.cpp:24) to 'Layer2_mult_inner' (9.4 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.877 seconds; current allocated memory: 536.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.185 seconds; current allocated memory: 540.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer23_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Padding_Read'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'src_0_V_V' (SRC/1_keras.cpp:221) and fifo read on port 'src_0_V_V' (SRC/1_keras.cpp:220).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'dst_V' (SRC/1_keras.cpp:228) and fifo write on port 'dst_V' (SRC/1_keras.cpp:228).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'dst_V' (SRC/1_keras.cpp:228) and fifo write on port 'dst_V' (SRC/1_keras.cpp:228).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'dst_V' (SRC/1_keras.cpp:228) and fifo write on port 'dst_V' (SRC/1_keras.cpp:228).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between fifo write on port 'dst_V' (SRC/1_keras.cpp:228) and fifo write on port 'dst_V' (SRC/1_keras.cpp:228).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between fifo write on port 'dst_V' (SRC/1_keras.cpp:228) and fifo write on port 'dst_V' (SRC/1_keras.cpp:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.309 seconds; current allocated memory: 541.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 541.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Layer2_Conv_ex'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.368 seconds; current allocated memory: 542.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 543.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop_Mult_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Mult'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Layer3_weightArray_0_16', SRC/1_keras.cpp:251->SRC/1_keras.cpp:26) on array 'Layer3_weightArray_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Layer3_weightArray_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.156 seconds; current allocated memory: 546.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.167 seconds; current allocated memory: 550.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_i_0'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.277 seconds; current allocated memory: 551.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 553.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_8_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 553.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 553.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer4_Dense'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Mult'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weight_V_load_1', SRC/1_keras.cpp:282) on array 'weight_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop_Exp_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 554.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 554.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 555.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.964 seconds; current allocated memory: 561.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer1_ReadPadding'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer1_ReadPadding'.
INFO: [HLS 200-111]  Elapsed time: 1.253 seconds; current allocated memory: 561.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_add'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_1D_mac_muladd_18s_18s_28ns_28_1_1' to 'CNN_1D_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_1D_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_add'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 562.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop_Conv_proc2'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Conv_proc2/Layer1_BiasArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Conv_proc2/Layer1_BiasArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Conv_proc2/Layer1_WeightArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Conv_proc2/Layer1_WeightArray_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop_Conv_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 563.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer12_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer12_Maxpool_read'.
INFO: [HLS 200-111]  Elapsed time: 1.156 seconds; current allocated memory: 569.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer2_mult_inner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_1D_mul_mul_18s_18s_28_1_0' to 'CNN_1D_mul_mul_18cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_1D_mac_muladdbkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_1D_mul_mul_18cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer2_mult_inner'.
INFO: [HLS 200-111]  Elapsed time: 2.158 seconds; current allocated memory: 569.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc218'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_2_proc218/Layer2_BiasArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_2_proc218/Layer2_BiasArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_2_proc218/Layer2_WeightMatrix_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_2_proc218/Layer2_WeightMatrix_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc218'.
INFO: [HLS 200-111]  Elapsed time: 2.697 seconds; current allocated memory: 575.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer23_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer23_Maxpool_read'.
INFO: [HLS 200-111]  Elapsed time: 1.945 seconds; current allocated memory: 576.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Layer2_Conv_ex'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_Layer2_Conv_ex/Layer3_Bias_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_Layer2_Conv_ex/Layer3_Bias_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Layer2_Conv_ex'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 578.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop_Mult_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Mult_proc/Layer3_weightArray_0_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Mult_proc/Layer3_weightArray_0_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Mult_proc/Layer3_weightArray_1_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Mult_proc/Layer3_weightArray_1_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Mult_proc/Layer3_weightArray_2_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Mult_proc/Layer3_weightArray_2_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Mult_proc/Layer3_weightArray_3_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_Loop_Mult_proc/Layer3_weightArray_3_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'CNN_1D_mac_muladdbkb': 60 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop_Mult_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 614.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_i_0'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_i_0'.
INFO: [HLS 200-111]  Elapsed time: 2.036 seconds; current allocated memory: 617.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_8_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_8_s_f_x_lsb_table' to 'exp_16_8_s_f_x_lsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_8_s_exp_x_msb_2_m_1_tabl' to 'exp_16_8_s_exp_x_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_8_s_exp_x_msb_1_table' to 'exp_16_8_s_exp_x_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 1.299 seconds; current allocated memory: 618.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer4_Dense'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_1D_mux_32_16_1_1' to 'CNN_1D_mux_32_16_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_1D_sdiv_24ns_16s_16_28_seq_1' to 'CNN_1D_sdiv_24ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_1D_mac_muladd_17ns_18s_28ns_28_1_1' to 'CNN_1D_mac_muladdibs' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/weight_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/weight_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/Bias_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/Bias_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'CNN_1D_mac_muladdibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_1D_mux_32_16_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_1D_sdiv_24ns_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer4_Dense'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 619.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/src_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/saveValueLayer1_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/saveValueLayer21_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/saveValueLayer22_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/saveValueLayer3_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer1_WeightArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer1_BiasArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer2_WeightMatrix_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer2_BiasArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer3_weightArray_0_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer3_weightArray_1_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer3_weightArray_2_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer3_weightArray_3_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer3_Bias_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer4_weightArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/Layer4_Bias_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_1D/dst_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN_1D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'src_V' and 'dst_V' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'start_for_Layer12_Maxpool_read_U0' to 'start_for_Layer12jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Layer23_Maxpool_read_U0' to 'start_for_Layer23kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D'.
INFO: [HLS 200-111]  Elapsed time: 3.936 seconds; current allocated memory: 631.841 MB.
INFO: [RTMG 210-279] Implementing memory 'exp_16_8_s_f_x_lsdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_8_s_exp_x_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_8_s_exp_x_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'CNN_1D_sdiv_24ns_hbi_div'
INFO: [RTMG 210-278] Implementing memory 'CNN_1D_Layer3_Int_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Layer12jbC' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Layer23kbM' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:53 ; elapsed = 00:02:44 . Memory (MB): peak = 808.973 ; gain = 753.133
INFO: [SYSC 207-301] Generating SystemC RTL for CNN_1D.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN_1D.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN_1D.
INFO: [HLS 200-112] Total elapsed time: 164.006 seconds; peak allocated memory: 631.841 MB.
