WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2725361 heartbeat IPC: 3.66924 cumulative IPC: 3.66924 (Simulation time: 0 hr 3 min 35 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2725362 cumulative IPC: 3.66924 (Simulation time: 0 hr 3 min 35 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2725362 (Simulation time: 0 hr 3 min 35 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 46620247 heartbeat IPC: 0.227818 cumulative IPC: 0.227818 (Simulation time: 0 hr 26 min 58 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 89302658 heartbeat IPC: 0.234289 cumulative IPC: 0.231008 (Simulation time: 0 hr 34 min 28 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 130330035 heartbeat IPC: 0.24374 cumulative IPC: 0.235102 (Simulation time: 0 hr 39 min 2 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 169311648 heartbeat IPC: 0.256532 cumulative IPC: 0.240116 (Simulation time: 0 hr 43 min 15 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 206997062 heartbeat IPC: 0.265355 cumulative IPC: 0.244773 (Simulation time: 0 hr 46 min 39 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 204271701 cumulative IPC: 0.244773 (Simulation time: 0 hr 46 min 39 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 204271701 (Simulation time: 0 hr 46 min 39 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.244773 instructions: 50000004 cycles: 204271701
CPU 0 Branch Prediction Accuracy: 97.7632% MPKI: 0.35828 Average ROB Occupancy at Mispredict: 252.776
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.35828
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3672964  HIT:    1641111  MISS:    2031853
LLC LOAD         ACCESS:     507924  HIT:          4  MISS:     507920
LLC RFO          ACCESS:    1582323  HIT:      58626  MISS:    1523697
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1582480  HIT:    1582480  MISS:          0
LLC TRANSLATION  ACCESS:        237  HIT:          1  MISS:        236
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1324.68 cycles
cpu0_DTLB TOTAL       ACCESS:   12313354  HIT:   12094179  MISS:     219175
cpu0_DTLB LOAD         ACCESS:   12313354  HIT:   12094179  MISS:     219175
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 158.573 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  125980843  HIT:    8114051  MISS:  117866792
cpu0_L1D LOAD         ACCESS:   22690880  HIT:    2363409  MISS:   20327471
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:  102409928  HIT:    5750612  MISS:   96659316
cpu0_L1D TRANSLATION  ACCESS:     880035  HIT:         30  MISS:     880005
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.5337 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6268266  HIT:    4177779  MISS:    2090487
cpu0_L2C LOAD         ACCESS:     507939  HIT:         12  MISS:     507927
cpu0_L2C RFO          ACCESS:    2864275  HIT:    1281952  MISS:    1582323
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    2864297  HIT:    2864297  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      31755  HIT:      31518  MISS:        237
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1308.5 cycles
cpu0_STLB TOTAL       ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB LOAD         ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1078.79 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      94543
  ROW_BUFFER_MISS:    1937302
 AVG DBUS CONGESTED CYCLE:    3.99792
 WQ ROW_BUFFER_HIT:      72476
  ROW_BUFFER_MISS:    1458018  FULL:          0

