<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 13:08:40 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  107.538MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.701ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_14  (to ipClk_c +)

   Delay:               9.222ns  (17.3% logic, 82.7% route), 6 logic levels.

 Constraint Details:

      9.222ns physical path delay NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_293 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.701ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C9C.CLK to       R5C9C.Q1 NCO1/Sine/SLICE_220 (from ipClk_c)
ROUTE       999     6.848       R5C9C.Q1 to      R4C22C.B0 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399      R4C22C.B0 to    R4C22C.OFX0 NCO1/Sine/SLICE_1077
ROUTE         1     0.000    R4C22C.OFX0 to     R4C22D.FXB NCO1/Sine/triglut_1_2_14_0_0_1_f5b
FXTOOFX_DE  ---     0.145     R4C22D.FXB to    R4C22D.OFX1 NCO1/Sine/SLICE_1076
ROUTE         1     0.000    R4C22D.OFX1 to     R4C22C.FXA NCO1/Sine/triglut_1_2_14_0_0_f5a
FXTOOFX_DE  ---     0.145     R4C22C.FXA to    R4C22C.OFX1 NCO1/Sine/SLICE_1077
ROUTE         1     0.000    R4C22C.OFX1 to     R4C21A.FXA NCO1/Sine/triglut_1_2_14_0_f5a
FXTOOFX_DE  ---     0.145     R4C21A.FXA to    R4C21A.OFX1 NCO1/Sine/SLICE_1083
ROUTE         1     0.778    R4C21A.OFX1 to      R4C20B.A1 NCO1/Sine/mdL0_21_2
CTOOFX_DEL  ---     0.399      R4C20B.A1 to    R4C20B.OFX0 NCO1/Sine/SLICE_293
ROUTE         1     0.000    R4C20B.OFX0 to     R4C20B.DI0 NCO1/Sine/Cosine_14_ffin (to ipClk_c)
                  --------
                    9.222   (17.3% logic, 82.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to      R5C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to     R4C20B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_15  (to ipClk_c +)

   Delay:               9.095ns  (17.5% logic, 82.5% route), 6 logic levels.

 Constraint Details:

      9.095ns physical path delay NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_294 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.828ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C9C.CLK to       R5C9C.Q1 NCO1/Sine/SLICE_220 (from ipClk_c)
ROUTE       999     6.754       R5C9C.Q1 to      R5C22C.A0 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399      R5C22C.A0 to    R5C22C.OFX0 NCO1/Sine/SLICE_1073
ROUTE         1     0.000    R5C22C.OFX0 to     R5C22D.FXB NCO1/Sine/triglut_1_2_15_1_0_1_f5b
FXTOOFX_DE  ---     0.145     R5C22D.FXB to    R5C22D.OFX1 NCO1/Sine/SLICE_1072
ROUTE         1     0.000    R5C22D.OFX1 to     R5C22C.FXA NCO1/Sine/triglut_1_2_15_1_0_f5a
FXTOOFX_DE  ---     0.145     R5C22C.FXA to    R5C22C.OFX1 NCO1/Sine/SLICE_1073
ROUTE         1     0.000    R5C22C.OFX1 to     R5C22A.FXB NCO1/Sine/triglut_1_2_15_1_f5b
FXTOOFX_DE  ---     0.145     R5C22A.FXB to    R5C22A.OFX1 SLICE_1075
ROUTE         1     0.745    R5C22A.OFX1 to      R6C22A.D1 NCO1/Sine/mdL0_20_2
CTOOFX_DEL  ---     0.399      R6C22A.D1 to    R6C22A.OFX0 NCO1/Sine/SLICE_294
ROUTE         1     0.000    R6C22A.OFX0 to     R6C22A.DI0 NCO1/Sine/Cosine_15_ffin (to ipClk_c)
                  --------
                    9.095   (17.5% logic, 82.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to      R5C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to     R6C22A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_30  (to ipClk_c +)

   Delay:               9.075ns  (17.6% logic, 82.4% route), 6 logic levels.

 Constraint Details:

      9.075ns physical path delay NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_203 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.848ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C9C.CLK to       R5C9C.Q1 NCO1/Sine/SLICE_220 (from ipClk_c)
ROUTE       999     6.512       R5C9C.Q1 to      R2C18C.C1 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399      R2C18C.C1 to    R2C18C.OFX0 NCO1/Sine/SLICE_1221
ROUTE         1     0.000    R2C18C.OFX0 to     R2C18D.FXB NCO1/Sine/triglut_1_3_30_0_0_1_f5b
FXTOOFX_DE  ---     0.145     R2C18D.FXB to    R2C18D.OFX1 NCO1/Sine/SLICE_1220
ROUTE         1     0.000    R2C18D.OFX1 to     R2C18C.FXA NCO1/Sine/triglut_1_3_30_0_0_f5a
FXTOOFX_DE  ---     0.145     R2C18C.FXA to    R2C18C.OFX1 NCO1/Sine/SLICE_1221
ROUTE         1     0.000    R2C18C.OFX1 to     R2C17A.FXA NCO1/Sine/triglut_1_3_30_0_f5a
FXTOOFX_DE  ---     0.145     R2C17A.FXA to    R2C17A.OFX1 NCO1/Sine/SLICE_1227
ROUTE         1     0.967    R2C17A.OFX1 to      R4C17C.C1 NCO1/Sine/mdL0_5_3
CTOOFX_DEL  ---     0.399      R4C17C.C1 to    R4C17C.OFX0 NCO1/Sine/SLICE_203
ROUTE         1     0.000    R4C17C.OFX0 to     R4C17C.DI0 NCO1/Sine/Sine_12_ffin (to ipClk_c)
                  --------
                    9.075   (17.6% logic, 82.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to      R5C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to     R4C17C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_30  (to ipClk_c +)

   Delay:               9.075ns  (17.6% logic, 82.4% route), 6 logic levels.

 Constraint Details:

      9.075ns physical path delay NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_203 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.848ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C9C.CLK to       R5C9C.Q1 NCO1/Sine/SLICE_220 (from ipClk_c)
ROUTE       999     6.512       R5C9C.Q1 to      R2C18C.C0 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399      R2C18C.C0 to    R2C18C.OFX0 NCO1/Sine/SLICE_1221
ROUTE         1     0.000    R2C18C.OFX0 to     R2C18D.FXB NCO1/Sine/triglut_1_3_30_0_0_1_f5b
FXTOOFX_DE  ---     0.145     R2C18D.FXB to    R2C18D.OFX1 NCO1/Sine/SLICE_1220
ROUTE         1     0.000    R2C18D.OFX1 to     R2C18C.FXA NCO1/Sine/triglut_1_3_30_0_0_f5a
FXTOOFX_DE  ---     0.145     R2C18C.FXA to    R2C18C.OFX1 NCO1/Sine/SLICE_1221
ROUTE         1     0.000    R2C18C.OFX1 to     R2C17A.FXA NCO1/Sine/triglut_1_3_30_0_f5a
FXTOOFX_DE  ---     0.145     R2C17A.FXA to    R2C17A.OFX1 NCO1/Sine/SLICE_1227
ROUTE         1     0.967    R2C17A.OFX1 to      R4C17C.C1 NCO1/Sine/mdL0_5_3
CTOOFX_DEL  ---     0.399      R4C17C.C1 to    R4C17C.OFX0 NCO1/Sine/SLICE_203
ROUTE         1     0.000    R4C17C.OFX0 to     R4C17C.DI0 NCO1/Sine/Sine_12_ffin (to ipClk_c)
                  --------
                    9.075   (17.6% logic, 82.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to      R5C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to     R4C17C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_30  (to ipClk_c +)

   Delay:               9.066ns  (17.6% logic, 82.4% route), 6 logic levels.

 Constraint Details:

      9.066ns physical path delay NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_203 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.857ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C9C.CLK to       R5C9C.Q1 NCO1/Sine/SLICE_220 (from ipClk_c)
ROUTE       999     6.503       R5C9C.Q1 to      R2C18A.C1 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399      R2C18A.C1 to    R2C18A.OFX0 NCO1/Sine/SLICE_1223
ROUTE         1     0.000    R2C18A.OFX0 to     R2C18B.FXB NCO1/Sine/triglut_1_3_30_0_1_1_f5b
FXTOOFX_DE  ---     0.145     R2C18B.FXB to    R2C18B.OFX1 NCO1/Sine/SLICE_1222
ROUTE         1     0.000    R2C18B.OFX1 to     R2C18C.FXB NCO1/Sine/triglut_1_3_30_0_1_f5b
FXTOOFX_DE  ---     0.145     R2C18C.FXB to    R2C18C.OFX1 NCO1/Sine/SLICE_1221
ROUTE         1     0.000    R2C18C.OFX1 to     R2C17A.FXA NCO1/Sine/triglut_1_3_30_0_f5a
FXTOOFX_DE  ---     0.145     R2C17A.FXA to    R2C17A.OFX1 NCO1/Sine/SLICE_1227
ROUTE         1     0.967    R2C17A.OFX1 to      R4C17C.C1 NCO1/Sine/mdL0_5_3
CTOOFX_DEL  ---     0.399      R4C17C.C1 to    R4C17C.OFX0 NCO1/Sine/SLICE_203
ROUTE         1     0.000    R4C17C.OFX0 to     R4C17C.DI0 NCO1/Sine/Sine_12_ffin (to ipClk_c)
                  --------
                    9.066   (17.6% logic, 82.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to      R5C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to     R4C17C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_30  (to ipClk_c +)

   Delay:               9.066ns  (17.6% logic, 82.4% route), 6 logic levels.

 Constraint Details:

      9.066ns physical path delay NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_203 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.857ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C9C.CLK to       R5C9C.Q1 NCO1/Sine/SLICE_220 (from ipClk_c)
ROUTE       999     6.503       R5C9C.Q1 to      R2C18A.C0 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399      R2C18A.C0 to    R2C18A.OFX0 NCO1/Sine/SLICE_1223
ROUTE         1     0.000    R2C18A.OFX0 to     R2C18B.FXB NCO1/Sine/triglut_1_3_30_0_1_1_f5b
FXTOOFX_DE  ---     0.145     R2C18B.FXB to    R2C18B.OFX1 NCO1/Sine/SLICE_1222
ROUTE         1     0.000    R2C18B.OFX1 to     R2C18C.FXB NCO1/Sine/triglut_1_3_30_0_1_f5b
FXTOOFX_DE  ---     0.145     R2C18C.FXB to    R2C18C.OFX1 NCO1/Sine/SLICE_1221
ROUTE         1     0.000    R2C18C.OFX1 to     R2C17A.FXA NCO1/Sine/triglut_1_3_30_0_f5a
FXTOOFX_DE  ---     0.145     R2C17A.FXA to    R2C17A.OFX1 NCO1/Sine/SLICE_1227
ROUTE         1     0.967    R2C17A.OFX1 to      R4C17C.C1 NCO1/Sine/mdL0_5_3
CTOOFX_DEL  ---     0.399      R4C17C.C1 to    R4C17C.OFX0 NCO1/Sine/SLICE_203
ROUTE         1     0.000    R4C17C.OFX0 to     R4C17C.DI0 NCO1/Sine/Sine_12_ffin (to ipClk_c)
                  --------
                    9.066   (17.6% logic, 82.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to      R5C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to     R4C17C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_30  (to ipClk_c +)

   Delay:               8.954ns  (17.8% logic, 82.2% route), 6 logic levels.

 Constraint Details:

      8.954ns physical path delay NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_203 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.969ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C9C.CLK to       R5C9C.Q1 NCO1/Sine/SLICE_220 (from ipClk_c)
ROUTE       999     6.580       R5C9C.Q1 to      R4C19B.B0 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399      R4C19B.B0 to    R4C19B.OFX0 NCO1/Sine/SLICE_966
ROUTE         1     0.000    R4C19B.OFX0 to     R4C19B.FXA NCO1/Sine/triglut_1_2_30_0_1_0_f5a
FXTOOFX_DE  ---     0.145     R4C19B.FXA to    R4C19B.OFX1 NCO1/Sine/SLICE_966
ROUTE         1     0.000    R4C19B.OFX1 to     R4C19C.FXB NCO1/Sine/triglut_1_2_30_0_1_f5b
FXTOOFX_DE  ---     0.145     R4C19C.FXB to    R4C19C.OFX1 NCO1/Sine/SLICE_965
ROUTE         1     0.000    R4C19C.OFX1 to     R4C18A.FXA NCO1/Sine/triglut_1_2_30_0_f5a
FXTOOFX_DE  ---     0.145     R4C18A.FXA to    R4C18A.OFX1 NCO1/Sine/SLICE_971
ROUTE         1     0.778    R4C18A.OFX1 to      R4C17C.A1 NCO1/Sine/mdL0_5_2
CTOOFX_DEL  ---     0.399      R4C17C.A1 to    R4C17C.OFX0 NCO1/Sine/SLICE_203
ROUTE         1     0.000    R4C17C.OFX0 to     R4C17C.DI0 NCO1/Sine/Sine_12_ffin (to ipClk_c)
                  --------
                    8.954   (17.8% logic, 82.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to      R5C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to     R4C17C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.011ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_14  (to ipClk_c +)

   Delay:               8.912ns  (17.9% logic, 82.1% route), 6 logic levels.

 Constraint Details:

      8.912ns physical path delay NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_293 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 11.011ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C9C.CLK to       R5C9C.Q1 NCO1/Sine/SLICE_220 (from ipClk_c)
ROUTE       999     6.344       R5C9C.Q1 to      R2C21C.B0 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399      R2C21C.B0 to    R2C21C.OFX0 NCO1/Sine/SLICE_525
ROUTE         1     0.000    R2C21C.OFX0 to     R2C21D.FXB NCO1/Sine/triglut_1_0_14_0_0_1_f5b
FXTOOFX_DE  ---     0.145     R2C21D.FXB to    R2C21D.OFX1 NCO1/Sine/SLICE_524
ROUTE         1     0.000    R2C21D.OFX1 to     R2C21C.FXA NCO1/Sine/triglut_1_0_14_0_0_f5a
FXTOOFX_DE  ---     0.145     R2C21C.FXA to    R2C21C.OFX1 NCO1/Sine/SLICE_525
ROUTE         1     0.000    R2C21C.OFX1 to     R2C20A.FXA NCO1/Sine/triglut_1_0_14_0_f5a
FXTOOFX_DE  ---     0.145     R2C20A.FXA to    R2C20A.OFX1 NCO1/Sine/SLICE_531
ROUTE         1     0.972    R2C20A.OFX1 to      R4C20B.D0 NCO1/Sine/mdL0_21_0
CTOOFX_DEL  ---     0.399      R4C20B.D0 to    R4C20B.OFX0 NCO1/Sine/SLICE_293
ROUTE         1     0.000    R4C20B.OFX0 to     R4C20B.DI0 NCO1/Sine/Cosine_14_ffin (to ipClk_c)
                  --------
                    8.912   (17.9% logic, 82.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to      R5C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to     R4C20B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.034ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_14  (to ipClk_c +)

   Delay:               8.889ns  (18.0% logic, 82.0% route), 6 logic levels.

 Constraint Details:

      8.889ns physical path delay NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_293 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 11.034ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_220 to NCO1/Sine/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C9C.CLK to       R5C9C.Q1 NCO1/Sine/SLICE_220 (from ipClk_c)
ROUTE       999     6.491       R5C9C.Q1 to      R5C21C.C0 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399      R5C21C.C0 to    R5C21C.OFX0 NCO1/Sine/SLICE_805
ROUTE         1     0.000    R5C21C.OFX0 to     R5C21D.FXB NCO1/Sine/triglut_1_1_14_0_0_1_f5b
FXTOOFX_DE  ---     0.145     R5C21D.FXB to    R5C21D.OFX1 NCO1/Sine/SLICE_804
ROUTE         1     0.000    R5C21D.OFX1 to     R5C21C.FXA NCO1/Sine/triglut_1_1_14_0_0_f5a
FXTOOFX_DE  ---     0.145     R5C21C.FXA to    R5C21C.OFX1 NCO1/Sine/SLICE_805
ROUTE         1     0.000    R5C21C.OFX1 to     R5C20A.FXA NCO1/Sine/triglut_1_1_14_0_f5a
FXTOOFX_DE  ---     0.145     R5C20A.FXA to    R5C20A.OFX1 NCO1/Sine/SLICE_811
ROUTE         1     0.802    R5C20A.OFX1 to      R4C20B.A0 NCO1/Sine/mdL0_21_1
CTOOFX_DEL  ---     0.399      R4C20B.A0 to    R4C20B.OFX0 NCO1/Sine/SLICE_293
ROUTE         1     0.000    R4C20B.OFX0 to     R4C20B.DI0 NCO1/Sine/Cosine_14_ffin (to ipClk_c)
                  --------
                    8.889   (18.0% logic, 82.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to      R5C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to     R4C20B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.039ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_11  (to ipClk_c +)

   Delay:               8.884ns  (18.0% logic, 82.0% route), 6 logic levels.

 Constraint Details:

      8.884ns physical path delay NCO1/Sine/SLICE_221 to NCO1/Sine/SLICE_290 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 11.039ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_221 to NCO1/Sine/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R5C10C.CLK to      R5C10C.Q0 NCO1/Sine/SLICE_221 (from ipClk_c)
ROUTE       999     6.521      R5C10C.Q0 to     R11C22A.B1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R11C22A.B1 to   R11C22A.OFX0 NCO1/Sine/SLICE_1355
ROUTE         1     0.000   R11C22A.OFX0 to    R11C22B.FXB NCO1/Sine/triglut_1_3_11_0_1_1_f5b
FXTOOFX_DE  ---     0.145    R11C22B.FXB to   R11C22B.OFX1 NCO1/Sine/SLICE_1354
ROUTE         1     0.000   R11C22B.OFX1 to    R11C22C.FXB NCO1/Sine/triglut_1_3_11_0_1_f5b
FXTOOFX_DE  ---     0.145    R11C22C.FXB to   R11C22C.OFX1 NCO1/Sine/SLICE_1353
ROUTE         1     0.000   R11C22C.OFX1 to    R11C21A.FXA NCO1/Sine/triglut_1_3_11_0_f5a
FXTOOFX_DE  ---     0.145    R11C21A.FXA to   R11C21A.OFX1 NCO1/Sine/SLICE_1359
ROUTE         1     0.767   R11C21A.OFX1 to     R10C21C.C1 NCO1/Sine/mdL0_24_3
CTOOFX_DEL  ---     0.399     R10C21C.C1 to   R10C21C.OFX0 NCO1/Sine/SLICE_290
ROUTE         1     0.000   R10C21C.OFX0 to    R10C21C.DI0 NCO1/Sine/Cosine_11_ffin (to ipClk_c)
                  --------
                    8.884   (18.0% logic, 82.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to     R5C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     1.059       21.PADDI to    R10C21C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  107.538MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  107.538 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 308
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 15488 paths, 1 nets, and 13588 connections (98.29% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 13:08:40 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_7  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_91 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_91 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C21A.CLK to     R12C21A.Q1 Streamer1/FIFOBLOCK/SLICE_91 (from ipClk_c)
ROUTE         3     0.152     R12C21A.Q1 to *R_R13C20.ADB7 Streamer1/FIFOBLOCK/rcount_5 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.300       21.PADDI to    R12C21A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.350       21.PADDI to *R_R13C20.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_22  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_84 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_84 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C20C.CLK to     R14C20C.Q1 Streamer1/FIFOBLOCK/SLICE_84 (from ipClk_c)
ROUTE         3     0.152     R14C20C.Q1 to *R_R13C20.ADA5 Streamer1/FIFOBLOCK/wcount_3 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.300       21.PADDI to    R14C20C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.350       21.PADDI to *R_R13C20.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_20  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_85 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_85 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C21A.CLK to     R14C21A.Q1 Streamer1/FIFOBLOCK/SLICE_85 (from ipClk_c)
ROUTE         3     0.152     R14C21A.Q1 to *R_R13C20.ADA7 Streamer1/FIFOBLOCK/wcount_5 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.300       21.PADDI to    R14C21A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.350       21.PADDI to *R_R13C20.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_23  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_84 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_84 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C20C.CLK to     R14C20C.Q0 Streamer1/FIFOBLOCK/SLICE_84 (from ipClk_c)
ROUTE         3     0.152     R14C20C.Q0 to *R_R13C20.ADA4 Streamer1/FIFOBLOCK/wcount_2 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.300       21.PADDI to    R14C20C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.350       21.PADDI to *R_R13C20.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_9  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_90 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_90 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C20C.CLK to     R12C20C.Q1 Streamer1/FIFOBLOCK/SLICE_90 (from ipClk_c)
ROUTE         3     0.153     R12C20C.Q1 to *R_R13C20.ADB5 Streamer1/FIFOBLOCK/rcount_3 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.300       21.PADDI to    R12C20C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.350       21.PADDI to *R_R13C20.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_10  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_90 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_90 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C20C.CLK to     R12C20C.Q0 Streamer1/FIFOBLOCK/SLICE_90 (from ipClk_c)
ROUTE         3     0.153     R12C20C.Q0 to *R_R13C20.ADB4 Streamer1/FIFOBLOCK/rcount_2 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.300       21.PADDI to    R12C20C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.350       21.PADDI to *R_R13C20.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_8  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_91 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_91 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C21A.CLK to     R12C21A.Q0 Streamer1/FIFOBLOCK/SLICE_91 (from ipClk_c)
ROUTE         3     0.153     R12C21A.Q0 to *R_R13C20.ADB6 Streamer1/FIFOBLOCK/rcount_4 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.300       21.PADDI to    R12C21A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.350       21.PADDI to *R_R13C20.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_21  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_85 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_85 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C21A.CLK to     R14C21A.Q0 Streamer1/FIFOBLOCK/SLICE_85 (from ipClk_c)
ROUTE         3     0.156     R14C21A.Q0 to *R_R13C20.ADA6 Streamer1/FIFOBLOCK/wcount_4 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.300       21.PADDI to    R14C21A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.350       21.PADDI to *R_R13C20.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_18  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.279ns  (43.0% logic, 57.0% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay Streamer1/FIFOBLOCK/SLICE_86 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.148ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_86 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C21B.CLK to     R14C21B.Q1 Streamer1/FIFOBLOCK/SLICE_86 (from ipClk_c)
ROUTE         3     0.159     R14C21B.Q1 to *R_R13C20.ADA9 Streamer1/FIFOBLOCK/wcount_7 (to ipClk_c)
                  --------
                    0.279   (43.0% logic, 57.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.300       21.PADDI to    R14C21B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.350       21.PADDI to *R_R13C20.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_2  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.281ns  (42.7% logic, 57.3% route), 1 logic levels.

 Constraint Details:

      0.281ns physical path delay Streamer1/FIFOBLOCK/SLICE_67 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.150ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_67 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C22A.CLK to     R12C22A.Q0 Streamer1/FIFOBLOCK/SLICE_67 (from ipClk_c)
ROUTE         3     0.161     R12C22A.Q0 to *_R13C20.ADB12 Streamer1/FIFOBLOCK/rcount_10 (to ipClk_c)
                  --------
                    0.281   (42.7% logic, 57.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.300       21.PADDI to    R12C22A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       308     0.350       21.PADDI to *R_R13C20.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 308
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 15488 paths, 1 nets, and 13588 connections (98.29% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
