--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml vgaProject.twx vgaProject.ncd -o vgaProject.twr
vgaProject.pcf -ucf vgaProject.ucf

Design file:              vgaProject.ncd
Physical constraint file: vgaProject.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    4.878(R)|      SLOW  |    1.832(R)|      SLOW  |clk_BUFGP         |   0.000|
start       |    0.856(R)|      FAST  |    1.835(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
debug_addr<0>|        12.435(R)|      SLOW  |         3.869(R)|      FAST  |clk_BUFGP         |   0.000|
debug_addr<1>|        13.408(R)|      SLOW  |         4.316(R)|      FAST  |clk_BUFGP         |   0.000|
debug_addr<2>|        12.237(R)|      SLOW  |         3.803(R)|      FAST  |clk_BUFGP         |   0.000|
debug_addr<3>|        12.258(R)|      SLOW  |         3.822(R)|      FAST  |clk_BUFGP         |   0.000|
debug_addr<4>|        12.743(R)|      SLOW  |         4.024(R)|      FAST  |clk_BUFGP         |   0.000|
debug_addr<5>|        12.800(R)|      SLOW  |         4.054(R)|      FAST  |clk_BUFGP         |   0.000|
debug_addr<6>|        12.802(R)|      SLOW  |         4.036(R)|      FAST  |clk_BUFGP         |   0.000|
debug_addr<7>|        12.603(R)|      SLOW  |         3.996(R)|      FAST  |clk_BUFGP         |   0.000|
debug_addr<8>|        12.486(R)|      SLOW  |         3.946(R)|      FAST  |clk_BUFGP         |   0.000|
done         |        13.934(R)|      SLOW  |         4.448(R)|      FAST  |clk_BUFGP         |   0.000|
vga<0>       |        16.348(R)|      SLOW  |         5.090(R)|      FAST  |clk_BUFGP         |   0.000|
vga<1>       |        16.181(R)|      SLOW  |         4.991(R)|      FAST  |clk_BUFGP         |   0.000|
vga<2>       |        17.810(R)|      SLOW  |         5.661(R)|      FAST  |clk_BUFGP         |   0.000|
vga<3>       |        16.316(R)|      SLOW  |         5.075(R)|      FAST  |clk_BUFGP         |   0.000|
vga<4>       |        17.013(R)|      SLOW  |         5.362(R)|      FAST  |clk_BUFGP         |   0.000|
vga<5>       |        16.618(R)|      SLOW  |         5.182(R)|      FAST  |clk_BUFGP         |   0.000|
vga<6>       |        17.680(R)|      SLOW  |         5.613(R)|      FAST  |clk_BUFGP         |   0.000|
vga<7>       |        16.817(R)|      SLOW  |         5.277(R)|      FAST  |clk_BUFGP         |   0.000|
vga<8>       |        16.881(R)|      SLOW  |         5.312(R)|      FAST  |clk_BUFGP         |   0.000|
vga<9>       |        16.483(R)|      SLOW  |         5.130(R)|      FAST  |clk_BUFGP         |   0.000|
vga<10>      |        17.161(R)|      SLOW  |         5.394(R)|      FAST  |clk_BUFGP         |   0.000|
vga<11>      |        16.682(R)|      SLOW  |         5.223(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.511|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 15 22:49:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 698 MB



