
---------- Begin Simulation Statistics ----------
final_tick                                 2477662500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142687                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724072                       # Number of bytes of host memory used
host_op_rate                                   262460                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.82                       # Real time elapsed on the host
host_tick_rate                               92387323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826596                       # Number of instructions simulated
sim_ops                                       7038702                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002478                       # Number of seconds simulated
sim_ticks                                  2477662500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5098009                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3578870                       # number of cc regfile writes
system.cpu.committedInsts                     3826596                       # Number of Instructions Simulated
system.cpu.committedOps                       7038702                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.294970                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.294970                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    215934                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142882                       # number of floating regfile writes
system.cpu.idleCycles                          242104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84208                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   981349                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.852463                       # Inst execution rate
system.cpu.iew.exec_refs                      1559731                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     481571                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  501698                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1216365                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                224                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8572                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               615390                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10338550                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1078160                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            168817                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9179556                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5884                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                207231                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80750                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                217556                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            315                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46799                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37409                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12866537                       # num instructions consuming a value
system.cpu.iew.wb_count                       9069208                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533404                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6863056                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.830194                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9127499                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15166942                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8744582                       # number of integer regfile writes
system.cpu.ipc                               0.772219                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.772219                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181998      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6854775     73.33%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20478      0.22%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631989      6.76%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1306      0.01%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31835      0.34%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12008      0.13%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8667      0.09%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1229      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             508      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             194      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1026567     10.98%     93.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              445604      4.77%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77155      0.83%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51598      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9348373                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  225820                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              434027                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       194099                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             352642                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      134932                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014434                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  107706     79.82%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    511      0.38%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     59      0.04%     80.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    97      0.07%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3374      2.50%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4966      3.68%     86.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12748      9.45%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5471      4.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9075487                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           23128462                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8875109                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13286022                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10335898                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9348373                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2652                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3299842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17589                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2437                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4206177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4713222                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.983436                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.308675                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2152816     45.68%     45.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              370254      7.86%     53.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              495931     10.52%     64.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              456206      9.68%     73.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              402781      8.55%     82.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              311609      6.61%     88.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              282331      5.99%     94.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              175868      3.73%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               65426      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4713222                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.886530                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            225412                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           153444                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1216365                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              615390                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3400789                       # number of misc regfile reads
system.cpu.numCycles                          4955326                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           13338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15441                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       123821                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1034                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4879                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3326                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3348                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3888                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3888                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4879                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        24208                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        24208                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  24208                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       773952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       773952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  773952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8767                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8767    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8767                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30720500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46486750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             45695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31600                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24888                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12775                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16471                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16471                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         25145                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20551                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        75177                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       110810                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                185987                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3202048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4178944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7380992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7609                       # Total snoops (count)
system.tol2bus.snoopTraffic                    212864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            69776                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014876                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121058                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  68738     98.51%     98.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1038      1.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              69776                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          115072500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          55535495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37721988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                22750                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                30648                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53398                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               22750                       # number of overall hits
system.l2.overall_hits::.cpu.data               30648                       # number of overall hits
system.l2.overall_hits::total                   53398                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2395                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6374                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8769                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2395                       # number of overall misses
system.l2.overall_misses::.cpu.data              6374                       # number of overall misses
system.l2.overall_misses::total                  8769                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    196520000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    496382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        692902500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    196520000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    496382500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       692902500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            25145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37022                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62167                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           25145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37022                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62167                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.095248                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.172168                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.141056                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.095248                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.172168                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.141056                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82054.279749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77876.137433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79017.276770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82054.279749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77876.137433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79017.276770                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3326                       # number of writebacks
system.l2.writebacks::total                      3326                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8768                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8768                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    172580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    432558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    605138000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    172580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    432558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    605138000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.095248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.172141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.141039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.095248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.172141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141039                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72058.455115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67873.528950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69016.651460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72058.455115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67873.528950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69016.651460                       # average overall mshr miss latency
system.l2.replacements                           7609                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28274                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28274                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24885                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24885                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24885                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24885                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           99                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            99                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12583                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3888                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    299657000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     299657000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.236051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.236051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77072.273663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77072.273663                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    260777000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    260777000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.236051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.236051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67072.273663                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67072.273663                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          22750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    196520000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    196520000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        25145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          25145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.095248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.095248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82054.279749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82054.279749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    172580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    172580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.095248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.095248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72058.455115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72058.455115                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2486                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2486                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    196725500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    196725500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.120967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.120967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79133.346742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79133.346742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    171781000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    171781000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.120919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.120919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69127.162978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69127.162978                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1943.902756                       # Cycle average of tags in use
system.l2.tags.total_refs                      123716                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9657                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.811018                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     125.155775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       383.087136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1435.659845                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.061111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.187054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.701006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949171                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    504925                       # Number of tag accesses
system.l2.tags.data_accesses                   504925                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001068433750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          194                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          194                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3068                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8767                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3326                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8767                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3326                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    157                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    44                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8767                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.360825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.410797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    132.773381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            177     91.24%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            9      4.64%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      1.55%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.52%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      1.55%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           194                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.814433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.777733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.136579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              122     62.89%     62.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.58%     65.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               53     27.32%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      4.64%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      2.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           194                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   10048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  561088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               212864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    226.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2477571000                       # Total gap between requests
system.mem_ctrls.avgGap                     204876.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       153216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       397824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       208768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 61838930.847119010985                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 160564241.497782677412                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84260063.668881461024                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6373                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3326                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     73985000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    172488750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  57519926000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30904.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27065.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17294024.65                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       153216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       407872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        561088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       153216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       153216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       212864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       212864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6373                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8767                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3326                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3326                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     61838931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    164619677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        226458608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     61838931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     61838931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85913235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85913235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85913235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     61838931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    164619677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       312371842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8610                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3262                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          119                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                85036250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              43050000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          246473750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9876.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28626.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6738                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2635                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2492                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   304.359551                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   189.642595                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   304.548470                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          823     33.03%     33.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          633     25.40%     58.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          308     12.36%     70.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          177      7.10%     77.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          132      5.30%     83.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           89      3.57%     86.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           65      2.61%     89.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           48      1.93%     91.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          217      8.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2492                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                551040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             208768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              222.403172                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.260064                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7939680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4201065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       27860280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7495920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 195455520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    679601310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    379126560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1301680335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   525.366282                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    978895500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     82680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1416087000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         9903180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5256075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       33615120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       9531720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 195455520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    707526750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    355610400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1316898765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.508535                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    917663750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     82680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1477318750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80750                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1440100                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  794308                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            693                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1522913                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                874458                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10908046                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2453                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 239789                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  58680                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 471975                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31451                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14780805                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29431981                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18393485                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    253990                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881474                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4899325                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1245772                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       892176                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           892176                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       892176                       # number of overall hits
system.cpu.icache.overall_hits::total          892176                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        26909                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26909                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        26909                       # number of overall misses
system.cpu.icache.overall_misses::total         26909                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    558485497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    558485497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    558485497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    558485497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       919085                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       919085                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       919085                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       919085                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029278                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029278                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029278                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029278                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20754.598722                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20754.598722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20754.598722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20754.598722                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          958                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.421053                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        24888                       # number of writebacks
system.cpu.icache.writebacks::total             24888                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1764                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1764                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1764                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1764                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        25145                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        25145                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        25145                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        25145                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    475627498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    475627498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    475627498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    475627498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027359                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027359                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027359                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027359                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18915.390654                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18915.390654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18915.390654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18915.390654                       # average overall mshr miss latency
system.cpu.icache.replacements                  24888                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       892176                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          892176                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        26909                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26909                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    558485497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    558485497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       919085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       919085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20754.598722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20754.598722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1764                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1764                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        25145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        25145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    475627498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    475627498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18915.390654                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18915.390654                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.591562                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              917320                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25144                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             36.482660                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.591562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1863314                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1863314                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       76534                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  423476                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1064                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 315                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 252252                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  460                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    270                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1080695                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      482284                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           518                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           253                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919814                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           885                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1313166                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1642695                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1382267                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                294344                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80750                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695477                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3858                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11209805                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 16920                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         14102778                       # The number of ROB reads
system.cpu.rob.writes                        20986353                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1258620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1258620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1266268                       # number of overall hits
system.cpu.dcache.overall_hits::total         1266268                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99940                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99940                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       100626                       # number of overall misses
system.cpu.dcache.overall_misses::total        100626                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2068008491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2068008491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2068008491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2068008491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1358560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1358560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1366894                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1366894                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073617                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073617                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20692.500410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20692.500410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20551.432940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20551.432940                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7045                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          586                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.156156                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          586                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28274                       # number of writebacks
system.cpu.dcache.writebacks::total             28274                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        63380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        63380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63380                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        36560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37022                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    865567992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    865567992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    877417992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    877417992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026911                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026911                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027085                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027085                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23675.273304                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23675.273304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23699.907947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23699.907947                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36766                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       911256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          911256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        83462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         83462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1593239000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1593239000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       994718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       994718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.083905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.083905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19089.393976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19089.393976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        63373                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        63373                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    407501500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    407501500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20284.807606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20284.807606                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       347364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         347364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    474769491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    474769491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28812.324979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28812.324979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16471                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16471                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    458066492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    458066492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27810.484609                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27810.484609                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7648                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7648                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          686                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          686                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8334                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8334                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.082313                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.082313                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          462                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          462                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11850000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11850000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.055436                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.055436                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25649.350649                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25649.350649                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.019981                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1303290                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37022                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.203122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.019981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988359                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988359                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2770810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2770810                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2477662500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1376120                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1204189                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80804                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745809                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  740063                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.229561                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40370                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           14763                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10972                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3791                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          782                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3227369                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77734                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4261108                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.651848                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.500310                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2219447     52.09%     52.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          674513     15.83%     67.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          320500      7.52%     75.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          336257      7.89%     83.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          152673      3.58%     86.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           69458      1.63%     88.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49684      1.17%     89.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           50276      1.18%     90.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          388300      9.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4261108                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826596                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038702                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156027                       # Number of memory references committed
system.cpu.commit.loads                        792889                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810801                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6819013                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29686                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138396      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5099172     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20130      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765131     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343541      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038702                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        388300                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826596                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038702                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1496533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6641911                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1376120                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791405                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3126857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168962                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  822                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4388                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    919086                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 31070                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4713222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.508498                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.346996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2766836     58.70%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84339      1.79%     60.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   153676      3.26%     63.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   164748      3.50%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122852      2.61%     69.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151789      3.22%     73.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138058      2.93%     76.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188920      4.01%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   942004     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4713222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.277705                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.340358                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
