
projeto_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006998  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000668  08006aa8  08006aa8  00016aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007110  08007110  00020244  2**0
                  CONTENTS
  4 .ARM          00000008  08007110  08007110  00017110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007118  08007118  00020244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007118  08007118  00017118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800711c  0800711c  0001711c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  08007120  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000244  08007364  00020244  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  08007364  00020360  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010290  00000000  00000000  0002026d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002984  00000000  00000000  000304fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d78  00000000  00000000  00032e88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c10  00000000  00000000  00033c00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a2b0  00000000  00000000  00034810  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000da49  00000000  00000000  0004eac0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008f0f8  00000000  00000000  0005c509  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000eb601  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004408  00000000  00000000  000eb67c  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         00000024  00000000  00000000  000efa84  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  000efaa8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000244 	.word	0x20000244
 800012c:	00000000 	.word	0x00000000
 8000130:	08006a90 	.word	0x08006a90

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000248 	.word	0x20000248
 800014c:	08006a90 	.word	0x08006a90

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <strcmp>:
 8000160:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000164:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000168:	2a01      	cmp	r2, #1
 800016a:	bf28      	it	cs
 800016c:	429a      	cmpcs	r2, r3
 800016e:	d0f7      	beq.n	8000160 <strcmp>
 8000170:	1ad0      	subs	r0, r2, r3
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002b2:	f1a4 0401 	sub.w	r4, r4, #1
 80002b6:	d1e9      	bne.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__aeabi_d2uiz>:
 8000910:	004a      	lsls	r2, r1, #1
 8000912:	d211      	bcs.n	8000938 <__aeabi_d2uiz+0x28>
 8000914:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000918:	d211      	bcs.n	800093e <__aeabi_d2uiz+0x2e>
 800091a:	d50d      	bpl.n	8000938 <__aeabi_d2uiz+0x28>
 800091c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000920:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000924:	d40e      	bmi.n	8000944 <__aeabi_d2uiz+0x34>
 8000926:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800092a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800092e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000932:	fa23 f002 	lsr.w	r0, r3, r2
 8000936:	4770      	bx	lr
 8000938:	f04f 0000 	mov.w	r0, #0
 800093c:	4770      	bx	lr
 800093e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000942:	d102      	bne.n	800094a <__aeabi_d2uiz+0x3a>
 8000944:	f04f 30ff 	mov.w	r0, #4294967295
 8000948:	4770      	bx	lr
 800094a:	f04f 0000 	mov.w	r0, #0
 800094e:	4770      	bx	lr

08000950 <__aeabi_ldivmod>:
 8000950:	b97b      	cbnz	r3, 8000972 <__aeabi_ldivmod+0x22>
 8000952:	b972      	cbnz	r2, 8000972 <__aeabi_ldivmod+0x22>
 8000954:	2900      	cmp	r1, #0
 8000956:	bfbe      	ittt	lt
 8000958:	2000      	movlt	r0, #0
 800095a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800095e:	e006      	blt.n	800096e <__aeabi_ldivmod+0x1e>
 8000960:	bf08      	it	eq
 8000962:	2800      	cmpeq	r0, #0
 8000964:	bf1c      	itt	ne
 8000966:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800096a:	f04f 30ff 	movne.w	r0, #4294967295
 800096e:	f000 b9a7 	b.w	8000cc0 <__aeabi_idiv0>
 8000972:	f1ad 0c08 	sub.w	ip, sp, #8
 8000976:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800097a:	2900      	cmp	r1, #0
 800097c:	db09      	blt.n	8000992 <__aeabi_ldivmod+0x42>
 800097e:	2b00      	cmp	r3, #0
 8000980:	db1a      	blt.n	80009b8 <__aeabi_ldivmod+0x68>
 8000982:	f000 f835 	bl	80009f0 <__udivmoddi4>
 8000986:	f8dd e004 	ldr.w	lr, [sp, #4]
 800098a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800098e:	b004      	add	sp, #16
 8000990:	4770      	bx	lr
 8000992:	4240      	negs	r0, r0
 8000994:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000998:	2b00      	cmp	r3, #0
 800099a:	db1b      	blt.n	80009d4 <__aeabi_ldivmod+0x84>
 800099c:	f000 f828 	bl	80009f0 <__udivmoddi4>
 80009a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009a8:	b004      	add	sp, #16
 80009aa:	4240      	negs	r0, r0
 80009ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009b0:	4252      	negs	r2, r2
 80009b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80009b6:	4770      	bx	lr
 80009b8:	4252      	negs	r2, r2
 80009ba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80009be:	f000 f817 	bl	80009f0 <__udivmoddi4>
 80009c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009ca:	b004      	add	sp, #16
 80009cc:	4240      	negs	r0, r0
 80009ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009d2:	4770      	bx	lr
 80009d4:	4252      	negs	r2, r2
 80009d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80009da:	f000 f809 	bl	80009f0 <__udivmoddi4>
 80009de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e6:	b004      	add	sp, #16
 80009e8:	4252      	negs	r2, r2
 80009ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80009ee:	4770      	bx	lr

080009f0 <__udivmoddi4>:
 80009f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009f4:	468c      	mov	ip, r1
 80009f6:	4604      	mov	r4, r0
 80009f8:	9e08      	ldr	r6, [sp, #32]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d14b      	bne.n	8000a96 <__udivmoddi4+0xa6>
 80009fe:	428a      	cmp	r2, r1
 8000a00:	4615      	mov	r5, r2
 8000a02:	d967      	bls.n	8000ad4 <__udivmoddi4+0xe4>
 8000a04:	fab2 f282 	clz	r2, r2
 8000a08:	b14a      	cbz	r2, 8000a1e <__udivmoddi4+0x2e>
 8000a0a:	f1c2 0720 	rsb	r7, r2, #32
 8000a0e:	fa01 f302 	lsl.w	r3, r1, r2
 8000a12:	fa20 f707 	lsr.w	r7, r0, r7
 8000a16:	4095      	lsls	r5, r2
 8000a18:	ea47 0c03 	orr.w	ip, r7, r3
 8000a1c:	4094      	lsls	r4, r2
 8000a1e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a22:	fbbc f7fe 	udiv	r7, ip, lr
 8000a26:	fa1f f885 	uxth.w	r8, r5
 8000a2a:	fb0e c317 	mls	r3, lr, r7, ip
 8000a2e:	fb07 f908 	mul.w	r9, r7, r8
 8000a32:	0c21      	lsrs	r1, r4, #16
 8000a34:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000a38:	4599      	cmp	r9, r3
 8000a3a:	d909      	bls.n	8000a50 <__udivmoddi4+0x60>
 8000a3c:	18eb      	adds	r3, r5, r3
 8000a3e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000a42:	f080 811c 	bcs.w	8000c7e <__udivmoddi4+0x28e>
 8000a46:	4599      	cmp	r9, r3
 8000a48:	f240 8119 	bls.w	8000c7e <__udivmoddi4+0x28e>
 8000a4c:	3f02      	subs	r7, #2
 8000a4e:	442b      	add	r3, r5
 8000a50:	eba3 0309 	sub.w	r3, r3, r9
 8000a54:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a58:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a5c:	fb00 f108 	mul.w	r1, r0, r8
 8000a60:	b2a4      	uxth	r4, r4
 8000a62:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a66:	42a1      	cmp	r1, r4
 8000a68:	d909      	bls.n	8000a7e <__udivmoddi4+0x8e>
 8000a6a:	192c      	adds	r4, r5, r4
 8000a6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a70:	f080 8107 	bcs.w	8000c82 <__udivmoddi4+0x292>
 8000a74:	42a1      	cmp	r1, r4
 8000a76:	f240 8104 	bls.w	8000c82 <__udivmoddi4+0x292>
 8000a7a:	3802      	subs	r0, #2
 8000a7c:	442c      	add	r4, r5
 8000a7e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000a82:	2700      	movs	r7, #0
 8000a84:	1a64      	subs	r4, r4, r1
 8000a86:	b11e      	cbz	r6, 8000a90 <__udivmoddi4+0xa0>
 8000a88:	2300      	movs	r3, #0
 8000a8a:	40d4      	lsrs	r4, r2
 8000a8c:	e9c6 4300 	strd	r4, r3, [r6]
 8000a90:	4639      	mov	r1, r7
 8000a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a96:	428b      	cmp	r3, r1
 8000a98:	d909      	bls.n	8000aae <__udivmoddi4+0xbe>
 8000a9a:	2e00      	cmp	r6, #0
 8000a9c:	f000 80ec 	beq.w	8000c78 <__udivmoddi4+0x288>
 8000aa0:	2700      	movs	r7, #0
 8000aa2:	e9c6 0100 	strd	r0, r1, [r6]
 8000aa6:	4638      	mov	r0, r7
 8000aa8:	4639      	mov	r1, r7
 8000aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aae:	fab3 f783 	clz	r7, r3
 8000ab2:	2f00      	cmp	r7, #0
 8000ab4:	d148      	bne.n	8000b48 <__udivmoddi4+0x158>
 8000ab6:	428b      	cmp	r3, r1
 8000ab8:	d302      	bcc.n	8000ac0 <__udivmoddi4+0xd0>
 8000aba:	4282      	cmp	r2, r0
 8000abc:	f200 80fb 	bhi.w	8000cb6 <__udivmoddi4+0x2c6>
 8000ac0:	1a84      	subs	r4, r0, r2
 8000ac2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	469c      	mov	ip, r3
 8000aca:	2e00      	cmp	r6, #0
 8000acc:	d0e0      	beq.n	8000a90 <__udivmoddi4+0xa0>
 8000ace:	e9c6 4c00 	strd	r4, ip, [r6]
 8000ad2:	e7dd      	b.n	8000a90 <__udivmoddi4+0xa0>
 8000ad4:	b902      	cbnz	r2, 8000ad8 <__udivmoddi4+0xe8>
 8000ad6:	deff      	udf	#255	; 0xff
 8000ad8:	fab2 f282 	clz	r2, r2
 8000adc:	2a00      	cmp	r2, #0
 8000ade:	f040 808f 	bne.w	8000c00 <__udivmoddi4+0x210>
 8000ae2:	2701      	movs	r7, #1
 8000ae4:	1b49      	subs	r1, r1, r5
 8000ae6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000aea:	fa1f f985 	uxth.w	r9, r5
 8000aee:	fbb1 fef8 	udiv	lr, r1, r8
 8000af2:	fb08 111e 	mls	r1, r8, lr, r1
 8000af6:	fb09 f00e 	mul.w	r0, r9, lr
 8000afa:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000afe:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000b02:	4298      	cmp	r0, r3
 8000b04:	d907      	bls.n	8000b16 <__udivmoddi4+0x126>
 8000b06:	18eb      	adds	r3, r5, r3
 8000b08:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000b0c:	d202      	bcs.n	8000b14 <__udivmoddi4+0x124>
 8000b0e:	4298      	cmp	r0, r3
 8000b10:	f200 80cd 	bhi.w	8000cae <__udivmoddi4+0x2be>
 8000b14:	468e      	mov	lr, r1
 8000b16:	1a1b      	subs	r3, r3, r0
 8000b18:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b1c:	fb08 3310 	mls	r3, r8, r0, r3
 8000b20:	fb09 f900 	mul.w	r9, r9, r0
 8000b24:	b2a4      	uxth	r4, r4
 8000b26:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b2a:	45a1      	cmp	r9, r4
 8000b2c:	d907      	bls.n	8000b3e <__udivmoddi4+0x14e>
 8000b2e:	192c      	adds	r4, r5, r4
 8000b30:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b34:	d202      	bcs.n	8000b3c <__udivmoddi4+0x14c>
 8000b36:	45a1      	cmp	r9, r4
 8000b38:	f200 80b6 	bhi.w	8000ca8 <__udivmoddi4+0x2b8>
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	eba4 0409 	sub.w	r4, r4, r9
 8000b42:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000b46:	e79e      	b.n	8000a86 <__udivmoddi4+0x96>
 8000b48:	f1c7 0520 	rsb	r5, r7, #32
 8000b4c:	40bb      	lsls	r3, r7
 8000b4e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000b52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b56:	fa21 f405 	lsr.w	r4, r1, r5
 8000b5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b5e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000b62:	fa1f f88c 	uxth.w	r8, ip
 8000b66:	fb0e 4419 	mls	r4, lr, r9, r4
 8000b6a:	fa20 f305 	lsr.w	r3, r0, r5
 8000b6e:	40b9      	lsls	r1, r7
 8000b70:	fb09 fa08 	mul.w	sl, r9, r8
 8000b74:	4319      	orrs	r1, r3
 8000b76:	0c0b      	lsrs	r3, r1, #16
 8000b78:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b7c:	45a2      	cmp	sl, r4
 8000b7e:	fa02 f207 	lsl.w	r2, r2, r7
 8000b82:	fa00 f307 	lsl.w	r3, r0, r7
 8000b86:	d90b      	bls.n	8000ba0 <__udivmoddi4+0x1b0>
 8000b88:	eb1c 0404 	adds.w	r4, ip, r4
 8000b8c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000b90:	f080 8088 	bcs.w	8000ca4 <__udivmoddi4+0x2b4>
 8000b94:	45a2      	cmp	sl, r4
 8000b96:	f240 8085 	bls.w	8000ca4 <__udivmoddi4+0x2b4>
 8000b9a:	f1a9 0902 	sub.w	r9, r9, #2
 8000b9e:	4464      	add	r4, ip
 8000ba0:	eba4 040a 	sub.w	r4, r4, sl
 8000ba4:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ba8:	fb0e 4410 	mls	r4, lr, r0, r4
 8000bac:	fb00 fa08 	mul.w	sl, r0, r8
 8000bb0:	b289      	uxth	r1, r1
 8000bb2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000bb6:	45a2      	cmp	sl, r4
 8000bb8:	d908      	bls.n	8000bcc <__udivmoddi4+0x1dc>
 8000bba:	eb1c 0404 	adds.w	r4, ip, r4
 8000bbe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bc2:	d26b      	bcs.n	8000c9c <__udivmoddi4+0x2ac>
 8000bc4:	45a2      	cmp	sl, r4
 8000bc6:	d969      	bls.n	8000c9c <__udivmoddi4+0x2ac>
 8000bc8:	3802      	subs	r0, #2
 8000bca:	4464      	add	r4, ip
 8000bcc:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000bd0:	fba0 8902 	umull	r8, r9, r0, r2
 8000bd4:	eba4 040a 	sub.w	r4, r4, sl
 8000bd8:	454c      	cmp	r4, r9
 8000bda:	4641      	mov	r1, r8
 8000bdc:	46ce      	mov	lr, r9
 8000bde:	d354      	bcc.n	8000c8a <__udivmoddi4+0x29a>
 8000be0:	d051      	beq.n	8000c86 <__udivmoddi4+0x296>
 8000be2:	2e00      	cmp	r6, #0
 8000be4:	d069      	beq.n	8000cba <__udivmoddi4+0x2ca>
 8000be6:	1a5a      	subs	r2, r3, r1
 8000be8:	eb64 040e 	sbc.w	r4, r4, lr
 8000bec:	fa04 f505 	lsl.w	r5, r4, r5
 8000bf0:	fa22 f307 	lsr.w	r3, r2, r7
 8000bf4:	40fc      	lsrs	r4, r7
 8000bf6:	431d      	orrs	r5, r3
 8000bf8:	e9c6 5400 	strd	r5, r4, [r6]
 8000bfc:	2700      	movs	r7, #0
 8000bfe:	e747      	b.n	8000a90 <__udivmoddi4+0xa0>
 8000c00:	4095      	lsls	r5, r2
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	fa21 f003 	lsr.w	r0, r1, r3
 8000c0a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c0e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000c12:	fa1f f985 	uxth.w	r9, r5
 8000c16:	fb08 0017 	mls	r0, r8, r7, r0
 8000c1a:	fa24 f303 	lsr.w	r3, r4, r3
 8000c1e:	4091      	lsls	r1, r2
 8000c20:	fb07 fc09 	mul.w	ip, r7, r9
 8000c24:	430b      	orrs	r3, r1
 8000c26:	0c19      	lsrs	r1, r3, #16
 8000c28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c2c:	458c      	cmp	ip, r1
 8000c2e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c32:	d907      	bls.n	8000c44 <__udivmoddi4+0x254>
 8000c34:	1869      	adds	r1, r5, r1
 8000c36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c3a:	d231      	bcs.n	8000ca0 <__udivmoddi4+0x2b0>
 8000c3c:	458c      	cmp	ip, r1
 8000c3e:	d92f      	bls.n	8000ca0 <__udivmoddi4+0x2b0>
 8000c40:	3f02      	subs	r7, #2
 8000c42:	4429      	add	r1, r5
 8000c44:	eba1 010c 	sub.w	r1, r1, ip
 8000c48:	fbb1 f0f8 	udiv	r0, r1, r8
 8000c4c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000c50:	fb00 fe09 	mul.w	lr, r0, r9
 8000c54:	b299      	uxth	r1, r3
 8000c56:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c5a:	458e      	cmp	lr, r1
 8000c5c:	d907      	bls.n	8000c6e <__udivmoddi4+0x27e>
 8000c5e:	1869      	adds	r1, r5, r1
 8000c60:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c64:	d218      	bcs.n	8000c98 <__udivmoddi4+0x2a8>
 8000c66:	458e      	cmp	lr, r1
 8000c68:	d916      	bls.n	8000c98 <__udivmoddi4+0x2a8>
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	4429      	add	r1, r5
 8000c6e:	eba1 010e 	sub.w	r1, r1, lr
 8000c72:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000c76:	e73a      	b.n	8000aee <__udivmoddi4+0xfe>
 8000c78:	4637      	mov	r7, r6
 8000c7a:	4630      	mov	r0, r6
 8000c7c:	e708      	b.n	8000a90 <__udivmoddi4+0xa0>
 8000c7e:	460f      	mov	r7, r1
 8000c80:	e6e6      	b.n	8000a50 <__udivmoddi4+0x60>
 8000c82:	4618      	mov	r0, r3
 8000c84:	e6fb      	b.n	8000a7e <__udivmoddi4+0x8e>
 8000c86:	4543      	cmp	r3, r8
 8000c88:	d2ab      	bcs.n	8000be2 <__udivmoddi4+0x1f2>
 8000c8a:	ebb8 0102 	subs.w	r1, r8, r2
 8000c8e:	eb69 020c 	sbc.w	r2, r9, ip
 8000c92:	3801      	subs	r0, #1
 8000c94:	4696      	mov	lr, r2
 8000c96:	e7a4      	b.n	8000be2 <__udivmoddi4+0x1f2>
 8000c98:	4618      	mov	r0, r3
 8000c9a:	e7e8      	b.n	8000c6e <__udivmoddi4+0x27e>
 8000c9c:	4608      	mov	r0, r1
 8000c9e:	e795      	b.n	8000bcc <__udivmoddi4+0x1dc>
 8000ca0:	4607      	mov	r7, r0
 8000ca2:	e7cf      	b.n	8000c44 <__udivmoddi4+0x254>
 8000ca4:	4681      	mov	r9, r0
 8000ca6:	e77b      	b.n	8000ba0 <__udivmoddi4+0x1b0>
 8000ca8:	3802      	subs	r0, #2
 8000caa:	442c      	add	r4, r5
 8000cac:	e747      	b.n	8000b3e <__udivmoddi4+0x14e>
 8000cae:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cb2:	442b      	add	r3, r5
 8000cb4:	e72f      	b.n	8000b16 <__udivmoddi4+0x126>
 8000cb6:	4638      	mov	r0, r7
 8000cb8:	e707      	b.n	8000aca <__udivmoddi4+0xda>
 8000cba:	4637      	mov	r7, r6
 8000cbc:	e6e8      	b.n	8000a90 <__udivmoddi4+0xa0>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_idiv0>:
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop

08000cc4 <ADC_Init>:

uint32_t adc_data[NUMBER_OF_CONVERSTION];
uint8_t  adc_data_ready = 0;

void ADC_Init(ADC_HandleTypeDef hadc1)
{
 8000cc4:	b084      	sub	sp, #16
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	f107 0c08 	add.w	ip, r7, #8
 8000cce:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//calibração do ADC
	HAL_ADCEx_Calibration_Start(&hadc1);
 8000cd2:	f107 0008 	add.w	r0, r7, #8
 8000cd6:	f001 fc01 	bl	80024dc <HAL_ADCEx_Calibration_Start>
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ce2:	b004      	add	sp, #16
 8000ce4:	4770      	bx	lr
	...

08000ce8 <ADC_GetValue>:

uint32_t ADC_GetValue(ADC_HandleTypeDef hadc1, uint32_t sensor_channel_id)
{
 8000ce8:	b084      	sub	sp, #16
 8000cea:	b580      	push	{r7, lr}
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	f107 0c08 	add.w	ip, r7, #8
 8000cf2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	adc_data_ready = 0;
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <ADC_GetValue+0x3c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	701a      	strb	r2, [r3, #0]

	HAL_ADC_Start_DMA(&hadc1, adc_data, NUMBER_OF_CONVERSTION);
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	490a      	ldr	r1, [pc, #40]	; (8000d28 <ADC_GetValue+0x40>)
 8000d00:	f107 0008 	add.w	r0, r7, #8
 8000d04:	f001 f910 	bl	8001f28 <HAL_ADC_Start_DMA>

	//espera conversão
	while(!adc_data_ready);
 8000d08:	bf00      	nop
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <ADC_GetValue+0x3c>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d0fb      	beq.n	8000d0a <ADC_GetValue+0x22>
	return adc_data[0];
 8000d12:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <ADC_GetValue+0x40>)
 8000d14:	681b      	ldr	r3, [r3, #0]
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d1e:	b004      	add	sp, #16
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	20000260 	.word	0x20000260
 8000d28:	20000298 	.word	0x20000298

08000d2c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
	adc_data_ready = 1;
 8000d34:	4b03      	ldr	r3, [pc, #12]	; (8000d44 <HAL_ADC_ConvCpltCallback+0x18>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	701a      	strb	r2, [r3, #0]
}
 8000d3a:	bf00      	nop
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bc80      	pop	{r7}
 8000d42:	4770      	bx	lr
 8000d44:	20000260 	.word	0x20000260

08000d48 <LCD_Send>:
 *
 * Aciona pino enable, espera 15ms, desaciona pino enable
 *
 * @retval Nenhum
 */
void LCD_Send() {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CTRL_PINS, EN, 1);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d52:	4807      	ldr	r0, [pc, #28]	; (8000d70 <LCD_Send+0x28>)
 8000d54:	f002 f8cb 	bl	8002eee <HAL_GPIO_WritePin>
	HAL_Delay(15);
 8000d58:	200f      	movs	r0, #15
 8000d5a:	f000 ffeb 	bl	8001d34 <HAL_Delay>
	HAL_GPIO_WritePin(CTRL_PINS, EN, 0);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d64:	4802      	ldr	r0, [pc, #8]	; (8000d70 <LCD_Send+0x28>)
 8000d66:	f002 f8c2 	bl	8002eee <HAL_GPIO_WritePin>
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40010c00 	.word	0x40010c00

08000d74 <LCD_Write>:
 *
 * @retval Nenhum
 * @param[in] data byte a ser enviado
 * @param[in] is_data 1 se for dado, 0 se for instrução
 */
void LCD_Write(uint8_t data, bool is_data) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	460a      	mov	r2, r1
 8000d7e:	71fb      	strb	r3, [r7, #7]
 8000d80:	4613      	mov	r3, r2
 8000d82:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(CTRL_PINS, RS, is_data);  //instrução / data
 8000d84:	79bb      	ldrb	r3, [r7, #6]
 8000d86:	461a      	mov	r2, r3
 8000d88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d8c:	4825      	ldr	r0, [pc, #148]	; (8000e24 <LCD_Write+0xb0>)
 8000d8e:	f002 f8ae 	bl	8002eee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CTRL_PINS, RW, 0);		//escrita
 8000d92:	2200      	movs	r2, #0
 8000d94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d98:	4822      	ldr	r0, [pc, #136]	; (8000e24 <LCD_Write+0xb0>)
 8000d9a:	f002 f8a8 	bl	8002eee <HAL_GPIO_WritePin>

	for (uint8_t i = 0; i < 4; i++) //nibble mais significativo
 8000d9e:	2300      	movs	r3, #0
 8000da0:	73fb      	strb	r3, [r7, #15]
 8000da2:	e017      	b.n	8000dd4 <LCD_Write+0x60>
			{
		HAL_GPIO_WritePin(DATA_PINS,  (uint16_t) FRST_PIN << i,
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000daa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dae:	b299      	uxth	r1, r3
				data & (1 << (i + 4)));
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
 8000db2:	3304      	adds	r3, #4
 8000db4:	2201      	movs	r2, #1
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	b25a      	sxtb	r2, r3
 8000dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	b25b      	sxtb	r3, r3
		HAL_GPIO_WritePin(DATA_PINS,  (uint16_t) FRST_PIN << i,
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	4816      	ldr	r0, [pc, #88]	; (8000e24 <LCD_Write+0xb0>)
 8000dca:	f002 f890 	bl	8002eee <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 4; i++) //nibble mais significativo
 8000dce:	7bfb      	ldrb	r3, [r7, #15]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	73fb      	strb	r3, [r7, #15]
 8000dd4:	7bfb      	ldrb	r3, [r7, #15]
 8000dd6:	2b03      	cmp	r3, #3
 8000dd8:	d9e4      	bls.n	8000da4 <LCD_Write+0x30>
		//00100111
	}

	LCD_Send();
 8000dda:	f7ff ffb5 	bl	8000d48 <LCD_Send>

	for (uint8_t i = 0; i < 4; i++) //nibble menos significativo
 8000dde:	2300      	movs	r3, #0
 8000de0:	73bb      	strb	r3, [r7, #14]
 8000de2:	e016      	b.n	8000e12 <LCD_Write+0x9e>
			{
		HAL_GPIO_WritePin(DATA_PINS, (uint16_t) FRST_PIN << i, data & (1 << i));
 8000de4:	7bbb      	ldrb	r3, [r7, #14]
 8000de6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dea:	fa02 f303 	lsl.w	r3, r2, r3
 8000dee:	b299      	uxth	r1, r3
 8000df0:	7bbb      	ldrb	r3, [r7, #14]
 8000df2:	2201      	movs	r2, #1
 8000df4:	fa02 f303 	lsl.w	r3, r2, r3
 8000df8:	b25a      	sxtb	r2, r3
 8000dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	b25b      	sxtb	r3, r3
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	461a      	mov	r2, r3
 8000e06:	4807      	ldr	r0, [pc, #28]	; (8000e24 <LCD_Write+0xb0>)
 8000e08:	f002 f871 	bl	8002eee <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 4; i++) //nibble menos significativo
 8000e0c:	7bbb      	ldrb	r3, [r7, #14]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	73bb      	strb	r3, [r7, #14]
 8000e12:	7bbb      	ldrb	r3, [r7, #14]
 8000e14:	2b03      	cmp	r3, #3
 8000e16:	d9e5      	bls.n	8000de4 <LCD_Write+0x70>
	}

	LCD_Send();
 8000e18:	f7ff ff96 	bl	8000d48 <LCD_Send>
}
 8000e1c:	bf00      	nop
 8000e1e:	3710      	adds	r7, #16
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40010c00 	.word	0x40010c00

08000e28 <LCD_Write_Buffer>:
 *
 *
 * @retval Nenhum
 * @param[in] *data string a ser enviado
 */
void LCD_Write_Buffer(uint8_t *data) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < *data!= '\0'; ++i) {
 8000e30:	2300      	movs	r3, #0
 8000e32:	73fb      	strb	r3, [r7, #15]
 8000e34:	e069      	b.n	8000f0a <LCD_Write_Buffer+0xe2>
		if(i == 17)
 8000e36:	7bfb      	ldrb	r3, [r7, #15]
 8000e38:	2b11      	cmp	r3, #17
 8000e3a:	d103      	bne.n	8000e44 <LCD_Write_Buffer+0x1c>
		{
			LCD_Write(0xC0, 0);
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	20c0      	movs	r0, #192	; 0xc0
 8000e40:	f7ff ff98 	bl	8000d74 <LCD_Write>
		}
		//caracter espciais
		switch (*data) {
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2bc3      	cmp	r3, #195	; 0xc3
 8000e4a:	d152      	bne.n	8000ef2 <LCD_Write_Buffer+0xca>
			case 195:
				data++;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	607b      	str	r3, [r7, #4]
				switch (*data) {
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	3ba1      	subs	r3, #161	; 0xa1
 8000e58:	2b14      	cmp	r3, #20
 8000e5a:	d846      	bhi.n	8000eea <LCD_Write_Buffer+0xc2>
 8000e5c:	a201      	add	r2, pc, #4	; (adr r2, 8000e64 <LCD_Write_Buffer+0x3c>)
 8000e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e62:	bf00      	nop
 8000e64:	08000eb9 	.word	0x08000eb9
 8000e68:	08000eeb 	.word	0x08000eeb
 8000e6c:	08000ed7 	.word	0x08000ed7
 8000e70:	08000eeb 	.word	0x08000eeb
 8000e74:	08000eeb 	.word	0x08000eeb
 8000e78:	08000eeb 	.word	0x08000eeb
 8000e7c:	08000ecd 	.word	0x08000ecd
 8000e80:	08000eeb 	.word	0x08000eeb
 8000e84:	08000ec3 	.word	0x08000ec3
 8000e88:	08000eeb 	.word	0x08000eeb
 8000e8c:	08000eeb 	.word	0x08000eeb
 8000e90:	08000eeb 	.word	0x08000eeb
 8000e94:	08000eeb 	.word	0x08000eeb
 8000e98:	08000eeb 	.word	0x08000eeb
 8000e9c:	08000eeb 	.word	0x08000eeb
 8000ea0:	08000eeb 	.word	0x08000eeb
 8000ea4:	08000eeb 	.word	0x08000eeb
 8000ea8:	08000eeb 	.word	0x08000eeb
 8000eac:	08000eeb 	.word	0x08000eeb
 8000eb0:	08000eeb 	.word	0x08000eeb
 8000eb4:	08000ee1 	.word	0x08000ee1
					case 161:
						LCD_Write(0, 1);
 8000eb8:	2101      	movs	r1, #1
 8000eba:	2000      	movs	r0, #0
 8000ebc:	f7ff ff5a 	bl	8000d74 <LCD_Write>
						break;
 8000ec0:	e013      	b.n	8000eea <LCD_Write_Buffer+0xc2>
					case 169:
						LCD_Write(1, 1);
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	f7ff ff55 	bl	8000d74 <LCD_Write>
						break;
 8000eca:	e00e      	b.n	8000eea <LCD_Write_Buffer+0xc2>
					case 167:
						LCD_Write(2, 1);
 8000ecc:	2101      	movs	r1, #1
 8000ece:	2002      	movs	r0, #2
 8000ed0:	f7ff ff50 	bl	8000d74 <LCD_Write>
						break;
 8000ed4:	e009      	b.n	8000eea <LCD_Write_Buffer+0xc2>
					case 163:
						LCD_Write(3, 1);
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	2003      	movs	r0, #3
 8000eda:	f7ff ff4b 	bl	8000d74 <LCD_Write>
						break;
 8000ede:	e004      	b.n	8000eea <LCD_Write_Buffer+0xc2>
					case 181:
						LCD_Write(4, 1);
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	2004      	movs	r0, #4
 8000ee4:	f7ff ff46 	bl	8000d74 <LCD_Write>
						break;
 8000ee8:	bf00      	nop
				}
				data++;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	3301      	adds	r3, #1
 8000eee:	607b      	str	r3, [r7, #4]
				break;
 8000ef0:	e008      	b.n	8000f04 <LCD_Write_Buffer+0xdc>
			default:
				LCD_Write(*data++, 1);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	1c5a      	adds	r2, r3, #1
 8000ef6:	607a      	str	r2, [r7, #4]
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	2101      	movs	r1, #1
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ff39 	bl	8000d74 <LCD_Write>
				break;
 8000f02:	bf00      	nop
	for (uint8_t i = 0; i < *data!= '\0'; ++i) {
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	3301      	adds	r3, #1
 8000f08:	73fb      	strb	r3, [r7, #15]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	7bfa      	ldrb	r2, [r7, #15]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d390      	bcc.n	8000e36 <LCD_Write_Buffer+0xe>
		}
	}
}
 8000f14:	bf00      	nop
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <LCD_Clear>:
/**
 * @brief limpa display e retorna cursor para primeira linha
 *
 * @retval Nenhum
 */
void LCD_Clear(){
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
	LCD_Write(0x01, 0);
 8000f20:	2100      	movs	r1, #0
 8000f22:	2001      	movs	r0, #1
 8000f24:	f7ff ff26 	bl	8000d74 <LCD_Write>
}
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <LCD_Seccond_Line>:
 * @brief Desloca o cursor para a posição inicial da segunda linha
 *
 * @retval Nenhum
 */
void LCD_Seccond_Line()
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
	LCD_Write(0xC0, 0);
 8000f30:	2100      	movs	r1, #0
 8000f32:	20c0      	movs	r0, #192	; 0xc0
 8000f34:	f7ff ff1e 	bl	8000d74 <LCD_Write>
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <LCD_Create_Custom_Char>:
 *
 * @retval Nenhum
 * @param[in] loc localização para escrever o caracter
 * @param[in] *c ponteiro para o vetor de 8 bytes do caracter
 */
void LCD_Create_Custom_Char(uint8_t loc, uint8_t *c) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	6039      	str	r1, [r7, #0]
 8000f46:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	if (loc < 8) {
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	2b07      	cmp	r3, #7
 8000f4c:	d819      	bhi.n	8000f82 <LCD_Create_Custom_Char+0x46>
		LCD_Write(0x40 + (loc * 8), 0); /* aponta para 0x40 + loc * 8 */
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	3308      	adds	r3, #8
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	00db      	lsls	r3, r3, #3
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2100      	movs	r1, #0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff ff0a 	bl	8000d74 <LCD_Write>
		for (i = 0; i < 8; i++) /* escreve 8 bytes de cada caracter */
 8000f60:	2300      	movs	r3, #0
 8000f62:	73fb      	strb	r3, [r7, #15]
 8000f64:	e00a      	b.n	8000f7c <LCD_Create_Custom_Char+0x40>
			LCD_Write(c[i], 1);
 8000f66:	7bfb      	ldrb	r3, [r7, #15]
 8000f68:	683a      	ldr	r2, [r7, #0]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2101      	movs	r1, #1
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff feff 	bl	8000d74 <LCD_Write>
		for (i = 0; i < 8; i++) /* escreve 8 bytes de cada caracter */
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	73fb      	strb	r3, [r7, #15]
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	2b07      	cmp	r3, #7
 8000f80:	d9f1      	bls.n	8000f66 <LCD_Create_Custom_Char+0x2a>
	}
}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
	...

08000f8c <LCD_Init_Custom_Characters>:
 *
 *	Define vetor de caracteres customizados e escreve na CGRAM
 *
 * @retval Nenhum
 */
void LCD_Init_Custom_Characters() {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08a      	sub	sp, #40	; 0x28
 8000f90:	af00      	add	r7, sp, #0
	uint8_t character1[8] = { 0x02, 0x04, 0x0E, 0x01, 0x0F, 0x11, 0x0F,
 8000f92:	4a21      	ldr	r2, [pc, #132]	; (8001018 <LCD_Init_Custom_Characters+0x8c>)
 8000f94:	f107 0320 	add.w	r3, r7, #32
 8000f98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f9c:	e883 0003 	stmia.w	r3, {r0, r1}
			0x00 };
	uint8_t character2[8] = { 0x02, 0x04, 0x0E, 0x11, 0x1F, 0x10, 0x0E,
 8000fa0:	4a1e      	ldr	r2, [pc, #120]	; (800101c <LCD_Init_Custom_Characters+0x90>)
 8000fa2:	f107 0318 	add.w	r3, r7, #24
 8000fa6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000faa:	e883 0003 	stmia.w	r3, {r0, r1}
			0x00 };
	uint8_t character3[8] = { 0x00, 0x0E, 0x10, 0x10, 0x11, 0x0E, 0x04,
 8000fae:	4a1c      	ldr	r2, [pc, #112]	; (8001020 <LCD_Init_Custom_Characters+0x94>)
 8000fb0:	f107 0310 	add.w	r3, r7, #16
 8000fb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fb8:	e883 0003 	stmia.w	r3, {r0, r1}
			0x00 };
	uint8_t character4[8] = { 0x1F, 0x00, 0x0E, 0x01, 0x0F, 0x11, 0x0F,
 8000fbc:	4a19      	ldr	r2, [pc, #100]	; (8001024 <LCD_Init_Custom_Characters+0x98>)
 8000fbe:	f107 0308 	add.w	r3, r7, #8
 8000fc2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fc6:	e883 0003 	stmia.w	r3, {r0, r1}
			0x00 };
	uint8_t character5[8] = { 0x1F, 0x00, 0x0E, 0x11, 0x11, 0x11, 0x0E,
 8000fca:	4a17      	ldr	r2, [pc, #92]	; (8001028 <LCD_Init_Custom_Characters+0x9c>)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fd2:	e883 0003 	stmia.w	r3, {r0, r1}
			0x00 };
	LCD_Create_Custom_Char(0, character1);
 8000fd6:	f107 0320 	add.w	r3, r7, #32
 8000fda:	4619      	mov	r1, r3
 8000fdc:	2000      	movs	r0, #0
 8000fde:	f7ff ffad 	bl	8000f3c <LCD_Create_Custom_Char>
	LCD_Create_Custom_Char(1, character2);
 8000fe2:	f107 0318 	add.w	r3, r7, #24
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f7ff ffa7 	bl	8000f3c <LCD_Create_Custom_Char>
	LCD_Create_Custom_Char(2, character3);
 8000fee:	f107 0310 	add.w	r3, r7, #16
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	2002      	movs	r0, #2
 8000ff6:	f7ff ffa1 	bl	8000f3c <LCD_Create_Custom_Char>
	LCD_Create_Custom_Char(3, character4);
 8000ffa:	f107 0308 	add.w	r3, r7, #8
 8000ffe:	4619      	mov	r1, r3
 8001000:	2003      	movs	r0, #3
 8001002:	f7ff ff9b 	bl	8000f3c <LCD_Create_Custom_Char>
	LCD_Create_Custom_Char(4, character5);
 8001006:	463b      	mov	r3, r7
 8001008:	4619      	mov	r1, r3
 800100a:	2004      	movs	r0, #4
 800100c:	f7ff ff96 	bl	8000f3c <LCD_Create_Custom_Char>
}
 8001010:	bf00      	nop
 8001012:	3728      	adds	r7, #40	; 0x28
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	08006aac 	.word	0x08006aac
 800101c:	08006ab4 	.word	0x08006ab4
 8001020:	08006abc 	.word	0x08006abc
 8001024:	08006ac4 	.word	0x08006ac4
 8001028:	08006acc 	.word	0x08006acc

0800102c <LCD_Init>:
 *	Escreve deslocando a mensagem para a esquerda
 *	Inicializa caracteres especiais
 *
 * @retval Nenhum
 */
void LCD_Init() {
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
	HAL_Delay(15);
 8001030:	200f      	movs	r0, #15
 8001032:	f000 fe7f 	bl	8001d34 <HAL_Delay>
	LCD_Write(0x03, 0); // 1
 8001036:	2100      	movs	r1, #0
 8001038:	2003      	movs	r0, #3
 800103a:	f7ff fe9b 	bl	8000d74 <LCD_Write>
	LCD_Write(0x03, 0); // 2
 800103e:	2100      	movs	r1, #0
 8001040:	2003      	movs	r0, #3
 8001042:	f7ff fe97 	bl	8000d74 <LCD_Write>
	LCD_Write(0x03, 0); // 3
 8001046:	2100      	movs	r1, #0
 8001048:	2003      	movs	r0, #3
 800104a:	f7ff fe93 	bl	8000d74 <LCD_Write>
	LCD_Write(0x02, 0); // 4
 800104e:	2100      	movs	r1, #0
 8001050:	2002      	movs	r0, #2
 8001052:	f7ff fe8f 	bl	8000d74 <LCD_Write>
	LCD_Write(0x02, 0); // 5
 8001056:	2100      	movs	r1, #0
 8001058:	2002      	movs	r0, #2
 800105a:	f7ff fe8b 	bl	8000d74 <LCD_Write>
	LCD_Write(0x08, 0); // 6
 800105e:	2100      	movs	r1, #0
 8001060:	2008      	movs	r0, #8
 8001062:	f7ff fe87 	bl	8000d74 <LCD_Write>
	LCD_Write(0x00, 0); // 7
 8001066:	2100      	movs	r1, #0
 8001068:	2000      	movs	r0, #0
 800106a:	f7ff fe83 	bl	8000d74 <LCD_Write>
	LCD_Write(0x08, 0); // 8
 800106e:	2100      	movs	r1, #0
 8001070:	2008      	movs	r0, #8
 8001072:	f7ff fe7f 	bl	8000d74 <LCD_Write>
	LCD_Write(0x00, 0); // 9
 8001076:	2100      	movs	r1, #0
 8001078:	2000      	movs	r0, #0
 800107a:	f7ff fe7b 	bl	8000d74 <LCD_Write>
	LCD_Write(0x01, 0); // 10
 800107e:	2100      	movs	r1, #0
 8001080:	2001      	movs	r0, #1
 8001082:	f7ff fe77 	bl	8000d74 <LCD_Write>
	LCD_Write(0x00, 0); // 11
 8001086:	2100      	movs	r1, #0
 8001088:	2000      	movs	r0, #0
 800108a:	f7ff fe73 	bl	8000d74 <LCD_Write>
	LCD_Write(0x01, 0); // 12
 800108e:	2100      	movs	r1, #0
 8001090:	2001      	movs	r0, #1
 8001092:	f7ff fe6f 	bl	8000d74 <LCD_Write>

	LCD_Write(0x28, 0); //2 linhas 5x7 (4 bits)
 8001096:	2100      	movs	r1, #0
 8001098:	2028      	movs	r0, #40	; 0x28
 800109a:	f7ff fe6b 	bl	8000d74 <LCD_Write>
	LCD_Write(0x0E, 0); //Display aceso c/ cursor fixo
 800109e:	2100      	movs	r1, #0
 80010a0:	200e      	movs	r0, #14
 80010a2:	f7ff fe67 	bl	8000d74 <LCD_Write>
	LCD_Write(0x06, 0); //Escreve deslocando a mensagem para a esquerda
 80010a6:	2100      	movs	r1, #0
 80010a8:	2006      	movs	r0, #6
 80010aa:	f7ff fe63 	bl	8000d74 <LCD_Write>

	LCD_Init_Custom_Characters();
 80010ae:	f7ff ff6d 	bl	8000f8c <LCD_Init_Custom_Characters>
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <CAPSULE_Verify_Insertion>:
 */

#include "capsule.h"

CAPSULE_Recipe_TypeDef CAPSULE_Verify_Insertion()
{
 80010b8:	b5b0      	push	{r4, r5, r7, lr}
 80010ba:	b0bc      	sub	sp, #240	; 0xf0
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	uint8_t bit_0 = HAL_GPIO_ReadPin(CAPSULE_BN1_PORT, CAPSULE_BN1_BIT_0);
 80010c0:	2108      	movs	r1, #8
 80010c2:	4861      	ldr	r0, [pc, #388]	; (8001248 <CAPSULE_Verify_Insertion+0x190>)
 80010c4:	f001 fefc 	bl	8002ec0 <HAL_GPIO_ReadPin>
 80010c8:	4603      	mov	r3, r0
 80010ca:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
	uint8_t bit_1 = HAL_GPIO_ReadPin(CAPSULE_BN1_PORT, CAPSULE_BN1_BIT_1);
 80010ce:	2110      	movs	r1, #16
 80010d0:	485d      	ldr	r0, [pc, #372]	; (8001248 <CAPSULE_Verify_Insertion+0x190>)
 80010d2:	f001 fef5 	bl	8002ec0 <HAL_GPIO_ReadPin>
 80010d6:	4603      	mov	r3, r0
 80010d8:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
	uint8_t bit_2 = HAL_GPIO_ReadPin(CAPSULE_BN1_PORT, CAPSULE_BN1_BIT_2);
 80010dc:	2120      	movs	r1, #32
 80010de:	485a      	ldr	r0, [pc, #360]	; (8001248 <CAPSULE_Verify_Insertion+0x190>)
 80010e0:	f001 feee 	bl	8002ec0 <HAL_GPIO_ReadPin>
 80010e4:	4603      	mov	r3, r0
 80010e6:	f887 30ed 	strb.w	r3, [r7, #237]	; 0xed

	//monta número que identifica capsula
	CAPSULE_Type capsule_type = bit_0 | (bit_1 << 1) | (bit_2 << 2);
 80010ea:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	b25a      	sxtb	r2, r3
 80010f2:	f997 30ef 	ldrsb.w	r3, [r7, #239]	; 0xef
 80010f6:	4313      	orrs	r3, r2
 80010f8:	b25a      	sxtb	r2, r3
 80010fa:	f897 30ed 	ldrb.w	r3, [r7, #237]	; 0xed
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	b25b      	sxtb	r3, r3
 8001102:	4313      	orrs	r3, r2
 8001104:	b25b      	sxtb	r3, r3
 8001106:	f887 30ec 	strb.w	r3, [r7, #236]	; 0xec

	CAPSULE_Recipe_TypeDef recipe;

	//inicializa receitas
	RECIPE_NONE_CAPSULE_TYPE_DATA(recipe_none);
 800110a:	4b50      	ldr	r3, [pc, #320]	; (800124c <CAPSULE_Verify_Insertion+0x194>)
 800110c:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8001110:	461d      	mov	r5, r3
 8001112:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001114:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001116:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800111a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	RECIPE_WATER_DATA(recipe_water);
 800111e:	4b4c      	ldr	r3, [pc, #304]	; (8001250 <CAPSULE_Verify_Insertion+0x198>)
 8001120:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8001124:	461d      	mov	r5, r3
 8001126:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001128:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800112a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800112e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	RECIPE_SPARKLINK_WATER_DATA(recipe_sparklink_water);
 8001132:	4b48      	ldr	r3, [pc, #288]	; (8001254 <CAPSULE_Verify_Insertion+0x19c>)
 8001134:	f107 046c 	add.w	r4, r7, #108	; 0x6c
 8001138:	461d      	mov	r5, r3
 800113a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800113c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800113e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001142:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	RECIPE_ICE_TEA_DATA(recipe_ice_tea);
 8001146:	4b44      	ldr	r3, [pc, #272]	; (8001258 <CAPSULE_Verify_Insertion+0x1a0>)
 8001148:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 800114c:	461d      	mov	r5, r3
 800114e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001150:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001152:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001156:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	RECIPE_HOT_TEA_DATA(recipe_hot_tea);
 800115a:	4b40      	ldr	r3, [pc, #256]	; (800125c <CAPSULE_Verify_Insertion+0x1a4>)
 800115c:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8001160:	461d      	mov	r5, r3
 8001162:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001164:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001166:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800116a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	RECIPE_SODA_DATA(recipe_soda);
 800116e:	4b3c      	ldr	r3, [pc, #240]	; (8001260 <CAPSULE_Verify_Insertion+0x1a8>)
 8001170:	f107 040c 	add.w	r4, r7, #12
 8001174:	461d      	mov	r5, r3
 8001176:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001178:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800117a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800117e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	switch (capsule_type) {
 8001182:	f897 30ec 	ldrb.w	r3, [r7, #236]	; 0xec
 8001186:	2b05      	cmp	r3, #5
 8001188:	d850      	bhi.n	800122c <CAPSULE_Verify_Insertion+0x174>
 800118a:	a201      	add	r2, pc, #4	; (adr r2, 8001190 <CAPSULE_Verify_Insertion+0xd8>)
 800118c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001190:	080011a9 	.word	0x080011a9
 8001194:	080011bf 	.word	0x080011bf
 8001198:	080011d5 	.word	0x080011d5
 800119c:	080011eb 	.word	0x080011eb
 80011a0:	08001201 	.word	0x08001201
 80011a4:	08001217 	.word	0x08001217
		case NONE_CAPSULE_TYPE:
			return recipe_none;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	461d      	mov	r5, r3
 80011ac:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 80011b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011b4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011b8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80011bc:	e040      	b.n	8001240 <CAPSULE_Verify_Insertion+0x188>
			break;
		case RECIPE_WATER:
				return recipe_water;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	461d      	mov	r5, r3
 80011c2:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80011c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011ca:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011ce:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80011d2:	e035      	b.n	8001240 <CAPSULE_Verify_Insertion+0x188>
				break;
		case RECIPE_SPARKLINK_WATER:
			return recipe_sparklink_water;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	461d      	mov	r5, r3
 80011d8:	f107 046c 	add.w	r4, r7, #108	; 0x6c
 80011dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011e0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011e4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80011e8:	e02a      	b.n	8001240 <CAPSULE_Verify_Insertion+0x188>
			break;
		case RECIPE_ICE_TEA:
				return recipe_ice_tea;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	461d      	mov	r5, r3
 80011ee:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80011f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011f6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011fa:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80011fe:	e01f      	b.n	8001240 <CAPSULE_Verify_Insertion+0x188>
				break;
		case RECIPE_HOT_TEA:
				return recipe_hot_tea;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	461d      	mov	r5, r3
 8001204:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8001208:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800120a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800120c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001210:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001214:	e014      	b.n	8001240 <CAPSULE_Verify_Insertion+0x188>
				break;
		case RECIPE_SODA:
				return recipe_soda;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	461d      	mov	r5, r3
 800121a:	f107 040c 	add.w	r4, r7, #12
 800121e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001220:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001222:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001226:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800122a:	e009      	b.n	8001240 <CAPSULE_Verify_Insertion+0x188>
				break;
		default:
			return recipe_none;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	461d      	mov	r5, r3
 8001230:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8001234:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001236:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001238:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800123c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
			break;
	}

}
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	37f0      	adds	r7, #240	; 0xf0
 8001244:	46bd      	mov	sp, r7
 8001246:	bdb0      	pop	{r4, r5, r7, pc}
 8001248:	40010c00 	.word	0x40010c00
 800124c:	08006ad4 	.word	0x08006ad4
 8001250:	08006af4 	.word	0x08006af4
 8001254:	08006b14 	.word	0x08006b14
 8001258:	08006b34 	.word	0x08006b34
 800125c:	08006b54 	.word	0x08006b54
 8001260:	08006b74 	.word	0x08006b74

08001264 <CONTROLLER_Get_IsReady>:
 */

#include "controller.h"

void CONTROLLER_Get_IsReady(ADC_HandleTypeDef hadc, uint32_t ref_sinal, uint8_t sensor_channel_id)
{
 8001264:	b084      	sub	sp, #16
 8001266:	b5b0      	push	{r4, r5, r7, lr}
 8001268:	b08e      	sub	sp, #56	; 0x38
 800126a:	af0a      	add	r7, sp, #40	; 0x28
 800126c:	f107 0420 	add.w	r4, r7, #32
 8001270:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int32_t sensor_signal = 0;
 8001274:	2300      	movs	r3, #0
 8001276:	60bb      	str	r3, [r7, #8]
	uint32_t sensor_temp = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	607b      	str	r3, [r7, #4]
	uint32_t error_signal = 1;
 800127c:	2301      	movs	r3, #1
 800127e:	60fb      	str	r3, [r7, #12]

	//continua aquecendo até erro ser zero
	while(error_signal > 0)
 8001280:	e01d      	b.n	80012be <CONTROLLER_Get_IsReady+0x5a>
	{
		sensor_signal = ADC_GetValue(hadc, sensor_channel_id);
 8001282:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001286:	9308      	str	r3, [sp, #32]
 8001288:	466d      	mov	r5, sp
 800128a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800128e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001290:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001292:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001296:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800129a:	f107 0320 	add.w	r3, r7, #32
 800129e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012a0:	f7ff fd22 	bl	8000ce8 <ADC_GetValue>
 80012a4:	60b8      	str	r0, [r7, #8]
		sensor_temp = UTILS_To_Temp(sensor_signal);
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f000 fc91 	bl	8001bd0 <UTILS_To_Temp>
 80012ae:	6078      	str	r0, [r7, #4]

		error_signal = ref_sinal - sensor_temp;
 80012b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	60fb      	str	r3, [r7, #12]

		HAL_Delay(50);
 80012b8:	2032      	movs	r0, #50	; 0x32
 80012ba:	f000 fd3b 	bl	8001d34 <HAL_Delay>
	while(error_signal > 0)
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d1de      	bne.n	8001282 <CONTROLLER_Get_IsReady+0x1e>
	}
	return;
 80012c4:	bf00      	nop
}
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80012ce:	b004      	add	sp, #16
 80012d0:	4770      	bx	lr
	...

080012d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012d6:	b0a3      	sub	sp, #140	; 0x8c
 80012d8:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012da:	f000 fcc9 	bl	8001c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012de:	f000 f877 	bl	80013d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012e2:	f000 f9a9 	bl	8001638 <MX_GPIO_Init>
  MX_DMA_Init();
 80012e6:	f000 f989 	bl	80015fc <MX_DMA_Init>
  MX_TIM2_Init();
 80012ea:	f000 f907 	bl	80014fc <MX_TIM2_Init>
  MX_ADC1_Init();
 80012ee:	f000 f8c7 	bl	8001480 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  //inicializa LCD em modo 4 bits
  LCD_Init();
 80012f2:	f7ff fe9b 	bl	800102c <LCD_Init>
  ADC_Init(hadc1);
 80012f6:	4e33      	ldr	r6, [pc, #204]	; (80013c4 <main+0xf0>)
 80012f8:	466d      	mov	r5, sp
 80012fa:	f106 0410 	add.w	r4, r6, #16
 80012fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001300:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001302:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001306:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800130a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800130e:	f7ff fcd9 	bl	8000cc4 <ADC_Init>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001312:	2100      	movs	r1, #0
 8001314:	482c      	ldr	r0, [pc, #176]	; (80013c8 <main+0xf4>)
 8001316:	f002 fc3d 	bl	8003b94 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  STATE current_state = STATE_SHOWING_CLOCK;
 800131a:	2300      	movs	r3, #0
 800131c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

//	  HAL_ADC_Start_DMA(&hadc1, adcData, NUMBER_OF_CONVERSTION);



	switch (current_state) {
 8001320:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001324:	2b00      	cmp	r3, #0
 8001326:	d002      	beq.n	800132e <main+0x5a>
 8001328:	2b01      	cmp	r3, #1
 800132a:	d009      	beq.n	8001340 <main+0x6c>
				current_state = STATE_SHOWING_CLOCK;
			}
			current_state = STATE_SHOWING_CLOCK;
			break;
		default:
			break;
 800132c:	e040      	b.n	80013b0 <main+0xdc>
			capsule = STATE_Show_Clock();
 800132e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001332:	4618      	mov	r0, r3
 8001334:	f000 fa04 	bl	8001740 <STATE_Show_Clock>
			current_state = STATE_STARTING_PROCESS;
 8001338:	2301      	movs	r3, #1
 800133a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			break;
 800133e:	e037      	b.n	80013b0 <main+0xdc>
			capsule = STATE_Starting_Process(capsule);
 8001340:	463e      	mov	r6, r7
 8001342:	466d      	mov	r5, sp
 8001344:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001348:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800134a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800134c:	6823      	ldr	r3, [r4, #0]
 800134e:	602b      	str	r3, [r5, #0]
 8001350:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001354:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001356:	4630      	mov	r0, r6
 8001358:	f000 fa3e 	bl	80017d8 <STATE_Starting_Process>
 800135c:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001360:	463d      	mov	r5, r7
 8001362:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001364:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001366:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800136a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			if(capsule.capsule_type != NONE_CAPSULE_TYPE)
 800136e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001372:	2b00      	cmp	r3, #0
 8001374:	d018      	beq.n	80013a8 <main+0xd4>
				STATE_Started_Process(capsule, hadc1);
 8001376:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <main+0xf0>)
 8001378:	ac04      	add	r4, sp, #16
 800137a:	461d      	mov	r5, r3
 800137c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800137e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001380:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001382:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001384:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001388:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800138c:	466c      	mov	r4, sp
 800138e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001392:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001394:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001398:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800139c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800139e:	f000 fa5f 	bl	8001860 <STATE_Started_Process>
				current_state = STATE_SHOWING_CLOCK;
 80013a2:	2300      	movs	r3, #0
 80013a4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			current_state = STATE_SHOWING_CLOCK;
 80013a8:	2300      	movs	r3, #0
 80013aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			break;
 80013ae:	bf00      	nop
	}
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80013b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013b4:	4805      	ldr	r0, [pc, #20]	; (80013cc <main+0xf8>)
 80013b6:	f001 fdb2 	bl	8002f1e <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 80013ba:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80013be:	f000 fcb9 	bl	8001d34 <HAL_Delay>
	switch (current_state) {
 80013c2:	e7ad      	b.n	8001320 <main+0x4c>
 80013c4:	2000029c 	.word	0x2000029c
 80013c8:	20000310 	.word	0x20000310
 80013cc:	40011000 	.word	0x40011000

080013d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b094      	sub	sp, #80	; 0x50
 80013d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013da:	2228      	movs	r2, #40	; 0x28
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f003 f9ea 	bl	80047b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001400:	2302      	movs	r3, #2
 8001402:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001404:	2301      	movs	r3, #1
 8001406:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001408:	2310      	movs	r3, #16
 800140a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800140c:	2302      	movs	r3, #2
 800140e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001410:	2300      	movs	r3, #0
 8001412:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001414:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001418:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800141a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800141e:	4618      	mov	r0, r3
 8001420:	f001 fd96 	bl	8002f50 <HAL_RCC_OscConfig>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800142a:	f000 f983 	bl	8001734 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800142e:	230f      	movs	r3, #15
 8001430:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001432:	2302      	movs	r3, #2
 8001434:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800143a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800143e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001440:	2300      	movs	r3, #0
 8001442:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	2102      	movs	r1, #2
 800144a:	4618      	mov	r0, r3
 800144c:	f002 f800 	bl	8003450 <HAL_RCC_ClockConfig>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001456:	f000 f96d 	bl	8001734 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800145a:	2302      	movs	r3, #2
 800145c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800145e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001462:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	4618      	mov	r0, r3
 8001468:	f002 f97a 	bl	8003760 <HAL_RCCEx_PeriphCLKConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001472:	f000 f95f 	bl	8001734 <Error_Handler>
  }
}
 8001476:	bf00      	nop
 8001478:	3750      	adds	r7, #80	; 0x50
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001490:	4b18      	ldr	r3, [pc, #96]	; (80014f4 <MX_ADC1_Init+0x74>)
 8001492:	4a19      	ldr	r2, [pc, #100]	; (80014f8 <MX_ADC1_Init+0x78>)
 8001494:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001496:	4b17      	ldr	r3, [pc, #92]	; (80014f4 <MX_ADC1_Init+0x74>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800149c:	4b15      	ldr	r3, [pc, #84]	; (80014f4 <MX_ADC1_Init+0x74>)
 800149e:	2200      	movs	r2, #0
 80014a0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a2:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <MX_ADC1_Init+0x74>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014a8:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <MX_ADC1_Init+0x74>)
 80014aa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80014ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014b0:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <MX_ADC1_Init+0x74>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80014b6:	4b0f      	ldr	r3, [pc, #60]	; (80014f4 <MX_ADC1_Init+0x74>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014bc:	480d      	ldr	r0, [pc, #52]	; (80014f4 <MX_ADC1_Init+0x74>)
 80014be:	f000 fc5b 	bl	8001d78 <HAL_ADC_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80014c8:	f000 f934 	bl	8001734 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80014cc:	2304      	movs	r3, #4
 80014ce:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014d0:	2301      	movs	r3, #1
 80014d2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80014d4:	2300      	movs	r3, #0
 80014d6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	4619      	mov	r1, r3
 80014dc:	4805      	ldr	r0, [pc, #20]	; (80014f4 <MX_ADC1_Init+0x74>)
 80014de:	f000 fe13 	bl	8002108 <HAL_ADC_ConfigChannel>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80014e8:	f000 f924 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014ec:	bf00      	nop
 80014ee:	3710      	adds	r7, #16
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	2000029c 	.word	0x2000029c
 80014f8:	40012400 	.word	0x40012400

080014fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08e      	sub	sp, #56	; 0x38
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001502:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001510:	f107 0320 	add.w	r3, r7, #32
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
 8001528:	615a      	str	r2, [r3, #20]
 800152a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800152c:	4b32      	ldr	r3, [pc, #200]	; (80015f8 <MX_TIM2_Init+0xfc>)
 800152e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001532:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001534:	4b30      	ldr	r3, [pc, #192]	; (80015f8 <MX_TIM2_Init+0xfc>)
 8001536:	2200      	movs	r2, #0
 8001538:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153a:	4b2f      	ldr	r3, [pc, #188]	; (80015f8 <MX_TIM2_Init+0xfc>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2667 - 1;
 8001540:	4b2d      	ldr	r3, [pc, #180]	; (80015f8 <MX_TIM2_Init+0xfc>)
 8001542:	f640 226a 	movw	r2, #2666	; 0xa6a
 8001546:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001548:	4b2b      	ldr	r3, [pc, #172]	; (80015f8 <MX_TIM2_Init+0xfc>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800154e:	4b2a      	ldr	r3, [pc, #168]	; (80015f8 <MX_TIM2_Init+0xfc>)
 8001550:	2280      	movs	r2, #128	; 0x80
 8001552:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001554:	4828      	ldr	r0, [pc, #160]	; (80015f8 <MX_TIM2_Init+0xfc>)
 8001556:	f002 fa75 	bl	8003a44 <HAL_TIM_Base_Init>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001560:	f000 f8e8 	bl	8001734 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001564:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001568:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800156a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800156e:	4619      	mov	r1, r3
 8001570:	4821      	ldr	r0, [pc, #132]	; (80015f8 <MX_TIM2_Init+0xfc>)
 8001572:	f002 fc6f 	bl	8003e54 <HAL_TIM_ConfigClockSource>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800157c:	f000 f8da 	bl	8001734 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001580:	481d      	ldr	r0, [pc, #116]	; (80015f8 <MX_TIM2_Init+0xfc>)
 8001582:	f002 faae 	bl	8003ae2 <HAL_TIM_PWM_Init>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800158c:	f000 f8d2 	bl	8001734 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001590:	2300      	movs	r3, #0
 8001592:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001594:	2300      	movs	r3, #0
 8001596:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001598:	f107 0320 	add.w	r3, r7, #32
 800159c:	4619      	mov	r1, r3
 800159e:	4816      	ldr	r0, [pc, #88]	; (80015f8 <MX_TIM2_Init+0xfc>)
 80015a0:	f002 ffb4 	bl	800450c <HAL_TIMEx_MasterConfigSynchronization>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80015aa:	f000 f8c3 	bl	8001734 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ae:	2360      	movs	r3, #96	; 0x60
 80015b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	2200      	movs	r2, #0
 80015c2:	4619      	mov	r1, r3
 80015c4:	480c      	ldr	r0, [pc, #48]	; (80015f8 <MX_TIM2_Init+0xfc>)
 80015c6:	f002 fb87 	bl	8003cd8 <HAL_TIM_PWM_ConfigChannel>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80015d0:	f000 f8b0 	bl	8001734 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015d4:	1d3b      	adds	r3, r7, #4
 80015d6:	2204      	movs	r2, #4
 80015d8:	4619      	mov	r1, r3
 80015da:	4807      	ldr	r0, [pc, #28]	; (80015f8 <MX_TIM2_Init+0xfc>)
 80015dc:	f002 fb7c 	bl	8003cd8 <HAL_TIM_PWM_ConfigChannel>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80015e6:	f000 f8a5 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015ea:	4803      	ldr	r0, [pc, #12]	; (80015f8 <MX_TIM2_Init+0xfc>)
 80015ec:	f000 fa30 	bl	8001a50 <HAL_TIM_MspPostInit>

}
 80015f0:	bf00      	nop
 80015f2:	3738      	adds	r7, #56	; 0x38
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20000310 	.word	0x20000310

080015fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <MX_DMA_Init+0x38>)
 8001604:	695b      	ldr	r3, [r3, #20]
 8001606:	4a0b      	ldr	r2, [pc, #44]	; (8001634 <MX_DMA_Init+0x38>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6153      	str	r3, [r2, #20]
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <MX_DMA_Init+0x38>)
 8001610:	695b      	ldr	r3, [r3, #20]
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	200b      	movs	r0, #11
 8001620:	f001 f8cf 	bl	80027c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001624:	200b      	movs	r0, #11
 8001626:	f001 f8e8 	bl	80027fa <HAL_NVIC_EnableIRQ>

}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40021000 	.word	0x40021000

08001638 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163e:	f107 0310 	add.w	r3, r7, #16
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800164c:	4b35      	ldr	r3, [pc, #212]	; (8001724 <MX_GPIO_Init+0xec>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	4a34      	ldr	r2, [pc, #208]	; (8001724 <MX_GPIO_Init+0xec>)
 8001652:	f043 0310 	orr.w	r3, r3, #16
 8001656:	6193      	str	r3, [r2, #24]
 8001658:	4b32      	ldr	r3, [pc, #200]	; (8001724 <MX_GPIO_Init+0xec>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	f003 0310 	and.w	r3, r3, #16
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001664:	4b2f      	ldr	r3, [pc, #188]	; (8001724 <MX_GPIO_Init+0xec>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	4a2e      	ldr	r2, [pc, #184]	; (8001724 <MX_GPIO_Init+0xec>)
 800166a:	f043 0304 	orr.w	r3, r3, #4
 800166e:	6193      	str	r3, [r2, #24]
 8001670:	4b2c      	ldr	r3, [pc, #176]	; (8001724 <MX_GPIO_Init+0xec>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	f003 0304 	and.w	r3, r3, #4
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167c:	4b29      	ldr	r3, [pc, #164]	; (8001724 <MX_GPIO_Init+0xec>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	4a28      	ldr	r2, [pc, #160]	; (8001724 <MX_GPIO_Init+0xec>)
 8001682:	f043 0308 	orr.w	r3, r3, #8
 8001686:	6193      	str	r3, [r2, #24]
 8001688:	4b26      	ldr	r3, [pc, #152]	; (8001724 <MX_GPIO_Init+0xec>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	f003 0308 	and.w	r3, r3, #8
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001694:	2200      	movs	r2, #0
 8001696:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800169a:	4823      	ldr	r0, [pc, #140]	; (8001728 <MX_GPIO_Init+0xf0>)
 800169c:	f001 fc27 	bl	8002eee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_RW_Pin|Display_EN_Pin|Display_D4_Pin|Display_D5_Pin
 80016a0:	2200      	movs	r2, #0
 80016a2:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 80016a6:	4821      	ldr	r0, [pc, #132]	; (800172c <MX_GPIO_Init+0xf4>)
 80016a8:	f001 fc21 	bl	8002eee <HAL_GPIO_WritePin>
                          |Display_D6_Pin|Display_D7_Pin|Display_RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	2301      	movs	r3, #1
 80016b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	2302      	movs	r3, #2
 80016bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016be:	f107 0310 	add.w	r3, r7, #16
 80016c2:	4619      	mov	r1, r3
 80016c4:	4818      	ldr	r0, [pc, #96]	; (8001728 <MX_GPIO_Init+0xf0>)
 80016c6:	f001 faa1 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_Cancelar_Pin Button_Decrease_Pin Button_Increase_Pin Button_Confirmar_Pin */
  GPIO_InitStruct.Pin = Button_Cancelar_Pin|Button_Decrease_Pin|Button_Increase_Pin|Button_Confirmar_Pin;
 80016ca:	f44f 53c3 	mov.w	r3, #6240	; 0x1860
 80016ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	4619      	mov	r1, r3
 80016de:	4814      	ldr	r0, [pc, #80]	; (8001730 <MX_GPIO_Init+0xf8>)
 80016e0:	f001 fa94 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : Display_RW_Pin Display_EN_Pin Display_D4_Pin Display_D5_Pin
                           Display_D6_Pin Display_D7_Pin Display_RS_Pin */
  GPIO_InitStruct.Pin = Display_RW_Pin|Display_EN_Pin|Display_D4_Pin|Display_D5_Pin
 80016e4:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 80016e8:	613b      	str	r3, [r7, #16]
                          |Display_D6_Pin|Display_D7_Pin|Display_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ea:	2301      	movs	r3, #1
 80016ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f2:	2302      	movs	r3, #2
 80016f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f6:	f107 0310 	add.w	r3, r7, #16
 80016fa:	4619      	mov	r1, r3
 80016fc:	480b      	ldr	r0, [pc, #44]	; (800172c <MX_GPIO_Init+0xf4>)
 80016fe:	f001 fa85 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : BN1_Bit_0_Pin BN1_bit_1_Pin BN1_bit_2_Pin Inserir_Capsula_Pin */
  GPIO_InitStruct.Pin = BN1_Bit_0_Pin|BN1_bit_1_Pin|BN1_bit_2_Pin|Inserir_Capsula_Pin;
 8001702:	f44f 739c 	mov.w	r3, #312	; 0x138
 8001706:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001710:	f107 0310 	add.w	r3, r7, #16
 8001714:	4619      	mov	r1, r3
 8001716:	4805      	ldr	r0, [pc, #20]	; (800172c <MX_GPIO_Init+0xf4>)
 8001718:	f001 fa78 	bl	8002c0c <HAL_GPIO_Init>

}
 800171c:	bf00      	nop
 800171e:	3720      	adds	r7, #32
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40021000 	.word	0x40021000
 8001728:	40011000 	.word	0x40011000
 800172c:	40010c00 	.word	0x40010c00
 8001730:	40010800 	.word	0x40010800

08001734 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr

08001740 <STATE_Show_Clock>:

#include "controller.h"
#include "states.h"

CAPSULE_Recipe_TypeDef STATE_Show_Clock()
{
 8001740:	b5b0      	push	{r4, r5, r7, lr}
 8001742:	b08e      	sub	sp, #56	; 0x38
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
	char hour[10];
	CAPSULE_Recipe_TypeDef capsule = {
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	2220      	movs	r2, #32
 800174e:	2100      	movs	r1, #0
 8001750:	4618      	mov	r0, r3
 8001752:	f003 f831 	bl	80047b8 <memset>
			.capsule_type = NONE_CAPSULE_TYPE,
	};
	uint8_t insert_button = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	while(1)
	{
		UTILS_get_Hour(hour);
 800175c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001760:	4618      	mov	r0, r3
 8001762:	f000 fa15 	bl	8001b90 <UTILS_get_Hour>
		LCD_Clear();
 8001766:	f7ff fbd9 	bl	8000f1c <LCD_Clear>
		LCD_Write_Buffer(hour);
 800176a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fb5a 	bl	8000e28 <LCD_Write_Buffer>

		insert_button = HAL_GPIO_ReadPin(CAPSULE_BN1_PORT, CAPSULE_INSERT_BUTTON);
 8001774:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001778:	4815      	ldr	r0, [pc, #84]	; (80017d0 <STATE_Show_Clock+0x90>)
 800177a:	f001 fba1 	bl	8002ec0 <HAL_GPIO_ReadPin>
 800177e:	4603      	mov	r3, r0
 8001780:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

		//se botão de inserir capsula for pressionado, verifica  qual é a receita
		if(insert_button)
 8001784:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001788:	2b00      	cmp	r3, #0
 800178a:	d004      	beq.n	8001796 <STATE_Show_Clock+0x56>
		{
			capsule = CAPSULE_Verify_Insertion();
 800178c:	f107 030c 	add.w	r3, r7, #12
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fc91 	bl	80010b8 <CAPSULE_Verify_Insertion>
		}

		//se tiver uma cápsula, retorna
		if(capsule.capsule_type != NONE_CAPSULE_TYPE ){
 8001796:	7b3b      	ldrb	r3, [r7, #12]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d00a      	beq.n	80017b2 <STATE_Show_Clock+0x72>

			return capsule;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	461d      	mov	r5, r3
 80017a0:	f107 040c 	add.w	r4, r7, #12
 80017a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80017ac:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80017b0:	e009      	b.n	80017c6 <STATE_Show_Clock+0x86>
		}
		HAL_Delay(300);
 80017b2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80017b6:	f000 fabd 	bl	8001d34 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80017ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017be:	4805      	ldr	r0, [pc, #20]	; (80017d4 <STATE_Show_Clock+0x94>)
 80017c0:	f001 fbad 	bl	8002f1e <HAL_GPIO_TogglePin>
		UTILS_get_Hour(hour);
 80017c4:	e7ca      	b.n	800175c <STATE_Show_Clock+0x1c>
	}
}
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	3738      	adds	r7, #56	; 0x38
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bdb0      	pop	{r4, r5, r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40010c00 	.word	0x40010c00
 80017d4:	40011000 	.word	0x40011000

080017d8 <STATE_Starting_Process>:


CAPSULE_Recipe_TypeDef STATE_Starting_Process(CAPSULE_Recipe_TypeDef capsule)
{
 80017d8:	b084      	sub	sp, #16
 80017da:	b5b0      	push	{r4, r5, r7, lr}
 80017dc:	b084      	sub	sp, #16
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80017e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t confirm_button = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	73fb      	strb	r3, [r7, #15]

	LCD_Clear();
 80017ee:	f7ff fb95 	bl	8000f1c <LCD_Clear>
	LCD_Write_Buffer(capsule.capsule_name);
 80017f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f6:	3302      	adds	r3, #2
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff fb15 	bl	8000e28 <LCD_Write_Buffer>
	LCD_Seccond_Line();
 80017fe:	f7ff fb95 	bl	8000f2c <LCD_Seccond_Line>
	LCD_Write_Buffer("S --> Iniciar.");
 8001802:	4814      	ldr	r0, [pc, #80]	; (8001854 <STATE_Starting_Process+0x7c>)
 8001804:	f7ff fb10 	bl	8000e28 <LCD_Write_Buffer>

	while(1)
	{

		confirm_button = HAL_GPIO_ReadPin(CAPSULE_BN1_PORT, CAPSULE_INSERT_BUTTON);
 8001808:	f44f 7180 	mov.w	r1, #256	; 0x100
 800180c:	4812      	ldr	r0, [pc, #72]	; (8001858 <STATE_Starting_Process+0x80>)
 800180e:	f001 fb57 	bl	8002ec0 <HAL_GPIO_ReadPin>
 8001812:	4603      	mov	r3, r0
 8001814:	73fb      	strb	r3, [r7, #15]

		if(confirm_button)
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d00a      	beq.n	8001832 <STATE_Starting_Process+0x5a>
		{
			return capsule;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	461d      	mov	r5, r3
 8001820:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001824:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001826:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001828:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800182c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001830:	e009      	b.n	8001846 <STATE_Starting_Process+0x6e>
		}

		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001832:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001836:	4809      	ldr	r0, [pc, #36]	; (800185c <STATE_Starting_Process+0x84>)
 8001838:	f001 fb71 	bl	8002f1e <HAL_GPIO_TogglePin>
		HAL_Delay(300);
 800183c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001840:	f000 fa78 	bl	8001d34 <HAL_Delay>
		confirm_button = HAL_GPIO_ReadPin(CAPSULE_BN1_PORT, CAPSULE_INSERT_BUTTON);
 8001844:	e7e0      	b.n	8001808 <STATE_Starting_Process+0x30>
	}
}
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001850:	b004      	add	sp, #16
 8001852:	4770      	bx	lr
 8001854:	08006b94 	.word	0x08006b94
 8001858:	40010c00 	.word	0x40010c00
 800185c:	40011000 	.word	0x40011000

08001860 <STATE_Started_Process>:

void STATE_Started_Process(CAPSULE_Recipe_TypeDef capsule, ADC_HandleTypeDef hadc)
{
 8001860:	b084      	sub	sp, #16
 8001862:	b5b0      	push	{r4, r5, r7, lr}
 8001864:	b08c      	sub	sp, #48	; 0x30
 8001866:	af0a      	add	r7, sp, #40	; 0x28
 8001868:	f107 0418 	add.w	r4, r7, #24
 800186c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LCD_Clear();
 8001870:	f7ff fb54 	bl	8000f1c <LCD_Clear>
	LCD_Write_Buffer("Iniciando...");
 8001874:	4817      	ldr	r0, [pc, #92]	; (80018d4 <STATE_Started_Process+0x74>)
 8001876:	f7ff fad7 	bl	8000e28 <LCD_Write_Buffer>
	HAL_Delay(1500);
 800187a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800187e:	f000 fa59 	bl	8001d34 <HAL_Delay>

	uint8_t confirm_button = 0;
 8001882:	2300      	movs	r3, #0
 8001884:	71fb      	strb	r3, [r7, #7]
	while(1)
	{
		LCD_Clear();
 8001886:	f7ff fb49 	bl	8000f1c <LCD_Clear>
		LCD_Write_Buffer("Aquecendo água.");
 800188a:	4813      	ldr	r0, [pc, #76]	; (80018d8 <STATE_Started_Process+0x78>)
 800188c:	f7ff facc 	bl	8000e28 <LCD_Write_Buffer>

		//se temperatura da água for igual a desejada, aciona válvula de saida de agua quente
		CONTROLLER_Get_IsReady(hadc, capsule.water_temp, 4);
 8001890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001892:	2204      	movs	r2, #4
 8001894:	9209      	str	r2, [sp, #36]	; 0x24
 8001896:	9308      	str	r3, [sp, #32]
 8001898:	466d      	mov	r5, sp
 800189a:	f107 0448 	add.w	r4, r7, #72	; 0x48
 800189e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018a2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018a6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80018aa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018b0:	f7ff fcd8 	bl	8001264 <CONTROLLER_Get_IsReady>

		LCD_Clear();
 80018b4:	f7ff fb32 	bl	8000f1c <LCD_Clear>
		LCD_Write_Buffer("Despejando água.");
 80018b8:	4808      	ldr	r0, [pc, #32]	; (80018dc <STATE_Started_Process+0x7c>)
 80018ba:	f7ff fab5 	bl	8000e28 <LCD_Write_Buffer>

		while(1){
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80018be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018c2:	4807      	ldr	r0, [pc, #28]	; (80018e0 <STATE_Started_Process+0x80>)
 80018c4:	f001 fb2b 	bl	8002f1e <HAL_GPIO_TogglePin>
			HAL_Delay(300);
 80018c8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80018cc:	f000 fa32 	bl	8001d34 <HAL_Delay>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80018d0:	e7f5      	b.n	80018be <STATE_Started_Process+0x5e>
 80018d2:	bf00      	nop
 80018d4:	08006ba4 	.word	0x08006ba4
 80018d8:	08006bb4 	.word	0x08006bb4
 80018dc:	08006bc8 	.word	0x08006bc8
 80018e0:	40011000 	.word	0x40011000

080018e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <HAL_MspInit+0x5c>)
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	4a14      	ldr	r2, [pc, #80]	; (8001940 <HAL_MspInit+0x5c>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	6193      	str	r3, [r2, #24]
 80018f6:	4b12      	ldr	r3, [pc, #72]	; (8001940 <HAL_MspInit+0x5c>)
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001902:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <HAL_MspInit+0x5c>)
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	4a0e      	ldr	r2, [pc, #56]	; (8001940 <HAL_MspInit+0x5c>)
 8001908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800190c:	61d3      	str	r3, [r2, #28]
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <HAL_MspInit+0x5c>)
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800191a:	4b0a      	ldr	r3, [pc, #40]	; (8001944 <HAL_MspInit+0x60>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	4a04      	ldr	r2, [pc, #16]	; (8001944 <HAL_MspInit+0x60>)
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001936:	bf00      	nop
 8001938:	3714      	adds	r7, #20
 800193a:	46bd      	mov	sp, r7
 800193c:	bc80      	pop	{r7}
 800193e:	4770      	bx	lr
 8001940:	40021000 	.word	0x40021000
 8001944:	40010000 	.word	0x40010000

08001948 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	f107 0310 	add.w	r3, r7, #16
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a28      	ldr	r2, [pc, #160]	; (8001a04 <HAL_ADC_MspInit+0xbc>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d149      	bne.n	80019fc <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001968:	4b27      	ldr	r3, [pc, #156]	; (8001a08 <HAL_ADC_MspInit+0xc0>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	4a26      	ldr	r2, [pc, #152]	; (8001a08 <HAL_ADC_MspInit+0xc0>)
 800196e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001972:	6193      	str	r3, [r2, #24]
 8001974:	4b24      	ldr	r3, [pc, #144]	; (8001a08 <HAL_ADC_MspInit+0xc0>)
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001980:	4b21      	ldr	r3, [pc, #132]	; (8001a08 <HAL_ADC_MspInit+0xc0>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	4a20      	ldr	r2, [pc, #128]	; (8001a08 <HAL_ADC_MspInit+0xc0>)
 8001986:	f043 0304 	orr.w	r3, r3, #4
 800198a:	6193      	str	r3, [r2, #24]
 800198c:	4b1e      	ldr	r3, [pc, #120]	; (8001a08 <HAL_ADC_MspInit+0xc0>)
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	f003 0304 	and.w	r3, r3, #4
 8001994:	60bb      	str	r3, [r7, #8]
 8001996:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC1_IN4_____T1_Pin;
 8001998:	2310      	movs	r3, #16
 800199a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800199c:	2303      	movs	r3, #3
 800199e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ADC1_IN4_____T1_GPIO_Port, &GPIO_InitStruct);
 80019a0:	f107 0310 	add.w	r3, r7, #16
 80019a4:	4619      	mov	r1, r3
 80019a6:	4819      	ldr	r0, [pc, #100]	; (8001a0c <HAL_ADC_MspInit+0xc4>)
 80019a8:	f001 f930 	bl	8002c0c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80019ac:	4b18      	ldr	r3, [pc, #96]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019ae:	4a19      	ldr	r2, [pc, #100]	; (8001a14 <HAL_ADC_MspInit+0xcc>)
 80019b0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019b2:	4b17      	ldr	r3, [pc, #92]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019b8:	4b15      	ldr	r3, [pc, #84]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019be:	4b14      	ldr	r3, [pc, #80]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019c0:	2280      	movs	r2, #128	; 0x80
 80019c2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019c4:	4b12      	ldr	r3, [pc, #72]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019ca:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80019cc:	4b10      	ldr	r3, [pc, #64]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019d2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019d4:	4b0e      	ldr	r3, [pc, #56]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019d6:	2220      	movs	r2, #32
 80019d8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019da:	4b0d      	ldr	r3, [pc, #52]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019dc:	2200      	movs	r2, #0
 80019de:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019e0:	480b      	ldr	r0, [pc, #44]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019e2:	f000 ff25 	bl	8002830 <HAL_DMA_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80019ec:	f7ff fea2 	bl	8001734 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019f4:	621a      	str	r2, [r3, #32]
 80019f6:	4a06      	ldr	r2, [pc, #24]	; (8001a10 <HAL_ADC_MspInit+0xc8>)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80019fc:	bf00      	nop
 80019fe:	3720      	adds	r7, #32
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40012400 	.word	0x40012400
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40010800 	.word	0x40010800
 8001a10:	200002cc 	.word	0x200002cc
 8001a14:	40020008 	.word	0x40020008

08001a18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a28:	d10b      	bne.n	8001a42 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a2a:	4b08      	ldr	r3, [pc, #32]	; (8001a4c <HAL_TIM_Base_MspInit+0x34>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	4a07      	ldr	r2, [pc, #28]	; (8001a4c <HAL_TIM_Base_MspInit+0x34>)
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	61d3      	str	r3, [r2, #28]
 8001a36:	4b05      	ldr	r3, [pc, #20]	; (8001a4c <HAL_TIM_Base_MspInit+0x34>)
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a42:	bf00      	nop
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr
 8001a4c:	40021000 	.word	0x40021000

08001a50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0310 	add.w	r3, r7, #16
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a6e:	d117      	bne.n	8001aa0 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a70:	4b0d      	ldr	r3, [pc, #52]	; (8001aa8 <HAL_TIM_MspPostInit+0x58>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	4a0c      	ldr	r2, [pc, #48]	; (8001aa8 <HAL_TIM_MspPostInit+0x58>)
 8001a76:	f043 0304 	orr.w	r3, r3, #4
 8001a7a:	6193      	str	r3, [r2, #24]
 8001a7c:	4b0a      	ldr	r3, [pc, #40]	; (8001aa8 <HAL_TIM_MspPostInit+0x58>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = TIM2_CH1_____R1_Pin|TIM2_CH2_____Y1_Pin;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a90:	2302      	movs	r3, #2
 8001a92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a94:	f107 0310 	add.w	r3, r7, #16
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4804      	ldr	r0, [pc, #16]	; (8001aac <HAL_TIM_MspPostInit+0x5c>)
 8001a9c:	f001 f8b6 	bl	8002c0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001aa0:	bf00      	nop
 8001aa2:	3720      	adds	r7, #32
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	40010800 	.word	0x40010800

08001ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr

08001abc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ac0:	e7fe      	b.n	8001ac0 <HardFault_Handler+0x4>

08001ac2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac6:	e7fe      	b.n	8001ac6 <MemManage_Handler+0x4>

08001ac8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001acc:	e7fe      	b.n	8001acc <BusFault_Handler+0x4>

08001ace <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ad2:	e7fe      	b.n	8001ad2 <UsageFault_Handler+0x4>

08001ad4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr

08001ae0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr

08001aec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr

08001af8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001afc:	f000 f8fe 	bl	8001cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b00:	bf00      	nop
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b08:	4802      	ldr	r0, [pc, #8]	; (8001b14 <DMA1_Channel1_IRQHandler+0x10>)
 8001b0a:	f000 ff4b 	bl	80029a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200002cc 	.word	0x200002cc

08001b18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b20:	4a14      	ldr	r2, [pc, #80]	; (8001b74 <_sbrk+0x5c>)
 8001b22:	4b15      	ldr	r3, [pc, #84]	; (8001b78 <_sbrk+0x60>)
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b2c:	4b13      	ldr	r3, [pc, #76]	; (8001b7c <_sbrk+0x64>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d102      	bne.n	8001b3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b34:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <_sbrk+0x64>)
 8001b36:	4a12      	ldr	r2, [pc, #72]	; (8001b80 <_sbrk+0x68>)
 8001b38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b3a:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <_sbrk+0x64>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d207      	bcs.n	8001b58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b48:	f002 fd3e 	bl	80045c8 <__errno>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	230c      	movs	r3, #12
 8001b50:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295
 8001b56:	e009      	b.n	8001b6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b58:	4b08      	ldr	r3, [pc, #32]	; (8001b7c <_sbrk+0x64>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b5e:	4b07      	ldr	r3, [pc, #28]	; (8001b7c <_sbrk+0x64>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4413      	add	r3, r2
 8001b66:	4a05      	ldr	r2, [pc, #20]	; (8001b7c <_sbrk+0x64>)
 8001b68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3718      	adds	r7, #24
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20005000 	.word	0x20005000
 8001b78:	00000400 	.word	0x00000400
 8001b7c:	20000268 	.word	0x20000268
 8001b80:	20000360 	.word	0x20000360

08001b84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr

08001b90 <UTILS_get_Hour>:
 */
#include "utils.h"
#include "ADC.h"

void UTILS_get_Hour(char* hour)
{
 8001b90:	b590      	push	{r4, r7, lr}
 8001b92:	b087      	sub	sp, #28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
	  struct tm *sTm;

	  time_t now = time (0);
 8001b98:	2000      	movs	r0, #0
 8001b9a:	f003 fce5 	bl	8005568 <time>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	460c      	mov	r4, r1
 8001ba2:	e9c7 3402 	strd	r3, r4, [r7, #8]
	  sTm = gmtime (&now);
 8001ba6:	f107 0308 	add.w	r3, r7, #8
 8001baa:	4618      	mov	r0, r3
 8001bac:	f002 fd12 	bl	80045d4 <gmtime>
 8001bb0:	6178      	str	r0, [r7, #20]

	  strftime (hour, 9, "%H:%M:%S", sTm);
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	4a04      	ldr	r2, [pc, #16]	; (8001bc8 <UTILS_get_Hour+0x38>)
 8001bb6:	2109      	movs	r1, #9
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f003 fc21 	bl	8005400 <strftime>
	  return;
 8001bbe:	bf00      	nop
}
 8001bc0:	371c      	adds	r7, #28
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd90      	pop	{r4, r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	08006bdc 	.word	0x08006bdc
 8001bcc:	00000000 	.word	0x00000000

08001bd0 <UTILS_To_Temp>:

uint32_t UTILS_To_Temp(uint32_t value_adc)
{
 8001bd0:	b590      	push	{r4, r7, lr}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
	//
//	float v25 = 4000;// When V25=1.41V at ref 3V3
//	float avgSlope = 5.0;// When avgSlope=5mV/C at ref 3V3
//	float temperature = ((value_adc - v25)/avgSlope)+25;
//	return (uint32_t)temperature;
	uint32_t temperature = (value_adc * ADC_SCALE) * 25;
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f7fe fc0d 	bl	80003f8 <__aeabi_ui2d>
 8001bde:	a30e      	add	r3, pc, #56	; (adr r3, 8001c18 <UTILS_To_Temp+0x48>)
 8001be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be4:	f7fe fc82 	bl	80004ec <__aeabi_dmul>
 8001be8:	4603      	mov	r3, r0
 8001bea:	460c      	mov	r4, r1
 8001bec:	4618      	mov	r0, r3
 8001bee:	4621      	mov	r1, r4
 8001bf0:	f04f 0200 	mov.w	r2, #0
 8001bf4:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <UTILS_To_Temp+0x50>)
 8001bf6:	f7fe fc79 	bl	80004ec <__aeabi_dmul>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	460c      	mov	r4, r1
 8001bfe:	4618      	mov	r0, r3
 8001c00:	4621      	mov	r1, r4
 8001c02:	f7fe fe85 	bl	8000910 <__aeabi_d2uiz>
 8001c06:	4603      	mov	r3, r0
 8001c08:	60fb      	str	r3, [r7, #12]
	return temperature;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd90      	pop	{r4, r7, pc}
 8001c14:	f3af 8000 	nop.w
 8001c18:	e734d9b4 	.word	0xe734d9b4
 8001c1c:	3f4a680c 	.word	0x3f4a680c
 8001c20:	40390000 	.word	0x40390000

08001c24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001c24:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001c26:	e003      	b.n	8001c30 <LoopCopyDataInit>

08001c28 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001c28:	4b0b      	ldr	r3, [pc, #44]	; (8001c58 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001c2a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001c2c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001c2e:	3104      	adds	r1, #4

08001c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001c30:	480a      	ldr	r0, [pc, #40]	; (8001c5c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001c32:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001c34:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001c36:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001c38:	d3f6      	bcc.n	8001c28 <CopyDataInit>
  ldr r2, =_sbss
 8001c3a:	4a0a      	ldr	r2, [pc, #40]	; (8001c64 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001c3c:	e002      	b.n	8001c44 <LoopFillZerobss>

08001c3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001c3e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001c40:	f842 3b04 	str.w	r3, [r2], #4

08001c44 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001c44:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001c46:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001c48:	d3f9      	bcc.n	8001c3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c4a:	f7ff ff9b 	bl	8001b84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c4e:	f002 fd7f 	bl	8004750 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c52:	f7ff fb3f 	bl	80012d4 <main>
  bx lr
 8001c56:	4770      	bx	lr
  ldr r3, =_sidata
 8001c58:	08007120 	.word	0x08007120
  ldr r0, =_sdata
 8001c5c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001c60:	20000244 	.word	0x20000244
  ldr r2, =_sbss
 8001c64:	20000244 	.word	0x20000244
  ldr r3, = _ebss
 8001c68:	20000360 	.word	0x20000360

08001c6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c6c:	e7fe      	b.n	8001c6c <ADC1_2_IRQHandler>
	...

08001c70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c74:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <HAL_Init+0x28>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a07      	ldr	r2, [pc, #28]	; (8001c98 <HAL_Init+0x28>)
 8001c7a:	f043 0310 	orr.w	r3, r3, #16
 8001c7e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c80:	2003      	movs	r0, #3
 8001c82:	f000 fd93 	bl	80027ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c86:	2000      	movs	r0, #0
 8001c88:	f000 f808 	bl	8001c9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c8c:	f7ff fe2a 	bl	80018e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40022000 	.word	0x40022000

08001c9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ca4:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <HAL_InitTick+0x54>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <HAL_InitTick+0x58>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4619      	mov	r1, r3
 8001cae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 fdab 	bl	8002816 <HAL_SYSTICK_Config>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e00e      	b.n	8001ce8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2b0f      	cmp	r3, #15
 8001cce:	d80a      	bhi.n	8001ce6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	6879      	ldr	r1, [r7, #4]
 8001cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd8:	f000 fd73 	bl	80027c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cdc:	4a06      	ldr	r2, [pc, #24]	; (8001cf8 <HAL_InitTick+0x5c>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	e000      	b.n	8001ce8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000004 	.word	0x20000004
 8001cf4:	2000000c 	.word	0x2000000c
 8001cf8:	20000008 	.word	0x20000008

08001cfc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d00:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <HAL_IncTick+0x1c>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	461a      	mov	r2, r3
 8001d06:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <HAL_IncTick+0x20>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	4a03      	ldr	r2, [pc, #12]	; (8001d1c <HAL_IncTick+0x20>)
 8001d0e:	6013      	str	r3, [r2, #0]
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr
 8001d18:	2000000c 	.word	0x2000000c
 8001d1c:	20000358 	.word	0x20000358

08001d20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  return uwTick;
 8001d24:	4b02      	ldr	r3, [pc, #8]	; (8001d30 <HAL_GetTick+0x10>)
 8001d26:	681b      	ldr	r3, [r3, #0]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	20000358 	.word	0x20000358

08001d34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d3c:	f7ff fff0 	bl	8001d20 <HAL_GetTick>
 8001d40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d4c:	d005      	beq.n	8001d5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d4e:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <HAL_Delay+0x40>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	461a      	mov	r2, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	4413      	add	r3, r2
 8001d58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d5a:	bf00      	nop
 8001d5c:	f7ff ffe0 	bl	8001d20 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d8f7      	bhi.n	8001d5c <HAL_Delay+0x28>
  {
  }
}
 8001d6c:	bf00      	nop
 8001d6e:	3710      	adds	r7, #16
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	2000000c 	.word	0x2000000c

08001d78 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d80:	2300      	movs	r3, #0
 8001d82:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d101      	bne.n	8001d9a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e0be      	b.n	8001f18 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d109      	bne.n	8001dbc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f7ff fdc6 	bl	8001948 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f000 faed 	bl	800239c <ADC_ConversionStop_Disable>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dca:	f003 0310 	and.w	r3, r3, #16
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f040 8099 	bne.w	8001f06 <HAL_ADC_Init+0x18e>
 8001dd4:	7dfb      	ldrb	r3, [r7, #23]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f040 8095 	bne.w	8001f06 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001de0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001de4:	f023 0302 	bic.w	r3, r3, #2
 8001de8:	f043 0202 	orr.w	r2, r3, #2
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001df8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	7b1b      	ldrb	r3, [r3, #12]
 8001dfe:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e00:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e02:	68ba      	ldr	r2, [r7, #8]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e10:	d003      	beq.n	8001e1a <HAL_ADC_Init+0xa2>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d102      	bne.n	8001e20 <HAL_ADC_Init+0xa8>
 8001e1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e1e:	e000      	b.n	8001e22 <HAL_ADC_Init+0xaa>
 8001e20:	2300      	movs	r3, #0
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	7d1b      	ldrb	r3, [r3, #20]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d119      	bne.n	8001e64 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	7b1b      	ldrb	r3, [r3, #12]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d109      	bne.n	8001e4c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	3b01      	subs	r3, #1
 8001e3e:	035a      	lsls	r2, r3, #13
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	e00b      	b.n	8001e64 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e50:	f043 0220 	orr.w	r2, r3, #32
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e5c:	f043 0201 	orr.w	r2, r3, #1
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	4b28      	ldr	r3, [pc, #160]	; (8001f20 <HAL_ADC_Init+0x1a8>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	6812      	ldr	r2, [r2, #0]
 8001e86:	68b9      	ldr	r1, [r7, #8]
 8001e88:	430b      	orrs	r3, r1
 8001e8a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e94:	d003      	beq.n	8001e9e <HAL_ADC_Init+0x126>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d104      	bne.n	8001ea8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	051b      	lsls	r3, r3, #20
 8001ea6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eae:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	689a      	ldr	r2, [r3, #8]
 8001ec2:	4b18      	ldr	r3, [pc, #96]	; (8001f24 <HAL_ADC_Init+0x1ac>)
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d10b      	bne.n	8001ee4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed6:	f023 0303 	bic.w	r3, r3, #3
 8001eda:	f043 0201 	orr.w	r2, r3, #1
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ee2:	e018      	b.n	8001f16 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee8:	f023 0312 	bic.w	r3, r3, #18
 8001eec:	f043 0210 	orr.w	r2, r3, #16
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef8:	f043 0201 	orr.w	r2, r3, #1
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f04:	e007      	b.n	8001f16 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0a:	f043 0210 	orr.w	r2, r3, #16
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f16:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3718      	adds	r7, #24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	ffe1f7fd 	.word	0xffe1f7fd
 8001f24:	ff1f0efe 	.word	0xff1f0efe

08001f28 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f34:	2300      	movs	r3, #0
 8001f36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a64      	ldr	r2, [pc, #400]	; (80020d0 <HAL_ADC_Start_DMA+0x1a8>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d004      	beq.n	8001f4c <HAL_ADC_Start_DMA+0x24>
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a63      	ldr	r2, [pc, #396]	; (80020d4 <HAL_ADC_Start_DMA+0x1ac>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d106      	bne.n	8001f5a <HAL_ADC_Start_DMA+0x32>
 8001f4c:	4b60      	ldr	r3, [pc, #384]	; (80020d0 <HAL_ADC_Start_DMA+0x1a8>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f040 80b3 	bne.w	80020c0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d101      	bne.n	8001f68 <HAL_ADC_Start_DMA+0x40>
 8001f64:	2302      	movs	r3, #2
 8001f66:	e0ae      	b.n	80020c6 <HAL_ADC_Start_DMA+0x19e>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f70:	68f8      	ldr	r0, [r7, #12]
 8001f72:	f000 f9c1 	bl	80022f8 <ADC_Enable>
 8001f76:	4603      	mov	r3, r0
 8001f78:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f7a:	7dfb      	ldrb	r3, [r7, #23]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f040 809a 	bne.w	80020b6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f86:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f8a:	f023 0301 	bic.w	r3, r3, #1
 8001f8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a4e      	ldr	r2, [pc, #312]	; (80020d4 <HAL_ADC_Start_DMA+0x1ac>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d105      	bne.n	8001fac <HAL_ADC_Start_DMA+0x84>
 8001fa0:	4b4b      	ldr	r3, [pc, #300]	; (80020d0 <HAL_ADC_Start_DMA+0x1a8>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d115      	bne.n	8001fd8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d026      	beq.n	8002014 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fd6:	e01d      	b.n	8002014 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fdc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a39      	ldr	r2, [pc, #228]	; (80020d0 <HAL_ADC_Start_DMA+0x1a8>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d004      	beq.n	8001ff8 <HAL_ADC_Start_DMA+0xd0>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a38      	ldr	r2, [pc, #224]	; (80020d4 <HAL_ADC_Start_DMA+0x1ac>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d10d      	bne.n	8002014 <HAL_ADC_Start_DMA+0xec>
 8001ff8:	4b35      	ldr	r3, [pc, #212]	; (80020d0 <HAL_ADC_Start_DMA+0x1a8>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002000:	2b00      	cmp	r3, #0
 8002002:	d007      	beq.n	8002014 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002008:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800200c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002018:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d006      	beq.n	800202e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002024:	f023 0206 	bic.w	r2, r3, #6
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	62da      	str	r2, [r3, #44]	; 0x2c
 800202c:	e002      	b.n	8002034 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2200      	movs	r2, #0
 8002032:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	4a25      	ldr	r2, [pc, #148]	; (80020d8 <HAL_ADC_Start_DMA+0x1b0>)
 8002042:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6a1b      	ldr	r3, [r3, #32]
 8002048:	4a24      	ldr	r2, [pc, #144]	; (80020dc <HAL_ADC_Start_DMA+0x1b4>)
 800204a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	4a23      	ldr	r2, [pc, #140]	; (80020e0 <HAL_ADC_Start_DMA+0x1b8>)
 8002052:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f06f 0202 	mvn.w	r2, #2
 800205c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800206c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6a18      	ldr	r0, [r3, #32]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	334c      	adds	r3, #76	; 0x4c
 8002078:	4619      	mov	r1, r3
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f000 fc31 	bl	80028e4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800208c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002090:	d108      	bne.n	80020a4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80020a0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80020a2:	e00f      	b.n	80020c4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	689a      	ldr	r2, [r3, #8]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80020b2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80020b4:	e006      	b.n	80020c4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80020be:	e001      	b.n	80020c4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40012400 	.word	0x40012400
 80020d4:	40012800 	.word	0x40012800
 80020d8:	08002411 	.word	0x08002411
 80020dc:	0800248d 	.word	0x0800248d
 80020e0:	080024a9 	.word	0x080024a9

080020e4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr

080020f6 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80020fe:	bf00      	nop
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	bc80      	pop	{r7}
 8002106:	4770      	bx	lr

08002108 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002112:	2300      	movs	r3, #0
 8002114:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002116:	2300      	movs	r3, #0
 8002118:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002120:	2b01      	cmp	r3, #1
 8002122:	d101      	bne.n	8002128 <HAL_ADC_ConfigChannel+0x20>
 8002124:	2302      	movs	r3, #2
 8002126:	e0dc      	b.n	80022e2 <HAL_ADC_ConfigChannel+0x1da>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2b06      	cmp	r3, #6
 8002136:	d81c      	bhi.n	8002172 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	3b05      	subs	r3, #5
 800214a:	221f      	movs	r2, #31
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43db      	mvns	r3, r3
 8002152:	4019      	ands	r1, r3
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	6818      	ldr	r0, [r3, #0]
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	4613      	mov	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	4413      	add	r3, r2
 8002162:	3b05      	subs	r3, #5
 8002164:	fa00 f203 	lsl.w	r2, r0, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	430a      	orrs	r2, r1
 800216e:	635a      	str	r2, [r3, #52]	; 0x34
 8002170:	e03c      	b.n	80021ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b0c      	cmp	r3, #12
 8002178:	d81c      	bhi.n	80021b4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	3b23      	subs	r3, #35	; 0x23
 800218c:	221f      	movs	r2, #31
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43db      	mvns	r3, r3
 8002194:	4019      	ands	r1, r3
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	6818      	ldr	r0, [r3, #0]
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685a      	ldr	r2, [r3, #4]
 800219e:	4613      	mov	r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	4413      	add	r3, r2
 80021a4:	3b23      	subs	r3, #35	; 0x23
 80021a6:	fa00 f203 	lsl.w	r2, r0, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	631a      	str	r2, [r3, #48]	; 0x30
 80021b2:	e01b      	b.n	80021ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685a      	ldr	r2, [r3, #4]
 80021be:	4613      	mov	r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	4413      	add	r3, r2
 80021c4:	3b41      	subs	r3, #65	; 0x41
 80021c6:	221f      	movs	r2, #31
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	4019      	ands	r1, r3
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	6818      	ldr	r0, [r3, #0]
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	4613      	mov	r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	4413      	add	r3, r2
 80021de:	3b41      	subs	r3, #65	; 0x41
 80021e0:	fa00 f203 	lsl.w	r2, r0, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	430a      	orrs	r2, r1
 80021ea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b09      	cmp	r3, #9
 80021f2:	d91c      	bls.n	800222e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68d9      	ldr	r1, [r3, #12]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	4613      	mov	r3, r2
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	4413      	add	r3, r2
 8002204:	3b1e      	subs	r3, #30
 8002206:	2207      	movs	r2, #7
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43db      	mvns	r3, r3
 800220e:	4019      	ands	r1, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	6898      	ldr	r0, [r3, #8]
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	4613      	mov	r3, r2
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	4413      	add	r3, r2
 800221e:	3b1e      	subs	r3, #30
 8002220:	fa00 f203 	lsl.w	r2, r0, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	430a      	orrs	r2, r1
 800222a:	60da      	str	r2, [r3, #12]
 800222c:	e019      	b.n	8002262 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	6919      	ldr	r1, [r3, #16]
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	4613      	mov	r3, r2
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	4413      	add	r3, r2
 800223e:	2207      	movs	r2, #7
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	4019      	ands	r1, r3
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	6898      	ldr	r0, [r3, #8]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	4613      	mov	r3, r2
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	4413      	add	r3, r2
 8002256:	fa00 f203 	lsl.w	r2, r0, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	430a      	orrs	r2, r1
 8002260:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2b10      	cmp	r3, #16
 8002268:	d003      	beq.n	8002272 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800226e:	2b11      	cmp	r3, #17
 8002270:	d132      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a1d      	ldr	r2, [pc, #116]	; (80022ec <HAL_ADC_ConfigChannel+0x1e4>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d125      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d126      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002298:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b10      	cmp	r3, #16
 80022a0:	d11a      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022a2:	4b13      	ldr	r3, [pc, #76]	; (80022f0 <HAL_ADC_ConfigChannel+0x1e8>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a13      	ldr	r2, [pc, #76]	; (80022f4 <HAL_ADC_ConfigChannel+0x1ec>)
 80022a8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ac:	0c9a      	lsrs	r2, r3, #18
 80022ae:	4613      	mov	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022b8:	e002      	b.n	80022c0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	3b01      	subs	r3, #1
 80022be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d1f9      	bne.n	80022ba <HAL_ADC_ConfigChannel+0x1b2>
 80022c6:	e007      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022cc:	f043 0220 	orr.w	r2, r3, #32
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr
 80022ec:	40012400 	.word	0x40012400
 80022f0:	20000004 	.word	0x20000004
 80022f4:	431bde83 	.word	0x431bde83

080022f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002300:	2300      	movs	r3, #0
 8002302:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002304:	2300      	movs	r3, #0
 8002306:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b01      	cmp	r3, #1
 8002314:	d039      	beq.n	800238a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f042 0201 	orr.w	r2, r2, #1
 8002324:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002326:	4b1b      	ldr	r3, [pc, #108]	; (8002394 <ADC_Enable+0x9c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a1b      	ldr	r2, [pc, #108]	; (8002398 <ADC_Enable+0xa0>)
 800232c:	fba2 2303 	umull	r2, r3, r2, r3
 8002330:	0c9b      	lsrs	r3, r3, #18
 8002332:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002334:	e002      	b.n	800233c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	3b01      	subs	r3, #1
 800233a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f9      	bne.n	8002336 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002342:	f7ff fced 	bl	8001d20 <HAL_GetTick>
 8002346:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002348:	e018      	b.n	800237c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800234a:	f7ff fce9 	bl	8001d20 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d911      	bls.n	800237c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800235c:	f043 0210 	orr.w	r2, r3, #16
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002368:	f043 0201 	orr.w	r2, r3, #1
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e007      	b.n	800238c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	2b01      	cmp	r3, #1
 8002388:	d1df      	bne.n	800234a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	3710      	adds	r7, #16
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	20000004 	.word	0x20000004
 8002398:	431bde83 	.word	0x431bde83

0800239c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d127      	bne.n	8002406 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f022 0201 	bic.w	r2, r2, #1
 80023c4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023c6:	f7ff fcab 	bl	8001d20 <HAL_GetTick>
 80023ca:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023cc:	e014      	b.n	80023f8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80023ce:	f7ff fca7 	bl	8001d20 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d90d      	bls.n	80023f8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e0:	f043 0210 	orr.w	r2, r3, #16
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ec:	f043 0201 	orr.w	r2, r3, #1
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e007      	b.n	8002408 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	2b01      	cmp	r3, #1
 8002404:	d0e3      	beq.n	80023ce <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002422:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002426:	2b00      	cmp	r3, #0
 8002428:	d127      	bne.n	800247a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800242e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002440:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002444:	d115      	bne.n	8002472 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800244a:	2b00      	cmp	r3, #0
 800244c:	d111      	bne.n	8002472 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002452:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d105      	bne.n	8002472 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800246a:	f043 0201 	orr.w	r2, r3, #1
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f7fe fc5a 	bl	8000d2c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002478:	e004      	b.n	8002484 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	4798      	blx	r3
}
 8002484:	bf00      	nop
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002498:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800249a:	68f8      	ldr	r0, [r7, #12]
 800249c:	f7ff fe22 	bl	80020e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024a0:	bf00      	nop
 80024a2:	3710      	adds	r7, #16
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b4:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c6:	f043 0204 	orr.w	r2, r3, #4
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80024ce:	68f8      	ldr	r0, [r7, #12]
 80024d0:	f7ff fe11 	bl	80020f6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024d4:	bf00      	nop
 80024d6:	3710      	adds	r7, #16
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80024dc:	b590      	push	{r4, r7, lr}
 80024de:	b087      	sub	sp, #28
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024e4:	2300      	movs	r3, #0
 80024e6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d101      	bne.n	80024fa <HAL_ADCEx_Calibration_Start+0x1e>
 80024f6:	2302      	movs	r3, #2
 80024f8:	e086      	b.n	8002608 <HAL_ADCEx_Calibration_Start+0x12c>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2201      	movs	r2, #1
 80024fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7ff ff4a 	bl	800239c <ADC_ConversionStop_Disable>
 8002508:	4603      	mov	r3, r0
 800250a:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800250c:	7dfb      	ldrb	r3, [r7, #23]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d175      	bne.n	80025fe <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002516:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800251a:	f023 0302 	bic.w	r3, r3, #2
 800251e:	f043 0202 	orr.w	r2, r3, #2
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002526:	4b3a      	ldr	r3, [pc, #232]	; (8002610 <HAL_ADCEx_Calibration_Start+0x134>)
 8002528:	681c      	ldr	r4, [r3, #0]
 800252a:	2002      	movs	r0, #2
 800252c:	f001 f9ce 	bl	80038cc <HAL_RCCEx_GetPeriphCLKFreq>
 8002530:	4603      	mov	r3, r0
 8002532:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002536:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002538:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800253a:	e002      	b.n	8002542 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	3b01      	subs	r3, #1
 8002540:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d1f9      	bne.n	800253c <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f7ff fed5 	bl	80022f8 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f042 0208 	orr.w	r2, r2, #8
 800255c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800255e:	f7ff fbdf 	bl	8001d20 <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002564:	e014      	b.n	8002590 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002566:	f7ff fbdb 	bl	8001d20 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b0a      	cmp	r3, #10
 8002572:	d90d      	bls.n	8002590 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002578:	f023 0312 	bic.w	r3, r3, #18
 800257c:	f043 0210 	orr.w	r2, r3, #16
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e03b      	b.n	8002608 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 0308 	and.w	r3, r3, #8
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1e3      	bne.n	8002566 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f042 0204 	orr.w	r2, r2, #4
 80025ac:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80025ae:	f7ff fbb7 	bl	8001d20 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80025b4:	e014      	b.n	80025e0 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80025b6:	f7ff fbb3 	bl	8001d20 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b0a      	cmp	r3, #10
 80025c2:	d90d      	bls.n	80025e0 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c8:	f023 0312 	bic.w	r3, r3, #18
 80025cc:	f043 0210 	orr.w	r2, r3, #16
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e013      	b.n	8002608 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 0304 	and.w	r3, r3, #4
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1e3      	bne.n	80025b6 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f2:	f023 0303 	bic.w	r3, r3, #3
 80025f6:	f043 0201 	orr.w	r2, r3, #1
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002606:	7dfb      	ldrb	r3, [r7, #23]
}
 8002608:	4618      	mov	r0, r3
 800260a:	371c      	adds	r7, #28
 800260c:	46bd      	mov	sp, r7
 800260e:	bd90      	pop	{r4, r7, pc}
 8002610:	20000004 	.word	0x20000004

08002614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f003 0307 	and.w	r3, r3, #7
 8002622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002624:	4b0c      	ldr	r3, [pc, #48]	; (8002658 <__NVIC_SetPriorityGrouping+0x44>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800262a:	68ba      	ldr	r2, [r7, #8]
 800262c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002630:	4013      	ands	r3, r2
 8002632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800263c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002646:	4a04      	ldr	r2, [pc, #16]	; (8002658 <__NVIC_SetPriorityGrouping+0x44>)
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	60d3      	str	r3, [r2, #12]
}
 800264c:	bf00      	nop
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002660:	4b04      	ldr	r3, [pc, #16]	; (8002674 <__NVIC_GetPriorityGrouping+0x18>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	0a1b      	lsrs	r3, r3, #8
 8002666:	f003 0307 	and.w	r3, r3, #7
}
 800266a:	4618      	mov	r0, r3
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	2b00      	cmp	r3, #0
 8002688:	db0b      	blt.n	80026a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800268a:	79fb      	ldrb	r3, [r7, #7]
 800268c:	f003 021f 	and.w	r2, r3, #31
 8002690:	4906      	ldr	r1, [pc, #24]	; (80026ac <__NVIC_EnableIRQ+0x34>)
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	095b      	lsrs	r3, r3, #5
 8002698:	2001      	movs	r0, #1
 800269a:	fa00 f202 	lsl.w	r2, r0, r2
 800269e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr
 80026ac:	e000e100 	.word	0xe000e100

080026b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	6039      	str	r1, [r7, #0]
 80026ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	db0a      	blt.n	80026da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	490c      	ldr	r1, [pc, #48]	; (80026fc <__NVIC_SetPriority+0x4c>)
 80026ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ce:	0112      	lsls	r2, r2, #4
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	440b      	add	r3, r1
 80026d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026d8:	e00a      	b.n	80026f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	4908      	ldr	r1, [pc, #32]	; (8002700 <__NVIC_SetPriority+0x50>)
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	f003 030f 	and.w	r3, r3, #15
 80026e6:	3b04      	subs	r3, #4
 80026e8:	0112      	lsls	r2, r2, #4
 80026ea:	b2d2      	uxtb	r2, r2
 80026ec:	440b      	add	r3, r1
 80026ee:	761a      	strb	r2, [r3, #24]
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bc80      	pop	{r7}
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	e000e100 	.word	0xe000e100
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002704:	b480      	push	{r7}
 8002706:	b089      	sub	sp, #36	; 0x24
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f1c3 0307 	rsb	r3, r3, #7
 800271e:	2b04      	cmp	r3, #4
 8002720:	bf28      	it	cs
 8002722:	2304      	movcs	r3, #4
 8002724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	3304      	adds	r3, #4
 800272a:	2b06      	cmp	r3, #6
 800272c:	d902      	bls.n	8002734 <NVIC_EncodePriority+0x30>
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	3b03      	subs	r3, #3
 8002732:	e000      	b.n	8002736 <NVIC_EncodePriority+0x32>
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002738:	f04f 32ff 	mov.w	r2, #4294967295
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43da      	mvns	r2, r3
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	401a      	ands	r2, r3
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800274c:	f04f 31ff 	mov.w	r1, #4294967295
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	fa01 f303 	lsl.w	r3, r1, r3
 8002756:	43d9      	mvns	r1, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800275c:	4313      	orrs	r3, r2
         );
}
 800275e:	4618      	mov	r0, r3
 8002760:	3724      	adds	r7, #36	; 0x24
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	3b01      	subs	r3, #1
 8002774:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002778:	d301      	bcc.n	800277e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800277a:	2301      	movs	r3, #1
 800277c:	e00f      	b.n	800279e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800277e:	4a0a      	ldr	r2, [pc, #40]	; (80027a8 <SysTick_Config+0x40>)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	3b01      	subs	r3, #1
 8002784:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002786:	210f      	movs	r1, #15
 8002788:	f04f 30ff 	mov.w	r0, #4294967295
 800278c:	f7ff ff90 	bl	80026b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002790:	4b05      	ldr	r3, [pc, #20]	; (80027a8 <SysTick_Config+0x40>)
 8002792:	2200      	movs	r2, #0
 8002794:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002796:	4b04      	ldr	r3, [pc, #16]	; (80027a8 <SysTick_Config+0x40>)
 8002798:	2207      	movs	r2, #7
 800279a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	e000e010 	.word	0xe000e010

080027ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f7ff ff2d 	bl	8002614 <__NVIC_SetPriorityGrouping>
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b086      	sub	sp, #24
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	4603      	mov	r3, r0
 80027ca:	60b9      	str	r1, [r7, #8]
 80027cc:	607a      	str	r2, [r7, #4]
 80027ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027d0:	2300      	movs	r3, #0
 80027d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027d4:	f7ff ff42 	bl	800265c <__NVIC_GetPriorityGrouping>
 80027d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	68b9      	ldr	r1, [r7, #8]
 80027de:	6978      	ldr	r0, [r7, #20]
 80027e0:	f7ff ff90 	bl	8002704 <NVIC_EncodePriority>
 80027e4:	4602      	mov	r2, r0
 80027e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ea:	4611      	mov	r1, r2
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff ff5f 	bl	80026b0 <__NVIC_SetPriority>
}
 80027f2:	bf00      	nop
 80027f4:	3718      	adds	r7, #24
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b082      	sub	sp, #8
 80027fe:	af00      	add	r7, sp, #0
 8002800:	4603      	mov	r3, r0
 8002802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff35 	bl	8002678 <__NVIC_EnableIRQ>
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7ff ffa2 	bl	8002768 <SysTick_Config>
 8002824:	4603      	mov	r3, r0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
	...

08002830 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002838:	2300      	movs	r3, #0
 800283a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e043      	b.n	80028ce <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	461a      	mov	r2, r3
 800284c:	4b22      	ldr	r3, [pc, #136]	; (80028d8 <HAL_DMA_Init+0xa8>)
 800284e:	4413      	add	r3, r2
 8002850:	4a22      	ldr	r2, [pc, #136]	; (80028dc <HAL_DMA_Init+0xac>)
 8002852:	fba2 2303 	umull	r2, r3, r2, r3
 8002856:	091b      	lsrs	r3, r3, #4
 8002858:	009a      	lsls	r2, r3, #2
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a1f      	ldr	r2, [pc, #124]	; (80028e0 <HAL_DMA_Init+0xb0>)
 8002862:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2202      	movs	r2, #2
 8002868:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800287a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800287e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002888:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002894:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69db      	ldr	r3, [r3, #28]
 80028a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028a8:	68fa      	ldr	r2, [r7, #12]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr
 80028d8:	bffdfff8 	.word	0xbffdfff8
 80028dc:	cccccccd 	.word	0xcccccccd
 80028e0:	40020000 	.word	0x40020000

080028e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b086      	sub	sp, #24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
 80028f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028f2:	2300      	movs	r3, #0
 80028f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d101      	bne.n	8002904 <HAL_DMA_Start_IT+0x20>
 8002900:	2302      	movs	r3, #2
 8002902:	e04a      	b.n	800299a <HAL_DMA_Start_IT+0xb6>
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002912:	2b01      	cmp	r3, #1
 8002914:	d13a      	bne.n	800298c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2202      	movs	r2, #2
 800291a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0201 	bic.w	r2, r2, #1
 8002932:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	68b9      	ldr	r1, [r7, #8]
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f000 f938 	bl	8002bb0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002944:	2b00      	cmp	r3, #0
 8002946:	d008      	beq.n	800295a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f042 020e 	orr.w	r2, r2, #14
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	e00f      	b.n	800297a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 0204 	bic.w	r2, r2, #4
 8002968:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f042 020a 	orr.w	r2, r2, #10
 8002978:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f042 0201 	orr.w	r2, r2, #1
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	e005      	b.n	8002998 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002994:	2302      	movs	r3, #2
 8002996:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002998:	7dfb      	ldrb	r3, [r7, #23]
}
 800299a:	4618      	mov	r0, r3
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
	...

080029a4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c0:	2204      	movs	r2, #4
 80029c2:	409a      	lsls	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d04f      	beq.n	8002a6c <HAL_DMA_IRQHandler+0xc8>
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	f003 0304 	and.w	r3, r3, #4
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d04a      	beq.n	8002a6c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0320 	and.w	r3, r3, #32
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d107      	bne.n	80029f4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0204 	bic.w	r2, r2, #4
 80029f2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a66      	ldr	r2, [pc, #408]	; (8002b94 <HAL_DMA_IRQHandler+0x1f0>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d029      	beq.n	8002a52 <HAL_DMA_IRQHandler+0xae>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a65      	ldr	r2, [pc, #404]	; (8002b98 <HAL_DMA_IRQHandler+0x1f4>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d022      	beq.n	8002a4e <HAL_DMA_IRQHandler+0xaa>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a63      	ldr	r2, [pc, #396]	; (8002b9c <HAL_DMA_IRQHandler+0x1f8>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d01a      	beq.n	8002a48 <HAL_DMA_IRQHandler+0xa4>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a62      	ldr	r2, [pc, #392]	; (8002ba0 <HAL_DMA_IRQHandler+0x1fc>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d012      	beq.n	8002a42 <HAL_DMA_IRQHandler+0x9e>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a60      	ldr	r2, [pc, #384]	; (8002ba4 <HAL_DMA_IRQHandler+0x200>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d00a      	beq.n	8002a3c <HAL_DMA_IRQHandler+0x98>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a5f      	ldr	r2, [pc, #380]	; (8002ba8 <HAL_DMA_IRQHandler+0x204>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d102      	bne.n	8002a36 <HAL_DMA_IRQHandler+0x92>
 8002a30:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a34:	e00e      	b.n	8002a54 <HAL_DMA_IRQHandler+0xb0>
 8002a36:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002a3a:	e00b      	b.n	8002a54 <HAL_DMA_IRQHandler+0xb0>
 8002a3c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002a40:	e008      	b.n	8002a54 <HAL_DMA_IRQHandler+0xb0>
 8002a42:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002a46:	e005      	b.n	8002a54 <HAL_DMA_IRQHandler+0xb0>
 8002a48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a4c:	e002      	b.n	8002a54 <HAL_DMA_IRQHandler+0xb0>
 8002a4e:	2340      	movs	r3, #64	; 0x40
 8002a50:	e000      	b.n	8002a54 <HAL_DMA_IRQHandler+0xb0>
 8002a52:	2304      	movs	r3, #4
 8002a54:	4a55      	ldr	r2, [pc, #340]	; (8002bac <HAL_DMA_IRQHandler+0x208>)
 8002a56:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 8094 	beq.w	8002b8a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002a6a:	e08e      	b.n	8002b8a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	2202      	movs	r2, #2
 8002a72:	409a      	lsls	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4013      	ands	r3, r2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d056      	beq.n	8002b2a <HAL_DMA_IRQHandler+0x186>
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d051      	beq.n	8002b2a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0320 	and.w	r3, r3, #32
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10b      	bne.n	8002aac <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f022 020a 	bic.w	r2, r2, #10
 8002aa2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a38      	ldr	r2, [pc, #224]	; (8002b94 <HAL_DMA_IRQHandler+0x1f0>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d029      	beq.n	8002b0a <HAL_DMA_IRQHandler+0x166>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a37      	ldr	r2, [pc, #220]	; (8002b98 <HAL_DMA_IRQHandler+0x1f4>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d022      	beq.n	8002b06 <HAL_DMA_IRQHandler+0x162>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a35      	ldr	r2, [pc, #212]	; (8002b9c <HAL_DMA_IRQHandler+0x1f8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d01a      	beq.n	8002b00 <HAL_DMA_IRQHandler+0x15c>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a34      	ldr	r2, [pc, #208]	; (8002ba0 <HAL_DMA_IRQHandler+0x1fc>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d012      	beq.n	8002afa <HAL_DMA_IRQHandler+0x156>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a32      	ldr	r2, [pc, #200]	; (8002ba4 <HAL_DMA_IRQHandler+0x200>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d00a      	beq.n	8002af4 <HAL_DMA_IRQHandler+0x150>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a31      	ldr	r2, [pc, #196]	; (8002ba8 <HAL_DMA_IRQHandler+0x204>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d102      	bne.n	8002aee <HAL_DMA_IRQHandler+0x14a>
 8002ae8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002aec:	e00e      	b.n	8002b0c <HAL_DMA_IRQHandler+0x168>
 8002aee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002af2:	e00b      	b.n	8002b0c <HAL_DMA_IRQHandler+0x168>
 8002af4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002af8:	e008      	b.n	8002b0c <HAL_DMA_IRQHandler+0x168>
 8002afa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002afe:	e005      	b.n	8002b0c <HAL_DMA_IRQHandler+0x168>
 8002b00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b04:	e002      	b.n	8002b0c <HAL_DMA_IRQHandler+0x168>
 8002b06:	2320      	movs	r3, #32
 8002b08:	e000      	b.n	8002b0c <HAL_DMA_IRQHandler+0x168>
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	4a27      	ldr	r2, [pc, #156]	; (8002bac <HAL_DMA_IRQHandler+0x208>)
 8002b0e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d034      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002b28:	e02f      	b.n	8002b8a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	2208      	movs	r2, #8
 8002b30:	409a      	lsls	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	4013      	ands	r3, r2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d028      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x1e8>
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	f003 0308 	and.w	r3, r3, #8
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d023      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 020e 	bic.w	r2, r2, #14
 8002b52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5c:	2101      	movs	r1, #1
 8002b5e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b62:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d004      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	4798      	blx	r3
    }
  }
  return;
 8002b8a:	bf00      	nop
 8002b8c:	bf00      	nop
}
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40020008 	.word	0x40020008
 8002b98:	4002001c 	.word	0x4002001c
 8002b9c:	40020030 	.word	0x40020030
 8002ba0:	40020044 	.word	0x40020044
 8002ba4:	40020058 	.word	0x40020058
 8002ba8:	4002006c 	.word	0x4002006c
 8002bac:	40020000 	.word	0x40020000

08002bb0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
 8002bbc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	fa01 f202 	lsl.w	r2, r1, r2
 8002bcc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	683a      	ldr	r2, [r7, #0]
 8002bd4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2b10      	cmp	r3, #16
 8002bdc:	d108      	bne.n	8002bf0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002bee:	e007      	b.n	8002c00 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68ba      	ldr	r2, [r7, #8]
 8002bf6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	60da      	str	r2, [r3, #12]
}
 8002c00:	bf00      	nop
 8002c02:	3714      	adds	r7, #20
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bc80      	pop	{r7}
 8002c08:	4770      	bx	lr
	...

08002c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b08b      	sub	sp, #44	; 0x2c
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c16:	2300      	movs	r3, #0
 8002c18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c1e:	e127      	b.n	8002e70 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c20:	2201      	movs	r2, #1
 8002c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	69fa      	ldr	r2, [r7, #28]
 8002c30:	4013      	ands	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	f040 8116 	bne.w	8002e6a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	2b12      	cmp	r3, #18
 8002c44:	d034      	beq.n	8002cb0 <HAL_GPIO_Init+0xa4>
 8002c46:	2b12      	cmp	r3, #18
 8002c48:	d80d      	bhi.n	8002c66 <HAL_GPIO_Init+0x5a>
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d02b      	beq.n	8002ca6 <HAL_GPIO_Init+0x9a>
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d804      	bhi.n	8002c5c <HAL_GPIO_Init+0x50>
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d031      	beq.n	8002cba <HAL_GPIO_Init+0xae>
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d01c      	beq.n	8002c94 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c5a:	e048      	b.n	8002cee <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002c5c:	2b03      	cmp	r3, #3
 8002c5e:	d043      	beq.n	8002ce8 <HAL_GPIO_Init+0xdc>
 8002c60:	2b11      	cmp	r3, #17
 8002c62:	d01b      	beq.n	8002c9c <HAL_GPIO_Init+0x90>
          break;
 8002c64:	e043      	b.n	8002cee <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002c66:	4a89      	ldr	r2, [pc, #548]	; (8002e8c <HAL_GPIO_Init+0x280>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d026      	beq.n	8002cba <HAL_GPIO_Init+0xae>
 8002c6c:	4a87      	ldr	r2, [pc, #540]	; (8002e8c <HAL_GPIO_Init+0x280>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d806      	bhi.n	8002c80 <HAL_GPIO_Init+0x74>
 8002c72:	4a87      	ldr	r2, [pc, #540]	; (8002e90 <HAL_GPIO_Init+0x284>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d020      	beq.n	8002cba <HAL_GPIO_Init+0xae>
 8002c78:	4a86      	ldr	r2, [pc, #536]	; (8002e94 <HAL_GPIO_Init+0x288>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d01d      	beq.n	8002cba <HAL_GPIO_Init+0xae>
          break;
 8002c7e:	e036      	b.n	8002cee <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002c80:	4a85      	ldr	r2, [pc, #532]	; (8002e98 <HAL_GPIO_Init+0x28c>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d019      	beq.n	8002cba <HAL_GPIO_Init+0xae>
 8002c86:	4a85      	ldr	r2, [pc, #532]	; (8002e9c <HAL_GPIO_Init+0x290>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d016      	beq.n	8002cba <HAL_GPIO_Init+0xae>
 8002c8c:	4a84      	ldr	r2, [pc, #528]	; (8002ea0 <HAL_GPIO_Init+0x294>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d013      	beq.n	8002cba <HAL_GPIO_Init+0xae>
          break;
 8002c92:	e02c      	b.n	8002cee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	623b      	str	r3, [r7, #32]
          break;
 8002c9a:	e028      	b.n	8002cee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	3304      	adds	r3, #4
 8002ca2:	623b      	str	r3, [r7, #32]
          break;
 8002ca4:	e023      	b.n	8002cee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	3308      	adds	r3, #8
 8002cac:	623b      	str	r3, [r7, #32]
          break;
 8002cae:	e01e      	b.n	8002cee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	330c      	adds	r3, #12
 8002cb6:	623b      	str	r3, [r7, #32]
          break;
 8002cb8:	e019      	b.n	8002cee <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d102      	bne.n	8002cc8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002cc2:	2304      	movs	r3, #4
 8002cc4:	623b      	str	r3, [r7, #32]
          break;
 8002cc6:	e012      	b.n	8002cee <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d105      	bne.n	8002cdc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cd0:	2308      	movs	r3, #8
 8002cd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69fa      	ldr	r2, [r7, #28]
 8002cd8:	611a      	str	r2, [r3, #16]
          break;
 8002cda:	e008      	b.n	8002cee <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cdc:	2308      	movs	r3, #8
 8002cde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	69fa      	ldr	r2, [r7, #28]
 8002ce4:	615a      	str	r2, [r3, #20]
          break;
 8002ce6:	e002      	b.n	8002cee <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	623b      	str	r3, [r7, #32]
          break;
 8002cec:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	2bff      	cmp	r3, #255	; 0xff
 8002cf2:	d801      	bhi.n	8002cf8 <HAL_GPIO_Init+0xec>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	e001      	b.n	8002cfc <HAL_GPIO_Init+0xf0>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3304      	adds	r3, #4
 8002cfc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	2bff      	cmp	r3, #255	; 0xff
 8002d02:	d802      	bhi.n	8002d0a <HAL_GPIO_Init+0xfe>
 8002d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	e002      	b.n	8002d10 <HAL_GPIO_Init+0x104>
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0c:	3b08      	subs	r3, #8
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	210f      	movs	r1, #15
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	401a      	ands	r2, r3
 8002d22:	6a39      	ldr	r1, [r7, #32]
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f000 8096 	beq.w	8002e6a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d3e:	4b59      	ldr	r3, [pc, #356]	; (8002ea4 <HAL_GPIO_Init+0x298>)
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	4a58      	ldr	r2, [pc, #352]	; (8002ea4 <HAL_GPIO_Init+0x298>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6193      	str	r3, [r2, #24]
 8002d4a:	4b56      	ldr	r3, [pc, #344]	; (8002ea4 <HAL_GPIO_Init+0x298>)
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	60bb      	str	r3, [r7, #8]
 8002d54:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d56:	4a54      	ldr	r2, [pc, #336]	; (8002ea8 <HAL_GPIO_Init+0x29c>)
 8002d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5a:	089b      	lsrs	r3, r3, #2
 8002d5c:	3302      	adds	r3, #2
 8002d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d62:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d66:	f003 0303 	and.w	r3, r3, #3
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	220f      	movs	r2, #15
 8002d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d72:	43db      	mvns	r3, r3
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	4013      	ands	r3, r2
 8002d78:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a4b      	ldr	r2, [pc, #300]	; (8002eac <HAL_GPIO_Init+0x2a0>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d013      	beq.n	8002daa <HAL_GPIO_Init+0x19e>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a4a      	ldr	r2, [pc, #296]	; (8002eb0 <HAL_GPIO_Init+0x2a4>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d00d      	beq.n	8002da6 <HAL_GPIO_Init+0x19a>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a49      	ldr	r2, [pc, #292]	; (8002eb4 <HAL_GPIO_Init+0x2a8>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d007      	beq.n	8002da2 <HAL_GPIO_Init+0x196>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a48      	ldr	r2, [pc, #288]	; (8002eb8 <HAL_GPIO_Init+0x2ac>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d101      	bne.n	8002d9e <HAL_GPIO_Init+0x192>
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e006      	b.n	8002dac <HAL_GPIO_Init+0x1a0>
 8002d9e:	2304      	movs	r3, #4
 8002da0:	e004      	b.n	8002dac <HAL_GPIO_Init+0x1a0>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e002      	b.n	8002dac <HAL_GPIO_Init+0x1a0>
 8002da6:	2301      	movs	r3, #1
 8002da8:	e000      	b.n	8002dac <HAL_GPIO_Init+0x1a0>
 8002daa:	2300      	movs	r3, #0
 8002dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dae:	f002 0203 	and.w	r2, r2, #3
 8002db2:	0092      	lsls	r2, r2, #2
 8002db4:	4093      	lsls	r3, r2
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002dbc:	493a      	ldr	r1, [pc, #232]	; (8002ea8 <HAL_GPIO_Init+0x29c>)
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc0:	089b      	lsrs	r3, r3, #2
 8002dc2:	3302      	adds	r3, #2
 8002dc4:	68fa      	ldr	r2, [r7, #12]
 8002dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d006      	beq.n	8002de4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002dd6:	4b39      	ldr	r3, [pc, #228]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	4938      	ldr	r1, [pc, #224]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	600b      	str	r3, [r1, #0]
 8002de2:	e006      	b.n	8002df2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002de4:	4b35      	ldr	r3, [pc, #212]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	43db      	mvns	r3, r3
 8002dec:	4933      	ldr	r1, [pc, #204]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002dee:	4013      	ands	r3, r2
 8002df0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d006      	beq.n	8002e0c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002dfe:	4b2f      	ldr	r3, [pc, #188]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	492e      	ldr	r1, [pc, #184]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	604b      	str	r3, [r1, #4]
 8002e0a:	e006      	b.n	8002e1a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e0c:	4b2b      	ldr	r3, [pc, #172]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	43db      	mvns	r3, r3
 8002e14:	4929      	ldr	r1, [pc, #164]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e16:	4013      	ands	r3, r2
 8002e18:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d006      	beq.n	8002e34 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e26:	4b25      	ldr	r3, [pc, #148]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	4924      	ldr	r1, [pc, #144]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	608b      	str	r3, [r1, #8]
 8002e32:	e006      	b.n	8002e42 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e34:	4b21      	ldr	r3, [pc, #132]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	43db      	mvns	r3, r3
 8002e3c:	491f      	ldr	r1, [pc, #124]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e3e:	4013      	ands	r3, r2
 8002e40:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d006      	beq.n	8002e5c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e4e:	4b1b      	ldr	r3, [pc, #108]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	491a      	ldr	r1, [pc, #104]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	60cb      	str	r3, [r1, #12]
 8002e5a:	e006      	b.n	8002e6a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e5c:	4b17      	ldr	r3, [pc, #92]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	43db      	mvns	r3, r3
 8002e64:	4915      	ldr	r1, [pc, #84]	; (8002ebc <HAL_GPIO_Init+0x2b0>)
 8002e66:	4013      	ands	r3, r2
 8002e68:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e76:	fa22 f303 	lsr.w	r3, r2, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	f47f aed0 	bne.w	8002c20 <HAL_GPIO_Init+0x14>
  }
}
 8002e80:	bf00      	nop
 8002e82:	372c      	adds	r7, #44	; 0x2c
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	10210000 	.word	0x10210000
 8002e90:	10110000 	.word	0x10110000
 8002e94:	10120000 	.word	0x10120000
 8002e98:	10310000 	.word	0x10310000
 8002e9c:	10320000 	.word	0x10320000
 8002ea0:	10220000 	.word	0x10220000
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	40010000 	.word	0x40010000
 8002eac:	40010800 	.word	0x40010800
 8002eb0:	40010c00 	.word	0x40010c00
 8002eb4:	40011000 	.word	0x40011000
 8002eb8:	40011400 	.word	0x40011400
 8002ebc:	40010400 	.word	0x40010400

08002ec0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	460b      	mov	r3, r1
 8002eca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	887b      	ldrh	r3, [r7, #2]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d002      	beq.n	8002ede <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	73fb      	strb	r3, [r7, #15]
 8002edc:	e001      	b.n	8002ee2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bc80      	pop	{r7}
 8002eec:	4770      	bx	lr

08002eee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002eee:	b480      	push	{r7}
 8002ef0:	b083      	sub	sp, #12
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
 8002ef6:	460b      	mov	r3, r1
 8002ef8:	807b      	strh	r3, [r7, #2]
 8002efa:	4613      	mov	r3, r2
 8002efc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002efe:	787b      	ldrb	r3, [r7, #1]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d003      	beq.n	8002f0c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f04:	887a      	ldrh	r2, [r7, #2]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f0a:	e003      	b.n	8002f14 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f0c:	887b      	ldrh	r3, [r7, #2]
 8002f0e:	041a      	lsls	r2, r3, #16
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	611a      	str	r2, [r3, #16]
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr

08002f1e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b085      	sub	sp, #20
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
 8002f26:	460b      	mov	r3, r1
 8002f28:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f30:	887a      	ldrh	r2, [r7, #2]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	4013      	ands	r3, r2
 8002f36:	041a      	lsls	r2, r3, #16
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	43d9      	mvns	r1, r3
 8002f3c:	887b      	ldrh	r3, [r7, #2]
 8002f3e:	400b      	ands	r3, r1
 8002f40:	431a      	orrs	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	611a      	str	r2, [r3, #16]
}
 8002f46:	bf00      	nop
 8002f48:	3714      	adds	r7, #20
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr

08002f50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b086      	sub	sp, #24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e26c      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 8087 	beq.w	800307e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f70:	4b92      	ldr	r3, [pc, #584]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f003 030c 	and.w	r3, r3, #12
 8002f78:	2b04      	cmp	r3, #4
 8002f7a:	d00c      	beq.n	8002f96 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f7c:	4b8f      	ldr	r3, [pc, #572]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f003 030c 	and.w	r3, r3, #12
 8002f84:	2b08      	cmp	r3, #8
 8002f86:	d112      	bne.n	8002fae <HAL_RCC_OscConfig+0x5e>
 8002f88:	4b8c      	ldr	r3, [pc, #560]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f94:	d10b      	bne.n	8002fae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f96:	4b89      	ldr	r3, [pc, #548]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d06c      	beq.n	800307c <HAL_RCC_OscConfig+0x12c>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d168      	bne.n	800307c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e246      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fb6:	d106      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x76>
 8002fb8:	4b80      	ldr	r3, [pc, #512]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a7f      	ldr	r2, [pc, #508]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002fbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fc2:	6013      	str	r3, [r2, #0]
 8002fc4:	e02e      	b.n	8003024 <HAL_RCC_OscConfig+0xd4>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10c      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x98>
 8002fce:	4b7b      	ldr	r3, [pc, #492]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a7a      	ldr	r2, [pc, #488]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002fd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fd8:	6013      	str	r3, [r2, #0]
 8002fda:	4b78      	ldr	r3, [pc, #480]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a77      	ldr	r2, [pc, #476]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fe4:	6013      	str	r3, [r2, #0]
 8002fe6:	e01d      	b.n	8003024 <HAL_RCC_OscConfig+0xd4>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ff0:	d10c      	bne.n	800300c <HAL_RCC_OscConfig+0xbc>
 8002ff2:	4b72      	ldr	r3, [pc, #456]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a71      	ldr	r2, [pc, #452]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ffc:	6013      	str	r3, [r2, #0]
 8002ffe:	4b6f      	ldr	r3, [pc, #444]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a6e      	ldr	r2, [pc, #440]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003004:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003008:	6013      	str	r3, [r2, #0]
 800300a:	e00b      	b.n	8003024 <HAL_RCC_OscConfig+0xd4>
 800300c:	4b6b      	ldr	r3, [pc, #428]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a6a      	ldr	r2, [pc, #424]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003016:	6013      	str	r3, [r2, #0]
 8003018:	4b68      	ldr	r3, [pc, #416]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a67      	ldr	r2, [pc, #412]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 800301e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003022:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d013      	beq.n	8003054 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302c:	f7fe fe78 	bl	8001d20 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003034:	f7fe fe74 	bl	8001d20 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b64      	cmp	r3, #100	; 0x64
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e1fa      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003046:	4b5d      	ldr	r3, [pc, #372]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0f0      	beq.n	8003034 <HAL_RCC_OscConfig+0xe4>
 8003052:	e014      	b.n	800307e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003054:	f7fe fe64 	bl	8001d20 <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305a:	e008      	b.n	800306e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800305c:	f7fe fe60 	bl	8001d20 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b64      	cmp	r3, #100	; 0x64
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e1e6      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800306e:	4b53      	ldr	r3, [pc, #332]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1f0      	bne.n	800305c <HAL_RCC_OscConfig+0x10c>
 800307a:	e000      	b.n	800307e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800307c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0302 	and.w	r3, r3, #2
 8003086:	2b00      	cmp	r3, #0
 8003088:	d063      	beq.n	8003152 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800308a:	4b4c      	ldr	r3, [pc, #304]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f003 030c 	and.w	r3, r3, #12
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00b      	beq.n	80030ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003096:	4b49      	ldr	r3, [pc, #292]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f003 030c 	and.w	r3, r3, #12
 800309e:	2b08      	cmp	r3, #8
 80030a0:	d11c      	bne.n	80030dc <HAL_RCC_OscConfig+0x18c>
 80030a2:	4b46      	ldr	r3, [pc, #280]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d116      	bne.n	80030dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ae:	4b43      	ldr	r3, [pc, #268]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d005      	beq.n	80030c6 <HAL_RCC_OscConfig+0x176>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d001      	beq.n	80030c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e1ba      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c6:	4b3d      	ldr	r3, [pc, #244]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	4939      	ldr	r1, [pc, #228]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030da:	e03a      	b.n	8003152 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	691b      	ldr	r3, [r3, #16]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d020      	beq.n	8003126 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030e4:	4b36      	ldr	r3, [pc, #216]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80030e6:	2201      	movs	r2, #1
 80030e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ea:	f7fe fe19 	bl	8001d20 <HAL_GetTick>
 80030ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f0:	e008      	b.n	8003104 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030f2:	f7fe fe15 	bl	8001d20 <HAL_GetTick>
 80030f6:	4602      	mov	r2, r0
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d901      	bls.n	8003104 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e19b      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003104:	4b2d      	ldr	r3, [pc, #180]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b00      	cmp	r3, #0
 800310e:	d0f0      	beq.n	80030f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003110:	4b2a      	ldr	r3, [pc, #168]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	695b      	ldr	r3, [r3, #20]
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	4927      	ldr	r1, [pc, #156]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003120:	4313      	orrs	r3, r2
 8003122:	600b      	str	r3, [r1, #0]
 8003124:	e015      	b.n	8003152 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003126:	4b26      	ldr	r3, [pc, #152]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312c:	f7fe fdf8 	bl	8001d20 <HAL_GetTick>
 8003130:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003132:	e008      	b.n	8003146 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003134:	f7fe fdf4 	bl	8001d20 <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b02      	cmp	r3, #2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e17a      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003146:	4b1d      	ldr	r3, [pc, #116]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1f0      	bne.n	8003134 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0308 	and.w	r3, r3, #8
 800315a:	2b00      	cmp	r3, #0
 800315c:	d03a      	beq.n	80031d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d019      	beq.n	800319a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003166:	4b17      	ldr	r3, [pc, #92]	; (80031c4 <HAL_RCC_OscConfig+0x274>)
 8003168:	2201      	movs	r2, #1
 800316a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800316c:	f7fe fdd8 	bl	8001d20 <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003174:	f7fe fdd4 	bl	8001d20 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e15a      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003186:	4b0d      	ldr	r3, [pc, #52]	; (80031bc <HAL_RCC_OscConfig+0x26c>)
 8003188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0f0      	beq.n	8003174 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003192:	2001      	movs	r0, #1
 8003194:	f000 fac6 	bl	8003724 <RCC_Delay>
 8003198:	e01c      	b.n	80031d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800319a:	4b0a      	ldr	r3, [pc, #40]	; (80031c4 <HAL_RCC_OscConfig+0x274>)
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a0:	f7fe fdbe 	bl	8001d20 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031a6:	e00f      	b.n	80031c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031a8:	f7fe fdba 	bl	8001d20 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d908      	bls.n	80031c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e140      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
 80031ba:	bf00      	nop
 80031bc:	40021000 	.word	0x40021000
 80031c0:	42420000 	.word	0x42420000
 80031c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c8:	4b9e      	ldr	r3, [pc, #632]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80031ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1e9      	bne.n	80031a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 80a6 	beq.w	800332e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031e2:	2300      	movs	r3, #0
 80031e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e6:	4b97      	ldr	r3, [pc, #604]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10d      	bne.n	800320e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f2:	4b94      	ldr	r3, [pc, #592]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	4a93      	ldr	r2, [pc, #588]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80031f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031fc:	61d3      	str	r3, [r2, #28]
 80031fe:	4b91      	ldr	r3, [pc, #580]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003200:	69db      	ldr	r3, [r3, #28]
 8003202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003206:	60bb      	str	r3, [r7, #8]
 8003208:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800320a:	2301      	movs	r3, #1
 800320c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800320e:	4b8e      	ldr	r3, [pc, #568]	; (8003448 <HAL_RCC_OscConfig+0x4f8>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003216:	2b00      	cmp	r3, #0
 8003218:	d118      	bne.n	800324c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800321a:	4b8b      	ldr	r3, [pc, #556]	; (8003448 <HAL_RCC_OscConfig+0x4f8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a8a      	ldr	r2, [pc, #552]	; (8003448 <HAL_RCC_OscConfig+0x4f8>)
 8003220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003224:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003226:	f7fe fd7b 	bl	8001d20 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800322e:	f7fe fd77 	bl	8001d20 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b64      	cmp	r3, #100	; 0x64
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e0fd      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003240:	4b81      	ldr	r3, [pc, #516]	; (8003448 <HAL_RCC_OscConfig+0x4f8>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	2b01      	cmp	r3, #1
 8003252:	d106      	bne.n	8003262 <HAL_RCC_OscConfig+0x312>
 8003254:	4b7b      	ldr	r3, [pc, #492]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	4a7a      	ldr	r2, [pc, #488]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 800325a:	f043 0301 	orr.w	r3, r3, #1
 800325e:	6213      	str	r3, [r2, #32]
 8003260:	e02d      	b.n	80032be <HAL_RCC_OscConfig+0x36e>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d10c      	bne.n	8003284 <HAL_RCC_OscConfig+0x334>
 800326a:	4b76      	ldr	r3, [pc, #472]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	4a75      	ldr	r2, [pc, #468]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003270:	f023 0301 	bic.w	r3, r3, #1
 8003274:	6213      	str	r3, [r2, #32]
 8003276:	4b73      	ldr	r3, [pc, #460]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	4a72      	ldr	r2, [pc, #456]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 800327c:	f023 0304 	bic.w	r3, r3, #4
 8003280:	6213      	str	r3, [r2, #32]
 8003282:	e01c      	b.n	80032be <HAL_RCC_OscConfig+0x36e>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	2b05      	cmp	r3, #5
 800328a:	d10c      	bne.n	80032a6 <HAL_RCC_OscConfig+0x356>
 800328c:	4b6d      	ldr	r3, [pc, #436]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	4a6c      	ldr	r2, [pc, #432]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003292:	f043 0304 	orr.w	r3, r3, #4
 8003296:	6213      	str	r3, [r2, #32]
 8003298:	4b6a      	ldr	r3, [pc, #424]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	4a69      	ldr	r2, [pc, #420]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 800329e:	f043 0301 	orr.w	r3, r3, #1
 80032a2:	6213      	str	r3, [r2, #32]
 80032a4:	e00b      	b.n	80032be <HAL_RCC_OscConfig+0x36e>
 80032a6:	4b67      	ldr	r3, [pc, #412]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	4a66      	ldr	r2, [pc, #408]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80032ac:	f023 0301 	bic.w	r3, r3, #1
 80032b0:	6213      	str	r3, [r2, #32]
 80032b2:	4b64      	ldr	r3, [pc, #400]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	4a63      	ldr	r2, [pc, #396]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80032b8:	f023 0304 	bic.w	r3, r3, #4
 80032bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d015      	beq.n	80032f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032c6:	f7fe fd2b 	bl	8001d20 <HAL_GetTick>
 80032ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032cc:	e00a      	b.n	80032e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ce:	f7fe fd27 	bl	8001d20 <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032dc:	4293      	cmp	r3, r2
 80032de:	d901      	bls.n	80032e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e0ab      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032e4:	4b57      	ldr	r3, [pc, #348]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d0ee      	beq.n	80032ce <HAL_RCC_OscConfig+0x37e>
 80032f0:	e014      	b.n	800331c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032f2:	f7fe fd15 	bl	8001d20 <HAL_GetTick>
 80032f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f8:	e00a      	b.n	8003310 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032fa:	f7fe fd11 	bl	8001d20 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	f241 3288 	movw	r2, #5000	; 0x1388
 8003308:	4293      	cmp	r3, r2
 800330a:	d901      	bls.n	8003310 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	e095      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003310:	4b4c      	ldr	r3, [pc, #304]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1ee      	bne.n	80032fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800331c:	7dfb      	ldrb	r3, [r7, #23]
 800331e:	2b01      	cmp	r3, #1
 8003320:	d105      	bne.n	800332e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003322:	4b48      	ldr	r3, [pc, #288]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	4a47      	ldr	r2, [pc, #284]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003328:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800332c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	2b00      	cmp	r3, #0
 8003334:	f000 8081 	beq.w	800343a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003338:	4b42      	ldr	r3, [pc, #264]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f003 030c 	and.w	r3, r3, #12
 8003340:	2b08      	cmp	r3, #8
 8003342:	d061      	beq.n	8003408 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	69db      	ldr	r3, [r3, #28]
 8003348:	2b02      	cmp	r3, #2
 800334a:	d146      	bne.n	80033da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800334c:	4b3f      	ldr	r3, [pc, #252]	; (800344c <HAL_RCC_OscConfig+0x4fc>)
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003352:	f7fe fce5 	bl	8001d20 <HAL_GetTick>
 8003356:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003358:	e008      	b.n	800336c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800335a:	f7fe fce1 	bl	8001d20 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d901      	bls.n	800336c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e067      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800336c:	4b35      	ldr	r3, [pc, #212]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1f0      	bne.n	800335a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003380:	d108      	bne.n	8003394 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003382:	4b30      	ldr	r3, [pc, #192]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	492d      	ldr	r1, [pc, #180]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003390:	4313      	orrs	r3, r2
 8003392:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003394:	4b2b      	ldr	r3, [pc, #172]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a19      	ldr	r1, [r3, #32]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a4:	430b      	orrs	r3, r1
 80033a6:	4927      	ldr	r1, [pc, #156]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033ac:	4b27      	ldr	r3, [pc, #156]	; (800344c <HAL_RCC_OscConfig+0x4fc>)
 80033ae:	2201      	movs	r2, #1
 80033b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b2:	f7fe fcb5 	bl	8001d20 <HAL_GetTick>
 80033b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033b8:	e008      	b.n	80033cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ba:	f7fe fcb1 	bl	8001d20 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e037      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033cc:	4b1d      	ldr	r3, [pc, #116]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0f0      	beq.n	80033ba <HAL_RCC_OscConfig+0x46a>
 80033d8:	e02f      	b.n	800343a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033da:	4b1c      	ldr	r3, [pc, #112]	; (800344c <HAL_RCC_OscConfig+0x4fc>)
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e0:	f7fe fc9e 	bl	8001d20 <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e8:	f7fe fc9a 	bl	8001d20 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e020      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033fa:	4b12      	ldr	r3, [pc, #72]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1f0      	bne.n	80033e8 <HAL_RCC_OscConfig+0x498>
 8003406:	e018      	b.n	800343a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	69db      	ldr	r3, [r3, #28]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d101      	bne.n	8003414 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e013      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003414:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <HAL_RCC_OscConfig+0x4f4>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	429a      	cmp	r2, r3
 8003426:	d106      	bne.n	8003436 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003432:	429a      	cmp	r2, r3
 8003434:	d001      	beq.n	800343a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e000      	b.n	800343c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3718      	adds	r7, #24
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40021000 	.word	0x40021000
 8003448:	40007000 	.word	0x40007000
 800344c:	42420060 	.word	0x42420060

08003450 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d101      	bne.n	8003464 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e0d0      	b.n	8003606 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003464:	4b6a      	ldr	r3, [pc, #424]	; (8003610 <HAL_RCC_ClockConfig+0x1c0>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	429a      	cmp	r2, r3
 8003470:	d910      	bls.n	8003494 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003472:	4b67      	ldr	r3, [pc, #412]	; (8003610 <HAL_RCC_ClockConfig+0x1c0>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f023 0207 	bic.w	r2, r3, #7
 800347a:	4965      	ldr	r1, [pc, #404]	; (8003610 <HAL_RCC_ClockConfig+0x1c0>)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	4313      	orrs	r3, r2
 8003480:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003482:	4b63      	ldr	r3, [pc, #396]	; (8003610 <HAL_RCC_ClockConfig+0x1c0>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	683a      	ldr	r2, [r7, #0]
 800348c:	429a      	cmp	r2, r3
 800348e:	d001      	beq.n	8003494 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e0b8      	b.n	8003606 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d020      	beq.n	80034e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d005      	beq.n	80034b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034ac:	4b59      	ldr	r3, [pc, #356]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	4a58      	ldr	r2, [pc, #352]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80034b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80034b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0308 	and.w	r3, r3, #8
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d005      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034c4:	4b53      	ldr	r3, [pc, #332]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	4a52      	ldr	r2, [pc, #328]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80034ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80034ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034d0:	4b50      	ldr	r3, [pc, #320]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	494d      	ldr	r1, [pc, #308]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d040      	beq.n	8003570 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d107      	bne.n	8003506 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f6:	4b47      	ldr	r3, [pc, #284]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d115      	bne.n	800352e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e07f      	b.n	8003606 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	2b02      	cmp	r3, #2
 800350c:	d107      	bne.n	800351e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800350e:	4b41      	ldr	r3, [pc, #260]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d109      	bne.n	800352e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e073      	b.n	8003606 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800351e:	4b3d      	ldr	r3, [pc, #244]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e06b      	b.n	8003606 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800352e:	4b39      	ldr	r3, [pc, #228]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f023 0203 	bic.w	r2, r3, #3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	4936      	ldr	r1, [pc, #216]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 800353c:	4313      	orrs	r3, r2
 800353e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003540:	f7fe fbee 	bl	8001d20 <HAL_GetTick>
 8003544:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003546:	e00a      	b.n	800355e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003548:	f7fe fbea 	bl	8001d20 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	f241 3288 	movw	r2, #5000	; 0x1388
 8003556:	4293      	cmp	r3, r2
 8003558:	d901      	bls.n	800355e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e053      	b.n	8003606 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800355e:	4b2d      	ldr	r3, [pc, #180]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f003 020c 	and.w	r2, r3, #12
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	429a      	cmp	r2, r3
 800356e:	d1eb      	bne.n	8003548 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003570:	4b27      	ldr	r3, [pc, #156]	; (8003610 <HAL_RCC_ClockConfig+0x1c0>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0307 	and.w	r3, r3, #7
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	429a      	cmp	r2, r3
 800357c:	d210      	bcs.n	80035a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800357e:	4b24      	ldr	r3, [pc, #144]	; (8003610 <HAL_RCC_ClockConfig+0x1c0>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f023 0207 	bic.w	r2, r3, #7
 8003586:	4922      	ldr	r1, [pc, #136]	; (8003610 <HAL_RCC_ClockConfig+0x1c0>)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	4313      	orrs	r3, r2
 800358c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800358e:	4b20      	ldr	r3, [pc, #128]	; (8003610 <HAL_RCC_ClockConfig+0x1c0>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0307 	and.w	r3, r3, #7
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	429a      	cmp	r2, r3
 800359a:	d001      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e032      	b.n	8003606 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d008      	beq.n	80035be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035ac:	4b19      	ldr	r3, [pc, #100]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	4916      	ldr	r1, [pc, #88]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d009      	beq.n	80035de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035ca:	4b12      	ldr	r3, [pc, #72]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	490e      	ldr	r1, [pc, #56]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035de:	f000 f821 	bl	8003624 <HAL_RCC_GetSysClockFreq>
 80035e2:	4601      	mov	r1, r0
 80035e4:	4b0b      	ldr	r3, [pc, #44]	; (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	091b      	lsrs	r3, r3, #4
 80035ea:	f003 030f 	and.w	r3, r3, #15
 80035ee:	4a0a      	ldr	r2, [pc, #40]	; (8003618 <HAL_RCC_ClockConfig+0x1c8>)
 80035f0:	5cd3      	ldrb	r3, [r2, r3]
 80035f2:	fa21 f303 	lsr.w	r3, r1, r3
 80035f6:	4a09      	ldr	r2, [pc, #36]	; (800361c <HAL_RCC_ClockConfig+0x1cc>)
 80035f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035fa:	4b09      	ldr	r3, [pc, #36]	; (8003620 <HAL_RCC_ClockConfig+0x1d0>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fe fb4c 	bl	8001c9c <HAL_InitTick>

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	40022000 	.word	0x40022000
 8003614:	40021000 	.word	0x40021000
 8003618:	08006c1c 	.word	0x08006c1c
 800361c:	20000004 	.word	0x20000004
 8003620:	20000008 	.word	0x20000008

08003624 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003624:	b490      	push	{r4, r7}
 8003626:	b08a      	sub	sp, #40	; 0x28
 8003628:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800362a:	4b2a      	ldr	r3, [pc, #168]	; (80036d4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800362c:	1d3c      	adds	r4, r7, #4
 800362e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003630:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003634:	4b28      	ldr	r3, [pc, #160]	; (80036d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003636:	881b      	ldrh	r3, [r3, #0]
 8003638:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800363a:	2300      	movs	r3, #0
 800363c:	61fb      	str	r3, [r7, #28]
 800363e:	2300      	movs	r3, #0
 8003640:	61bb      	str	r3, [r7, #24]
 8003642:	2300      	movs	r3, #0
 8003644:	627b      	str	r3, [r7, #36]	; 0x24
 8003646:	2300      	movs	r3, #0
 8003648:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800364a:	2300      	movs	r3, #0
 800364c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800364e:	4b23      	ldr	r3, [pc, #140]	; (80036dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	f003 030c 	and.w	r3, r3, #12
 800365a:	2b04      	cmp	r3, #4
 800365c:	d002      	beq.n	8003664 <HAL_RCC_GetSysClockFreq+0x40>
 800365e:	2b08      	cmp	r3, #8
 8003660:	d003      	beq.n	800366a <HAL_RCC_GetSysClockFreq+0x46>
 8003662:	e02d      	b.n	80036c0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003664:	4b1e      	ldr	r3, [pc, #120]	; (80036e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003666:	623b      	str	r3, [r7, #32]
      break;
 8003668:	e02d      	b.n	80036c6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	0c9b      	lsrs	r3, r3, #18
 800366e:	f003 030f 	and.w	r3, r3, #15
 8003672:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003676:	4413      	add	r3, r2
 8003678:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800367c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d013      	beq.n	80036b0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003688:	4b14      	ldr	r3, [pc, #80]	; (80036dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	0c5b      	lsrs	r3, r3, #17
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003696:	4413      	add	r3, r2
 8003698:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800369c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	4a0f      	ldr	r2, [pc, #60]	; (80036e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80036a2:	fb02 f203 	mul.w	r2, r2, r3
 80036a6:	69bb      	ldr	r3, [r7, #24]
 80036a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ac:	627b      	str	r3, [r7, #36]	; 0x24
 80036ae:	e004      	b.n	80036ba <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	4a0c      	ldr	r2, [pc, #48]	; (80036e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80036b4:	fb02 f303 	mul.w	r3, r2, r3
 80036b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80036ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036bc:	623b      	str	r3, [r7, #32]
      break;
 80036be:	e002      	b.n	80036c6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036c0:	4b07      	ldr	r3, [pc, #28]	; (80036e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80036c2:	623b      	str	r3, [r7, #32]
      break;
 80036c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036c6:	6a3b      	ldr	r3, [r7, #32]
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3728      	adds	r7, #40	; 0x28
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bc90      	pop	{r4, r7}
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	08006be8 	.word	0x08006be8
 80036d8:	08006bf8 	.word	0x08006bf8
 80036dc:	40021000 	.word	0x40021000
 80036e0:	007a1200 	.word	0x007a1200
 80036e4:	003d0900 	.word	0x003d0900

080036e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036ec:	4b02      	ldr	r3, [pc, #8]	; (80036f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80036ee:	681b      	ldr	r3, [r3, #0]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc80      	pop	{r7}
 80036f6:	4770      	bx	lr
 80036f8:	20000004 	.word	0x20000004

080036fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003700:	f7ff fff2 	bl	80036e8 <HAL_RCC_GetHCLKFreq>
 8003704:	4601      	mov	r1, r0
 8003706:	4b05      	ldr	r3, [pc, #20]	; (800371c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	0adb      	lsrs	r3, r3, #11
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	4a03      	ldr	r2, [pc, #12]	; (8003720 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003712:	5cd3      	ldrb	r3, [r2, r3]
 8003714:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003718:	4618      	mov	r0, r3
 800371a:	bd80      	pop	{r7, pc}
 800371c:	40021000 	.word	0x40021000
 8003720:	08006c2c 	.word	0x08006c2c

08003724 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800372c:	4b0a      	ldr	r3, [pc, #40]	; (8003758 <RCC_Delay+0x34>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a0a      	ldr	r2, [pc, #40]	; (800375c <RCC_Delay+0x38>)
 8003732:	fba2 2303 	umull	r2, r3, r2, r3
 8003736:	0a5b      	lsrs	r3, r3, #9
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	fb02 f303 	mul.w	r3, r2, r3
 800373e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003740:	bf00      	nop
  }
  while (Delay --);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	1e5a      	subs	r2, r3, #1
 8003746:	60fa      	str	r2, [r7, #12]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1f9      	bne.n	8003740 <RCC_Delay+0x1c>
}
 800374c:	bf00      	nop
 800374e:	3714      	adds	r7, #20
 8003750:	46bd      	mov	sp, r7
 8003752:	bc80      	pop	{r7}
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	20000004 	.word	0x20000004
 800375c:	10624dd3 	.word	0x10624dd3

08003760 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	613b      	str	r3, [r7, #16]
 800376c:	2300      	movs	r3, #0
 800376e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0301 	and.w	r3, r3, #1
 8003778:	2b00      	cmp	r3, #0
 800377a:	d07d      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800377c:	2300      	movs	r3, #0
 800377e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003780:	4b4f      	ldr	r3, [pc, #316]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003782:	69db      	ldr	r3, [r3, #28]
 8003784:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d10d      	bne.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800378c:	4b4c      	ldr	r3, [pc, #304]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800378e:	69db      	ldr	r3, [r3, #28]
 8003790:	4a4b      	ldr	r2, [pc, #300]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003792:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003796:	61d3      	str	r3, [r2, #28]
 8003798:	4b49      	ldr	r3, [pc, #292]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800379a:	69db      	ldr	r3, [r3, #28]
 800379c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037a0:	60bb      	str	r3, [r7, #8]
 80037a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037a4:	2301      	movs	r3, #1
 80037a6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a8:	4b46      	ldr	r3, [pc, #280]	; (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d118      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037b4:	4b43      	ldr	r3, [pc, #268]	; (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a42      	ldr	r2, [pc, #264]	; (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037c0:	f7fe faae 	bl	8001d20 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c6:	e008      	b.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037c8:	f7fe faaa 	bl	8001d20 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b64      	cmp	r3, #100	; 0x64
 80037d4:	d901      	bls.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e06d      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037da:	4b3a      	ldr	r3, [pc, #232]	; (80038c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d0f0      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037e6:	4b36      	ldr	r3, [pc, #216]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ee:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d02e      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	429a      	cmp	r2, r3
 8003802:	d027      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003804:	4b2e      	ldr	r3, [pc, #184]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800380c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800380e:	4b2e      	ldr	r3, [pc, #184]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003810:	2201      	movs	r2, #1
 8003812:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003814:	4b2c      	ldr	r3, [pc, #176]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003816:	2200      	movs	r2, #0
 8003818:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800381a:	4a29      	ldr	r2, [pc, #164]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	2b00      	cmp	r3, #0
 8003828:	d014      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800382a:	f7fe fa79 	bl	8001d20 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003830:	e00a      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003832:	f7fe fa75 	bl	8001d20 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003840:	4293      	cmp	r3, r2
 8003842:	d901      	bls.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e036      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003848:	4b1d      	ldr	r3, [pc, #116]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	f003 0302 	and.w	r3, r3, #2
 8003850:	2b00      	cmp	r3, #0
 8003852:	d0ee      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003854:	4b1a      	ldr	r3, [pc, #104]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	4917      	ldr	r1, [pc, #92]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003862:	4313      	orrs	r3, r2
 8003864:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003866:	7dfb      	ldrb	r3, [r7, #23]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d105      	bne.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800386c:	4b14      	ldr	r3, [pc, #80]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800386e:	69db      	ldr	r3, [r3, #28]
 8003870:	4a13      	ldr	r2, [pc, #76]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003872:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003876:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d008      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003884:	4b0e      	ldr	r3, [pc, #56]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	490b      	ldr	r1, [pc, #44]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003892:	4313      	orrs	r3, r2
 8003894:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0310 	and.w	r3, r3, #16
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d008      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038a2:	4b07      	ldr	r3, [pc, #28]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	4904      	ldr	r1, [pc, #16]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3718      	adds	r7, #24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	40021000 	.word	0x40021000
 80038c4:	40007000 	.word	0x40007000
 80038c8:	42420440 	.word	0x42420440

080038cc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80038cc:	b590      	push	{r4, r7, lr}
 80038ce:	b08d      	sub	sp, #52	; 0x34
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80038d4:	4b55      	ldr	r3, [pc, #340]	; (8003a2c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80038d6:	f107 040c 	add.w	r4, r7, #12
 80038da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80038e0:	4b53      	ldr	r3, [pc, #332]	; (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80038e2:	881b      	ldrh	r3, [r3, #0]
 80038e4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	627b      	str	r3, [r7, #36]	; 0x24
 80038ea:	2300      	movs	r3, #0
 80038ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038ee:	2300      	movs	r3, #0
 80038f0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80038f2:	2300      	movs	r3, #0
 80038f4:	61fb      	str	r3, [r7, #28]
 80038f6:	2300      	movs	r3, #0
 80038f8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d07f      	beq.n	8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003900:	2b10      	cmp	r3, #16
 8003902:	d002      	beq.n	800390a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003904:	2b01      	cmp	r3, #1
 8003906:	d048      	beq.n	800399a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003908:	e08b      	b.n	8003a22 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800390a:	4b4a      	ldr	r3, [pc, #296]	; (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003910:	4b48      	ldr	r3, [pc, #288]	; (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d07f      	beq.n	8003a1c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	0c9b      	lsrs	r3, r3, #18
 8003920:	f003 030f 	and.w	r3, r3, #15
 8003924:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003928:	4413      	add	r3, r2
 800392a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800392e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d018      	beq.n	800396c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800393a:	4b3e      	ldr	r3, [pc, #248]	; (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	0c5b      	lsrs	r3, r3, #17
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003948:	4413      	add	r3, r2
 800394a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800394e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00d      	beq.n	8003976 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800395a:	4a37      	ldr	r2, [pc, #220]	; (8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003962:	6a3b      	ldr	r3, [r7, #32]
 8003964:	fb02 f303 	mul.w	r3, r2, r3
 8003968:	62fb      	str	r3, [r7, #44]	; 0x2c
 800396a:	e004      	b.n	8003976 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800396c:	6a3b      	ldr	r3, [r7, #32]
 800396e:	4a33      	ldr	r2, [pc, #204]	; (8003a3c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003970:	fb02 f303 	mul.w	r3, r2, r3
 8003974:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003976:	4b2f      	ldr	r3, [pc, #188]	; (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800397e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003982:	d102      	bne.n	800398a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8003984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003986:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003988:	e048      	b.n	8003a1c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800398a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	4a2c      	ldr	r2, [pc, #176]	; (8003a40 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003990:	fba2 2303 	umull	r2, r3, r2, r3
 8003994:	085b      	lsrs	r3, r3, #1
 8003996:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003998:	e040      	b.n	8003a1c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800399a:	4b26      	ldr	r3, [pc, #152]	; (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039aa:	d108      	bne.n	80039be <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 80039b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80039bc:	e01f      	b.n	80039fe <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039c8:	d109      	bne.n	80039de <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 80039ca:	4b1a      	ldr	r3, [pc, #104]	; (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 80039d6:	f649 4340 	movw	r3, #40000	; 0x9c40
 80039da:	62bb      	str	r3, [r7, #40]	; 0x28
 80039dc:	e00f      	b.n	80039fe <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039e8:	d11a      	bne.n	8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80039ea:	4b12      	ldr	r3, [pc, #72]	; (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d014      	beq.n	8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 80039f6:	f24f 4324 	movw	r3, #62500	; 0xf424
 80039fa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80039fc:	e010      	b.n	8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80039fe:	e00f      	b.n	8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003a00:	f7ff fe7c 	bl	80036fc <HAL_RCC_GetPCLK2Freq>
 8003a04:	4602      	mov	r2, r0
 8003a06:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	0b9b      	lsrs	r3, r3, #14
 8003a0c:	f003 0303 	and.w	r3, r3, #3
 8003a10:	3301      	adds	r3, #1
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a18:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003a1a:	e002      	b.n	8003a22 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003a1c:	bf00      	nop
 8003a1e:	e000      	b.n	8003a22 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003a20:	bf00      	nop
    }
  }
  return (frequency);
 8003a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3734      	adds	r7, #52	; 0x34
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd90      	pop	{r4, r7, pc}
 8003a2c:	08006bfc 	.word	0x08006bfc
 8003a30:	08006c0c 	.word	0x08006c0c
 8003a34:	40021000 	.word	0x40021000
 8003a38:	007a1200 	.word	0x007a1200
 8003a3c:	003d0900 	.word	0x003d0900
 8003a40:	aaaaaaab 	.word	0xaaaaaaab

08003a44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e041      	b.n	8003ada <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d106      	bne.n	8003a70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7fd ffd4 	bl	8001a18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2202      	movs	r2, #2
 8003a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3304      	adds	r3, #4
 8003a80:	4619      	mov	r1, r3
 8003a82:	4610      	mov	r0, r2
 8003a84:	f000 fa9e 	bl	8003fc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b082      	sub	sp, #8
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d101      	bne.n	8003af4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e041      	b.n	8003b78 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d106      	bne.n	8003b0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f839 	bl	8003b80 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2202      	movs	r2, #2
 8003b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	4619      	mov	r1, r3
 8003b20:	4610      	mov	r0, r2
 8003b22:	f000 fa4f 	bl	8003fc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2201      	movs	r2, #1
 8003b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bc80      	pop	{r7}
 8003b90:	4770      	bx	lr
	...

08003b94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d109      	bne.n	8003bb8 <HAL_TIM_PWM_Start+0x24>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	bf14      	ite	ne
 8003bb0:	2301      	movne	r3, #1
 8003bb2:	2300      	moveq	r3, #0
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	e022      	b.n	8003bfe <HAL_TIM_PWM_Start+0x6a>
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2b04      	cmp	r3, #4
 8003bbc:	d109      	bne.n	8003bd2 <HAL_TIM_PWM_Start+0x3e>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	bf14      	ite	ne
 8003bca:	2301      	movne	r3, #1
 8003bcc:	2300      	moveq	r3, #0
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	e015      	b.n	8003bfe <HAL_TIM_PWM_Start+0x6a>
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	2b08      	cmp	r3, #8
 8003bd6:	d109      	bne.n	8003bec <HAL_TIM_PWM_Start+0x58>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	bf14      	ite	ne
 8003be4:	2301      	movne	r3, #1
 8003be6:	2300      	moveq	r3, #0
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	e008      	b.n	8003bfe <HAL_TIM_PWM_Start+0x6a>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	bf14      	ite	ne
 8003bf8:	2301      	movne	r3, #1
 8003bfa:	2300      	moveq	r3, #0
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e05e      	b.n	8003cc4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d104      	bne.n	8003c16 <HAL_TIM_PWM_Start+0x82>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c14:	e013      	b.n	8003c3e <HAL_TIM_PWM_Start+0xaa>
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	2b04      	cmp	r3, #4
 8003c1a:	d104      	bne.n	8003c26 <HAL_TIM_PWM_Start+0x92>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2202      	movs	r2, #2
 8003c20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c24:	e00b      	b.n	8003c3e <HAL_TIM_PWM_Start+0xaa>
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	2b08      	cmp	r3, #8
 8003c2a:	d104      	bne.n	8003c36 <HAL_TIM_PWM_Start+0xa2>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2202      	movs	r2, #2
 8003c30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c34:	e003      	b.n	8003c3e <HAL_TIM_PWM_Start+0xaa>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2202      	movs	r2, #2
 8003c3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	2201      	movs	r2, #1
 8003c44:	6839      	ldr	r1, [r7, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 fc3c 	bl	80044c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a1e      	ldr	r2, [pc, #120]	; (8003ccc <HAL_TIM_PWM_Start+0x138>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d107      	bne.n	8003c66 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a18      	ldr	r2, [pc, #96]	; (8003ccc <HAL_TIM_PWM_Start+0x138>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00e      	beq.n	8003c8e <HAL_TIM_PWM_Start+0xfa>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c78:	d009      	beq.n	8003c8e <HAL_TIM_PWM_Start+0xfa>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a14      	ldr	r2, [pc, #80]	; (8003cd0 <HAL_TIM_PWM_Start+0x13c>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d004      	beq.n	8003c8e <HAL_TIM_PWM_Start+0xfa>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a12      	ldr	r2, [pc, #72]	; (8003cd4 <HAL_TIM_PWM_Start+0x140>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d111      	bne.n	8003cb2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2b06      	cmp	r3, #6
 8003c9e:	d010      	beq.n	8003cc2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f042 0201 	orr.w	r2, r2, #1
 8003cae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb0:	e007      	b.n	8003cc2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f042 0201 	orr.w	r2, r2, #1
 8003cc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40012c00 	.word	0x40012c00
 8003cd0:	40000400 	.word	0x40000400
 8003cd4:	40000800 	.word	0x40000800

08003cd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d101      	bne.n	8003cf2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003cee:	2302      	movs	r3, #2
 8003cf0:	e0ac      	b.n	8003e4c <HAL_TIM_PWM_ConfigChannel+0x174>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2b0c      	cmp	r3, #12
 8003cfe:	f200 809f 	bhi.w	8003e40 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003d02:	a201      	add	r2, pc, #4	; (adr r2, 8003d08 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d08:	08003d3d 	.word	0x08003d3d
 8003d0c:	08003e41 	.word	0x08003e41
 8003d10:	08003e41 	.word	0x08003e41
 8003d14:	08003e41 	.word	0x08003e41
 8003d18:	08003d7d 	.word	0x08003d7d
 8003d1c:	08003e41 	.word	0x08003e41
 8003d20:	08003e41 	.word	0x08003e41
 8003d24:	08003e41 	.word	0x08003e41
 8003d28:	08003dbf 	.word	0x08003dbf
 8003d2c:	08003e41 	.word	0x08003e41
 8003d30:	08003e41 	.word	0x08003e41
 8003d34:	08003e41 	.word	0x08003e41
 8003d38:	08003dff 	.word	0x08003dff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68b9      	ldr	r1, [r7, #8]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 f9a0 	bl	8004088 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699a      	ldr	r2, [r3, #24]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f042 0208 	orr.w	r2, r2, #8
 8003d56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	699a      	ldr	r2, [r3, #24]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 0204 	bic.w	r2, r2, #4
 8003d66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6999      	ldr	r1, [r3, #24]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	691a      	ldr	r2, [r3, #16]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	430a      	orrs	r2, r1
 8003d78:	619a      	str	r2, [r3, #24]
      break;
 8003d7a:	e062      	b.n	8003e42 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68b9      	ldr	r1, [r7, #8]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 f9e6 	bl	8004154 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	699a      	ldr	r2, [r3, #24]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	699a      	ldr	r2, [r3, #24]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003da6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6999      	ldr	r1, [r3, #24]
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	021a      	lsls	r2, r3, #8
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	619a      	str	r2, [r3, #24]
      break;
 8003dbc:	e041      	b.n	8003e42 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68b9      	ldr	r1, [r7, #8]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 fa2f 	bl	8004228 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	69da      	ldr	r2, [r3, #28]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f042 0208 	orr.w	r2, r2, #8
 8003dd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	69da      	ldr	r2, [r3, #28]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 0204 	bic.w	r2, r2, #4
 8003de8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	69d9      	ldr	r1, [r3, #28]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	691a      	ldr	r2, [r3, #16]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	61da      	str	r2, [r3, #28]
      break;
 8003dfc:	e021      	b.n	8003e42 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68b9      	ldr	r1, [r7, #8]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f000 fa79 	bl	80042fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	69da      	ldr	r2, [r3, #28]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	69da      	ldr	r2, [r3, #28]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	69d9      	ldr	r1, [r3, #28]
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	691b      	ldr	r3, [r3, #16]
 8003e34:	021a      	lsls	r2, r3, #8
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	61da      	str	r2, [r3, #28]
      break;
 8003e3e:	e000      	b.n	8003e42 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003e40:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d101      	bne.n	8003e6c <HAL_TIM_ConfigClockSource+0x18>
 8003e68:	2302      	movs	r3, #2
 8003e6a:	e0a6      	b.n	8003fba <HAL_TIM_ConfigClockSource+0x166>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e92:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b40      	cmp	r3, #64	; 0x40
 8003ea2:	d067      	beq.n	8003f74 <HAL_TIM_ConfigClockSource+0x120>
 8003ea4:	2b40      	cmp	r3, #64	; 0x40
 8003ea6:	d80b      	bhi.n	8003ec0 <HAL_TIM_ConfigClockSource+0x6c>
 8003ea8:	2b10      	cmp	r3, #16
 8003eaa:	d073      	beq.n	8003f94 <HAL_TIM_ConfigClockSource+0x140>
 8003eac:	2b10      	cmp	r3, #16
 8003eae:	d802      	bhi.n	8003eb6 <HAL_TIM_ConfigClockSource+0x62>
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d06f      	beq.n	8003f94 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003eb4:	e078      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003eb6:	2b20      	cmp	r3, #32
 8003eb8:	d06c      	beq.n	8003f94 <HAL_TIM_ConfigClockSource+0x140>
 8003eba:	2b30      	cmp	r3, #48	; 0x30
 8003ebc:	d06a      	beq.n	8003f94 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003ebe:	e073      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003ec0:	2b70      	cmp	r3, #112	; 0x70
 8003ec2:	d00d      	beq.n	8003ee0 <HAL_TIM_ConfigClockSource+0x8c>
 8003ec4:	2b70      	cmp	r3, #112	; 0x70
 8003ec6:	d804      	bhi.n	8003ed2 <HAL_TIM_ConfigClockSource+0x7e>
 8003ec8:	2b50      	cmp	r3, #80	; 0x50
 8003eca:	d033      	beq.n	8003f34 <HAL_TIM_ConfigClockSource+0xe0>
 8003ecc:	2b60      	cmp	r3, #96	; 0x60
 8003ece:	d041      	beq.n	8003f54 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003ed0:	e06a      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003ed2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed6:	d066      	beq.n	8003fa6 <HAL_TIM_ConfigClockSource+0x152>
 8003ed8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003edc:	d017      	beq.n	8003f0e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003ede:	e063      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6818      	ldr	r0, [r3, #0]
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	6899      	ldr	r1, [r3, #8]
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f000 fac9 	bl	8004486 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f02:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68fa      	ldr	r2, [r7, #12]
 8003f0a:	609a      	str	r2, [r3, #8]
      break;
 8003f0c:	e04c      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6818      	ldr	r0, [r3, #0]
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	6899      	ldr	r1, [r3, #8]
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	f000 fab2 	bl	8004486 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f30:	609a      	str	r2, [r3, #8]
      break;
 8003f32:	e039      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6818      	ldr	r0, [r3, #0]
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	6859      	ldr	r1, [r3, #4]
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	461a      	mov	r2, r3
 8003f42:	f000 fa29 	bl	8004398 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	2150      	movs	r1, #80	; 0x50
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f000 fa80 	bl	8004452 <TIM_ITRx_SetConfig>
      break;
 8003f52:	e029      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6818      	ldr	r0, [r3, #0]
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	6859      	ldr	r1, [r3, #4]
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	461a      	mov	r2, r3
 8003f62:	f000 fa47 	bl	80043f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2160      	movs	r1, #96	; 0x60
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f000 fa70 	bl	8004452 <TIM_ITRx_SetConfig>
      break;
 8003f72:	e019      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6818      	ldr	r0, [r3, #0]
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	6859      	ldr	r1, [r3, #4]
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	461a      	mov	r2, r3
 8003f82:	f000 fa09 	bl	8004398 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2140      	movs	r1, #64	; 0x40
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f000 fa60 	bl	8004452 <TIM_ITRx_SetConfig>
      break;
 8003f92:	e009      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	f000 fa57 	bl	8004452 <TIM_ITRx_SetConfig>
        break;
 8003fa4:	e000      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003fa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
	...

08003fc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	4a29      	ldr	r2, [pc, #164]	; (800407c <TIM_Base_SetConfig+0xb8>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d00b      	beq.n	8003ff4 <TIM_Base_SetConfig+0x30>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fe2:	d007      	beq.n	8003ff4 <TIM_Base_SetConfig+0x30>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4a26      	ldr	r2, [pc, #152]	; (8004080 <TIM_Base_SetConfig+0xbc>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d003      	beq.n	8003ff4 <TIM_Base_SetConfig+0x30>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a25      	ldr	r2, [pc, #148]	; (8004084 <TIM_Base_SetConfig+0xc0>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d108      	bne.n	8004006 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ffa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	4313      	orrs	r3, r2
 8004004:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a1c      	ldr	r2, [pc, #112]	; (800407c <TIM_Base_SetConfig+0xb8>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d00b      	beq.n	8004026 <TIM_Base_SetConfig+0x62>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004014:	d007      	beq.n	8004026 <TIM_Base_SetConfig+0x62>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a19      	ldr	r2, [pc, #100]	; (8004080 <TIM_Base_SetConfig+0xbc>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d003      	beq.n	8004026 <TIM_Base_SetConfig+0x62>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a18      	ldr	r2, [pc, #96]	; (8004084 <TIM_Base_SetConfig+0xc0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d108      	bne.n	8004038 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800402c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	4313      	orrs	r3, r2
 8004036:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	689a      	ldr	r2, [r3, #8]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a07      	ldr	r2, [pc, #28]	; (800407c <TIM_Base_SetConfig+0xb8>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d103      	bne.n	800406c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	691a      	ldr	r2, [r3, #16]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	615a      	str	r2, [r3, #20]
}
 8004072:	bf00      	nop
 8004074:	3714      	adds	r7, #20
 8004076:	46bd      	mov	sp, r7
 8004078:	bc80      	pop	{r7}
 800407a:	4770      	bx	lr
 800407c:	40012c00 	.word	0x40012c00
 8004080:	40000400 	.word	0x40000400
 8004084:	40000800 	.word	0x40000800

08004088 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004088:	b480      	push	{r7}
 800408a:	b087      	sub	sp, #28
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	f023 0201 	bic.w	r2, r3, #1
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f023 0303 	bic.w	r3, r3, #3
 80040be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f023 0302 	bic.w	r3, r3, #2
 80040d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	4313      	orrs	r3, r2
 80040da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a1c      	ldr	r2, [pc, #112]	; (8004150 <TIM_OC1_SetConfig+0xc8>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d10c      	bne.n	80040fe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	f023 0308 	bic.w	r3, r3, #8
 80040ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f023 0304 	bic.w	r3, r3, #4
 80040fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a13      	ldr	r2, [pc, #76]	; (8004150 <TIM_OC1_SetConfig+0xc8>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d111      	bne.n	800412a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800410c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004114:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	693a      	ldr	r2, [r7, #16]
 800411c:	4313      	orrs	r3, r2
 800411e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	4313      	orrs	r3, r2
 8004128:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685a      	ldr	r2, [r3, #4]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	621a      	str	r2, [r3, #32]
}
 8004144:	bf00      	nop
 8004146:	371c      	adds	r7, #28
 8004148:	46bd      	mov	sp, r7
 800414a:	bc80      	pop	{r7}
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	40012c00 	.word	0x40012c00

08004154 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004154:	b480      	push	{r7}
 8004156:	b087      	sub	sp, #28
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	f023 0210 	bic.w	r2, r3, #16
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004182:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800418a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	021b      	lsls	r3, r3, #8
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	4313      	orrs	r3, r2
 8004196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f023 0320 	bic.w	r3, r3, #32
 800419e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4a1d      	ldr	r2, [pc, #116]	; (8004224 <TIM_OC2_SetConfig+0xd0>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d10d      	bne.n	80041d0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	011b      	lsls	r3, r3, #4
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041ce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a14      	ldr	r2, [pc, #80]	; (8004224 <TIM_OC2_SetConfig+0xd0>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d113      	bne.n	8004200 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	621a      	str	r2, [r3, #32]
}
 800421a:	bf00      	nop
 800421c:	371c      	adds	r7, #28
 800421e:	46bd      	mov	sp, r7
 8004220:	bc80      	pop	{r7}
 8004222:	4770      	bx	lr
 8004224:	40012c00 	.word	0x40012c00

08004228 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004228:	b480      	push	{r7}
 800422a:	b087      	sub	sp, #28
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a1b      	ldr	r3, [r3, #32]
 8004242:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	69db      	ldr	r3, [r3, #28]
 800424e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f023 0303 	bic.w	r3, r3, #3
 800425e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68fa      	ldr	r2, [r7, #12]
 8004266:	4313      	orrs	r3, r2
 8004268:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004270:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	021b      	lsls	r3, r3, #8
 8004278:	697a      	ldr	r2, [r7, #20]
 800427a:	4313      	orrs	r3, r2
 800427c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a1d      	ldr	r2, [pc, #116]	; (80042f8 <TIM_OC3_SetConfig+0xd0>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d10d      	bne.n	80042a2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800428c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	021b      	lsls	r3, r3, #8
 8004294:	697a      	ldr	r2, [r7, #20]
 8004296:	4313      	orrs	r3, r2
 8004298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a14      	ldr	r2, [pc, #80]	; (80042f8 <TIM_OC3_SetConfig+0xd0>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d113      	bne.n	80042d2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80042b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	011b      	lsls	r3, r3, #4
 80042c0:	693a      	ldr	r2, [r7, #16]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	011b      	lsls	r3, r3, #4
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	685a      	ldr	r2, [r3, #4]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	697a      	ldr	r2, [r7, #20]
 80042ea:	621a      	str	r2, [r3, #32]
}
 80042ec:	bf00      	nop
 80042ee:	371c      	adds	r7, #28
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bc80      	pop	{r7}
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	40012c00 	.word	0x40012c00

080042fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b087      	sub	sp, #28
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800432a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004332:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	021b      	lsls	r3, r3, #8
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	4313      	orrs	r3, r2
 800433e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004346:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	031b      	lsls	r3, r3, #12
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	4313      	orrs	r3, r2
 8004352:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a0f      	ldr	r2, [pc, #60]	; (8004394 <TIM_OC4_SetConfig+0x98>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d109      	bne.n	8004370 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004362:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	019b      	lsls	r3, r3, #6
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	4313      	orrs	r3, r2
 800436e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	621a      	str	r2, [r3, #32]
}
 800438a:	bf00      	nop
 800438c:	371c      	adds	r7, #28
 800438e:	46bd      	mov	sp, r7
 8004390:	bc80      	pop	{r7}
 8004392:	4770      	bx	lr
 8004394:	40012c00 	.word	0x40012c00

08004398 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004398:	b480      	push	{r7}
 800439a:	b087      	sub	sp, #28
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6a1b      	ldr	r3, [r3, #32]
 80043a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	f023 0201 	bic.w	r2, r3, #1
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	011b      	lsls	r3, r3, #4
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	f023 030a 	bic.w	r3, r3, #10
 80043d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	4313      	orrs	r3, r2
 80043dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	621a      	str	r2, [r3, #32]
}
 80043ea:	bf00      	nop
 80043ec:	371c      	adds	r7, #28
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr

080043f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b087      	sub	sp, #28
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	f023 0210 	bic.w	r2, r3, #16
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800441e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	031b      	lsls	r3, r3, #12
 8004424:	697a      	ldr	r2, [r7, #20]
 8004426:	4313      	orrs	r3, r2
 8004428:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004430:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	011b      	lsls	r3, r3, #4
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	4313      	orrs	r3, r2
 800443a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	693a      	ldr	r2, [r7, #16]
 8004446:	621a      	str	r2, [r3, #32]
}
 8004448:	bf00      	nop
 800444a:	371c      	adds	r7, #28
 800444c:	46bd      	mov	sp, r7
 800444e:	bc80      	pop	{r7}
 8004450:	4770      	bx	lr

08004452 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004452:	b480      	push	{r7}
 8004454:	b085      	sub	sp, #20
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
 800445a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004468:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	4313      	orrs	r3, r2
 8004470:	f043 0307 	orr.w	r3, r3, #7
 8004474:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	609a      	str	r2, [r3, #8]
}
 800447c:	bf00      	nop
 800447e:	3714      	adds	r7, #20
 8004480:	46bd      	mov	sp, r7
 8004482:	bc80      	pop	{r7}
 8004484:	4770      	bx	lr

08004486 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004486:	b480      	push	{r7}
 8004488:	b087      	sub	sp, #28
 800448a:	af00      	add	r7, sp, #0
 800448c:	60f8      	str	r0, [r7, #12]
 800448e:	60b9      	str	r1, [r7, #8]
 8004490:	607a      	str	r2, [r7, #4]
 8004492:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044a0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	021a      	lsls	r2, r3, #8
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	431a      	orrs	r2, r3
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	697a      	ldr	r2, [r7, #20]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	609a      	str	r2, [r3, #8]
}
 80044ba:	bf00      	nop
 80044bc:	371c      	adds	r7, #28
 80044be:	46bd      	mov	sp, r7
 80044c0:	bc80      	pop	{r7}
 80044c2:	4770      	bx	lr

080044c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b087      	sub	sp, #28
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f003 031f 	and.w	r3, r3, #31
 80044d6:	2201      	movs	r2, #1
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6a1a      	ldr	r2, [r3, #32]
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	43db      	mvns	r3, r3
 80044e6:	401a      	ands	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6a1a      	ldr	r2, [r3, #32]
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f003 031f 	and.w	r3, r3, #31
 80044f6:	6879      	ldr	r1, [r7, #4]
 80044f8:	fa01 f303 	lsl.w	r3, r1, r3
 80044fc:	431a      	orrs	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	621a      	str	r2, [r3, #32]
}
 8004502:	bf00      	nop
 8004504:	371c      	adds	r7, #28
 8004506:	46bd      	mov	sp, r7
 8004508:	bc80      	pop	{r7}
 800450a:	4770      	bx	lr

0800450c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800451c:	2b01      	cmp	r3, #1
 800451e:	d101      	bne.n	8004524 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004520:	2302      	movs	r3, #2
 8004522:	e046      	b.n	80045b2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800454a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	4313      	orrs	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a16      	ldr	r2, [pc, #88]	; (80045bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d00e      	beq.n	8004586 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004570:	d009      	beq.n	8004586 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a12      	ldr	r2, [pc, #72]	; (80045c0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d004      	beq.n	8004586 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a10      	ldr	r2, [pc, #64]	; (80045c4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d10c      	bne.n	80045a0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800458c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	68ba      	ldr	r2, [r7, #8]
 8004594:	4313      	orrs	r3, r2
 8004596:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3714      	adds	r7, #20
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bc80      	pop	{r7}
 80045ba:	4770      	bx	lr
 80045bc:	40012c00 	.word	0x40012c00
 80045c0:	40000400 	.word	0x40000400
 80045c4:	40000800 	.word	0x40000800

080045c8 <__errno>:
 80045c8:	4b01      	ldr	r3, [pc, #4]	; (80045d0 <__errno+0x8>)
 80045ca:	6818      	ldr	r0, [r3, #0]
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	20000010 	.word	0x20000010

080045d4 <gmtime>:
 80045d4:	b538      	push	{r3, r4, r5, lr}
 80045d6:	4b07      	ldr	r3, [pc, #28]	; (80045f4 <gmtime+0x20>)
 80045d8:	4605      	mov	r5, r0
 80045da:	681c      	ldr	r4, [r3, #0]
 80045dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80045de:	b91b      	cbnz	r3, 80045e8 <gmtime+0x14>
 80045e0:	2024      	movs	r0, #36	; 0x24
 80045e2:	f000 f8d9 	bl	8004798 <malloc>
 80045e6:	63e0      	str	r0, [r4, #60]	; 0x3c
 80045e8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80045ea:	4628      	mov	r0, r5
 80045ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045f0:	f000 b802 	b.w	80045f8 <gmtime_r>
 80045f4:	20000010 	.word	0x20000010

080045f8 <gmtime_r>:
 80045f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045fc:	e9d0 8900 	ldrd	r8, r9, [r0]
 8004600:	460c      	mov	r4, r1
 8004602:	4a4f      	ldr	r2, [pc, #316]	; (8004740 <gmtime_r+0x148>)
 8004604:	2300      	movs	r3, #0
 8004606:	4640      	mov	r0, r8
 8004608:	4649      	mov	r1, r9
 800460a:	f7fc f9a1 	bl	8000950 <__aeabi_ldivmod>
 800460e:	4a4c      	ldr	r2, [pc, #304]	; (8004740 <gmtime_r+0x148>)
 8004610:	f500 262f 	add.w	r6, r0, #716800	; 0xaf000
 8004614:	2300      	movs	r3, #0
 8004616:	4640      	mov	r0, r8
 8004618:	4649      	mov	r1, r9
 800461a:	f7fc f999 	bl	8000950 <__aeabi_ldivmod>
 800461e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004622:	2a00      	cmp	r2, #0
 8004624:	bfbc      	itt	lt
 8004626:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800462a:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800462e:	fb92 f3f1 	sdiv	r3, r2, r1
 8004632:	fb01 2213 	mls	r2, r1, r3, r2
 8004636:	f04f 013c 	mov.w	r1, #60	; 0x3c
 800463a:	60a3      	str	r3, [r4, #8]
 800463c:	fb92 f3f1 	sdiv	r3, r2, r1
 8004640:	fb01 2213 	mls	r2, r1, r3, r2
 8004644:	6022      	str	r2, [r4, #0]
 8004646:	f04f 0207 	mov.w	r2, #7
 800464a:	f606 256c 	addw	r5, r6, #2668	; 0xa6c
 800464e:	bfb8      	it	lt
 8004650:	f606 256b 	addwlt	r5, r6, #2667	; 0xa6b
 8004654:	6063      	str	r3, [r4, #4]
 8004656:	1ceb      	adds	r3, r5, #3
 8004658:	fb93 f2f2 	sdiv	r2, r3, r2
 800465c:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8004660:	1a9b      	subs	r3, r3, r2
 8004662:	bf48      	it	mi
 8004664:	3307      	addmi	r3, #7
 8004666:	2d00      	cmp	r5, #0
 8004668:	4836      	ldr	r0, [pc, #216]	; (8004744 <gmtime_r+0x14c>)
 800466a:	61a3      	str	r3, [r4, #24]
 800466c:	bfbd      	ittte	lt
 800466e:	f5a5 330e 	sublt.w	r3, r5, #145408	; 0x23800
 8004672:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 8004676:	fb93 f0f0 	sdivlt	r0, r3, r0
 800467a:	fb95 f0f0 	sdivge	r0, r5, r0
 800467e:	f648 61ac 	movw	r1, #36524	; 0x8eac
 8004682:	f240 57b4 	movw	r7, #1460	; 0x5b4
 8004686:	4b30      	ldr	r3, [pc, #192]	; (8004748 <gmtime_r+0x150>)
 8004688:	f240 166d 	movw	r6, #365	; 0x16d
 800468c:	fb03 5300 	mla	r3, r3, r0, r5
 8004690:	fbb3 f1f1 	udiv	r1, r3, r1
 8004694:	fbb3 f2f7 	udiv	r2, r3, r7
 8004698:	4419      	add	r1, r3
 800469a:	1a89      	subs	r1, r1, r2
 800469c:	4a2b      	ldr	r2, [pc, #172]	; (800474c <gmtime_r+0x154>)
 800469e:	fbb3 f2f2 	udiv	r2, r3, r2
 80046a2:	1a8a      	subs	r2, r1, r2
 80046a4:	f648 6194 	movw	r1, #36500	; 0x8e94
 80046a8:	fbb2 f1f1 	udiv	r1, r2, r1
 80046ac:	fbb2 f5f6 	udiv	r5, r2, r6
 80046b0:	fbb2 f2f7 	udiv	r2, r2, r7
 80046b4:	440b      	add	r3, r1
 80046b6:	2199      	movs	r1, #153	; 0x99
 80046b8:	1a9a      	subs	r2, r3, r2
 80046ba:	fb06 2315 	mls	r3, r6, r5, r2
 80046be:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80046c2:	3202      	adds	r2, #2
 80046c4:	fbb2 f2f1 	udiv	r2, r2, r1
 80046c8:	2705      	movs	r7, #5
 80046ca:	4351      	muls	r1, r2
 80046cc:	3102      	adds	r1, #2
 80046ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80046d2:	2a0a      	cmp	r2, #10
 80046d4:	f103 0601 	add.w	r6, r3, #1
 80046d8:	eba6 0101 	sub.w	r1, r6, r1
 80046dc:	bf34      	ite	cc
 80046de:	2602      	movcc	r6, #2
 80046e0:	f06f 0609 	mvncs.w	r6, #9
 80046e4:	4416      	add	r6, r2
 80046e6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80046ea:	fb02 5000 	mla	r0, r2, r0, r5
 80046ee:	2e01      	cmp	r6, #1
 80046f0:	bf98      	it	ls
 80046f2:	3001      	addls	r0, #1
 80046f4:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80046f8:	d30c      	bcc.n	8004714 <gmtime_r+0x11c>
 80046fa:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80046fe:	61e3      	str	r3, [r4, #28]
 8004700:	2300      	movs	r3, #0
 8004702:	f2a0 706c 	subw	r0, r0, #1900	; 0x76c
 8004706:	e9c4 6004 	strd	r6, r0, [r4, #16]
 800470a:	60e1      	str	r1, [r4, #12]
 800470c:	6223      	str	r3, [r4, #32]
 800470e:	4620      	mov	r0, r4
 8004710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004714:	07aa      	lsls	r2, r5, #30
 8004716:	d105      	bne.n	8004724 <gmtime_r+0x12c>
 8004718:	2764      	movs	r7, #100	; 0x64
 800471a:	fbb5 f2f7 	udiv	r2, r5, r7
 800471e:	fb07 5212 	mls	r2, r7, r2, r5
 8004722:	b95a      	cbnz	r2, 800473c <gmtime_r+0x144>
 8004724:	f44f 77c8 	mov.w	r7, #400	; 0x190
 8004728:	fbb5 f2f7 	udiv	r2, r5, r7
 800472c:	fb07 5212 	mls	r2, r7, r2, r5
 8004730:	fab2 f282 	clz	r2, r2
 8004734:	0952      	lsrs	r2, r2, #5
 8004736:	333b      	adds	r3, #59	; 0x3b
 8004738:	4413      	add	r3, r2
 800473a:	e7e0      	b.n	80046fe <gmtime_r+0x106>
 800473c:	2201      	movs	r2, #1
 800473e:	e7fa      	b.n	8004736 <gmtime_r+0x13e>
 8004740:	00015180 	.word	0x00015180
 8004744:	00023ab1 	.word	0x00023ab1
 8004748:	fffdc54f 	.word	0xfffdc54f
 800474c:	00023ab0 	.word	0x00023ab0

08004750 <__libc_init_array>:
 8004750:	b570      	push	{r4, r5, r6, lr}
 8004752:	2500      	movs	r5, #0
 8004754:	4e0c      	ldr	r6, [pc, #48]	; (8004788 <__libc_init_array+0x38>)
 8004756:	4c0d      	ldr	r4, [pc, #52]	; (800478c <__libc_init_array+0x3c>)
 8004758:	1ba4      	subs	r4, r4, r6
 800475a:	10a4      	asrs	r4, r4, #2
 800475c:	42a5      	cmp	r5, r4
 800475e:	d109      	bne.n	8004774 <__libc_init_array+0x24>
 8004760:	f002 f996 	bl	8006a90 <_init>
 8004764:	2500      	movs	r5, #0
 8004766:	4e0a      	ldr	r6, [pc, #40]	; (8004790 <__libc_init_array+0x40>)
 8004768:	4c0a      	ldr	r4, [pc, #40]	; (8004794 <__libc_init_array+0x44>)
 800476a:	1ba4      	subs	r4, r4, r6
 800476c:	10a4      	asrs	r4, r4, #2
 800476e:	42a5      	cmp	r5, r4
 8004770:	d105      	bne.n	800477e <__libc_init_array+0x2e>
 8004772:	bd70      	pop	{r4, r5, r6, pc}
 8004774:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004778:	4798      	blx	r3
 800477a:	3501      	adds	r5, #1
 800477c:	e7ee      	b.n	800475c <__libc_init_array+0xc>
 800477e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004782:	4798      	blx	r3
 8004784:	3501      	adds	r5, #1
 8004786:	e7f2      	b.n	800476e <__libc_init_array+0x1e>
 8004788:	08007118 	.word	0x08007118
 800478c:	08007118 	.word	0x08007118
 8004790:	08007118 	.word	0x08007118
 8004794:	0800711c 	.word	0x0800711c

08004798 <malloc>:
 8004798:	4b02      	ldr	r3, [pc, #8]	; (80047a4 <malloc+0xc>)
 800479a:	4601      	mov	r1, r0
 800479c:	6818      	ldr	r0, [r3, #0]
 800479e:	f000 b85f 	b.w	8004860 <_malloc_r>
 80047a2:	bf00      	nop
 80047a4:	20000010 	.word	0x20000010

080047a8 <free>:
 80047a8:	4b02      	ldr	r3, [pc, #8]	; (80047b4 <free+0xc>)
 80047aa:	4601      	mov	r1, r0
 80047ac:	6818      	ldr	r0, [r3, #0]
 80047ae:	f000 b80b 	b.w	80047c8 <_free_r>
 80047b2:	bf00      	nop
 80047b4:	20000010 	.word	0x20000010

080047b8 <memset>:
 80047b8:	4603      	mov	r3, r0
 80047ba:	4402      	add	r2, r0
 80047bc:	4293      	cmp	r3, r2
 80047be:	d100      	bne.n	80047c2 <memset+0xa>
 80047c0:	4770      	bx	lr
 80047c2:	f803 1b01 	strb.w	r1, [r3], #1
 80047c6:	e7f9      	b.n	80047bc <memset+0x4>

080047c8 <_free_r>:
 80047c8:	b538      	push	{r3, r4, r5, lr}
 80047ca:	4605      	mov	r5, r0
 80047cc:	2900      	cmp	r1, #0
 80047ce:	d043      	beq.n	8004858 <_free_r+0x90>
 80047d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047d4:	1f0c      	subs	r4, r1, #4
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	bfb8      	it	lt
 80047da:	18e4      	addlt	r4, r4, r3
 80047dc:	f001 f8ea 	bl	80059b4 <__malloc_lock>
 80047e0:	4a1e      	ldr	r2, [pc, #120]	; (800485c <_free_r+0x94>)
 80047e2:	6813      	ldr	r3, [r2, #0]
 80047e4:	4610      	mov	r0, r2
 80047e6:	b933      	cbnz	r3, 80047f6 <_free_r+0x2e>
 80047e8:	6063      	str	r3, [r4, #4]
 80047ea:	6014      	str	r4, [r2, #0]
 80047ec:	4628      	mov	r0, r5
 80047ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047f2:	f001 b8e0 	b.w	80059b6 <__malloc_unlock>
 80047f6:	42a3      	cmp	r3, r4
 80047f8:	d90b      	bls.n	8004812 <_free_r+0x4a>
 80047fa:	6821      	ldr	r1, [r4, #0]
 80047fc:	1862      	adds	r2, r4, r1
 80047fe:	4293      	cmp	r3, r2
 8004800:	bf01      	itttt	eq
 8004802:	681a      	ldreq	r2, [r3, #0]
 8004804:	685b      	ldreq	r3, [r3, #4]
 8004806:	1852      	addeq	r2, r2, r1
 8004808:	6022      	streq	r2, [r4, #0]
 800480a:	6063      	str	r3, [r4, #4]
 800480c:	6004      	str	r4, [r0, #0]
 800480e:	e7ed      	b.n	80047ec <_free_r+0x24>
 8004810:	4613      	mov	r3, r2
 8004812:	685a      	ldr	r2, [r3, #4]
 8004814:	b10a      	cbz	r2, 800481a <_free_r+0x52>
 8004816:	42a2      	cmp	r2, r4
 8004818:	d9fa      	bls.n	8004810 <_free_r+0x48>
 800481a:	6819      	ldr	r1, [r3, #0]
 800481c:	1858      	adds	r0, r3, r1
 800481e:	42a0      	cmp	r0, r4
 8004820:	d10b      	bne.n	800483a <_free_r+0x72>
 8004822:	6820      	ldr	r0, [r4, #0]
 8004824:	4401      	add	r1, r0
 8004826:	1858      	adds	r0, r3, r1
 8004828:	4282      	cmp	r2, r0
 800482a:	6019      	str	r1, [r3, #0]
 800482c:	d1de      	bne.n	80047ec <_free_r+0x24>
 800482e:	6810      	ldr	r0, [r2, #0]
 8004830:	6852      	ldr	r2, [r2, #4]
 8004832:	4401      	add	r1, r0
 8004834:	6019      	str	r1, [r3, #0]
 8004836:	605a      	str	r2, [r3, #4]
 8004838:	e7d8      	b.n	80047ec <_free_r+0x24>
 800483a:	d902      	bls.n	8004842 <_free_r+0x7a>
 800483c:	230c      	movs	r3, #12
 800483e:	602b      	str	r3, [r5, #0]
 8004840:	e7d4      	b.n	80047ec <_free_r+0x24>
 8004842:	6820      	ldr	r0, [r4, #0]
 8004844:	1821      	adds	r1, r4, r0
 8004846:	428a      	cmp	r2, r1
 8004848:	bf01      	itttt	eq
 800484a:	6811      	ldreq	r1, [r2, #0]
 800484c:	6852      	ldreq	r2, [r2, #4]
 800484e:	1809      	addeq	r1, r1, r0
 8004850:	6021      	streq	r1, [r4, #0]
 8004852:	6062      	str	r2, [r4, #4]
 8004854:	605c      	str	r4, [r3, #4]
 8004856:	e7c9      	b.n	80047ec <_free_r+0x24>
 8004858:	bd38      	pop	{r3, r4, r5, pc}
 800485a:	bf00      	nop
 800485c:	2000026c 	.word	0x2000026c

08004860 <_malloc_r>:
 8004860:	b570      	push	{r4, r5, r6, lr}
 8004862:	1ccd      	adds	r5, r1, #3
 8004864:	f025 0503 	bic.w	r5, r5, #3
 8004868:	3508      	adds	r5, #8
 800486a:	2d0c      	cmp	r5, #12
 800486c:	bf38      	it	cc
 800486e:	250c      	movcc	r5, #12
 8004870:	2d00      	cmp	r5, #0
 8004872:	4606      	mov	r6, r0
 8004874:	db01      	blt.n	800487a <_malloc_r+0x1a>
 8004876:	42a9      	cmp	r1, r5
 8004878:	d903      	bls.n	8004882 <_malloc_r+0x22>
 800487a:	230c      	movs	r3, #12
 800487c:	6033      	str	r3, [r6, #0]
 800487e:	2000      	movs	r0, #0
 8004880:	bd70      	pop	{r4, r5, r6, pc}
 8004882:	f001 f897 	bl	80059b4 <__malloc_lock>
 8004886:	4a21      	ldr	r2, [pc, #132]	; (800490c <_malloc_r+0xac>)
 8004888:	6814      	ldr	r4, [r2, #0]
 800488a:	4621      	mov	r1, r4
 800488c:	b991      	cbnz	r1, 80048b4 <_malloc_r+0x54>
 800488e:	4c20      	ldr	r4, [pc, #128]	; (8004910 <_malloc_r+0xb0>)
 8004890:	6823      	ldr	r3, [r4, #0]
 8004892:	b91b      	cbnz	r3, 800489c <_malloc_r+0x3c>
 8004894:	4630      	mov	r0, r6
 8004896:	f000 f83d 	bl	8004914 <_sbrk_r>
 800489a:	6020      	str	r0, [r4, #0]
 800489c:	4629      	mov	r1, r5
 800489e:	4630      	mov	r0, r6
 80048a0:	f000 f838 	bl	8004914 <_sbrk_r>
 80048a4:	1c43      	adds	r3, r0, #1
 80048a6:	d124      	bne.n	80048f2 <_malloc_r+0x92>
 80048a8:	230c      	movs	r3, #12
 80048aa:	4630      	mov	r0, r6
 80048ac:	6033      	str	r3, [r6, #0]
 80048ae:	f001 f882 	bl	80059b6 <__malloc_unlock>
 80048b2:	e7e4      	b.n	800487e <_malloc_r+0x1e>
 80048b4:	680b      	ldr	r3, [r1, #0]
 80048b6:	1b5b      	subs	r3, r3, r5
 80048b8:	d418      	bmi.n	80048ec <_malloc_r+0x8c>
 80048ba:	2b0b      	cmp	r3, #11
 80048bc:	d90f      	bls.n	80048de <_malloc_r+0x7e>
 80048be:	600b      	str	r3, [r1, #0]
 80048c0:	18cc      	adds	r4, r1, r3
 80048c2:	50cd      	str	r5, [r1, r3]
 80048c4:	4630      	mov	r0, r6
 80048c6:	f001 f876 	bl	80059b6 <__malloc_unlock>
 80048ca:	f104 000b 	add.w	r0, r4, #11
 80048ce:	1d23      	adds	r3, r4, #4
 80048d0:	f020 0007 	bic.w	r0, r0, #7
 80048d4:	1ac3      	subs	r3, r0, r3
 80048d6:	d0d3      	beq.n	8004880 <_malloc_r+0x20>
 80048d8:	425a      	negs	r2, r3
 80048da:	50e2      	str	r2, [r4, r3]
 80048dc:	e7d0      	b.n	8004880 <_malloc_r+0x20>
 80048de:	684b      	ldr	r3, [r1, #4]
 80048e0:	428c      	cmp	r4, r1
 80048e2:	bf16      	itet	ne
 80048e4:	6063      	strne	r3, [r4, #4]
 80048e6:	6013      	streq	r3, [r2, #0]
 80048e8:	460c      	movne	r4, r1
 80048ea:	e7eb      	b.n	80048c4 <_malloc_r+0x64>
 80048ec:	460c      	mov	r4, r1
 80048ee:	6849      	ldr	r1, [r1, #4]
 80048f0:	e7cc      	b.n	800488c <_malloc_r+0x2c>
 80048f2:	1cc4      	adds	r4, r0, #3
 80048f4:	f024 0403 	bic.w	r4, r4, #3
 80048f8:	42a0      	cmp	r0, r4
 80048fa:	d005      	beq.n	8004908 <_malloc_r+0xa8>
 80048fc:	1a21      	subs	r1, r4, r0
 80048fe:	4630      	mov	r0, r6
 8004900:	f000 f808 	bl	8004914 <_sbrk_r>
 8004904:	3001      	adds	r0, #1
 8004906:	d0cf      	beq.n	80048a8 <_malloc_r+0x48>
 8004908:	6025      	str	r5, [r4, #0]
 800490a:	e7db      	b.n	80048c4 <_malloc_r+0x64>
 800490c:	2000026c 	.word	0x2000026c
 8004910:	20000270 	.word	0x20000270

08004914 <_sbrk_r>:
 8004914:	b538      	push	{r3, r4, r5, lr}
 8004916:	2300      	movs	r3, #0
 8004918:	4c05      	ldr	r4, [pc, #20]	; (8004930 <_sbrk_r+0x1c>)
 800491a:	4605      	mov	r5, r0
 800491c:	4608      	mov	r0, r1
 800491e:	6023      	str	r3, [r4, #0]
 8004920:	f7fd f8fa 	bl	8001b18 <_sbrk>
 8004924:	1c43      	adds	r3, r0, #1
 8004926:	d102      	bne.n	800492e <_sbrk_r+0x1a>
 8004928:	6823      	ldr	r3, [r4, #0]
 800492a:	b103      	cbz	r3, 800492e <_sbrk_r+0x1a>
 800492c:	602b      	str	r3, [r5, #0]
 800492e:	bd38      	pop	{r3, r4, r5, pc}
 8004930:	2000035c 	.word	0x2000035c

08004934 <iso_year_adjust>:
 8004934:	6942      	ldr	r2, [r0, #20]
 8004936:	f240 736c 	movw	r3, #1900	; 0x76c
 800493a:	2a00      	cmp	r2, #0
 800493c:	bfa8      	it	ge
 800493e:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8004942:	441a      	add	r2, r3
 8004944:	0793      	lsls	r3, r2, #30
 8004946:	d105      	bne.n	8004954 <iso_year_adjust+0x20>
 8004948:	2164      	movs	r1, #100	; 0x64
 800494a:	fb92 f3f1 	sdiv	r3, r2, r1
 800494e:	fb01 2313 	mls	r3, r1, r3, r2
 8004952:	b9d3      	cbnz	r3, 800498a <iso_year_adjust+0x56>
 8004954:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8004958:	fb92 f3f1 	sdiv	r3, r2, r1
 800495c:	fb01 2313 	mls	r3, r1, r3, r2
 8004960:	fab3 f283 	clz	r2, r3
 8004964:	0952      	lsrs	r2, r2, #5
 8004966:	e9d0 3106 	ldrd	r3, r1, [r0, #24]
 800496a:	005b      	lsls	r3, r3, #1
 800496c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8004970:	4413      	add	r3, r2
 8004972:	2b21      	cmp	r3, #33	; 0x21
 8004974:	dc11      	bgt.n	800499a <iso_year_adjust+0x66>
 8004976:	2b20      	cmp	r3, #32
 8004978:	da30      	bge.n	80049dc <iso_year_adjust+0xa8>
 800497a:	2b0d      	cmp	r3, #13
 800497c:	dc07      	bgt.n	800498e <iso_year_adjust+0x5a>
 800497e:	2b0a      	cmp	r3, #10
 8004980:	da2c      	bge.n	80049dc <iso_year_adjust+0xa8>
 8004982:	2b01      	cmp	r3, #1
 8004984:	d92a      	bls.n	80049dc <iso_year_adjust+0xa8>
 8004986:	2000      	movs	r0, #0
 8004988:	4770      	bx	lr
 800498a:	2201      	movs	r2, #1
 800498c:	e7eb      	b.n	8004966 <iso_year_adjust+0x32>
 800498e:	2b10      	cmp	r3, #16
 8004990:	dbf9      	blt.n	8004986 <iso_year_adjust+0x52>
 8004992:	2b11      	cmp	r3, #17
 8004994:	dd22      	ble.n	80049dc <iso_year_adjust+0xa8>
 8004996:	3b1c      	subs	r3, #28
 8004998:	e7f3      	b.n	8004982 <iso_year_adjust+0x4e>
 800499a:	f241 62c6 	movw	r2, #5830	; 0x16c6
 800499e:	4293      	cmp	r3, r2
 80049a0:	dc0f      	bgt.n	80049c2 <iso_year_adjust+0x8e>
 80049a2:	f241 62c2 	movw	r2, #5826	; 0x16c2
 80049a6:	4293      	cmp	r3, r2
 80049a8:	da09      	bge.n	80049be <iso_year_adjust+0x8a>
 80049aa:	f241 62a2 	movw	r2, #5794	; 0x16a2
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d005      	beq.n	80049be <iso_year_adjust+0x8a>
 80049b2:	dbe8      	blt.n	8004986 <iso_year_adjust+0x52>
 80049b4:	f5a3 53b5 	sub.w	r3, r3, #5792	; 0x16a0
 80049b8:	3b12      	subs	r3, #18
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d8e3      	bhi.n	8004986 <iso_year_adjust+0x52>
 80049be:	2001      	movs	r0, #1
 80049c0:	4770      	bx	lr
 80049c2:	f241 62d5 	movw	r2, #5845	; 0x16d5
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d0f9      	beq.n	80049be <iso_year_adjust+0x8a>
 80049ca:	f241 62d7 	movw	r2, #5847	; 0x16d7
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d0f5      	beq.n	80049be <iso_year_adjust+0x8a>
 80049d2:	f241 62d3 	movw	r2, #5843	; 0x16d3
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d1d5      	bne.n	8004986 <iso_year_adjust+0x52>
 80049da:	e7f0      	b.n	80049be <iso_year_adjust+0x8a>
 80049dc:	f04f 30ff 	mov.w	r0, #4294967295
 80049e0:	4770      	bx	lr
	...

080049e4 <__strftime>:
 80049e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049e8:	461d      	mov	r5, r3
 80049ea:	2300      	movs	r3, #0
 80049ec:	4607      	mov	r7, r0
 80049ee:	460e      	mov	r6, r1
 80049f0:	461c      	mov	r4, r3
 80049f2:	b091      	sub	sp, #68	; 0x44
 80049f4:	9303      	str	r3, [sp, #12]
 80049f6:	f101 3bff 	add.w	fp, r1, #4294967295
 80049fa:	7813      	ldrb	r3, [r2, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 84e2 	beq.w	80053c6 <__strftime+0x9e2>
 8004a02:	2b25      	cmp	r3, #37	; 0x25
 8004a04:	d11f      	bne.n	8004a46 <__strftime+0x62>
 8004a06:	f892 a001 	ldrb.w	sl, [r2, #1]
 8004a0a:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8004a0e:	d023      	beq.n	8004a58 <__strftime+0x74>
 8004a10:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 8004a14:	d020      	beq.n	8004a58 <__strftime+0x74>
 8004a16:	f04f 0a00 	mov.w	sl, #0
 8004a1a:	f102 0801 	add.w	r8, r2, #1
 8004a1e:	f898 3000 	ldrb.w	r3, [r8]
 8004a22:	3b31      	subs	r3, #49	; 0x31
 8004a24:	2b08      	cmp	r3, #8
 8004a26:	d81a      	bhi.n	8004a5e <__strftime+0x7a>
 8004a28:	4640      	mov	r0, r8
 8004a2a:	220a      	movs	r2, #10
 8004a2c:	a908      	add	r1, sp, #32
 8004a2e:	f000 fd85 	bl	800553c <strtoul>
 8004a32:	4681      	mov	r9, r0
 8004a34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a38:	f898 3000 	ldrb.w	r3, [r8]
 8004a3c:	2b45      	cmp	r3, #69	; 0x45
 8004a3e:	d111      	bne.n	8004a64 <__strftime+0x80>
 8004a40:	f108 0801 	add.w	r8, r8, #1
 8004a44:	e010      	b.n	8004a68 <__strftime+0x84>
 8004a46:	45a3      	cmp	fp, r4
 8004a48:	d802      	bhi.n	8004a50 <__strftime+0x6c>
 8004a4a:	2400      	movs	r4, #0
 8004a4c:	f000 bcbe 	b.w	80053cc <__strftime+0x9e8>
 8004a50:	553b      	strb	r3, [r7, r4]
 8004a52:	3201      	adds	r2, #1
 8004a54:	3401      	adds	r4, #1
 8004a56:	e7d0      	b.n	80049fa <__strftime+0x16>
 8004a58:	f102 0802 	add.w	r8, r2, #2
 8004a5c:	e7df      	b.n	8004a1e <__strftime+0x3a>
 8004a5e:	f04f 0900 	mov.w	r9, #0
 8004a62:	e7e9      	b.n	8004a38 <__strftime+0x54>
 8004a64:	2b4f      	cmp	r3, #79	; 0x4f
 8004a66:	d0eb      	beq.n	8004a40 <__strftime+0x5c>
 8004a68:	f898 1000 	ldrb.w	r1, [r8]
 8004a6c:	f1a1 0325 	sub.w	r3, r1, #37	; 0x25
 8004a70:	2b55      	cmp	r3, #85	; 0x55
 8004a72:	d8ea      	bhi.n	8004a4a <__strftime+0x66>
 8004a74:	a201      	add	r2, pc, #4	; (adr r2, 8004a7c <__strftime+0x98>)
 8004a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a7a:	bf00      	nop
 8004a7c:	080053bd 	.word	0x080053bd
 8004a80:	08004a4b 	.word	0x08004a4b
 8004a84:	08004a4b 	.word	0x08004a4b
 8004a88:	08004a4b 	.word	0x08004a4b
 8004a8c:	08004a4b 	.word	0x08004a4b
 8004a90:	08004a4b 	.word	0x08004a4b
 8004a94:	08004a4b 	.word	0x08004a4b
 8004a98:	08004a4b 	.word	0x08004a4b
 8004a9c:	08004a4b 	.word	0x08004a4b
 8004aa0:	08004a4b 	.word	0x08004a4b
 8004aa4:	08004a4b 	.word	0x08004a4b
 8004aa8:	08004a4b 	.word	0x08004a4b
 8004aac:	08004a4b 	.word	0x08004a4b
 8004ab0:	08004a4b 	.word	0x08004a4b
 8004ab4:	08004a4b 	.word	0x08004a4b
 8004ab8:	08004a4b 	.word	0x08004a4b
 8004abc:	08004a4b 	.word	0x08004a4b
 8004ac0:	08004a4b 	.word	0x08004a4b
 8004ac4:	08004a4b 	.word	0x08004a4b
 8004ac8:	08004a4b 	.word	0x08004a4b
 8004acc:	08004a4b 	.word	0x08004a4b
 8004ad0:	08004a4b 	.word	0x08004a4b
 8004ad4:	08004a4b 	.word	0x08004a4b
 8004ad8:	08004a4b 	.word	0x08004a4b
 8004adc:	08004a4b 	.word	0x08004a4b
 8004ae0:	08004a4b 	.word	0x08004a4b
 8004ae4:	08004a4b 	.word	0x08004a4b
 8004ae8:	08004a4b 	.word	0x08004a4b
 8004aec:	08004c11 	.word	0x08004c11
 8004af0:	08004c65 	.word	0x08004c65
 8004af4:	08004cd5 	.word	0x08004cd5
 8004af8:	08004d6f 	.word	0x08004d6f
 8004afc:	08004a4b 	.word	0x08004a4b
 8004b00:	08004dbd 	.word	0x08004dbd
 8004b04:	08004ead 	.word	0x08004ead
 8004b08:	08004fc5 	.word	0x08004fc5
 8004b0c:	08004fd3 	.word	0x08004fd3
 8004b10:	08004a4b 	.word	0x08004a4b
 8004b14:	08004a4b 	.word	0x08004a4b
 8004b18:	08004a4b 	.word	0x08004a4b
 8004b1c:	08005003 	.word	0x08005003
 8004b20:	08004a4b 	.word	0x08004a4b
 8004b24:	08004a4b 	.word	0x08004a4b
 8004b28:	08005015 	.word	0x08005015
 8004b2c:	08004a4b 	.word	0x08004a4b
 8004b30:	08005073 	.word	0x08005073
 8004b34:	0800518b 	.word	0x0800518b
 8004b38:	08005199 	.word	0x08005199
 8004b3c:	080051e9 	.word	0x080051e9
 8004b40:	080051f9 	.word	0x080051f9
 8004b44:	08005269 	.word	0x08005269
 8004b48:	08004ccd 	.word	0x08004ccd
 8004b4c:	080052a3 	.word	0x080052a3
 8004b50:	08005369 	.word	0x08005369
 8004b54:	08004a4b 	.word	0x08004a4b
 8004b58:	08004a4b 	.word	0x08004a4b
 8004b5c:	08004a4b 	.word	0x08004a4b
 8004b60:	08004a4b 	.word	0x08004a4b
 8004b64:	08004a4b 	.word	0x08004a4b
 8004b68:	08004a4b 	.word	0x08004a4b
 8004b6c:	08004bd5 	.word	0x08004bd5
 8004b70:	08004c3d 	.word	0x08004c3d
 8004b74:	08004c8f 	.word	0x08004c8f
 8004b78:	08004d4b 	.word	0x08004d4b
 8004b7c:	08004d4b 	.word	0x08004d4b
 8004b80:	08004a4b 	.word	0x08004a4b
 8004b84:	08004e15 	.word	0x08004e15
 8004b88:	08004c3d 	.word	0x08004c3d
 8004b8c:	08004a4b 	.word	0x08004a4b
 8004b90:	08004ff5 	.word	0x08004ff5
 8004b94:	08004fc5 	.word	0x08004fc5
 8004b98:	08004fd3 	.word	0x08004fd3
 8004b9c:	08004ffd 	.word	0x08004ffd
 8004ba0:	08005007 	.word	0x08005007
 8004ba4:	08004a4b 	.word	0x08004a4b
 8004ba8:	08005015 	.word	0x08005015
 8004bac:	08004a4b 	.word	0x08004a4b
 8004bb0:	08004cbd 	.word	0x08004cbd
 8004bb4:	08005085 	.word	0x08005085
 8004bb8:	0800518f 	.word	0x0800518f
 8004bbc:	080051d1 	.word	0x080051d1
 8004bc0:	08004a4b 	.word	0x08004a4b
 8004bc4:	0800525d 	.word	0x0800525d
 8004bc8:	08004cc5 	.word	0x08004cc5
 8004bcc:	08005281 	.word	0x08005281
 8004bd0:	080052f7 	.word	0x080052f7
 8004bd4:	69ab      	ldr	r3, [r5, #24]
 8004bd6:	4aa8      	ldr	r2, [pc, #672]	; (8004e78 <__strftime+0x494>)
 8004bd8:	3318      	adds	r3, #24
 8004bda:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8004bde:	4648      	mov	r0, r9
 8004be0:	f7fb fab6 	bl	8000150 <strlen>
 8004be4:	eba9 0904 	sub.w	r9, r9, r4
 8004be8:	4420      	add	r0, r4
 8004bea:	42a0      	cmp	r0, r4
 8004bec:	d108      	bne.n	8004c00 <__strftime+0x21c>
 8004bee:	4604      	mov	r4, r0
 8004bf0:	f898 3000 	ldrb.w	r3, [r8]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f000 83e6 	beq.w	80053c6 <__strftime+0x9e2>
 8004bfa:	f108 0201 	add.w	r2, r8, #1
 8004bfe:	e6fc      	b.n	80049fa <__strftime+0x16>
 8004c00:	45a3      	cmp	fp, r4
 8004c02:	f67f af22 	bls.w	8004a4a <__strftime+0x66>
 8004c06:	f819 3004 	ldrb.w	r3, [r9, r4]
 8004c0a:	553b      	strb	r3, [r7, r4]
 8004c0c:	3401      	adds	r4, #1
 8004c0e:	e7ec      	b.n	8004bea <__strftime+0x206>
 8004c10:	69aa      	ldr	r2, [r5, #24]
 8004c12:	4b99      	ldr	r3, [pc, #612]	; (8004e78 <__strftime+0x494>)
 8004c14:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004c18:	f8d3 907c 	ldr.w	r9, [r3, #124]	; 0x7c
 8004c1c:	4648      	mov	r0, r9
 8004c1e:	f7fb fa97 	bl	8000150 <strlen>
 8004c22:	eba9 0904 	sub.w	r9, r9, r4
 8004c26:	4420      	add	r0, r4
 8004c28:	42a0      	cmp	r0, r4
 8004c2a:	d0e0      	beq.n	8004bee <__strftime+0x20a>
 8004c2c:	45a3      	cmp	fp, r4
 8004c2e:	f67f af0c 	bls.w	8004a4a <__strftime+0x66>
 8004c32:	f819 3004 	ldrb.w	r3, [r9, r4]
 8004c36:	553b      	strb	r3, [r7, r4]
 8004c38:	3401      	adds	r4, #1
 8004c3a:	e7f5      	b.n	8004c28 <__strftime+0x244>
 8004c3c:	692a      	ldr	r2, [r5, #16]
 8004c3e:	4b8e      	ldr	r3, [pc, #568]	; (8004e78 <__strftime+0x494>)
 8004c40:	f853 9022 	ldr.w	r9, [r3, r2, lsl #2]
 8004c44:	4648      	mov	r0, r9
 8004c46:	f7fb fa83 	bl	8000150 <strlen>
 8004c4a:	eba9 0904 	sub.w	r9, r9, r4
 8004c4e:	4420      	add	r0, r4
 8004c50:	42a0      	cmp	r0, r4
 8004c52:	d0cc      	beq.n	8004bee <__strftime+0x20a>
 8004c54:	45a3      	cmp	fp, r4
 8004c56:	f67f aef8 	bls.w	8004a4a <__strftime+0x66>
 8004c5a:	f819 3004 	ldrb.w	r3, [r9, r4]
 8004c5e:	553b      	strb	r3, [r7, r4]
 8004c60:	3401      	adds	r4, #1
 8004c62:	e7f5      	b.n	8004c50 <__strftime+0x26c>
 8004c64:	692b      	ldr	r3, [r5, #16]
 8004c66:	4a84      	ldr	r2, [pc, #528]	; (8004e78 <__strftime+0x494>)
 8004c68:	330c      	adds	r3, #12
 8004c6a:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8004c6e:	4648      	mov	r0, r9
 8004c70:	f7fb fa6e 	bl	8000150 <strlen>
 8004c74:	eba9 0904 	sub.w	r9, r9, r4
 8004c78:	4420      	add	r0, r4
 8004c7a:	42a0      	cmp	r0, r4
 8004c7c:	d0b7      	beq.n	8004bee <__strftime+0x20a>
 8004c7e:	45a3      	cmp	fp, r4
 8004c80:	f67f aee3 	bls.w	8004a4a <__strftime+0x66>
 8004c84:	f819 3004 	ldrb.w	r3, [r9, r4]
 8004c88:	553b      	strb	r3, [r7, r4]
 8004c8a:	3401      	adds	r4, #1
 8004c8c:	e7f5      	b.n	8004c7a <__strftime+0x296>
 8004c8e:	4b7a      	ldr	r3, [pc, #488]	; (8004e78 <__strftime+0x494>)
 8004c90:	f8d3 90a0 	ldr.w	r9, [r3, #160]	; 0xa0
 8004c94:	4648      	mov	r0, r9
 8004c96:	f7fb fa5b 	bl	8000150 <strlen>
 8004c9a:	f899 3000 	ldrb.w	r3, [r9]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d0a6      	beq.n	8004bf0 <__strftime+0x20c>
 8004ca2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8004ca4:	464a      	mov	r2, r9
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	462b      	mov	r3, r5
 8004caa:	1b31      	subs	r1, r6, r4
 8004cac:	1938      	adds	r0, r7, r4
 8004cae:	f7ff fe99 	bl	80049e4 <__strftime>
 8004cb2:	2800      	cmp	r0, #0
 8004cb4:	f77f aec9 	ble.w	8004a4a <__strftime+0x66>
 8004cb8:	4404      	add	r4, r0
 8004cba:	e799      	b.n	8004bf0 <__strftime+0x20c>
 8004cbc:	4b6e      	ldr	r3, [pc, #440]	; (8004e78 <__strftime+0x494>)
 8004cbe:	f8d3 90e4 	ldr.w	r9, [r3, #228]	; 0xe4
 8004cc2:	e7e7      	b.n	8004c94 <__strftime+0x2b0>
 8004cc4:	4b6c      	ldr	r3, [pc, #432]	; (8004e78 <__strftime+0x494>)
 8004cc6:	f8d3 909c 	ldr.w	r9, [r3, #156]	; 0x9c
 8004cca:	e7e3      	b.n	8004c94 <__strftime+0x2b0>
 8004ccc:	4b6a      	ldr	r3, [pc, #424]	; (8004e78 <__strftime+0x494>)
 8004cce:	f8d3 9098 	ldr.w	r9, [r3, #152]	; 0x98
 8004cd2:	e7df      	b.n	8004c94 <__strftime+0x2b0>
 8004cd4:	4b69      	ldr	r3, [pc, #420]	; (8004e7c <__strftime+0x498>)
 8004cd6:	6969      	ldr	r1, [r5, #20]
 8004cd8:	4299      	cmp	r1, r3
 8004cda:	bfac      	ite	ge
 8004cdc:	2300      	movge	r3, #0
 8004cde:	2301      	movlt	r3, #1
 8004ce0:	2900      	cmp	r1, #0
 8004ce2:	9304      	str	r3, [sp, #16]
 8004ce4:	db10      	blt.n	8004d08 <__strftime+0x324>
 8004ce6:	2064      	movs	r0, #100	; 0x64
 8004ce8:	fb91 f0f0 	sdiv	r0, r1, r0
 8004cec:	3013      	adds	r0, #19
 8004cee:	f1ba 0f00 	cmp.w	sl, #0
 8004cf2:	d013      	beq.n	8004d1c <__strftime+0x338>
 8004cf4:	2863      	cmp	r0, #99	; 0x63
 8004cf6:	dd26      	ble.n	8004d46 <__strftime+0x362>
 8004cf8:	4a61      	ldr	r2, [pc, #388]	; (8004e80 <__strftime+0x49c>)
 8004cfa:	4b62      	ldr	r3, [pc, #392]	; (8004e84 <__strftime+0x4a0>)
 8004cfc:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 8004d00:	bf18      	it	ne
 8004d02:	4613      	movne	r3, r2
 8004d04:	4a60      	ldr	r2, [pc, #384]	; (8004e88 <__strftime+0x4a4>)
 8004d06:	e00b      	b.n	8004d20 <__strftime+0x33c>
 8004d08:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 8004d0c:	9105      	str	r1, [sp, #20]
 8004d0e:	f000 fdcb 	bl	80058a8 <abs>
 8004d12:	2364      	movs	r3, #100	; 0x64
 8004d14:	9905      	ldr	r1, [sp, #20]
 8004d16:	fb90 f0f3 	sdiv	r0, r0, r3
 8004d1a:	e7e8      	b.n	8004cee <__strftime+0x30a>
 8004d1c:	4b58      	ldr	r3, [pc, #352]	; (8004e80 <__strftime+0x49c>)
 8004d1e:	4a5b      	ldr	r2, [pc, #364]	; (8004e8c <__strftime+0x4a8>)
 8004d20:	9001      	str	r0, [sp, #4]
 8004d22:	9804      	ldr	r0, [sp, #16]
 8004d24:	f8df c154 	ldr.w	ip, [pc, #340]	; 8004e7c <__strftime+0x498>
 8004d28:	f1b9 0f02 	cmp.w	r9, #2
 8004d2c:	bf2c      	ite	cs
 8004d2e:	ebc0 0009 	rsbcs	r0, r0, r9
 8004d32:	f1c0 0002 	rsbcc	r0, r0, #2
 8004d36:	9000      	str	r0, [sp, #0]
 8004d38:	4855      	ldr	r0, [pc, #340]	; (8004e90 <__strftime+0x4ac>)
 8004d3a:	4561      	cmp	r1, ip
 8004d3c:	bfb8      	it	lt
 8004d3e:	4603      	movlt	r3, r0
 8004d40:	1b31      	subs	r1, r6, r4
 8004d42:	1938      	adds	r0, r7, r4
 8004d44:	e029      	b.n	8004d9a <__strftime+0x3b6>
 8004d46:	4b4e      	ldr	r3, [pc, #312]	; (8004e80 <__strftime+0x49c>)
 8004d48:	e7dc      	b.n	8004d04 <__strftime+0x320>
 8004d4a:	4852      	ldr	r0, [pc, #328]	; (8004e94 <__strftime+0x4b0>)
 8004d4c:	4a52      	ldr	r2, [pc, #328]	; (8004e98 <__strftime+0x4b4>)
 8004d4e:	68eb      	ldr	r3, [r5, #12]
 8004d50:	2964      	cmp	r1, #100	; 0x64
 8004d52:	bf18      	it	ne
 8004d54:	4602      	movne	r2, r0
 8004d56:	1b31      	subs	r1, r6, r4
 8004d58:	1938      	adds	r0, r7, r4
 8004d5a:	f001 f907 	bl	8005f6c <sniprintf>
 8004d5e:	2800      	cmp	r0, #0
 8004d60:	f6ff ae73 	blt.w	8004a4a <__strftime+0x66>
 8004d64:	4404      	add	r4, r0
 8004d66:	42a6      	cmp	r6, r4
 8004d68:	f63f af42 	bhi.w	8004bf0 <__strftime+0x20c>
 8004d6c:	e66d      	b.n	8004a4a <__strftime+0x66>
 8004d6e:	6968      	ldr	r0, [r5, #20]
 8004d70:	692b      	ldr	r3, [r5, #16]
 8004d72:	2800      	cmp	r0, #0
 8004d74:	eb07 0904 	add.w	r9, r7, r4
 8004d78:	eba6 0a04 	sub.w	sl, r6, r4
 8004d7c:	f103 0301 	add.w	r3, r3, #1
 8004d80:	68ea      	ldr	r2, [r5, #12]
 8004d82:	db0d      	blt.n	8004da0 <__strftime+0x3bc>
 8004d84:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8004d88:	fb90 f1fc 	sdiv	r1, r0, ip
 8004d8c:	fb0c 0011 	mls	r0, ip, r1, r0
 8004d90:	e9cd 2000 	strd	r2, r0, [sp]
 8004d94:	4651      	mov	r1, sl
 8004d96:	4648      	mov	r0, r9
 8004d98:	4a40      	ldr	r2, [pc, #256]	; (8004e9c <__strftime+0x4b8>)
 8004d9a:	f001 f8e7 	bl	8005f6c <sniprintf>
 8004d9e:	e7de      	b.n	8004d5e <__strftime+0x37a>
 8004da0:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8004da4:	e9cd 3204 	strd	r3, r2, [sp, #16]
 8004da8:	f000 fd7e 	bl	80058a8 <abs>
 8004dac:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8004db0:	2164      	movs	r1, #100	; 0x64
 8004db2:	fb90 fcf1 	sdiv	ip, r0, r1
 8004db6:	fb0c 0011 	mls	r0, ip, r1, r0
 8004dba:	e7e9      	b.n	8004d90 <__strftime+0x3ac>
 8004dbc:	2325      	movs	r3, #37	; 0x25
 8004dbe:	f88d 3020 	strb.w	r3, [sp, #32]
 8004dc2:	f1ba 0f00 	cmp.w	sl, #0
 8004dc6:	d013      	beq.n	8004df0 <__strftime+0x40c>
 8004dc8:	f1b9 0f06 	cmp.w	r9, #6
 8004dcc:	bf38      	it	cc
 8004dce:	f04f 0906 	movcc.w	r9, #6
 8004dd2:	f88d a021 	strb.w	sl, [sp, #33]	; 0x21
 8004dd6:	f1b9 0306 	subs.w	r3, r9, #6
 8004dda:	d10f      	bne.n	8004dfc <__strftime+0x418>
 8004ddc:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 8004de0:	492f      	ldr	r1, [pc, #188]	; (8004ea0 <__strftime+0x4bc>)
 8004de2:	f001 f923 	bl	800602c <strcpy>
 8004de6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8004de8:	aa08      	add	r2, sp, #32
 8004dea:	9300      	str	r3, [sp, #0]
 8004dec:	462b      	mov	r3, r5
 8004dee:	e75c      	b.n	8004caa <__strftime+0x2c6>
 8004df0:	232b      	movs	r3, #43	; 0x2b
 8004df2:	f04f 090a 	mov.w	r9, #10
 8004df6:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
 8004dfa:	e7ec      	b.n	8004dd6 <__strftime+0x3f2>
 8004dfc:	4a29      	ldr	r2, [pc, #164]	; (8004ea4 <__strftime+0x4c0>)
 8004dfe:	211e      	movs	r1, #30
 8004e00:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 8004e04:	f001 f8b2 	bl	8005f6c <sniprintf>
 8004e08:	2800      	cmp	r0, #0
 8004e0a:	dde7      	ble.n	8004ddc <__strftime+0x3f8>
 8004e0c:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 8004e10:	4418      	add	r0, r3
 8004e12:	e7e5      	b.n	8004de0 <__strftime+0x3fc>
 8004e14:	4628      	mov	r0, r5
 8004e16:	f7ff fd8d 	bl	8004934 <iso_year_adjust>
 8004e1a:	4681      	mov	r9, r0
 8004e1c:	6968      	ldr	r0, [r5, #20]
 8004e1e:	2800      	cmp	r0, #0
 8004e20:	db1a      	blt.n	8004e58 <__strftime+0x474>
 8004e22:	2264      	movs	r2, #100	; 0x64
 8004e24:	fb90 f3f2 	sdiv	r3, r0, r2
 8004e28:	f1b9 0f00 	cmp.w	r9, #0
 8004e2c:	fb02 0013 	mls	r0, r2, r3, r0
 8004e30:	da1a      	bge.n	8004e68 <__strftime+0x484>
 8004e32:	696a      	ldr	r2, [r5, #20]
 8004e34:	4b1c      	ldr	r3, [pc, #112]	; (8004ea8 <__strftime+0x4c4>)
 8004e36:	429a      	cmp	r2, r3
 8004e38:	bfb8      	it	lt
 8004e3a:	f04f 0901 	movlt.w	r9, #1
 8004e3e:	2364      	movs	r3, #100	; 0x64
 8004e40:	4481      	add	r9, r0
 8004e42:	fb99 f0f3 	sdiv	r0, r9, r3
 8004e46:	fb03 9910 	mls	r9, r3, r0, r9
 8004e4a:	4499      	add	r9, r3
 8004e4c:	fb99 f2f3 	sdiv	r2, r9, r3
 8004e50:	fb03 9312 	mls	r3, r3, r2, r9
 8004e54:	4a10      	ldr	r2, [pc, #64]	; (8004e98 <__strftime+0x4b4>)
 8004e56:	e77e      	b.n	8004d56 <__strftime+0x372>
 8004e58:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8004e5c:	f000 fd24 	bl	80058a8 <abs>
 8004e60:	2364      	movs	r3, #100	; 0x64
 8004e62:	fb90 f2f3 	sdiv	r2, r0, r3
 8004e66:	e7df      	b.n	8004e28 <__strftime+0x444>
 8004e68:	d0e9      	beq.n	8004e3e <__strftime+0x45a>
 8004e6a:	696a      	ldr	r2, [r5, #20]
 8004e6c:	4b03      	ldr	r3, [pc, #12]	; (8004e7c <__strftime+0x498>)
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	bfb8      	it	lt
 8004e72:	f04f 39ff 	movlt.w	r9, #4294967295
 8004e76:	e7e2      	b.n	8004e3e <__strftime+0x45a>
 8004e78:	08006c90 	.word	0x08006c90
 8004e7c:	fffff894 	.word	0xfffff894
 8004e80:	08006f02 	.word	0x08006f02
 8004e84:	08006c43 	.word	0x08006c43
 8004e88:	08006c3b 	.word	0x08006c3b
 8004e8c:	08006c34 	.word	0x08006c34
 8004e90:	080070a7 	.word	0x080070a7
 8004e94:	08006c45 	.word	0x08006c45
 8004e98:	08006c53 	.word	0x08006c53
 8004e9c:	08006c49 	.word	0x08006c49
 8004ea0:	08006c5c 	.word	0x08006c5c
 8004ea4:	08006c58 	.word	0x08006c58
 8004ea8:	fffff895 	.word	0xfffff895
 8004eac:	696b      	ldr	r3, [r5, #20]
 8004eae:	4628      	mov	r0, r5
 8004eb0:	9304      	str	r3, [sp, #16]
 8004eb2:	9a04      	ldr	r2, [sp, #16]
 8004eb4:	4bbc      	ldr	r3, [pc, #752]	; (80051a8 <__strftime+0x7c4>)
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	bfac      	ite	ge
 8004eba:	2300      	movge	r3, #0
 8004ebc:	2301      	movlt	r3, #1
 8004ebe:	9305      	str	r3, [sp, #20]
 8004ec0:	f7ff fd38 	bl	8004934 <iso_year_adjust>
 8004ec4:	9a04      	ldr	r2, [sp, #16]
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2a00      	cmp	r2, #0
 8004eca:	db3a      	blt.n	8004f42 <__strftime+0x55e>
 8004ecc:	2264      	movs	r2, #100	; 0x64
 8004ece:	9904      	ldr	r1, [sp, #16]
 8004ed0:	fb91 f2f2 	sdiv	r2, r1, r2
 8004ed4:	3213      	adds	r2, #19
 8004ed6:	6968      	ldr	r0, [r5, #20]
 8004ed8:	2800      	cmp	r0, #0
 8004eda:	db3d      	blt.n	8004f58 <__strftime+0x574>
 8004edc:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8004ee0:	fb90 fefc 	sdiv	lr, r0, ip
 8004ee4:	fb0c 001e 	mls	r0, ip, lr, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	da44      	bge.n	8004f76 <__strftime+0x592>
 8004eec:	f8df c2dc 	ldr.w	ip, [pc, #732]	; 80051cc <__strftime+0x7e8>
 8004ef0:	6969      	ldr	r1, [r5, #20]
 8004ef2:	4561      	cmp	r1, ip
 8004ef4:	da01      	bge.n	8004efa <__strftime+0x516>
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	9305      	str	r3, [sp, #20]
 8004efa:	4403      	add	r3, r0
 8004efc:	1c59      	adds	r1, r3, #1
 8004efe:	d146      	bne.n	8004f8e <__strftime+0x5aa>
 8004f00:	2363      	movs	r3, #99	; 0x63
 8004f02:	3a01      	subs	r2, #1
 8004f04:	2064      	movs	r0, #100	; 0x64
 8004f06:	fb00 3202 	mla	r2, r0, r2, r3
 8004f0a:	9b05      	ldr	r3, [sp, #20]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d043      	beq.n	8004f98 <__strftime+0x5b4>
 8004f10:	232d      	movs	r3, #45	; 0x2d
 8004f12:	f88d 3020 	strb.w	r3, [sp, #32]
 8004f16:	f1b9 0f00 	cmp.w	r9, #0
 8004f1a:	d001      	beq.n	8004f20 <__strftime+0x53c>
 8004f1c:	f109 39ff 	add.w	r9, r9, #4294967295
 8004f20:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 8004f24:	2125      	movs	r1, #37	; 0x25
 8004f26:	7019      	strb	r1, [r3, #0]
 8004f28:	f1ba 0f00 	cmp.w	sl, #0
 8004f2c:	d144      	bne.n	8004fb8 <__strftime+0x5d4>
 8004f2e:	1c58      	adds	r0, r3, #1
 8004f30:	499e      	ldr	r1, [pc, #632]	; (80051ac <__strftime+0x7c8>)
 8004f32:	9204      	str	r2, [sp, #16]
 8004f34:	f001 f87a 	bl	800602c <strcpy>
 8004f38:	9a04      	ldr	r2, [sp, #16]
 8004f3a:	9200      	str	r2, [sp, #0]
 8004f3c:	464b      	mov	r3, r9
 8004f3e:	aa08      	add	r2, sp, #32
 8004f40:	e09b      	b.n	800507a <__strftime+0x696>
 8004f42:	9b04      	ldr	r3, [sp, #16]
 8004f44:	9006      	str	r0, [sp, #24]
 8004f46:	f203 706c 	addw	r0, r3, #1900	; 0x76c
 8004f4a:	f000 fcad 	bl	80058a8 <abs>
 8004f4e:	2264      	movs	r2, #100	; 0x64
 8004f50:	9b06      	ldr	r3, [sp, #24]
 8004f52:	fb90 f2f2 	sdiv	r2, r0, r2
 8004f56:	e7be      	b.n	8004ed6 <__strftime+0x4f2>
 8004f58:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8004f5c:	e9cd 3206 	strd	r3, r2, [sp, #24]
 8004f60:	f000 fca2 	bl	80058a8 <abs>
 8004f64:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8004f68:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8004f6c:	fb90 fefc 	sdiv	lr, r0, ip
 8004f70:	fb0e 001c 	mls	r0, lr, ip, r0
 8004f74:	e7b8      	b.n	8004ee8 <__strftime+0x504>
 8004f76:	d0c0      	beq.n	8004efa <__strftime+0x516>
 8004f78:	9904      	ldr	r1, [sp, #16]
 8004f7a:	f8df c22c 	ldr.w	ip, [pc, #556]	; 80051a8 <__strftime+0x7c4>
 8004f7e:	4561      	cmp	r1, ip
 8004f80:	bfae      	itee	ge
 8004f82:	2100      	movge	r1, #0
 8004f84:	2101      	movlt	r1, #1
 8004f86:	f04f 33ff 	movlt.w	r3, #4294967295
 8004f8a:	9105      	str	r1, [sp, #20]
 8004f8c:	e7b5      	b.n	8004efa <__strftime+0x516>
 8004f8e:	2b64      	cmp	r3, #100	; 0x64
 8004f90:	bf04      	itt	eq
 8004f92:	3201      	addeq	r2, #1
 8004f94:	2300      	moveq	r3, #0
 8004f96:	e7b5      	b.n	8004f04 <__strftime+0x520>
 8004f98:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 8004f9c:	d110      	bne.n	8004fc0 <__strftime+0x5dc>
 8004f9e:	f242 730f 	movw	r3, #9999	; 0x270f
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d90c      	bls.n	8004fc0 <__strftime+0x5dc>
 8004fa6:	f88d a020 	strb.w	sl, [sp, #32]
 8004faa:	f1b9 0f00 	cmp.w	r9, #0
 8004fae:	d1b5      	bne.n	8004f1c <__strftime+0x538>
 8004fb0:	2125      	movs	r1, #37	; 0x25
 8004fb2:	ab10      	add	r3, sp, #64	; 0x40
 8004fb4:	f803 1d1f 	strb.w	r1, [r3, #-31]!
 8004fb8:	2130      	movs	r1, #48	; 0x30
 8004fba:	1c98      	adds	r0, r3, #2
 8004fbc:	7059      	strb	r1, [r3, #1]
 8004fbe:	e7b7      	b.n	8004f30 <__strftime+0x54c>
 8004fc0:	ab08      	add	r3, sp, #32
 8004fc2:	e7af      	b.n	8004f24 <__strftime+0x540>
 8004fc4:	487a      	ldr	r0, [pc, #488]	; (80051b0 <__strftime+0x7cc>)
 8004fc6:	4a7b      	ldr	r2, [pc, #492]	; (80051b4 <__strftime+0x7d0>)
 8004fc8:	68ab      	ldr	r3, [r5, #8]
 8004fca:	296b      	cmp	r1, #107	; 0x6b
 8004fcc:	bf18      	it	ne
 8004fce:	4602      	movne	r2, r0
 8004fd0:	e6c1      	b.n	8004d56 <__strftime+0x372>
 8004fd2:	68ab      	ldr	r3, [r5, #8]
 8004fd4:	220c      	movs	r2, #12
 8004fd6:	b15b      	cbz	r3, 8004ff0 <__strftime+0x60c>
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d003      	beq.n	8004fe4 <__strftime+0x600>
 8004fdc:	fb93 f0f2 	sdiv	r0, r3, r2
 8004fe0:	fb02 3310 	mls	r3, r2, r0, r3
 8004fe4:	4873      	ldr	r0, [pc, #460]	; (80051b4 <__strftime+0x7d0>)
 8004fe6:	4a72      	ldr	r2, [pc, #456]	; (80051b0 <__strftime+0x7cc>)
 8004fe8:	2949      	cmp	r1, #73	; 0x49
 8004fea:	bf18      	it	ne
 8004fec:	4602      	movne	r2, r0
 8004fee:	e6b2      	b.n	8004d56 <__strftime+0x372>
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	e7f7      	b.n	8004fe4 <__strftime+0x600>
 8004ff4:	69eb      	ldr	r3, [r5, #28]
 8004ff6:	4a70      	ldr	r2, [pc, #448]	; (80051b8 <__strftime+0x7d4>)
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	e6ac      	b.n	8004d56 <__strftime+0x372>
 8004ffc:	692b      	ldr	r3, [r5, #16]
 8004ffe:	3301      	adds	r3, #1
 8005000:	e728      	b.n	8004e54 <__strftime+0x470>
 8005002:	686b      	ldr	r3, [r5, #4]
 8005004:	e726      	b.n	8004e54 <__strftime+0x470>
 8005006:	45a3      	cmp	fp, r4
 8005008:	f67f ad1f 	bls.w	8004a4a <__strftime+0x66>
 800500c:	230a      	movs	r3, #10
 800500e:	553b      	strb	r3, [r7, r4]
 8005010:	3401      	adds	r4, #1
 8005012:	e5ed      	b.n	8004bf0 <__strftime+0x20c>
 8005014:	68ab      	ldr	r3, [r5, #8]
 8005016:	2b0b      	cmp	r3, #11
 8005018:	bfcc      	ite	gt
 800501a:	22a4      	movgt	r2, #164	; 0xa4
 800501c:	22a0      	movle	r2, #160	; 0xa0
 800501e:	4b67      	ldr	r3, [pc, #412]	; (80051bc <__strftime+0x7d8>)
 8005020:	4413      	add	r3, r2
 8005022:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8005026:	4648      	mov	r0, r9
 8005028:	f7fb f892 	bl	8000150 <strlen>
 800502c:	eba9 0304 	sub.w	r3, r9, r4
 8005030:	eb04 0a00 	add.w	sl, r4, r0
 8005034:	45a2      	cmp	sl, r4
 8005036:	d101      	bne.n	800503c <__strftime+0x658>
 8005038:	4654      	mov	r4, sl
 800503a:	e5d9      	b.n	8004bf0 <__strftime+0x20c>
 800503c:	45a3      	cmp	fp, r4
 800503e:	f67f ad04 	bls.w	8004a4a <__strftime+0x66>
 8005042:	f898 2000 	ldrb.w	r2, [r8]
 8005046:	f813 9004 	ldrb.w	r9, [r3, r4]
 800504a:	2a50      	cmp	r2, #80	; 0x50
 800504c:	d10d      	bne.n	800506a <__strftime+0x686>
 800504e:	9304      	str	r3, [sp, #16]
 8005050:	f000 fc90 	bl	8005974 <__locale_ctype_ptr>
 8005054:	4448      	add	r0, r9
 8005056:	7842      	ldrb	r2, [r0, #1]
 8005058:	9b04      	ldr	r3, [sp, #16]
 800505a:	f002 0203 	and.w	r2, r2, #3
 800505e:	2a01      	cmp	r2, #1
 8005060:	bf08      	it	eq
 8005062:	f109 0920 	addeq.w	r9, r9, #32
 8005066:	fa5f f989 	uxtb.w	r9, r9
 800506a:	f807 9004 	strb.w	r9, [r7, r4]
 800506e:	3401      	adds	r4, #1
 8005070:	e7e0      	b.n	8005034 <__strftime+0x650>
 8005072:	686b      	ldr	r3, [r5, #4]
 8005074:	4a52      	ldr	r2, [pc, #328]	; (80051c0 <__strftime+0x7dc>)
 8005076:	9300      	str	r3, [sp, #0]
 8005078:	68ab      	ldr	r3, [r5, #8]
 800507a:	1b31      	subs	r1, r6, r4
 800507c:	1938      	adds	r0, r7, r4
 800507e:	f000 ff75 	bl	8005f6c <sniprintf>
 8005082:	e66c      	b.n	8004d5e <__strftime+0x37a>
 8005084:	6a2b      	ldr	r3, [r5, #32]
 8005086:	2b00      	cmp	r3, #0
 8005088:	db7c      	blt.n	8005184 <__strftime+0x7a0>
 800508a:	f000 fa87 	bl	800559c <__tz_lock>
 800508e:	9b03      	ldr	r3, [sp, #12]
 8005090:	b90b      	cbnz	r3, 8005096 <__strftime+0x6b2>
 8005092:	f000 fa85 	bl	80055a0 <_tzset_unlocked>
 8005096:	f000 fc61 	bl	800595c <__gettzinfo>
 800509a:	6a2b      	ldr	r3, [r5, #32]
 800509c:	2b00      	cmp	r3, #0
 800509e:	bfcc      	ite	gt
 80050a0:	2350      	movgt	r3, #80	; 0x50
 80050a2:	2328      	movle	r3, #40	; 0x28
 80050a4:	58c3      	ldr	r3, [r0, r3]
 80050a6:	425b      	negs	r3, r3
 80050a8:	9304      	str	r3, [sp, #16]
 80050aa:	f000 fa78 	bl	800559e <__tz_unlock>
 80050ae:	2301      	movs	r3, #1
 80050b0:	9303      	str	r3, [sp, #12]
 80050b2:	f8d5 c014 	ldr.w	ip, [r5, #20]
 80050b6:	193b      	adds	r3, r7, r4
 80050b8:	4662      	mov	r2, ip
 80050ba:	f1bc 0045 	subs.w	r0, ip, #69	; 0x45
 80050be:	9305      	str	r3, [sp, #20]
 80050c0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80050c4:	f143 31ff 	adc.w	r1, r3, #4294967295
 80050c8:	2800      	cmp	r0, #0
 80050ca:	f171 0e00 	sbcs.w	lr, r1, #0
 80050ce:	da03      	bge.n	80050d8 <__strftime+0x6f4>
 80050d0:	f1bc 0042 	subs.w	r0, ip, #66	; 0x42
 80050d4:	f143 31ff 	adc.w	r1, r3, #4294967295
 80050d8:	0883      	lsrs	r3, r0, #2
 80050da:	ea43 7381 	orr.w	r3, r3, r1, lsl #30
 80050de:	4699      	mov	r9, r3
 80050e0:	108b      	asrs	r3, r1, #2
 80050e2:	2164      	movs	r1, #100	; 0x64
 80050e4:	f10c 30ff 	add.w	r0, ip, #4294967295
 80050e8:	fb90 f1f1 	sdiv	r1, r0, r1
 80050ec:	ebb9 0201 	subs.w	r2, r9, r1
 80050f0:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
 80050f4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80050f8:	f20c 102b 	addw	r0, ip, #299	; 0x12b
 80050fc:	fb90 f1f1 	sdiv	r1, r0, r1
 8005100:	eb12 0901 	adds.w	r9, r2, r1
 8005104:	eb43 7ae1 	adc.w	sl, r3, r1, asr #31
 8005108:	f240 116d 	movw	r1, #365	; 0x16d
 800510c:	f1ac 0c46 	sub.w	ip, ip, #70	; 0x46
 8005110:	fb01 fc0c 	mul.w	ip, r1, ip
 8005114:	eb19 020c 	adds.w	r2, r9, ip
 8005118:	eb4a 73ec 	adc.w	r3, sl, ip, asr #31
 800511c:	f04f 0c18 	mov.w	ip, #24
 8005120:	69e9      	ldr	r1, [r5, #28]
 8005122:	eb12 0901 	adds.w	r9, r2, r1
 8005126:	eb43 7ae1 	adc.w	sl, r3, r1, asr #31
 800512a:	fba9 230c 	umull	r2, r3, r9, ip
 800512e:	4619      	mov	r1, r3
 8005130:	fb0c 130a 	mla	r3, ip, sl, r1
 8005134:	4610      	mov	r0, r2
 8005136:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 800513a:	4619      	mov	r1, r3
 800513c:	68ab      	ldr	r3, [r5, #8]
 800513e:	18c0      	adds	r0, r0, r3
 8005140:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
 8005144:	fba0 230c 	umull	r2, r3, r0, ip
 8005148:	4691      	mov	r9, r2
 800514a:	fb0c 3301 	mla	r3, ip, r1, r3
 800514e:	6869      	ldr	r1, [r5, #4]
 8005150:	eb19 0201 	adds.w	r2, r9, r1
 8005154:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
 8005158:	fba2 010c 	umull	r0, r1, r2, ip
 800515c:	fb0c 1103 	mla	r1, ip, r3, r1
 8005160:	682b      	ldr	r3, [r5, #0]
 8005162:	4a18      	ldr	r2, [pc, #96]	; (80051c4 <__strftime+0x7e0>)
 8005164:	eb10 0903 	adds.w	r9, r0, r3
 8005168:	eb41 7ae3 	adc.w	sl, r1, r3, asr #31
 800516c:	9b04      	ldr	r3, [sp, #16]
 800516e:	ebb9 0003 	subs.w	r0, r9, r3
 8005172:	eb6a 71e3 	sbc.w	r1, sl, r3, asr #31
 8005176:	e9cd 0100 	strd	r0, r1, [sp]
 800517a:	1b31      	subs	r1, r6, r4
 800517c:	1938      	adds	r0, r7, r4
 800517e:	f000 fef5 	bl	8005f6c <sniprintf>
 8005182:	e5ec      	b.n	8004d5e <__strftime+0x37a>
 8005184:	2300      	movs	r3, #0
 8005186:	9304      	str	r3, [sp, #16]
 8005188:	e793      	b.n	80050b2 <__strftime+0x6ce>
 800518a:	682b      	ldr	r3, [r5, #0]
 800518c:	e662      	b.n	8004e54 <__strftime+0x470>
 800518e:	45a3      	cmp	fp, r4
 8005190:	f67f ac5b 	bls.w	8004a4a <__strftime+0x66>
 8005194:	2309      	movs	r3, #9
 8005196:	e73a      	b.n	800500e <__strftime+0x62a>
 8005198:	682b      	ldr	r3, [r5, #0]
 800519a:	4a0b      	ldr	r2, [pc, #44]	; (80051c8 <__strftime+0x7e4>)
 800519c:	9301      	str	r3, [sp, #4]
 800519e:	686b      	ldr	r3, [r5, #4]
 80051a0:	9300      	str	r3, [sp, #0]
 80051a2:	68ab      	ldr	r3, [r5, #8]
 80051a4:	e5cc      	b.n	8004d40 <__strftime+0x35c>
 80051a6:	bf00      	nop
 80051a8:	fffff894 	.word	0xfffff894
 80051ac:	08006c64 	.word	0x08006c64
 80051b0:	08006c53 	.word	0x08006c53
 80051b4:	08006c45 	.word	0x08006c45
 80051b8:	08006c68 	.word	0x08006c68
 80051bc:	08006c90 	.word	0x08006c90
 80051c0:	08006c77 	.word	0x08006c77
 80051c4:	08006c6d 	.word	0x08006c6d
 80051c8:	08006c72 	.word	0x08006c72
 80051cc:	fffff895 	.word	0xfffff895
 80051d0:	45a3      	cmp	fp, r4
 80051d2:	f67f ac3a 	bls.w	8004a4a <__strftime+0x66>
 80051d6:	69ab      	ldr	r3, [r5, #24]
 80051d8:	193a      	adds	r2, r7, r4
 80051da:	3401      	adds	r4, #1
 80051dc:	b913      	cbnz	r3, 80051e4 <__strftime+0x800>
 80051de:	2337      	movs	r3, #55	; 0x37
 80051e0:	7013      	strb	r3, [r2, #0]
 80051e2:	e505      	b.n	8004bf0 <__strftime+0x20c>
 80051e4:	3330      	adds	r3, #48	; 0x30
 80051e6:	e7fb      	b.n	80051e0 <__strftime+0x7fc>
 80051e8:	69eb      	ldr	r3, [r5, #28]
 80051ea:	69aa      	ldr	r2, [r5, #24]
 80051ec:	3307      	adds	r3, #7
 80051ee:	1a9b      	subs	r3, r3, r2
 80051f0:	2207      	movs	r2, #7
 80051f2:	fb93 f3f2 	sdiv	r3, r3, r2
 80051f6:	e62d      	b.n	8004e54 <__strftime+0x470>
 80051f8:	4628      	mov	r0, r5
 80051fa:	f7ff fb9b 	bl	8004934 <iso_year_adjust>
 80051fe:	69aa      	ldr	r2, [r5, #24]
 8005200:	b132      	cbz	r2, 8005210 <__strftime+0x82c>
 8005202:	3a01      	subs	r2, #1
 8005204:	2800      	cmp	r0, #0
 8005206:	dc27      	bgt.n	8005258 <__strftime+0x874>
 8005208:	69eb      	ldr	r3, [r5, #28]
 800520a:	d103      	bne.n	8005214 <__strftime+0x830>
 800520c:	330a      	adds	r3, #10
 800520e:	e7ee      	b.n	80051ee <__strftime+0x80a>
 8005210:	2206      	movs	r2, #6
 8005212:	e7f7      	b.n	8005204 <__strftime+0x820>
 8005214:	6968      	ldr	r0, [r5, #20]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2800      	cmp	r0, #0
 800521a:	f240 726b 	movw	r2, #1899	; 0x76b
 800521e:	bfa8      	it	ge
 8005220:	f06f 0264 	mvnge.w	r2, #100	; 0x64
 8005224:	4410      	add	r0, r2
 8005226:	0782      	lsls	r2, r0, #30
 8005228:	d105      	bne.n	8005236 <__strftime+0x852>
 800522a:	2264      	movs	r2, #100	; 0x64
 800522c:	fb90 f1f2 	sdiv	r1, r0, r2
 8005230:	fb02 0111 	mls	r1, r2, r1, r0
 8005234:	b971      	cbnz	r1, 8005254 <__strftime+0x870>
 8005236:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800523a:	fb90 f2f1 	sdiv	r2, r0, r1
 800523e:	fb01 0212 	mls	r2, r1, r2, r0
 8005242:	fab2 f282 	clz	r2, r2
 8005246:	0952      	lsrs	r2, r2, #5
 8005248:	1a9a      	subs	r2, r3, r2
 800524a:	2a04      	cmp	r2, #4
 800524c:	bfcc      	ite	gt
 800524e:	2334      	movgt	r3, #52	; 0x34
 8005250:	2335      	movle	r3, #53	; 0x35
 8005252:	e5ff      	b.n	8004e54 <__strftime+0x470>
 8005254:	2201      	movs	r2, #1
 8005256:	e7f7      	b.n	8005248 <__strftime+0x864>
 8005258:	2301      	movs	r3, #1
 800525a:	e5fb      	b.n	8004e54 <__strftime+0x470>
 800525c:	45a3      	cmp	fp, r4
 800525e:	f67f abf4 	bls.w	8004a4a <__strftime+0x66>
 8005262:	69ab      	ldr	r3, [r5, #24]
 8005264:	3330      	adds	r3, #48	; 0x30
 8005266:	e6d2      	b.n	800500e <__strftime+0x62a>
 8005268:	69ab      	ldr	r3, [r5, #24]
 800526a:	b13b      	cbz	r3, 800527c <__strftime+0x898>
 800526c:	3b01      	subs	r3, #1
 800526e:	69ea      	ldr	r2, [r5, #28]
 8005270:	3207      	adds	r2, #7
 8005272:	1ad2      	subs	r2, r2, r3
 8005274:	2307      	movs	r3, #7
 8005276:	fb92 f3f3 	sdiv	r3, r2, r3
 800527a:	e5eb      	b.n	8004e54 <__strftime+0x470>
 800527c:	2306      	movs	r3, #6
 800527e:	e7f6      	b.n	800526e <__strftime+0x88a>
 8005280:	6968      	ldr	r0, [r5, #20]
 8005282:	2800      	cmp	r0, #0
 8005284:	db05      	blt.n	8005292 <__strftime+0x8ae>
 8005286:	2264      	movs	r2, #100	; 0x64
 8005288:	fb90 f3f2 	sdiv	r3, r0, r2
 800528c:	fb02 0313 	mls	r3, r2, r3, r0
 8005290:	e5e0      	b.n	8004e54 <__strftime+0x470>
 8005292:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8005296:	f000 fb07 	bl	80058a8 <abs>
 800529a:	2364      	movs	r3, #100	; 0x64
 800529c:	fb90 f2f3 	sdiv	r2, r0, r3
 80052a0:	e7f4      	b.n	800528c <__strftime+0x8a8>
 80052a2:	696b      	ldr	r3, [r5, #20]
 80052a4:	4a52      	ldr	r2, [pc, #328]	; (80053f0 <__strftime+0xa0c>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	da18      	bge.n	80052dc <__strftime+0x8f8>
 80052aa:	212d      	movs	r1, #45	; 0x2d
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	f88d 1020 	strb.w	r1, [sp, #32]
 80052b2:	f1b9 0f00 	cmp.w	r9, #0
 80052b6:	d001      	beq.n	80052bc <__strftime+0x8d8>
 80052b8:	f109 39ff 	add.w	r9, r9, #4294967295
 80052bc:	f10d 0221 	add.w	r2, sp, #33	; 0x21
 80052c0:	2125      	movs	r1, #37	; 0x25
 80052c2:	7011      	strb	r1, [r2, #0]
 80052c4:	f1ba 0f00 	cmp.w	sl, #0
 80052c8:	f040 8088 	bne.w	80053dc <__strftime+0x9f8>
 80052cc:	1c50      	adds	r0, r2, #1
 80052ce:	4949      	ldr	r1, [pc, #292]	; (80053f4 <__strftime+0xa10>)
 80052d0:	9304      	str	r3, [sp, #16]
 80052d2:	f000 feab 	bl	800602c <strcpy>
 80052d6:	9b04      	ldr	r3, [sp, #16]
 80052d8:	9300      	str	r3, [sp, #0]
 80052da:	e62f      	b.n	8004f3c <__strftime+0x558>
 80052dc:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 80052e0:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 80052e4:	f040 8081 	bne.w	80053ea <__strftime+0xa06>
 80052e8:	f242 720f 	movw	r2, #9999	; 0x270f
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d979      	bls.n	80053e4 <__strftime+0xa00>
 80052f0:	f88d a020 	strb.w	sl, [sp, #32]
 80052f4:	e7dd      	b.n	80052b2 <__strftime+0x8ce>
 80052f6:	6a2b      	ldr	r3, [r5, #32]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f6ff ac79 	blt.w	8004bf0 <__strftime+0x20c>
 80052fe:	f000 f94d 	bl	800559c <__tz_lock>
 8005302:	9b03      	ldr	r3, [sp, #12]
 8005304:	b90b      	cbnz	r3, 800530a <__strftime+0x926>
 8005306:	f000 f94b 	bl	80055a0 <_tzset_unlocked>
 800530a:	f000 fb27 	bl	800595c <__gettzinfo>
 800530e:	6a2b      	ldr	r3, [r5, #32]
 8005310:	eb07 0a04 	add.w	sl, r7, r4
 8005314:	2b00      	cmp	r3, #0
 8005316:	bfcc      	ite	gt
 8005318:	2350      	movgt	r3, #80	; 0x50
 800531a:	2328      	movle	r3, #40	; 0x28
 800531c:	58c3      	ldr	r3, [r0, r3]
 800531e:	f1c3 0900 	rsb	r9, r3, #0
 8005322:	f000 f93c 	bl	800559e <__tz_unlock>
 8005326:	233c      	movs	r3, #60	; 0x3c
 8005328:	1b31      	subs	r1, r6, r4
 800532a:	fb99 f0f3 	sdiv	r0, r9, r3
 800532e:	9104      	str	r1, [sp, #16]
 8005330:	9303      	str	r3, [sp, #12]
 8005332:	f000 fb17 	bl	8005964 <labs>
 8005336:	9b03      	ldr	r3, [sp, #12]
 8005338:	9904      	ldr	r1, [sp, #16]
 800533a:	fb90 f2f3 	sdiv	r2, r0, r3
 800533e:	fb02 0013 	mls	r0, r2, r3, r0
 8005342:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005346:	9000      	str	r0, [sp, #0]
 8005348:	fb99 f3f3 	sdiv	r3, r9, r3
 800534c:	4a2a      	ldr	r2, [pc, #168]	; (80053f8 <__strftime+0xa14>)
 800534e:	4650      	mov	r0, sl
 8005350:	f000 fe0c 	bl	8005f6c <sniprintf>
 8005354:	2800      	cmp	r0, #0
 8005356:	f6ff ab78 	blt.w	8004a4a <__strftime+0x66>
 800535a:	4404      	add	r4, r0
 800535c:	42a6      	cmp	r6, r4
 800535e:	f67f ab74 	bls.w	8004a4a <__strftime+0x66>
 8005362:	2301      	movs	r3, #1
 8005364:	9303      	str	r3, [sp, #12]
 8005366:	e443      	b.n	8004bf0 <__strftime+0x20c>
 8005368:	6a2b      	ldr	r3, [r5, #32]
 800536a:	2b00      	cmp	r3, #0
 800536c:	f6ff ac40 	blt.w	8004bf0 <__strftime+0x20c>
 8005370:	f000 f914 	bl	800559c <__tz_lock>
 8005374:	9b03      	ldr	r3, [sp, #12]
 8005376:	b90b      	cbnz	r3, 800537c <__strftime+0x998>
 8005378:	f000 f912 	bl	80055a0 <_tzset_unlocked>
 800537c:	6a2b      	ldr	r3, [r5, #32]
 800537e:	4a1f      	ldr	r2, [pc, #124]	; (80053fc <__strftime+0xa18>)
 8005380:	2b00      	cmp	r3, #0
 8005382:	bfd4      	ite	le
 8005384:	2300      	movle	r3, #0
 8005386:	2301      	movgt	r3, #1
 8005388:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 800538c:	4648      	mov	r0, r9
 800538e:	f7fa fedf 	bl	8000150 <strlen>
 8005392:	eba9 0904 	sub.w	r9, r9, r4
 8005396:	eb04 0a00 	add.w	sl, r4, r0
 800539a:	45a2      	cmp	sl, r4
 800539c:	d103      	bne.n	80053a6 <__strftime+0x9c2>
 800539e:	f000 f8fe 	bl	800559e <__tz_unlock>
 80053a2:	4654      	mov	r4, sl
 80053a4:	e7dd      	b.n	8005362 <__strftime+0x97e>
 80053a6:	45a3      	cmp	fp, r4
 80053a8:	d904      	bls.n	80053b4 <__strftime+0x9d0>
 80053aa:	f819 3004 	ldrb.w	r3, [r9, r4]
 80053ae:	553b      	strb	r3, [r7, r4]
 80053b0:	3401      	adds	r4, #1
 80053b2:	e7f2      	b.n	800539a <__strftime+0x9b6>
 80053b4:	f000 f8f3 	bl	800559e <__tz_unlock>
 80053b8:	f7ff bb47 	b.w	8004a4a <__strftime+0x66>
 80053bc:	45a3      	cmp	fp, r4
 80053be:	f67f ab44 	bls.w	8004a4a <__strftime+0x66>
 80053c2:	2325      	movs	r3, #37	; 0x25
 80053c4:	e623      	b.n	800500e <__strftime+0x62a>
 80053c6:	b10e      	cbz	r6, 80053cc <__strftime+0x9e8>
 80053c8:	2300      	movs	r3, #0
 80053ca:	553b      	strb	r3, [r7, r4]
 80053cc:	4620      	mov	r0, r4
 80053ce:	b011      	add	sp, #68	; 0x44
 80053d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053d4:	2225      	movs	r2, #37	; 0x25
 80053d6:	f88d 2020 	strb.w	r2, [sp, #32]
 80053da:	aa08      	add	r2, sp, #32
 80053dc:	2130      	movs	r1, #48	; 0x30
 80053de:	1c90      	adds	r0, r2, #2
 80053e0:	7051      	strb	r1, [r2, #1]
 80053e2:	e774      	b.n	80052ce <__strftime+0x8ea>
 80053e4:	f1b9 0f00 	cmp.w	r9, #0
 80053e8:	d1f4      	bne.n	80053d4 <__strftime+0x9f0>
 80053ea:	aa08      	add	r2, sp, #32
 80053ec:	e768      	b.n	80052c0 <__strftime+0x8dc>
 80053ee:	bf00      	nop
 80053f0:	fffff894 	.word	0xfffff894
 80053f4:	08006c64 	.word	0x08006c64
 80053f8:	08006c81 	.word	0x08006c81
 80053fc:	20000074 	.word	0x20000074

08005400 <strftime>:
 8005400:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005402:	4c06      	ldr	r4, [pc, #24]	; (800541c <strftime+0x1c>)
 8005404:	4d06      	ldr	r5, [pc, #24]	; (8005420 <strftime+0x20>)
 8005406:	6824      	ldr	r4, [r4, #0]
 8005408:	6a24      	ldr	r4, [r4, #32]
 800540a:	2c00      	cmp	r4, #0
 800540c:	bf08      	it	eq
 800540e:	462c      	moveq	r4, r5
 8005410:	9400      	str	r4, [sp, #0]
 8005412:	f7ff fae7 	bl	80049e4 <__strftime>
 8005416:	b003      	add	sp, #12
 8005418:	bd30      	pop	{r4, r5, pc}
 800541a:	bf00      	nop
 800541c:	20000010 	.word	0x20000010
 8005420:	200000d8 	.word	0x200000d8

08005424 <_strtoul_l.isra.0>:
 8005424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005428:	4680      	mov	r8, r0
 800542a:	4689      	mov	r9, r1
 800542c:	4692      	mov	sl, r2
 800542e:	461e      	mov	r6, r3
 8005430:	460f      	mov	r7, r1
 8005432:	463d      	mov	r5, r7
 8005434:	9808      	ldr	r0, [sp, #32]
 8005436:	f815 4b01 	ldrb.w	r4, [r5], #1
 800543a:	f000 fa97 	bl	800596c <__locale_ctype_ptr_l>
 800543e:	4420      	add	r0, r4
 8005440:	7843      	ldrb	r3, [r0, #1]
 8005442:	f013 0308 	ands.w	r3, r3, #8
 8005446:	d130      	bne.n	80054aa <_strtoul_l.isra.0+0x86>
 8005448:	2c2d      	cmp	r4, #45	; 0x2d
 800544a:	d130      	bne.n	80054ae <_strtoul_l.isra.0+0x8a>
 800544c:	2101      	movs	r1, #1
 800544e:	787c      	ldrb	r4, [r7, #1]
 8005450:	1cbd      	adds	r5, r7, #2
 8005452:	2e00      	cmp	r6, #0
 8005454:	d05c      	beq.n	8005510 <_strtoul_l.isra.0+0xec>
 8005456:	2e10      	cmp	r6, #16
 8005458:	d109      	bne.n	800546e <_strtoul_l.isra.0+0x4a>
 800545a:	2c30      	cmp	r4, #48	; 0x30
 800545c:	d107      	bne.n	800546e <_strtoul_l.isra.0+0x4a>
 800545e:	782b      	ldrb	r3, [r5, #0]
 8005460:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005464:	2b58      	cmp	r3, #88	; 0x58
 8005466:	d14e      	bne.n	8005506 <_strtoul_l.isra.0+0xe2>
 8005468:	2610      	movs	r6, #16
 800546a:	786c      	ldrb	r4, [r5, #1]
 800546c:	3502      	adds	r5, #2
 800546e:	f04f 32ff 	mov.w	r2, #4294967295
 8005472:	fbb2 f2f6 	udiv	r2, r2, r6
 8005476:	2300      	movs	r3, #0
 8005478:	fb06 fc02 	mul.w	ip, r6, r2
 800547c:	4618      	mov	r0, r3
 800547e:	ea6f 0c0c 	mvn.w	ip, ip
 8005482:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8005486:	2f09      	cmp	r7, #9
 8005488:	d817      	bhi.n	80054ba <_strtoul_l.isra.0+0x96>
 800548a:	463c      	mov	r4, r7
 800548c:	42a6      	cmp	r6, r4
 800548e:	dd23      	ble.n	80054d8 <_strtoul_l.isra.0+0xb4>
 8005490:	2b00      	cmp	r3, #0
 8005492:	db1e      	blt.n	80054d2 <_strtoul_l.isra.0+0xae>
 8005494:	4282      	cmp	r2, r0
 8005496:	d31c      	bcc.n	80054d2 <_strtoul_l.isra.0+0xae>
 8005498:	d101      	bne.n	800549e <_strtoul_l.isra.0+0x7a>
 800549a:	45a4      	cmp	ip, r4
 800549c:	db19      	blt.n	80054d2 <_strtoul_l.isra.0+0xae>
 800549e:	2301      	movs	r3, #1
 80054a0:	fb00 4006 	mla	r0, r0, r6, r4
 80054a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80054a8:	e7eb      	b.n	8005482 <_strtoul_l.isra.0+0x5e>
 80054aa:	462f      	mov	r7, r5
 80054ac:	e7c1      	b.n	8005432 <_strtoul_l.isra.0+0xe>
 80054ae:	2c2b      	cmp	r4, #43	; 0x2b
 80054b0:	bf04      	itt	eq
 80054b2:	1cbd      	addeq	r5, r7, #2
 80054b4:	787c      	ldrbeq	r4, [r7, #1]
 80054b6:	4619      	mov	r1, r3
 80054b8:	e7cb      	b.n	8005452 <_strtoul_l.isra.0+0x2e>
 80054ba:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80054be:	2f19      	cmp	r7, #25
 80054c0:	d801      	bhi.n	80054c6 <_strtoul_l.isra.0+0xa2>
 80054c2:	3c37      	subs	r4, #55	; 0x37
 80054c4:	e7e2      	b.n	800548c <_strtoul_l.isra.0+0x68>
 80054c6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80054ca:	2f19      	cmp	r7, #25
 80054cc:	d804      	bhi.n	80054d8 <_strtoul_l.isra.0+0xb4>
 80054ce:	3c57      	subs	r4, #87	; 0x57
 80054d0:	e7dc      	b.n	800548c <_strtoul_l.isra.0+0x68>
 80054d2:	f04f 33ff 	mov.w	r3, #4294967295
 80054d6:	e7e5      	b.n	80054a4 <_strtoul_l.isra.0+0x80>
 80054d8:	2b00      	cmp	r3, #0
 80054da:	da09      	bge.n	80054f0 <_strtoul_l.isra.0+0xcc>
 80054dc:	2322      	movs	r3, #34	; 0x22
 80054de:	f04f 30ff 	mov.w	r0, #4294967295
 80054e2:	f8c8 3000 	str.w	r3, [r8]
 80054e6:	f1ba 0f00 	cmp.w	sl, #0
 80054ea:	d107      	bne.n	80054fc <_strtoul_l.isra.0+0xd8>
 80054ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054f0:	b101      	cbz	r1, 80054f4 <_strtoul_l.isra.0+0xd0>
 80054f2:	4240      	negs	r0, r0
 80054f4:	f1ba 0f00 	cmp.w	sl, #0
 80054f8:	d0f8      	beq.n	80054ec <_strtoul_l.isra.0+0xc8>
 80054fa:	b10b      	cbz	r3, 8005500 <_strtoul_l.isra.0+0xdc>
 80054fc:	f105 39ff 	add.w	r9, r5, #4294967295
 8005500:	f8ca 9000 	str.w	r9, [sl]
 8005504:	e7f2      	b.n	80054ec <_strtoul_l.isra.0+0xc8>
 8005506:	2430      	movs	r4, #48	; 0x30
 8005508:	2e00      	cmp	r6, #0
 800550a:	d1b0      	bne.n	800546e <_strtoul_l.isra.0+0x4a>
 800550c:	2608      	movs	r6, #8
 800550e:	e7ae      	b.n	800546e <_strtoul_l.isra.0+0x4a>
 8005510:	2c30      	cmp	r4, #48	; 0x30
 8005512:	d0a4      	beq.n	800545e <_strtoul_l.isra.0+0x3a>
 8005514:	260a      	movs	r6, #10
 8005516:	e7aa      	b.n	800546e <_strtoul_l.isra.0+0x4a>

08005518 <_strtoul_r>:
 8005518:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800551a:	4c06      	ldr	r4, [pc, #24]	; (8005534 <_strtoul_r+0x1c>)
 800551c:	4d06      	ldr	r5, [pc, #24]	; (8005538 <_strtoul_r+0x20>)
 800551e:	6824      	ldr	r4, [r4, #0]
 8005520:	6a24      	ldr	r4, [r4, #32]
 8005522:	2c00      	cmp	r4, #0
 8005524:	bf08      	it	eq
 8005526:	462c      	moveq	r4, r5
 8005528:	9400      	str	r4, [sp, #0]
 800552a:	f7ff ff7b 	bl	8005424 <_strtoul_l.isra.0>
 800552e:	b003      	add	sp, #12
 8005530:	bd30      	pop	{r4, r5, pc}
 8005532:	bf00      	nop
 8005534:	20000010 	.word	0x20000010
 8005538:	200000d8 	.word	0x200000d8

0800553c <strtoul>:
 800553c:	4b08      	ldr	r3, [pc, #32]	; (8005560 <strtoul+0x24>)
 800553e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005540:	681c      	ldr	r4, [r3, #0]
 8005542:	4d08      	ldr	r5, [pc, #32]	; (8005564 <strtoul+0x28>)
 8005544:	6a23      	ldr	r3, [r4, #32]
 8005546:	2b00      	cmp	r3, #0
 8005548:	bf08      	it	eq
 800554a:	462b      	moveq	r3, r5
 800554c:	9300      	str	r3, [sp, #0]
 800554e:	4613      	mov	r3, r2
 8005550:	460a      	mov	r2, r1
 8005552:	4601      	mov	r1, r0
 8005554:	4620      	mov	r0, r4
 8005556:	f7ff ff65 	bl	8005424 <_strtoul_l.isra.0>
 800555a:	b003      	add	sp, #12
 800555c:	bd30      	pop	{r4, r5, pc}
 800555e:	bf00      	nop
 8005560:	20000010 	.word	0x20000010
 8005564:	200000d8 	.word	0x200000d8

08005568 <time>:
 8005568:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800556a:	4b0b      	ldr	r3, [pc, #44]	; (8005598 <time+0x30>)
 800556c:	4604      	mov	r4, r0
 800556e:	2200      	movs	r2, #0
 8005570:	4669      	mov	r1, sp
 8005572:	6818      	ldr	r0, [r3, #0]
 8005574:	f000 f9e0 	bl	8005938 <_gettimeofday_r>
 8005578:	2800      	cmp	r0, #0
 800557a:	da05      	bge.n	8005588 <time+0x20>
 800557c:	f04f 32ff 	mov.w	r2, #4294967295
 8005580:	f04f 33ff 	mov.w	r3, #4294967295
 8005584:	e9cd 2300 	strd	r2, r3, [sp]
 8005588:	e9dd 0100 	ldrd	r0, r1, [sp]
 800558c:	b10c      	cbz	r4, 8005592 <time+0x2a>
 800558e:	e9c4 0100 	strd	r0, r1, [r4]
 8005592:	b004      	add	sp, #16
 8005594:	bd10      	pop	{r4, pc}
 8005596:	bf00      	nop
 8005598:	20000010 	.word	0x20000010

0800559c <__tz_lock>:
 800559c:	4770      	bx	lr

0800559e <__tz_unlock>:
 800559e:	4770      	bx	lr

080055a0 <_tzset_unlocked>:
 80055a0:	4b01      	ldr	r3, [pc, #4]	; (80055a8 <_tzset_unlocked+0x8>)
 80055a2:	6818      	ldr	r0, [r3, #0]
 80055a4:	f000 b802 	b.w	80055ac <_tzset_unlocked_r>
 80055a8:	20000010 	.word	0x20000010

080055ac <_tzset_unlocked_r>:
 80055ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b0:	b08d      	sub	sp, #52	; 0x34
 80055b2:	4607      	mov	r7, r0
 80055b4:	f000 f9d2 	bl	800595c <__gettzinfo>
 80055b8:	49af      	ldr	r1, [pc, #700]	; (8005878 <_tzset_unlocked_r+0x2cc>)
 80055ba:	4605      	mov	r5, r0
 80055bc:	4638      	mov	r0, r7
 80055be:	f000 f9b3 	bl	8005928 <_getenv_r>
 80055c2:	4eae      	ldr	r6, [pc, #696]	; (800587c <_tzset_unlocked_r+0x2d0>)
 80055c4:	4604      	mov	r4, r0
 80055c6:	b970      	cbnz	r0, 80055e6 <_tzset_unlocked_r+0x3a>
 80055c8:	4bad      	ldr	r3, [pc, #692]	; (8005880 <_tzset_unlocked_r+0x2d4>)
 80055ca:	4aae      	ldr	r2, [pc, #696]	; (8005884 <_tzset_unlocked_r+0x2d8>)
 80055cc:	6018      	str	r0, [r3, #0]
 80055ce:	4bae      	ldr	r3, [pc, #696]	; (8005888 <_tzset_unlocked_r+0x2dc>)
 80055d0:	6018      	str	r0, [r3, #0]
 80055d2:	4bae      	ldr	r3, [pc, #696]	; (800588c <_tzset_unlocked_r+0x2e0>)
 80055d4:	6830      	ldr	r0, [r6, #0]
 80055d6:	e9c3 2200 	strd	r2, r2, [r3]
 80055da:	f7ff f8e5 	bl	80047a8 <free>
 80055de:	6034      	str	r4, [r6, #0]
 80055e0:	b00d      	add	sp, #52	; 0x34
 80055e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055e6:	6831      	ldr	r1, [r6, #0]
 80055e8:	2900      	cmp	r1, #0
 80055ea:	d15f      	bne.n	80056ac <_tzset_unlocked_r+0x100>
 80055ec:	6830      	ldr	r0, [r6, #0]
 80055ee:	f7ff f8db 	bl	80047a8 <free>
 80055f2:	4620      	mov	r0, r4
 80055f4:	f7fa fdac 	bl	8000150 <strlen>
 80055f8:	1c41      	adds	r1, r0, #1
 80055fa:	4638      	mov	r0, r7
 80055fc:	f7ff f930 	bl	8004860 <_malloc_r>
 8005600:	6030      	str	r0, [r6, #0]
 8005602:	2800      	cmp	r0, #0
 8005604:	d157      	bne.n	80056b6 <_tzset_unlocked_r+0x10a>
 8005606:	7823      	ldrb	r3, [r4, #0]
 8005608:	ae0a      	add	r6, sp, #40	; 0x28
 800560a:	2b3a      	cmp	r3, #58	; 0x3a
 800560c:	bf08      	it	eq
 800560e:	3401      	addeq	r4, #1
 8005610:	4633      	mov	r3, r6
 8005612:	4a9f      	ldr	r2, [pc, #636]	; (8005890 <_tzset_unlocked_r+0x2e4>)
 8005614:	499f      	ldr	r1, [pc, #636]	; (8005894 <_tzset_unlocked_r+0x2e8>)
 8005616:	4620      	mov	r0, r4
 8005618:	f000 fcdc 	bl	8005fd4 <siscanf>
 800561c:	2800      	cmp	r0, #0
 800561e:	dddf      	ble.n	80055e0 <_tzset_unlocked_r+0x34>
 8005620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005622:	18e7      	adds	r7, r4, r3
 8005624:	5ce3      	ldrb	r3, [r4, r3]
 8005626:	2b2d      	cmp	r3, #45	; 0x2d
 8005628:	d149      	bne.n	80056be <_tzset_unlocked_r+0x112>
 800562a:	f04f 34ff 	mov.w	r4, #4294967295
 800562e:	3701      	adds	r7, #1
 8005630:	f04f 0800 	mov.w	r8, #0
 8005634:	f10d 0a20 	add.w	sl, sp, #32
 8005638:	f10d 0b1e 	add.w	fp, sp, #30
 800563c:	9603      	str	r6, [sp, #12]
 800563e:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8005642:	f8cd b000 	str.w	fp, [sp]
 8005646:	4633      	mov	r3, r6
 8005648:	aa07      	add	r2, sp, #28
 800564a:	4993      	ldr	r1, [pc, #588]	; (8005898 <_tzset_unlocked_r+0x2ec>)
 800564c:	4638      	mov	r0, r7
 800564e:	f8ad 801e 	strh.w	r8, [sp, #30]
 8005652:	f8ad 8020 	strh.w	r8, [sp, #32]
 8005656:	f000 fcbd 	bl	8005fd4 <siscanf>
 800565a:	4540      	cmp	r0, r8
 800565c:	ddc0      	ble.n	80055e0 <_tzset_unlocked_r+0x34>
 800565e:	213c      	movs	r1, #60	; 0x3c
 8005660:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8005664:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8005668:	f8df 9238 	ldr.w	r9, [pc, #568]	; 80058a4 <_tzset_unlocked_r+0x2f8>
 800566c:	fb01 2203 	mla	r2, r1, r3, r2
 8005670:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005674:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8005678:	fb01 2303 	mla	r3, r1, r3, r2
 800567c:	435c      	muls	r4, r3
 800567e:	4b84      	ldr	r3, [pc, #528]	; (8005890 <_tzset_unlocked_r+0x2e4>)
 8005680:	62ac      	str	r4, [r5, #40]	; 0x28
 8005682:	4c82      	ldr	r4, [pc, #520]	; (800588c <_tzset_unlocked_r+0x2e0>)
 8005684:	464a      	mov	r2, r9
 8005686:	6023      	str	r3, [r4, #0]
 8005688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800568a:	4982      	ldr	r1, [pc, #520]	; (8005894 <_tzset_unlocked_r+0x2e8>)
 800568c:	441f      	add	r7, r3
 800568e:	4638      	mov	r0, r7
 8005690:	4633      	mov	r3, r6
 8005692:	f000 fc9f 	bl	8005fd4 <siscanf>
 8005696:	4540      	cmp	r0, r8
 8005698:	dc16      	bgt.n	80056c8 <_tzset_unlocked_r+0x11c>
 800569a:	6823      	ldr	r3, [r4, #0]
 800569c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800569e:	6063      	str	r3, [r4, #4]
 80056a0:	4b77      	ldr	r3, [pc, #476]	; (8005880 <_tzset_unlocked_r+0x2d4>)
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	4b78      	ldr	r3, [pc, #480]	; (8005888 <_tzset_unlocked_r+0x2dc>)
 80056a6:	f8c3 8000 	str.w	r8, [r3]
 80056aa:	e799      	b.n	80055e0 <_tzset_unlocked_r+0x34>
 80056ac:	f7fa fd58 	bl	8000160 <strcmp>
 80056b0:	2800      	cmp	r0, #0
 80056b2:	d095      	beq.n	80055e0 <_tzset_unlocked_r+0x34>
 80056b4:	e79a      	b.n	80055ec <_tzset_unlocked_r+0x40>
 80056b6:	4621      	mov	r1, r4
 80056b8:	f000 fcb8 	bl	800602c <strcpy>
 80056bc:	e7a3      	b.n	8005606 <_tzset_unlocked_r+0x5a>
 80056be:	2b2b      	cmp	r3, #43	; 0x2b
 80056c0:	bf08      	it	eq
 80056c2:	3701      	addeq	r7, #1
 80056c4:	2401      	movs	r4, #1
 80056c6:	e7b3      	b.n	8005630 <_tzset_unlocked_r+0x84>
 80056c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056ca:	f8c4 9004 	str.w	r9, [r4, #4]
 80056ce:	18fc      	adds	r4, r7, r3
 80056d0:	5cfb      	ldrb	r3, [r7, r3]
 80056d2:	2b2d      	cmp	r3, #45	; 0x2d
 80056d4:	f040 808c 	bne.w	80057f0 <_tzset_unlocked_r+0x244>
 80056d8:	f04f 37ff 	mov.w	r7, #4294967295
 80056dc:	3401      	adds	r4, #1
 80056de:	2300      	movs	r3, #0
 80056e0:	e9cd a602 	strd	sl, r6, [sp, #8]
 80056e4:	f8ad 301c 	strh.w	r3, [sp, #28]
 80056e8:	f8ad 301e 	strh.w	r3, [sp, #30]
 80056ec:	f8ad 3020 	strh.w	r3, [sp, #32]
 80056f0:	930a      	str	r3, [sp, #40]	; 0x28
 80056f2:	e9cd b600 	strd	fp, r6, [sp]
 80056f6:	4633      	mov	r3, r6
 80056f8:	aa07      	add	r2, sp, #28
 80056fa:	4967      	ldr	r1, [pc, #412]	; (8005898 <_tzset_unlocked_r+0x2ec>)
 80056fc:	4620      	mov	r0, r4
 80056fe:	f000 fc69 	bl	8005fd4 <siscanf>
 8005702:	2800      	cmp	r0, #0
 8005704:	dc79      	bgt.n	80057fa <_tzset_unlocked_r+0x24e>
 8005706:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005708:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 800570c:	652b      	str	r3, [r5, #80]	; 0x50
 800570e:	462f      	mov	r7, r5
 8005710:	f04f 0900 	mov.w	r9, #0
 8005714:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005716:	441c      	add	r4, r3
 8005718:	7823      	ldrb	r3, [r4, #0]
 800571a:	2b2c      	cmp	r3, #44	; 0x2c
 800571c:	bf08      	it	eq
 800571e:	3401      	addeq	r4, #1
 8005720:	f894 8000 	ldrb.w	r8, [r4]
 8005724:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8005728:	d17a      	bne.n	8005820 <_tzset_unlocked_r+0x274>
 800572a:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 800572e:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8005732:	ab09      	add	r3, sp, #36	; 0x24
 8005734:	9300      	str	r3, [sp, #0]
 8005736:	9603      	str	r6, [sp, #12]
 8005738:	4633      	mov	r3, r6
 800573a:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 800573e:	4957      	ldr	r1, [pc, #348]	; (800589c <_tzset_unlocked_r+0x2f0>)
 8005740:	4620      	mov	r0, r4
 8005742:	f000 fc47 	bl	8005fd4 <siscanf>
 8005746:	2803      	cmp	r0, #3
 8005748:	f47f af4a 	bne.w	80055e0 <_tzset_unlocked_r+0x34>
 800574c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8005750:	1e4b      	subs	r3, r1, #1
 8005752:	2b0b      	cmp	r3, #11
 8005754:	f63f af44 	bhi.w	80055e0 <_tzset_unlocked_r+0x34>
 8005758:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800575c:	1e53      	subs	r3, r2, #1
 800575e:	2b04      	cmp	r3, #4
 8005760:	f63f af3e 	bhi.w	80055e0 <_tzset_unlocked_r+0x34>
 8005764:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8005768:	2b06      	cmp	r3, #6
 800576a:	f63f af39 	bhi.w	80055e0 <_tzset_unlocked_r+0x34>
 800576e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8005772:	f887 8008 	strb.w	r8, [r7, #8]
 8005776:	617b      	str	r3, [r7, #20]
 8005778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800577a:	eb04 0803 	add.w	r8, r4, r3
 800577e:	2302      	movs	r3, #2
 8005780:	f8ad 301c 	strh.w	r3, [sp, #28]
 8005784:	2300      	movs	r3, #0
 8005786:	f8ad 301e 	strh.w	r3, [sp, #30]
 800578a:	f8ad 3020 	strh.w	r3, [sp, #32]
 800578e:	930a      	str	r3, [sp, #40]	; 0x28
 8005790:	f898 3000 	ldrb.w	r3, [r8]
 8005794:	2b2f      	cmp	r3, #47	; 0x2f
 8005796:	d109      	bne.n	80057ac <_tzset_unlocked_r+0x200>
 8005798:	e9cd a602 	strd	sl, r6, [sp, #8]
 800579c:	e9cd b600 	strd	fp, r6, [sp]
 80057a0:	4633      	mov	r3, r6
 80057a2:	aa07      	add	r2, sp, #28
 80057a4:	493e      	ldr	r1, [pc, #248]	; (80058a0 <_tzset_unlocked_r+0x2f4>)
 80057a6:	4640      	mov	r0, r8
 80057a8:	f000 fc14 	bl	8005fd4 <siscanf>
 80057ac:	213c      	movs	r1, #60	; 0x3c
 80057ae:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80057b2:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80057b6:	3728      	adds	r7, #40	; 0x28
 80057b8:	fb01 2203 	mla	r2, r1, r3, r2
 80057bc:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80057c0:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80057c4:	fb01 2303 	mla	r3, r1, r3, r2
 80057c8:	f847 3c10 	str.w	r3, [r7, #-16]
 80057cc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80057ce:	4444      	add	r4, r8
 80057d0:	f1b9 0f00 	cmp.w	r9, #0
 80057d4:	d021      	beq.n	800581a <_tzset_unlocked_r+0x26e>
 80057d6:	6868      	ldr	r0, [r5, #4]
 80057d8:	f000 fc42 	bl	8006060 <__tzcalc_limits>
 80057dc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80057de:	4b28      	ldr	r3, [pc, #160]	; (8005880 <_tzset_unlocked_r+0x2d4>)
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80057e4:	1a9b      	subs	r3, r3, r2
 80057e6:	bf18      	it	ne
 80057e8:	2301      	movne	r3, #1
 80057ea:	4a27      	ldr	r2, [pc, #156]	; (8005888 <_tzset_unlocked_r+0x2dc>)
 80057ec:	6013      	str	r3, [r2, #0]
 80057ee:	e6f7      	b.n	80055e0 <_tzset_unlocked_r+0x34>
 80057f0:	2b2b      	cmp	r3, #43	; 0x2b
 80057f2:	bf08      	it	eq
 80057f4:	3401      	addeq	r4, #1
 80057f6:	2701      	movs	r7, #1
 80057f8:	e771      	b.n	80056de <_tzset_unlocked_r+0x132>
 80057fa:	213c      	movs	r1, #60	; 0x3c
 80057fc:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8005800:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8005804:	fb01 2203 	mla	r2, r1, r3, r2
 8005808:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800580c:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8005810:	fb01 2303 	mla	r3, r1, r3, r2
 8005814:	435f      	muls	r7, r3
 8005816:	652f      	str	r7, [r5, #80]	; 0x50
 8005818:	e779      	b.n	800570e <_tzset_unlocked_r+0x162>
 800581a:	f04f 0901 	mov.w	r9, #1
 800581e:	e77b      	b.n	8005718 <_tzset_unlocked_r+0x16c>
 8005820:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8005824:	bf0a      	itet	eq
 8005826:	4643      	moveq	r3, r8
 8005828:	2344      	movne	r3, #68	; 0x44
 800582a:	3401      	addeq	r4, #1
 800582c:	220a      	movs	r2, #10
 800582e:	a90b      	add	r1, sp, #44	; 0x2c
 8005830:	4620      	mov	r0, r4
 8005832:	9305      	str	r3, [sp, #20]
 8005834:	f7ff fe82 	bl	800553c <strtoul>
 8005838:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800583c:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8005840:	45a0      	cmp	r8, r4
 8005842:	9b05      	ldr	r3, [sp, #20]
 8005844:	d114      	bne.n	8005870 <_tzset_unlocked_r+0x2c4>
 8005846:	234d      	movs	r3, #77	; 0x4d
 8005848:	f1b9 0f00 	cmp.w	r9, #0
 800584c:	d107      	bne.n	800585e <_tzset_unlocked_r+0x2b2>
 800584e:	722b      	strb	r3, [r5, #8]
 8005850:	2103      	movs	r1, #3
 8005852:	2302      	movs	r3, #2
 8005854:	f8c5 9014 	str.w	r9, [r5, #20]
 8005858:	e9c5 1303 	strd	r1, r3, [r5, #12]
 800585c:	e78f      	b.n	800577e <_tzset_unlocked_r+0x1d2>
 800585e:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8005862:	220b      	movs	r2, #11
 8005864:	2301      	movs	r3, #1
 8005866:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800586a:	2300      	movs	r3, #0
 800586c:	63eb      	str	r3, [r5, #60]	; 0x3c
 800586e:	e786      	b.n	800577e <_tzset_unlocked_r+0x1d2>
 8005870:	b280      	uxth	r0, r0
 8005872:	723b      	strb	r3, [r7, #8]
 8005874:	6178      	str	r0, [r7, #20]
 8005876:	e782      	b.n	800577e <_tzset_unlocked_r+0x1d2>
 8005878:	08006eb7 	.word	0x08006eb7
 800587c:	2000028c 	.word	0x2000028c
 8005880:	20000294 	.word	0x20000294
 8005884:	08006eba 	.word	0x08006eba
 8005888:	20000290 	.word	0x20000290
 800588c:	20000074 	.word	0x20000074
 8005890:	2000027f 	.word	0x2000027f
 8005894:	08006ebe 	.word	0x08006ebe
 8005898:	08006ee1 	.word	0x08006ee1
 800589c:	08006ecd 	.word	0x08006ecd
 80058a0:	08006ee0 	.word	0x08006ee0
 80058a4:	20000274 	.word	0x20000274

080058a8 <abs>:
 80058a8:	2800      	cmp	r0, #0
 80058aa:	bfb8      	it	lt
 80058ac:	4240      	neglt	r0, r0
 80058ae:	4770      	bx	lr

080058b0 <_findenv_r>:
 80058b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058b4:	4607      	mov	r7, r0
 80058b6:	468b      	mov	fp, r1
 80058b8:	4690      	mov	r8, r2
 80058ba:	f000 fc86 	bl	80061ca <__env_lock>
 80058be:	4b19      	ldr	r3, [pc, #100]	; (8005924 <_findenv_r+0x74>)
 80058c0:	681d      	ldr	r5, [r3, #0]
 80058c2:	469a      	mov	sl, r3
 80058c4:	b13d      	cbz	r5, 80058d6 <_findenv_r+0x26>
 80058c6:	465c      	mov	r4, fp
 80058c8:	4623      	mov	r3, r4
 80058ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058ce:	b32a      	cbz	r2, 800591c <_findenv_r+0x6c>
 80058d0:	2a3d      	cmp	r2, #61	; 0x3d
 80058d2:	461c      	mov	r4, r3
 80058d4:	d1f8      	bne.n	80058c8 <_findenv_r+0x18>
 80058d6:	4638      	mov	r0, r7
 80058d8:	f000 fc78 	bl	80061cc <__env_unlock>
 80058dc:	2000      	movs	r0, #0
 80058de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058e2:	464d      	mov	r5, r9
 80058e4:	46a9      	mov	r9, r5
 80058e6:	f859 0b04 	ldr.w	r0, [r9], #4
 80058ea:	2800      	cmp	r0, #0
 80058ec:	d0f3      	beq.n	80058d6 <_findenv_r+0x26>
 80058ee:	4622      	mov	r2, r4
 80058f0:	4659      	mov	r1, fp
 80058f2:	f000 fba3 	bl	800603c <strncmp>
 80058f6:	2800      	cmp	r0, #0
 80058f8:	d1f3      	bne.n	80058e2 <_findenv_r+0x32>
 80058fa:	f859 3c04 	ldr.w	r3, [r9, #-4]
 80058fe:	191e      	adds	r6, r3, r4
 8005900:	5d1b      	ldrb	r3, [r3, r4]
 8005902:	2b3d      	cmp	r3, #61	; 0x3d
 8005904:	d1ed      	bne.n	80058e2 <_findenv_r+0x32>
 8005906:	f8da 3000 	ldr.w	r3, [sl]
 800590a:	4638      	mov	r0, r7
 800590c:	1aed      	subs	r5, r5, r3
 800590e:	10ad      	asrs	r5, r5, #2
 8005910:	f8c8 5000 	str.w	r5, [r8]
 8005914:	f000 fc5a 	bl	80061cc <__env_unlock>
 8005918:	1c70      	adds	r0, r6, #1
 800591a:	e7e0      	b.n	80058de <_findenv_r+0x2e>
 800591c:	eba4 040b 	sub.w	r4, r4, fp
 8005920:	e7e0      	b.n	80058e4 <_findenv_r+0x34>
 8005922:	bf00      	nop
 8005924:	20000000 	.word	0x20000000

08005928 <_getenv_r>:
 8005928:	b507      	push	{r0, r1, r2, lr}
 800592a:	aa01      	add	r2, sp, #4
 800592c:	f7ff ffc0 	bl	80058b0 <_findenv_r>
 8005930:	b003      	add	sp, #12
 8005932:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08005938 <_gettimeofday_r>:
 8005938:	b538      	push	{r3, r4, r5, lr}
 800593a:	2300      	movs	r3, #0
 800593c:	4c06      	ldr	r4, [pc, #24]	; (8005958 <_gettimeofday_r+0x20>)
 800593e:	4605      	mov	r5, r0
 8005940:	4608      	mov	r0, r1
 8005942:	4611      	mov	r1, r2
 8005944:	6023      	str	r3, [r4, #0]
 8005946:	f001 f89b 	bl	8006a80 <_gettimeofday>
 800594a:	1c43      	adds	r3, r0, #1
 800594c:	d102      	bne.n	8005954 <_gettimeofday_r+0x1c>
 800594e:	6823      	ldr	r3, [r4, #0]
 8005950:	b103      	cbz	r3, 8005954 <_gettimeofday_r+0x1c>
 8005952:	602b      	str	r3, [r5, #0]
 8005954:	bd38      	pop	{r3, r4, r5, pc}
 8005956:	bf00      	nop
 8005958:	2000035c 	.word	0x2000035c

0800595c <__gettzinfo>:
 800595c:	4800      	ldr	r0, [pc, #0]	; (8005960 <__gettzinfo+0x4>)
 800595e:	4770      	bx	lr
 8005960:	20000080 	.word	0x20000080

08005964 <labs>:
 8005964:	2800      	cmp	r0, #0
 8005966:	bfb8      	it	lt
 8005968:	4240      	neglt	r0, r0
 800596a:	4770      	bx	lr

0800596c <__locale_ctype_ptr_l>:
 800596c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005970:	4770      	bx	lr
	...

08005974 <__locale_ctype_ptr>:
 8005974:	4b04      	ldr	r3, [pc, #16]	; (8005988 <__locale_ctype_ptr+0x14>)
 8005976:	4a05      	ldr	r2, [pc, #20]	; (800598c <__locale_ctype_ptr+0x18>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	6a1b      	ldr	r3, [r3, #32]
 800597c:	2b00      	cmp	r3, #0
 800597e:	bf08      	it	eq
 8005980:	4613      	moveq	r3, r2
 8005982:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8005986:	4770      	bx	lr
 8005988:	20000010 	.word	0x20000010
 800598c:	200000d8 	.word	0x200000d8

08005990 <__ascii_mbtowc>:
 8005990:	b082      	sub	sp, #8
 8005992:	b901      	cbnz	r1, 8005996 <__ascii_mbtowc+0x6>
 8005994:	a901      	add	r1, sp, #4
 8005996:	b142      	cbz	r2, 80059aa <__ascii_mbtowc+0x1a>
 8005998:	b14b      	cbz	r3, 80059ae <__ascii_mbtowc+0x1e>
 800599a:	7813      	ldrb	r3, [r2, #0]
 800599c:	600b      	str	r3, [r1, #0]
 800599e:	7812      	ldrb	r2, [r2, #0]
 80059a0:	1c10      	adds	r0, r2, #0
 80059a2:	bf18      	it	ne
 80059a4:	2001      	movne	r0, #1
 80059a6:	b002      	add	sp, #8
 80059a8:	4770      	bx	lr
 80059aa:	4610      	mov	r0, r2
 80059ac:	e7fb      	b.n	80059a6 <__ascii_mbtowc+0x16>
 80059ae:	f06f 0001 	mvn.w	r0, #1
 80059b2:	e7f8      	b.n	80059a6 <__ascii_mbtowc+0x16>

080059b4 <__malloc_lock>:
 80059b4:	4770      	bx	lr

080059b6 <__malloc_unlock>:
 80059b6:	4770      	bx	lr

080059b8 <__ssputs_r>:
 80059b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059bc:	688e      	ldr	r6, [r1, #8]
 80059be:	4682      	mov	sl, r0
 80059c0:	429e      	cmp	r6, r3
 80059c2:	460c      	mov	r4, r1
 80059c4:	4690      	mov	r8, r2
 80059c6:	4699      	mov	r9, r3
 80059c8:	d837      	bhi.n	8005a3a <__ssputs_r+0x82>
 80059ca:	898a      	ldrh	r2, [r1, #12]
 80059cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80059d0:	d031      	beq.n	8005a36 <__ssputs_r+0x7e>
 80059d2:	2302      	movs	r3, #2
 80059d4:	6825      	ldr	r5, [r4, #0]
 80059d6:	6909      	ldr	r1, [r1, #16]
 80059d8:	1a6f      	subs	r7, r5, r1
 80059da:	6965      	ldr	r5, [r4, #20]
 80059dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80059e0:	fb95 f5f3 	sdiv	r5, r5, r3
 80059e4:	f109 0301 	add.w	r3, r9, #1
 80059e8:	443b      	add	r3, r7
 80059ea:	429d      	cmp	r5, r3
 80059ec:	bf38      	it	cc
 80059ee:	461d      	movcc	r5, r3
 80059f0:	0553      	lsls	r3, r2, #21
 80059f2:	d530      	bpl.n	8005a56 <__ssputs_r+0x9e>
 80059f4:	4629      	mov	r1, r5
 80059f6:	f7fe ff33 	bl	8004860 <_malloc_r>
 80059fa:	4606      	mov	r6, r0
 80059fc:	b950      	cbnz	r0, 8005a14 <__ssputs_r+0x5c>
 80059fe:	230c      	movs	r3, #12
 8005a00:	f04f 30ff 	mov.w	r0, #4294967295
 8005a04:	f8ca 3000 	str.w	r3, [sl]
 8005a08:	89a3      	ldrh	r3, [r4, #12]
 8005a0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a0e:	81a3      	strh	r3, [r4, #12]
 8005a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a14:	463a      	mov	r2, r7
 8005a16:	6921      	ldr	r1, [r4, #16]
 8005a18:	f000 fbe7 	bl	80061ea <memcpy>
 8005a1c:	89a3      	ldrh	r3, [r4, #12]
 8005a1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005a22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a26:	81a3      	strh	r3, [r4, #12]
 8005a28:	6126      	str	r6, [r4, #16]
 8005a2a:	443e      	add	r6, r7
 8005a2c:	6026      	str	r6, [r4, #0]
 8005a2e:	464e      	mov	r6, r9
 8005a30:	6165      	str	r5, [r4, #20]
 8005a32:	1bed      	subs	r5, r5, r7
 8005a34:	60a5      	str	r5, [r4, #8]
 8005a36:	454e      	cmp	r6, r9
 8005a38:	d900      	bls.n	8005a3c <__ssputs_r+0x84>
 8005a3a:	464e      	mov	r6, r9
 8005a3c:	4632      	mov	r2, r6
 8005a3e:	4641      	mov	r1, r8
 8005a40:	6820      	ldr	r0, [r4, #0]
 8005a42:	f000 fbdd 	bl	8006200 <memmove>
 8005a46:	68a3      	ldr	r3, [r4, #8]
 8005a48:	2000      	movs	r0, #0
 8005a4a:	1b9b      	subs	r3, r3, r6
 8005a4c:	60a3      	str	r3, [r4, #8]
 8005a4e:	6823      	ldr	r3, [r4, #0]
 8005a50:	441e      	add	r6, r3
 8005a52:	6026      	str	r6, [r4, #0]
 8005a54:	e7dc      	b.n	8005a10 <__ssputs_r+0x58>
 8005a56:	462a      	mov	r2, r5
 8005a58:	f000 fbeb 	bl	8006232 <_realloc_r>
 8005a5c:	4606      	mov	r6, r0
 8005a5e:	2800      	cmp	r0, #0
 8005a60:	d1e2      	bne.n	8005a28 <__ssputs_r+0x70>
 8005a62:	6921      	ldr	r1, [r4, #16]
 8005a64:	4650      	mov	r0, sl
 8005a66:	f7fe feaf 	bl	80047c8 <_free_r>
 8005a6a:	e7c8      	b.n	80059fe <__ssputs_r+0x46>

08005a6c <_svfiprintf_r>:
 8005a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a70:	461d      	mov	r5, r3
 8005a72:	898b      	ldrh	r3, [r1, #12]
 8005a74:	b09d      	sub	sp, #116	; 0x74
 8005a76:	061f      	lsls	r7, r3, #24
 8005a78:	4680      	mov	r8, r0
 8005a7a:	460c      	mov	r4, r1
 8005a7c:	4616      	mov	r6, r2
 8005a7e:	d50f      	bpl.n	8005aa0 <_svfiprintf_r+0x34>
 8005a80:	690b      	ldr	r3, [r1, #16]
 8005a82:	b96b      	cbnz	r3, 8005aa0 <_svfiprintf_r+0x34>
 8005a84:	2140      	movs	r1, #64	; 0x40
 8005a86:	f7fe feeb 	bl	8004860 <_malloc_r>
 8005a8a:	6020      	str	r0, [r4, #0]
 8005a8c:	6120      	str	r0, [r4, #16]
 8005a8e:	b928      	cbnz	r0, 8005a9c <_svfiprintf_r+0x30>
 8005a90:	230c      	movs	r3, #12
 8005a92:	f8c8 3000 	str.w	r3, [r8]
 8005a96:	f04f 30ff 	mov.w	r0, #4294967295
 8005a9a:	e0c8      	b.n	8005c2e <_svfiprintf_r+0x1c2>
 8005a9c:	2340      	movs	r3, #64	; 0x40
 8005a9e:	6163      	str	r3, [r4, #20]
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	9309      	str	r3, [sp, #36]	; 0x24
 8005aa4:	2320      	movs	r3, #32
 8005aa6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005aaa:	2330      	movs	r3, #48	; 0x30
 8005aac:	f04f 0b01 	mov.w	fp, #1
 8005ab0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ab4:	9503      	str	r5, [sp, #12]
 8005ab6:	4637      	mov	r7, r6
 8005ab8:	463d      	mov	r5, r7
 8005aba:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005abe:	b10b      	cbz	r3, 8005ac4 <_svfiprintf_r+0x58>
 8005ac0:	2b25      	cmp	r3, #37	; 0x25
 8005ac2:	d13e      	bne.n	8005b42 <_svfiprintf_r+0xd6>
 8005ac4:	ebb7 0a06 	subs.w	sl, r7, r6
 8005ac8:	d00b      	beq.n	8005ae2 <_svfiprintf_r+0x76>
 8005aca:	4653      	mov	r3, sl
 8005acc:	4632      	mov	r2, r6
 8005ace:	4621      	mov	r1, r4
 8005ad0:	4640      	mov	r0, r8
 8005ad2:	f7ff ff71 	bl	80059b8 <__ssputs_r>
 8005ad6:	3001      	adds	r0, #1
 8005ad8:	f000 80a4 	beq.w	8005c24 <_svfiprintf_r+0x1b8>
 8005adc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ade:	4453      	add	r3, sl
 8005ae0:	9309      	str	r3, [sp, #36]	; 0x24
 8005ae2:	783b      	ldrb	r3, [r7, #0]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f000 809d 	beq.w	8005c24 <_svfiprintf_r+0x1b8>
 8005aea:	2300      	movs	r3, #0
 8005aec:	f04f 32ff 	mov.w	r2, #4294967295
 8005af0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005af4:	9304      	str	r3, [sp, #16]
 8005af6:	9307      	str	r3, [sp, #28]
 8005af8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005afc:	931a      	str	r3, [sp, #104]	; 0x68
 8005afe:	462f      	mov	r7, r5
 8005b00:	2205      	movs	r2, #5
 8005b02:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005b06:	4850      	ldr	r0, [pc, #320]	; (8005c48 <_svfiprintf_r+0x1dc>)
 8005b08:	f000 fb61 	bl	80061ce <memchr>
 8005b0c:	9b04      	ldr	r3, [sp, #16]
 8005b0e:	b9d0      	cbnz	r0, 8005b46 <_svfiprintf_r+0xda>
 8005b10:	06d9      	lsls	r1, r3, #27
 8005b12:	bf44      	itt	mi
 8005b14:	2220      	movmi	r2, #32
 8005b16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005b1a:	071a      	lsls	r2, r3, #28
 8005b1c:	bf44      	itt	mi
 8005b1e:	222b      	movmi	r2, #43	; 0x2b
 8005b20:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005b24:	782a      	ldrb	r2, [r5, #0]
 8005b26:	2a2a      	cmp	r2, #42	; 0x2a
 8005b28:	d015      	beq.n	8005b56 <_svfiprintf_r+0xea>
 8005b2a:	462f      	mov	r7, r5
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	250a      	movs	r5, #10
 8005b30:	9a07      	ldr	r2, [sp, #28]
 8005b32:	4639      	mov	r1, r7
 8005b34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b38:	3b30      	subs	r3, #48	; 0x30
 8005b3a:	2b09      	cmp	r3, #9
 8005b3c:	d94d      	bls.n	8005bda <_svfiprintf_r+0x16e>
 8005b3e:	b1b8      	cbz	r0, 8005b70 <_svfiprintf_r+0x104>
 8005b40:	e00f      	b.n	8005b62 <_svfiprintf_r+0xf6>
 8005b42:	462f      	mov	r7, r5
 8005b44:	e7b8      	b.n	8005ab8 <_svfiprintf_r+0x4c>
 8005b46:	4a40      	ldr	r2, [pc, #256]	; (8005c48 <_svfiprintf_r+0x1dc>)
 8005b48:	463d      	mov	r5, r7
 8005b4a:	1a80      	subs	r0, r0, r2
 8005b4c:	fa0b f000 	lsl.w	r0, fp, r0
 8005b50:	4318      	orrs	r0, r3
 8005b52:	9004      	str	r0, [sp, #16]
 8005b54:	e7d3      	b.n	8005afe <_svfiprintf_r+0x92>
 8005b56:	9a03      	ldr	r2, [sp, #12]
 8005b58:	1d11      	adds	r1, r2, #4
 8005b5a:	6812      	ldr	r2, [r2, #0]
 8005b5c:	9103      	str	r1, [sp, #12]
 8005b5e:	2a00      	cmp	r2, #0
 8005b60:	db01      	blt.n	8005b66 <_svfiprintf_r+0xfa>
 8005b62:	9207      	str	r2, [sp, #28]
 8005b64:	e004      	b.n	8005b70 <_svfiprintf_r+0x104>
 8005b66:	4252      	negs	r2, r2
 8005b68:	f043 0302 	orr.w	r3, r3, #2
 8005b6c:	9207      	str	r2, [sp, #28]
 8005b6e:	9304      	str	r3, [sp, #16]
 8005b70:	783b      	ldrb	r3, [r7, #0]
 8005b72:	2b2e      	cmp	r3, #46	; 0x2e
 8005b74:	d10c      	bne.n	8005b90 <_svfiprintf_r+0x124>
 8005b76:	787b      	ldrb	r3, [r7, #1]
 8005b78:	2b2a      	cmp	r3, #42	; 0x2a
 8005b7a:	d133      	bne.n	8005be4 <_svfiprintf_r+0x178>
 8005b7c:	9b03      	ldr	r3, [sp, #12]
 8005b7e:	3702      	adds	r7, #2
 8005b80:	1d1a      	adds	r2, r3, #4
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	9203      	str	r2, [sp, #12]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	bfb8      	it	lt
 8005b8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b8e:	9305      	str	r3, [sp, #20]
 8005b90:	4d2e      	ldr	r5, [pc, #184]	; (8005c4c <_svfiprintf_r+0x1e0>)
 8005b92:	2203      	movs	r2, #3
 8005b94:	7839      	ldrb	r1, [r7, #0]
 8005b96:	4628      	mov	r0, r5
 8005b98:	f000 fb19 	bl	80061ce <memchr>
 8005b9c:	b138      	cbz	r0, 8005bae <_svfiprintf_r+0x142>
 8005b9e:	2340      	movs	r3, #64	; 0x40
 8005ba0:	1b40      	subs	r0, r0, r5
 8005ba2:	fa03 f000 	lsl.w	r0, r3, r0
 8005ba6:	9b04      	ldr	r3, [sp, #16]
 8005ba8:	3701      	adds	r7, #1
 8005baa:	4303      	orrs	r3, r0
 8005bac:	9304      	str	r3, [sp, #16]
 8005bae:	7839      	ldrb	r1, [r7, #0]
 8005bb0:	2206      	movs	r2, #6
 8005bb2:	4827      	ldr	r0, [pc, #156]	; (8005c50 <_svfiprintf_r+0x1e4>)
 8005bb4:	1c7e      	adds	r6, r7, #1
 8005bb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005bba:	f000 fb08 	bl	80061ce <memchr>
 8005bbe:	2800      	cmp	r0, #0
 8005bc0:	d038      	beq.n	8005c34 <_svfiprintf_r+0x1c8>
 8005bc2:	4b24      	ldr	r3, [pc, #144]	; (8005c54 <_svfiprintf_r+0x1e8>)
 8005bc4:	bb13      	cbnz	r3, 8005c0c <_svfiprintf_r+0x1a0>
 8005bc6:	9b03      	ldr	r3, [sp, #12]
 8005bc8:	3307      	adds	r3, #7
 8005bca:	f023 0307 	bic.w	r3, r3, #7
 8005bce:	3308      	adds	r3, #8
 8005bd0:	9303      	str	r3, [sp, #12]
 8005bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bd4:	444b      	add	r3, r9
 8005bd6:	9309      	str	r3, [sp, #36]	; 0x24
 8005bd8:	e76d      	b.n	8005ab6 <_svfiprintf_r+0x4a>
 8005bda:	fb05 3202 	mla	r2, r5, r2, r3
 8005bde:	2001      	movs	r0, #1
 8005be0:	460f      	mov	r7, r1
 8005be2:	e7a6      	b.n	8005b32 <_svfiprintf_r+0xc6>
 8005be4:	2300      	movs	r3, #0
 8005be6:	250a      	movs	r5, #10
 8005be8:	4619      	mov	r1, r3
 8005bea:	3701      	adds	r7, #1
 8005bec:	9305      	str	r3, [sp, #20]
 8005bee:	4638      	mov	r0, r7
 8005bf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bf4:	3a30      	subs	r2, #48	; 0x30
 8005bf6:	2a09      	cmp	r2, #9
 8005bf8:	d903      	bls.n	8005c02 <_svfiprintf_r+0x196>
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d0c8      	beq.n	8005b90 <_svfiprintf_r+0x124>
 8005bfe:	9105      	str	r1, [sp, #20]
 8005c00:	e7c6      	b.n	8005b90 <_svfiprintf_r+0x124>
 8005c02:	fb05 2101 	mla	r1, r5, r1, r2
 8005c06:	2301      	movs	r3, #1
 8005c08:	4607      	mov	r7, r0
 8005c0a:	e7f0      	b.n	8005bee <_svfiprintf_r+0x182>
 8005c0c:	ab03      	add	r3, sp, #12
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	4622      	mov	r2, r4
 8005c12:	4b11      	ldr	r3, [pc, #68]	; (8005c58 <_svfiprintf_r+0x1ec>)
 8005c14:	a904      	add	r1, sp, #16
 8005c16:	4640      	mov	r0, r8
 8005c18:	f3af 8000 	nop.w
 8005c1c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005c20:	4681      	mov	r9, r0
 8005c22:	d1d6      	bne.n	8005bd2 <_svfiprintf_r+0x166>
 8005c24:	89a3      	ldrh	r3, [r4, #12]
 8005c26:	065b      	lsls	r3, r3, #25
 8005c28:	f53f af35 	bmi.w	8005a96 <_svfiprintf_r+0x2a>
 8005c2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c2e:	b01d      	add	sp, #116	; 0x74
 8005c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c34:	ab03      	add	r3, sp, #12
 8005c36:	9300      	str	r3, [sp, #0]
 8005c38:	4622      	mov	r2, r4
 8005c3a:	4b07      	ldr	r3, [pc, #28]	; (8005c58 <_svfiprintf_r+0x1ec>)
 8005c3c:	a904      	add	r1, sp, #16
 8005c3e:	4640      	mov	r0, r8
 8005c40:	f000 f882 	bl	8005d48 <_printf_i>
 8005c44:	e7ea      	b.n	8005c1c <_svfiprintf_r+0x1b0>
 8005c46:	bf00      	nop
 8005c48:	08006efd 	.word	0x08006efd
 8005c4c:	08006f03 	.word	0x08006f03
 8005c50:	08006f07 	.word	0x08006f07
 8005c54:	00000000 	.word	0x00000000
 8005c58:	080059b9 	.word	0x080059b9

08005c5c <_printf_common>:
 8005c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c60:	4691      	mov	r9, r2
 8005c62:	461f      	mov	r7, r3
 8005c64:	688a      	ldr	r2, [r1, #8]
 8005c66:	690b      	ldr	r3, [r1, #16]
 8005c68:	4606      	mov	r6, r0
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	bfb8      	it	lt
 8005c6e:	4613      	movlt	r3, r2
 8005c70:	f8c9 3000 	str.w	r3, [r9]
 8005c74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c78:	460c      	mov	r4, r1
 8005c7a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c7e:	b112      	cbz	r2, 8005c86 <_printf_common+0x2a>
 8005c80:	3301      	adds	r3, #1
 8005c82:	f8c9 3000 	str.w	r3, [r9]
 8005c86:	6823      	ldr	r3, [r4, #0]
 8005c88:	0699      	lsls	r1, r3, #26
 8005c8a:	bf42      	ittt	mi
 8005c8c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005c90:	3302      	addmi	r3, #2
 8005c92:	f8c9 3000 	strmi.w	r3, [r9]
 8005c96:	6825      	ldr	r5, [r4, #0]
 8005c98:	f015 0506 	ands.w	r5, r5, #6
 8005c9c:	d107      	bne.n	8005cae <_printf_common+0x52>
 8005c9e:	f104 0a19 	add.w	sl, r4, #25
 8005ca2:	68e3      	ldr	r3, [r4, #12]
 8005ca4:	f8d9 2000 	ldr.w	r2, [r9]
 8005ca8:	1a9b      	subs	r3, r3, r2
 8005caa:	42ab      	cmp	r3, r5
 8005cac:	dc29      	bgt.n	8005d02 <_printf_common+0xa6>
 8005cae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005cb2:	6822      	ldr	r2, [r4, #0]
 8005cb4:	3300      	adds	r3, #0
 8005cb6:	bf18      	it	ne
 8005cb8:	2301      	movne	r3, #1
 8005cba:	0692      	lsls	r2, r2, #26
 8005cbc:	d42e      	bmi.n	8005d1c <_printf_common+0xc0>
 8005cbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005cc2:	4639      	mov	r1, r7
 8005cc4:	4630      	mov	r0, r6
 8005cc6:	47c0      	blx	r8
 8005cc8:	3001      	adds	r0, #1
 8005cca:	d021      	beq.n	8005d10 <_printf_common+0xb4>
 8005ccc:	6823      	ldr	r3, [r4, #0]
 8005cce:	68e5      	ldr	r5, [r4, #12]
 8005cd0:	f003 0306 	and.w	r3, r3, #6
 8005cd4:	2b04      	cmp	r3, #4
 8005cd6:	bf18      	it	ne
 8005cd8:	2500      	movne	r5, #0
 8005cda:	f8d9 2000 	ldr.w	r2, [r9]
 8005cde:	f04f 0900 	mov.w	r9, #0
 8005ce2:	bf08      	it	eq
 8005ce4:	1aad      	subeq	r5, r5, r2
 8005ce6:	68a3      	ldr	r3, [r4, #8]
 8005ce8:	6922      	ldr	r2, [r4, #16]
 8005cea:	bf08      	it	eq
 8005cec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	bfc4      	itt	gt
 8005cf4:	1a9b      	subgt	r3, r3, r2
 8005cf6:	18ed      	addgt	r5, r5, r3
 8005cf8:	341a      	adds	r4, #26
 8005cfa:	454d      	cmp	r5, r9
 8005cfc:	d11a      	bne.n	8005d34 <_printf_common+0xd8>
 8005cfe:	2000      	movs	r0, #0
 8005d00:	e008      	b.n	8005d14 <_printf_common+0xb8>
 8005d02:	2301      	movs	r3, #1
 8005d04:	4652      	mov	r2, sl
 8005d06:	4639      	mov	r1, r7
 8005d08:	4630      	mov	r0, r6
 8005d0a:	47c0      	blx	r8
 8005d0c:	3001      	adds	r0, #1
 8005d0e:	d103      	bne.n	8005d18 <_printf_common+0xbc>
 8005d10:	f04f 30ff 	mov.w	r0, #4294967295
 8005d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d18:	3501      	adds	r5, #1
 8005d1a:	e7c2      	b.n	8005ca2 <_printf_common+0x46>
 8005d1c:	2030      	movs	r0, #48	; 0x30
 8005d1e:	18e1      	adds	r1, r4, r3
 8005d20:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d24:	1c5a      	adds	r2, r3, #1
 8005d26:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d2a:	4422      	add	r2, r4
 8005d2c:	3302      	adds	r3, #2
 8005d2e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d32:	e7c4      	b.n	8005cbe <_printf_common+0x62>
 8005d34:	2301      	movs	r3, #1
 8005d36:	4622      	mov	r2, r4
 8005d38:	4639      	mov	r1, r7
 8005d3a:	4630      	mov	r0, r6
 8005d3c:	47c0      	blx	r8
 8005d3e:	3001      	adds	r0, #1
 8005d40:	d0e6      	beq.n	8005d10 <_printf_common+0xb4>
 8005d42:	f109 0901 	add.w	r9, r9, #1
 8005d46:	e7d8      	b.n	8005cfa <_printf_common+0x9e>

08005d48 <_printf_i>:
 8005d48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005d4c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005d50:	460c      	mov	r4, r1
 8005d52:	7e09      	ldrb	r1, [r1, #24]
 8005d54:	b085      	sub	sp, #20
 8005d56:	296e      	cmp	r1, #110	; 0x6e
 8005d58:	4617      	mov	r7, r2
 8005d5a:	4606      	mov	r6, r0
 8005d5c:	4698      	mov	r8, r3
 8005d5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d60:	f000 80b3 	beq.w	8005eca <_printf_i+0x182>
 8005d64:	d822      	bhi.n	8005dac <_printf_i+0x64>
 8005d66:	2963      	cmp	r1, #99	; 0x63
 8005d68:	d036      	beq.n	8005dd8 <_printf_i+0x90>
 8005d6a:	d80a      	bhi.n	8005d82 <_printf_i+0x3a>
 8005d6c:	2900      	cmp	r1, #0
 8005d6e:	f000 80b9 	beq.w	8005ee4 <_printf_i+0x19c>
 8005d72:	2958      	cmp	r1, #88	; 0x58
 8005d74:	f000 8083 	beq.w	8005e7e <_printf_i+0x136>
 8005d78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d7c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005d80:	e032      	b.n	8005de8 <_printf_i+0xa0>
 8005d82:	2964      	cmp	r1, #100	; 0x64
 8005d84:	d001      	beq.n	8005d8a <_printf_i+0x42>
 8005d86:	2969      	cmp	r1, #105	; 0x69
 8005d88:	d1f6      	bne.n	8005d78 <_printf_i+0x30>
 8005d8a:	6820      	ldr	r0, [r4, #0]
 8005d8c:	6813      	ldr	r3, [r2, #0]
 8005d8e:	0605      	lsls	r5, r0, #24
 8005d90:	f103 0104 	add.w	r1, r3, #4
 8005d94:	d52a      	bpl.n	8005dec <_printf_i+0xa4>
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6011      	str	r1, [r2, #0]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	da03      	bge.n	8005da6 <_printf_i+0x5e>
 8005d9e:	222d      	movs	r2, #45	; 0x2d
 8005da0:	425b      	negs	r3, r3
 8005da2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005da6:	486f      	ldr	r0, [pc, #444]	; (8005f64 <_printf_i+0x21c>)
 8005da8:	220a      	movs	r2, #10
 8005daa:	e039      	b.n	8005e20 <_printf_i+0xd8>
 8005dac:	2973      	cmp	r1, #115	; 0x73
 8005dae:	f000 809d 	beq.w	8005eec <_printf_i+0x1a4>
 8005db2:	d808      	bhi.n	8005dc6 <_printf_i+0x7e>
 8005db4:	296f      	cmp	r1, #111	; 0x6f
 8005db6:	d020      	beq.n	8005dfa <_printf_i+0xb2>
 8005db8:	2970      	cmp	r1, #112	; 0x70
 8005dba:	d1dd      	bne.n	8005d78 <_printf_i+0x30>
 8005dbc:	6823      	ldr	r3, [r4, #0]
 8005dbe:	f043 0320 	orr.w	r3, r3, #32
 8005dc2:	6023      	str	r3, [r4, #0]
 8005dc4:	e003      	b.n	8005dce <_printf_i+0x86>
 8005dc6:	2975      	cmp	r1, #117	; 0x75
 8005dc8:	d017      	beq.n	8005dfa <_printf_i+0xb2>
 8005dca:	2978      	cmp	r1, #120	; 0x78
 8005dcc:	d1d4      	bne.n	8005d78 <_printf_i+0x30>
 8005dce:	2378      	movs	r3, #120	; 0x78
 8005dd0:	4865      	ldr	r0, [pc, #404]	; (8005f68 <_printf_i+0x220>)
 8005dd2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005dd6:	e055      	b.n	8005e84 <_printf_i+0x13c>
 8005dd8:	6813      	ldr	r3, [r2, #0]
 8005dda:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005dde:	1d19      	adds	r1, r3, #4
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	6011      	str	r1, [r2, #0]
 8005de4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005de8:	2301      	movs	r3, #1
 8005dea:	e08c      	b.n	8005f06 <_printf_i+0x1be>
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005df2:	6011      	str	r1, [r2, #0]
 8005df4:	bf18      	it	ne
 8005df6:	b21b      	sxthne	r3, r3
 8005df8:	e7cf      	b.n	8005d9a <_printf_i+0x52>
 8005dfa:	6813      	ldr	r3, [r2, #0]
 8005dfc:	6825      	ldr	r5, [r4, #0]
 8005dfe:	1d18      	adds	r0, r3, #4
 8005e00:	6010      	str	r0, [r2, #0]
 8005e02:	0628      	lsls	r0, r5, #24
 8005e04:	d501      	bpl.n	8005e0a <_printf_i+0xc2>
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	e002      	b.n	8005e10 <_printf_i+0xc8>
 8005e0a:	0668      	lsls	r0, r5, #25
 8005e0c:	d5fb      	bpl.n	8005e06 <_printf_i+0xbe>
 8005e0e:	881b      	ldrh	r3, [r3, #0]
 8005e10:	296f      	cmp	r1, #111	; 0x6f
 8005e12:	bf14      	ite	ne
 8005e14:	220a      	movne	r2, #10
 8005e16:	2208      	moveq	r2, #8
 8005e18:	4852      	ldr	r0, [pc, #328]	; (8005f64 <_printf_i+0x21c>)
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e20:	6865      	ldr	r5, [r4, #4]
 8005e22:	2d00      	cmp	r5, #0
 8005e24:	60a5      	str	r5, [r4, #8]
 8005e26:	f2c0 8095 	blt.w	8005f54 <_printf_i+0x20c>
 8005e2a:	6821      	ldr	r1, [r4, #0]
 8005e2c:	f021 0104 	bic.w	r1, r1, #4
 8005e30:	6021      	str	r1, [r4, #0]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d13d      	bne.n	8005eb2 <_printf_i+0x16a>
 8005e36:	2d00      	cmp	r5, #0
 8005e38:	f040 808e 	bne.w	8005f58 <_printf_i+0x210>
 8005e3c:	4665      	mov	r5, ip
 8005e3e:	2a08      	cmp	r2, #8
 8005e40:	d10b      	bne.n	8005e5a <_printf_i+0x112>
 8005e42:	6823      	ldr	r3, [r4, #0]
 8005e44:	07db      	lsls	r3, r3, #31
 8005e46:	d508      	bpl.n	8005e5a <_printf_i+0x112>
 8005e48:	6923      	ldr	r3, [r4, #16]
 8005e4a:	6862      	ldr	r2, [r4, #4]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	bfde      	ittt	le
 8005e50:	2330      	movle	r3, #48	; 0x30
 8005e52:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005e56:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005e5a:	ebac 0305 	sub.w	r3, ip, r5
 8005e5e:	6123      	str	r3, [r4, #16]
 8005e60:	f8cd 8000 	str.w	r8, [sp]
 8005e64:	463b      	mov	r3, r7
 8005e66:	aa03      	add	r2, sp, #12
 8005e68:	4621      	mov	r1, r4
 8005e6a:	4630      	mov	r0, r6
 8005e6c:	f7ff fef6 	bl	8005c5c <_printf_common>
 8005e70:	3001      	adds	r0, #1
 8005e72:	d14d      	bne.n	8005f10 <_printf_i+0x1c8>
 8005e74:	f04f 30ff 	mov.w	r0, #4294967295
 8005e78:	b005      	add	sp, #20
 8005e7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e7e:	4839      	ldr	r0, [pc, #228]	; (8005f64 <_printf_i+0x21c>)
 8005e80:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005e84:	6813      	ldr	r3, [r2, #0]
 8005e86:	6821      	ldr	r1, [r4, #0]
 8005e88:	1d1d      	adds	r5, r3, #4
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6015      	str	r5, [r2, #0]
 8005e8e:	060a      	lsls	r2, r1, #24
 8005e90:	d50b      	bpl.n	8005eaa <_printf_i+0x162>
 8005e92:	07ca      	lsls	r2, r1, #31
 8005e94:	bf44      	itt	mi
 8005e96:	f041 0120 	orrmi.w	r1, r1, #32
 8005e9a:	6021      	strmi	r1, [r4, #0]
 8005e9c:	b91b      	cbnz	r3, 8005ea6 <_printf_i+0x15e>
 8005e9e:	6822      	ldr	r2, [r4, #0]
 8005ea0:	f022 0220 	bic.w	r2, r2, #32
 8005ea4:	6022      	str	r2, [r4, #0]
 8005ea6:	2210      	movs	r2, #16
 8005ea8:	e7b7      	b.n	8005e1a <_printf_i+0xd2>
 8005eaa:	064d      	lsls	r5, r1, #25
 8005eac:	bf48      	it	mi
 8005eae:	b29b      	uxthmi	r3, r3
 8005eb0:	e7ef      	b.n	8005e92 <_printf_i+0x14a>
 8005eb2:	4665      	mov	r5, ip
 8005eb4:	fbb3 f1f2 	udiv	r1, r3, r2
 8005eb8:	fb02 3311 	mls	r3, r2, r1, r3
 8005ebc:	5cc3      	ldrb	r3, [r0, r3]
 8005ebe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	2900      	cmp	r1, #0
 8005ec6:	d1f5      	bne.n	8005eb4 <_printf_i+0x16c>
 8005ec8:	e7b9      	b.n	8005e3e <_printf_i+0xf6>
 8005eca:	6813      	ldr	r3, [r2, #0]
 8005ecc:	6825      	ldr	r5, [r4, #0]
 8005ece:	1d18      	adds	r0, r3, #4
 8005ed0:	6961      	ldr	r1, [r4, #20]
 8005ed2:	6010      	str	r0, [r2, #0]
 8005ed4:	0628      	lsls	r0, r5, #24
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	d501      	bpl.n	8005ede <_printf_i+0x196>
 8005eda:	6019      	str	r1, [r3, #0]
 8005edc:	e002      	b.n	8005ee4 <_printf_i+0x19c>
 8005ede:	066a      	lsls	r2, r5, #25
 8005ee0:	d5fb      	bpl.n	8005eda <_printf_i+0x192>
 8005ee2:	8019      	strh	r1, [r3, #0]
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	4665      	mov	r5, ip
 8005ee8:	6123      	str	r3, [r4, #16]
 8005eea:	e7b9      	b.n	8005e60 <_printf_i+0x118>
 8005eec:	6813      	ldr	r3, [r2, #0]
 8005eee:	1d19      	adds	r1, r3, #4
 8005ef0:	6011      	str	r1, [r2, #0]
 8005ef2:	681d      	ldr	r5, [r3, #0]
 8005ef4:	6862      	ldr	r2, [r4, #4]
 8005ef6:	2100      	movs	r1, #0
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f000 f968 	bl	80061ce <memchr>
 8005efe:	b108      	cbz	r0, 8005f04 <_printf_i+0x1bc>
 8005f00:	1b40      	subs	r0, r0, r5
 8005f02:	6060      	str	r0, [r4, #4]
 8005f04:	6863      	ldr	r3, [r4, #4]
 8005f06:	6123      	str	r3, [r4, #16]
 8005f08:	2300      	movs	r3, #0
 8005f0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f0e:	e7a7      	b.n	8005e60 <_printf_i+0x118>
 8005f10:	6923      	ldr	r3, [r4, #16]
 8005f12:	462a      	mov	r2, r5
 8005f14:	4639      	mov	r1, r7
 8005f16:	4630      	mov	r0, r6
 8005f18:	47c0      	blx	r8
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	d0aa      	beq.n	8005e74 <_printf_i+0x12c>
 8005f1e:	6823      	ldr	r3, [r4, #0]
 8005f20:	079b      	lsls	r3, r3, #30
 8005f22:	d413      	bmi.n	8005f4c <_printf_i+0x204>
 8005f24:	68e0      	ldr	r0, [r4, #12]
 8005f26:	9b03      	ldr	r3, [sp, #12]
 8005f28:	4298      	cmp	r0, r3
 8005f2a:	bfb8      	it	lt
 8005f2c:	4618      	movlt	r0, r3
 8005f2e:	e7a3      	b.n	8005e78 <_printf_i+0x130>
 8005f30:	2301      	movs	r3, #1
 8005f32:	464a      	mov	r2, r9
 8005f34:	4639      	mov	r1, r7
 8005f36:	4630      	mov	r0, r6
 8005f38:	47c0      	blx	r8
 8005f3a:	3001      	adds	r0, #1
 8005f3c:	d09a      	beq.n	8005e74 <_printf_i+0x12c>
 8005f3e:	3501      	adds	r5, #1
 8005f40:	68e3      	ldr	r3, [r4, #12]
 8005f42:	9a03      	ldr	r2, [sp, #12]
 8005f44:	1a9b      	subs	r3, r3, r2
 8005f46:	42ab      	cmp	r3, r5
 8005f48:	dcf2      	bgt.n	8005f30 <_printf_i+0x1e8>
 8005f4a:	e7eb      	b.n	8005f24 <_printf_i+0x1dc>
 8005f4c:	2500      	movs	r5, #0
 8005f4e:	f104 0919 	add.w	r9, r4, #25
 8005f52:	e7f5      	b.n	8005f40 <_printf_i+0x1f8>
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d1ac      	bne.n	8005eb2 <_printf_i+0x16a>
 8005f58:	7803      	ldrb	r3, [r0, #0]
 8005f5a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f5e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f62:	e76c      	b.n	8005e3e <_printf_i+0xf6>
 8005f64:	08006f0e 	.word	0x08006f0e
 8005f68:	08006f1f 	.word	0x08006f1f

08005f6c <sniprintf>:
 8005f6c:	b40c      	push	{r2, r3}
 8005f6e:	b530      	push	{r4, r5, lr}
 8005f70:	4b17      	ldr	r3, [pc, #92]	; (8005fd0 <sniprintf+0x64>)
 8005f72:	1e0c      	subs	r4, r1, #0
 8005f74:	b09d      	sub	sp, #116	; 0x74
 8005f76:	681d      	ldr	r5, [r3, #0]
 8005f78:	da08      	bge.n	8005f8c <sniprintf+0x20>
 8005f7a:	238b      	movs	r3, #139	; 0x8b
 8005f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f80:	602b      	str	r3, [r5, #0]
 8005f82:	b01d      	add	sp, #116	; 0x74
 8005f84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f88:	b002      	add	sp, #8
 8005f8a:	4770      	bx	lr
 8005f8c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005f90:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005f94:	bf0c      	ite	eq
 8005f96:	4623      	moveq	r3, r4
 8005f98:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005f9c:	9304      	str	r3, [sp, #16]
 8005f9e:	9307      	str	r3, [sp, #28]
 8005fa0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005fa4:	9002      	str	r0, [sp, #8]
 8005fa6:	9006      	str	r0, [sp, #24]
 8005fa8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005fac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005fae:	ab21      	add	r3, sp, #132	; 0x84
 8005fb0:	a902      	add	r1, sp, #8
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	9301      	str	r3, [sp, #4]
 8005fb6:	f7ff fd59 	bl	8005a6c <_svfiprintf_r>
 8005fba:	1c43      	adds	r3, r0, #1
 8005fbc:	bfbc      	itt	lt
 8005fbe:	238b      	movlt	r3, #139	; 0x8b
 8005fc0:	602b      	strlt	r3, [r5, #0]
 8005fc2:	2c00      	cmp	r4, #0
 8005fc4:	d0dd      	beq.n	8005f82 <sniprintf+0x16>
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	9b02      	ldr	r3, [sp, #8]
 8005fca:	701a      	strb	r2, [r3, #0]
 8005fcc:	e7d9      	b.n	8005f82 <sniprintf+0x16>
 8005fce:	bf00      	nop
 8005fd0:	20000010 	.word	0x20000010

08005fd4 <siscanf>:
 8005fd4:	b40e      	push	{r1, r2, r3}
 8005fd6:	f44f 7201 	mov.w	r2, #516	; 0x204
 8005fda:	b530      	push	{r4, r5, lr}
 8005fdc:	b09c      	sub	sp, #112	; 0x70
 8005fde:	ac1f      	add	r4, sp, #124	; 0x7c
 8005fe0:	f854 5b04 	ldr.w	r5, [r4], #4
 8005fe4:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005fe8:	9002      	str	r0, [sp, #8]
 8005fea:	9006      	str	r0, [sp, #24]
 8005fec:	f7fa f8b0 	bl	8000150 <strlen>
 8005ff0:	4b0b      	ldr	r3, [pc, #44]	; (8006020 <siscanf+0x4c>)
 8005ff2:	9003      	str	r0, [sp, #12]
 8005ff4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ffa:	9314      	str	r3, [sp, #80]	; 0x50
 8005ffc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006000:	9007      	str	r0, [sp, #28]
 8006002:	4808      	ldr	r0, [pc, #32]	; (8006024 <siscanf+0x50>)
 8006004:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006008:	462a      	mov	r2, r5
 800600a:	4623      	mov	r3, r4
 800600c:	a902      	add	r1, sp, #8
 800600e:	6800      	ldr	r0, [r0, #0]
 8006010:	9401      	str	r4, [sp, #4]
 8006012:	f000 f98f 	bl	8006334 <__ssvfiscanf_r>
 8006016:	b01c      	add	sp, #112	; 0x70
 8006018:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800601c:	b003      	add	sp, #12
 800601e:	4770      	bx	lr
 8006020:	08006029 	.word	0x08006029
 8006024:	20000010 	.word	0x20000010

08006028 <__seofread>:
 8006028:	2000      	movs	r0, #0
 800602a:	4770      	bx	lr

0800602c <strcpy>:
 800602c:	4603      	mov	r3, r0
 800602e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006032:	f803 2b01 	strb.w	r2, [r3], #1
 8006036:	2a00      	cmp	r2, #0
 8006038:	d1f9      	bne.n	800602e <strcpy+0x2>
 800603a:	4770      	bx	lr

0800603c <strncmp>:
 800603c:	b510      	push	{r4, lr}
 800603e:	b16a      	cbz	r2, 800605c <strncmp+0x20>
 8006040:	3901      	subs	r1, #1
 8006042:	1884      	adds	r4, r0, r2
 8006044:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006048:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800604c:	4293      	cmp	r3, r2
 800604e:	d103      	bne.n	8006058 <strncmp+0x1c>
 8006050:	42a0      	cmp	r0, r4
 8006052:	d001      	beq.n	8006058 <strncmp+0x1c>
 8006054:	2b00      	cmp	r3, #0
 8006056:	d1f5      	bne.n	8006044 <strncmp+0x8>
 8006058:	1a98      	subs	r0, r3, r2
 800605a:	bd10      	pop	{r4, pc}
 800605c:	4610      	mov	r0, r2
 800605e:	e7fc      	b.n	800605a <strncmp+0x1e>

08006060 <__tzcalc_limits>:
 8006060:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006064:	4680      	mov	r8, r0
 8006066:	f7ff fc79 	bl	800595c <__gettzinfo>
 800606a:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800606e:	4598      	cmp	r8, r3
 8006070:	f340 8097 	ble.w	80061a2 <__tzcalc_limits+0x142>
 8006074:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8006078:	f240 126d 	movw	r2, #365	; 0x16d
 800607c:	4443      	add	r3, r8
 800607e:	109b      	asrs	r3, r3, #2
 8006080:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 8006084:	fb02 3505 	mla	r5, r2, r5, r3
 8006088:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800608c:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8006090:	fb93 f3f2 	sdiv	r3, r3, r2
 8006094:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8006098:	441d      	add	r5, r3
 800609a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800609e:	4442      	add	r2, r8
 80060a0:	fb92 f2f3 	sdiv	r2, r2, r3
 80060a4:	fb98 f7f3 	sdiv	r7, r8, r3
 80060a8:	4415      	add	r5, r2
 80060aa:	2264      	movs	r2, #100	; 0x64
 80060ac:	fb03 8717 	mls	r7, r3, r7, r8
 80060b0:	fb98 f6f2 	sdiv	r6, r8, r2
 80060b4:	fab7 fc87 	clz	ip, r7
 80060b8:	4604      	mov	r4, r0
 80060ba:	f04f 0e07 	mov.w	lr, #7
 80060be:	fb02 8616 	mls	r6, r2, r6, r8
 80060c2:	f008 0303 	and.w	r3, r8, #3
 80060c6:	f8c0 8004 	str.w	r8, [r0, #4]
 80060ca:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80060ce:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 80060d2:	9300      	str	r3, [sp, #0]
 80060d4:	7a22      	ldrb	r2, [r4, #8]
 80060d6:	6963      	ldr	r3, [r4, #20]
 80060d8:	2a4a      	cmp	r2, #74	; 0x4a
 80060da:	d128      	bne.n	800612e <__tzcalc_limits+0xce>
 80060dc:	9900      	ldr	r1, [sp, #0]
 80060de:	18ea      	adds	r2, r5, r3
 80060e0:	b901      	cbnz	r1, 80060e4 <__tzcalc_limits+0x84>
 80060e2:	b906      	cbnz	r6, 80060e6 <__tzcalc_limits+0x86>
 80060e4:	bb0f      	cbnz	r7, 800612a <__tzcalc_limits+0xca>
 80060e6:	2b3b      	cmp	r3, #59	; 0x3b
 80060e8:	bfd4      	ite	le
 80060ea:	2300      	movle	r3, #0
 80060ec:	2301      	movgt	r3, #1
 80060ee:	4413      	add	r3, r2
 80060f0:	1e5a      	subs	r2, r3, #1
 80060f2:	69a3      	ldr	r3, [r4, #24]
 80060f4:	492c      	ldr	r1, [pc, #176]	; (80061a8 <__tzcalc_limits+0x148>)
 80060f6:	3428      	adds	r4, #40	; 0x28
 80060f8:	fb01 3202 	mla	r2, r1, r2, r3
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	4413      	add	r3, r2
 8006100:	461a      	mov	r2, r3
 8006102:	17db      	asrs	r3, r3, #31
 8006104:	e944 2302 	strd	r2, r3, [r4, #-8]
 8006108:	45a3      	cmp	fp, r4
 800610a:	d1e3      	bne.n	80060d4 <__tzcalc_limits+0x74>
 800610c:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8006110:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8006114:	4294      	cmp	r4, r2
 8006116:	eb75 0303 	sbcs.w	r3, r5, r3
 800611a:	bfb4      	ite	lt
 800611c:	2301      	movlt	r3, #1
 800611e:	2300      	movge	r3, #0
 8006120:	6003      	str	r3, [r0, #0]
 8006122:	2001      	movs	r0, #1
 8006124:	b003      	add	sp, #12
 8006126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800612a:	2300      	movs	r3, #0
 800612c:	e7df      	b.n	80060ee <__tzcalc_limits+0x8e>
 800612e:	2a44      	cmp	r2, #68	; 0x44
 8006130:	d101      	bne.n	8006136 <__tzcalc_limits+0xd6>
 8006132:	18ea      	adds	r2, r5, r3
 8006134:	e7dd      	b.n	80060f2 <__tzcalc_limits+0x92>
 8006136:	9a00      	ldr	r2, [sp, #0]
 8006138:	bb6a      	cbnz	r2, 8006196 <__tzcalc_limits+0x136>
 800613a:	2e00      	cmp	r6, #0
 800613c:	bf0c      	ite	eq
 800613e:	46e1      	moveq	r9, ip
 8006140:	f04f 0901 	movne.w	r9, #1
 8006144:	2230      	movs	r2, #48	; 0x30
 8006146:	fb02 f909 	mul.w	r9, r2, r9
 800614a:	68e2      	ldr	r2, [r4, #12]
 800614c:	f04f 0800 	mov.w	r8, #0
 8006150:	9201      	str	r2, [sp, #4]
 8006152:	462a      	mov	r2, r5
 8006154:	f108 0801 	add.w	r8, r8, #1
 8006158:	4914      	ldr	r1, [pc, #80]	; (80061ac <__tzcalc_limits+0x14c>)
 800615a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
 800615e:	448a      	add	sl, r1
 8006160:	9901      	ldr	r1, [sp, #4]
 8006162:	f85a ac04 	ldr.w	sl, [sl, #-4]
 8006166:	4541      	cmp	r1, r8
 8006168:	dc17      	bgt.n	800619a <__tzcalc_limits+0x13a>
 800616a:	f102 0804 	add.w	r8, r2, #4
 800616e:	fb98 f9fe 	sdiv	r9, r8, lr
 8006172:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 8006176:	eba8 0909 	sub.w	r9, r8, r9
 800617a:	ebb3 0909 	subs.w	r9, r3, r9
 800617e:	6923      	ldr	r3, [r4, #16]
 8006180:	bf48      	it	mi
 8006182:	f109 0907 	addmi.w	r9, r9, #7
 8006186:	3b01      	subs	r3, #1
 8006188:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800618c:	444b      	add	r3, r9
 800618e:	4553      	cmp	r3, sl
 8006190:	da05      	bge.n	800619e <__tzcalc_limits+0x13e>
 8006192:	441a      	add	r2, r3
 8006194:	e7ad      	b.n	80060f2 <__tzcalc_limits+0x92>
 8006196:	46e1      	mov	r9, ip
 8006198:	e7d4      	b.n	8006144 <__tzcalc_limits+0xe4>
 800619a:	4452      	add	r2, sl
 800619c:	e7da      	b.n	8006154 <__tzcalc_limits+0xf4>
 800619e:	3b07      	subs	r3, #7
 80061a0:	e7f5      	b.n	800618e <__tzcalc_limits+0x12e>
 80061a2:	2000      	movs	r0, #0
 80061a4:	e7be      	b.n	8006124 <__tzcalc_limits+0xc4>
 80061a6:	bf00      	nop
 80061a8:	00015180 	.word	0x00015180
 80061ac:	08007034 	.word	0x08007034

080061b0 <__ascii_wctomb>:
 80061b0:	b149      	cbz	r1, 80061c6 <__ascii_wctomb+0x16>
 80061b2:	2aff      	cmp	r2, #255	; 0xff
 80061b4:	bf8b      	itete	hi
 80061b6:	238a      	movhi	r3, #138	; 0x8a
 80061b8:	700a      	strbls	r2, [r1, #0]
 80061ba:	6003      	strhi	r3, [r0, #0]
 80061bc:	2001      	movls	r0, #1
 80061be:	bf88      	it	hi
 80061c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80061c4:	4770      	bx	lr
 80061c6:	4608      	mov	r0, r1
 80061c8:	4770      	bx	lr

080061ca <__env_lock>:
 80061ca:	4770      	bx	lr

080061cc <__env_unlock>:
 80061cc:	4770      	bx	lr

080061ce <memchr>:
 80061ce:	b510      	push	{r4, lr}
 80061d0:	b2c9      	uxtb	r1, r1
 80061d2:	4402      	add	r2, r0
 80061d4:	4290      	cmp	r0, r2
 80061d6:	4603      	mov	r3, r0
 80061d8:	d101      	bne.n	80061de <memchr+0x10>
 80061da:	2300      	movs	r3, #0
 80061dc:	e003      	b.n	80061e6 <memchr+0x18>
 80061de:	781c      	ldrb	r4, [r3, #0]
 80061e0:	3001      	adds	r0, #1
 80061e2:	428c      	cmp	r4, r1
 80061e4:	d1f6      	bne.n	80061d4 <memchr+0x6>
 80061e6:	4618      	mov	r0, r3
 80061e8:	bd10      	pop	{r4, pc}

080061ea <memcpy>:
 80061ea:	b510      	push	{r4, lr}
 80061ec:	1e43      	subs	r3, r0, #1
 80061ee:	440a      	add	r2, r1
 80061f0:	4291      	cmp	r1, r2
 80061f2:	d100      	bne.n	80061f6 <memcpy+0xc>
 80061f4:	bd10      	pop	{r4, pc}
 80061f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061fe:	e7f7      	b.n	80061f0 <memcpy+0x6>

08006200 <memmove>:
 8006200:	4288      	cmp	r0, r1
 8006202:	b510      	push	{r4, lr}
 8006204:	eb01 0302 	add.w	r3, r1, r2
 8006208:	d807      	bhi.n	800621a <memmove+0x1a>
 800620a:	1e42      	subs	r2, r0, #1
 800620c:	4299      	cmp	r1, r3
 800620e:	d00a      	beq.n	8006226 <memmove+0x26>
 8006210:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006214:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006218:	e7f8      	b.n	800620c <memmove+0xc>
 800621a:	4283      	cmp	r3, r0
 800621c:	d9f5      	bls.n	800620a <memmove+0xa>
 800621e:	1881      	adds	r1, r0, r2
 8006220:	1ad2      	subs	r2, r2, r3
 8006222:	42d3      	cmn	r3, r2
 8006224:	d100      	bne.n	8006228 <memmove+0x28>
 8006226:	bd10      	pop	{r4, pc}
 8006228:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800622c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006230:	e7f7      	b.n	8006222 <memmove+0x22>

08006232 <_realloc_r>:
 8006232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006234:	4607      	mov	r7, r0
 8006236:	4614      	mov	r4, r2
 8006238:	460e      	mov	r6, r1
 800623a:	b921      	cbnz	r1, 8006246 <_realloc_r+0x14>
 800623c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006240:	4611      	mov	r1, r2
 8006242:	f7fe bb0d 	b.w	8004860 <_malloc_r>
 8006246:	b922      	cbnz	r2, 8006252 <_realloc_r+0x20>
 8006248:	f7fe fabe 	bl	80047c8 <_free_r>
 800624c:	4625      	mov	r5, r4
 800624e:	4628      	mov	r0, r5
 8006250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006252:	f000 fc0d 	bl	8006a70 <_malloc_usable_size_r>
 8006256:	42a0      	cmp	r0, r4
 8006258:	d20f      	bcs.n	800627a <_realloc_r+0x48>
 800625a:	4621      	mov	r1, r4
 800625c:	4638      	mov	r0, r7
 800625e:	f7fe faff 	bl	8004860 <_malloc_r>
 8006262:	4605      	mov	r5, r0
 8006264:	2800      	cmp	r0, #0
 8006266:	d0f2      	beq.n	800624e <_realloc_r+0x1c>
 8006268:	4631      	mov	r1, r6
 800626a:	4622      	mov	r2, r4
 800626c:	f7ff ffbd 	bl	80061ea <memcpy>
 8006270:	4631      	mov	r1, r6
 8006272:	4638      	mov	r0, r7
 8006274:	f7fe faa8 	bl	80047c8 <_free_r>
 8006278:	e7e9      	b.n	800624e <_realloc_r+0x1c>
 800627a:	4635      	mov	r5, r6
 800627c:	e7e7      	b.n	800624e <_realloc_r+0x1c>

0800627e <_sungetc_r>:
 800627e:	b538      	push	{r3, r4, r5, lr}
 8006280:	1c4b      	adds	r3, r1, #1
 8006282:	4614      	mov	r4, r2
 8006284:	d103      	bne.n	800628e <_sungetc_r+0x10>
 8006286:	f04f 35ff 	mov.w	r5, #4294967295
 800628a:	4628      	mov	r0, r5
 800628c:	bd38      	pop	{r3, r4, r5, pc}
 800628e:	8993      	ldrh	r3, [r2, #12]
 8006290:	b2cd      	uxtb	r5, r1
 8006292:	f023 0320 	bic.w	r3, r3, #32
 8006296:	8193      	strh	r3, [r2, #12]
 8006298:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800629a:	6852      	ldr	r2, [r2, #4]
 800629c:	b18b      	cbz	r3, 80062c2 <_sungetc_r+0x44>
 800629e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80062a0:	4293      	cmp	r3, r2
 80062a2:	dd08      	ble.n	80062b6 <_sungetc_r+0x38>
 80062a4:	6823      	ldr	r3, [r4, #0]
 80062a6:	1e5a      	subs	r2, r3, #1
 80062a8:	6022      	str	r2, [r4, #0]
 80062aa:	f803 5c01 	strb.w	r5, [r3, #-1]
 80062ae:	6863      	ldr	r3, [r4, #4]
 80062b0:	3301      	adds	r3, #1
 80062b2:	6063      	str	r3, [r4, #4]
 80062b4:	e7e9      	b.n	800628a <_sungetc_r+0xc>
 80062b6:	4621      	mov	r1, r4
 80062b8:	f000 fba2 	bl	8006a00 <__submore>
 80062bc:	2800      	cmp	r0, #0
 80062be:	d0f1      	beq.n	80062a4 <_sungetc_r+0x26>
 80062c0:	e7e1      	b.n	8006286 <_sungetc_r+0x8>
 80062c2:	6921      	ldr	r1, [r4, #16]
 80062c4:	6823      	ldr	r3, [r4, #0]
 80062c6:	b151      	cbz	r1, 80062de <_sungetc_r+0x60>
 80062c8:	4299      	cmp	r1, r3
 80062ca:	d208      	bcs.n	80062de <_sungetc_r+0x60>
 80062cc:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80062d0:	42a9      	cmp	r1, r5
 80062d2:	d104      	bne.n	80062de <_sungetc_r+0x60>
 80062d4:	3b01      	subs	r3, #1
 80062d6:	3201      	adds	r2, #1
 80062d8:	6023      	str	r3, [r4, #0]
 80062da:	6062      	str	r2, [r4, #4]
 80062dc:	e7d5      	b.n	800628a <_sungetc_r+0xc>
 80062de:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80062e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062e6:	6363      	str	r3, [r4, #52]	; 0x34
 80062e8:	2303      	movs	r3, #3
 80062ea:	63a3      	str	r3, [r4, #56]	; 0x38
 80062ec:	4623      	mov	r3, r4
 80062ee:	f803 5f46 	strb.w	r5, [r3, #70]!
 80062f2:	6023      	str	r3, [r4, #0]
 80062f4:	2301      	movs	r3, #1
 80062f6:	e7dc      	b.n	80062b2 <_sungetc_r+0x34>

080062f8 <__ssrefill_r>:
 80062f8:	b510      	push	{r4, lr}
 80062fa:	460c      	mov	r4, r1
 80062fc:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80062fe:	b169      	cbz	r1, 800631c <__ssrefill_r+0x24>
 8006300:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006304:	4299      	cmp	r1, r3
 8006306:	d001      	beq.n	800630c <__ssrefill_r+0x14>
 8006308:	f7fe fa5e 	bl	80047c8 <_free_r>
 800630c:	2000      	movs	r0, #0
 800630e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006310:	6360      	str	r0, [r4, #52]	; 0x34
 8006312:	6063      	str	r3, [r4, #4]
 8006314:	b113      	cbz	r3, 800631c <__ssrefill_r+0x24>
 8006316:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006318:	6023      	str	r3, [r4, #0]
 800631a:	bd10      	pop	{r4, pc}
 800631c:	6923      	ldr	r3, [r4, #16]
 800631e:	f04f 30ff 	mov.w	r0, #4294967295
 8006322:	6023      	str	r3, [r4, #0]
 8006324:	2300      	movs	r3, #0
 8006326:	6063      	str	r3, [r4, #4]
 8006328:	89a3      	ldrh	r3, [r4, #12]
 800632a:	f043 0320 	orr.w	r3, r3, #32
 800632e:	81a3      	strh	r3, [r4, #12]
 8006330:	e7f3      	b.n	800631a <__ssrefill_r+0x22>
	...

08006334 <__ssvfiscanf_r>:
 8006334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006338:	460c      	mov	r4, r1
 800633a:	2100      	movs	r1, #0
 800633c:	4606      	mov	r6, r0
 800633e:	4692      	mov	sl, r2
 8006340:	270a      	movs	r7, #10
 8006342:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8006346:	9144      	str	r1, [sp, #272]	; 0x110
 8006348:	9145      	str	r1, [sp, #276]	; 0x114
 800634a:	499e      	ldr	r1, [pc, #632]	; (80065c4 <__ssvfiscanf_r+0x290>)
 800634c:	f10d 0804 	add.w	r8, sp, #4
 8006350:	91a0      	str	r1, [sp, #640]	; 0x280
 8006352:	499d      	ldr	r1, [pc, #628]	; (80065c8 <__ssvfiscanf_r+0x294>)
 8006354:	f8df 9274 	ldr.w	r9, [pc, #628]	; 80065cc <__ssvfiscanf_r+0x298>
 8006358:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800635c:	91a1      	str	r1, [sp, #644]	; 0x284
 800635e:	9300      	str	r3, [sp, #0]
 8006360:	f89a 3000 	ldrb.w	r3, [sl]
 8006364:	2b00      	cmp	r3, #0
 8006366:	f000 812a 	beq.w	80065be <__ssvfiscanf_r+0x28a>
 800636a:	4655      	mov	r5, sl
 800636c:	f7ff fb02 	bl	8005974 <__locale_ctype_ptr>
 8006370:	f815 bb01 	ldrb.w	fp, [r5], #1
 8006374:	4458      	add	r0, fp
 8006376:	7843      	ldrb	r3, [r0, #1]
 8006378:	f013 0308 	ands.w	r3, r3, #8
 800637c:	d01c      	beq.n	80063b8 <__ssvfiscanf_r+0x84>
 800637e:	6863      	ldr	r3, [r4, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	dd12      	ble.n	80063aa <__ssvfiscanf_r+0x76>
 8006384:	f7ff faf6 	bl	8005974 <__locale_ctype_ptr>
 8006388:	6823      	ldr	r3, [r4, #0]
 800638a:	781a      	ldrb	r2, [r3, #0]
 800638c:	4410      	add	r0, r2
 800638e:	7842      	ldrb	r2, [r0, #1]
 8006390:	0712      	lsls	r2, r2, #28
 8006392:	d401      	bmi.n	8006398 <__ssvfiscanf_r+0x64>
 8006394:	46aa      	mov	sl, r5
 8006396:	e7e3      	b.n	8006360 <__ssvfiscanf_r+0x2c>
 8006398:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800639a:	3301      	adds	r3, #1
 800639c:	3201      	adds	r2, #1
 800639e:	9245      	str	r2, [sp, #276]	; 0x114
 80063a0:	6862      	ldr	r2, [r4, #4]
 80063a2:	6023      	str	r3, [r4, #0]
 80063a4:	3a01      	subs	r2, #1
 80063a6:	6062      	str	r2, [r4, #4]
 80063a8:	e7e9      	b.n	800637e <__ssvfiscanf_r+0x4a>
 80063aa:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80063ac:	4621      	mov	r1, r4
 80063ae:	4630      	mov	r0, r6
 80063b0:	4798      	blx	r3
 80063b2:	2800      	cmp	r0, #0
 80063b4:	d0e6      	beq.n	8006384 <__ssvfiscanf_r+0x50>
 80063b6:	e7ed      	b.n	8006394 <__ssvfiscanf_r+0x60>
 80063b8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80063bc:	f040 8082 	bne.w	80064c4 <__ssvfiscanf_r+0x190>
 80063c0:	9343      	str	r3, [sp, #268]	; 0x10c
 80063c2:	9341      	str	r3, [sp, #260]	; 0x104
 80063c4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80063c8:	2b2a      	cmp	r3, #42	; 0x2a
 80063ca:	d103      	bne.n	80063d4 <__ssvfiscanf_r+0xa0>
 80063cc:	2310      	movs	r3, #16
 80063ce:	f10a 0502 	add.w	r5, sl, #2
 80063d2:	9341      	str	r3, [sp, #260]	; 0x104
 80063d4:	46aa      	mov	sl, r5
 80063d6:	f815 1b01 	ldrb.w	r1, [r5], #1
 80063da:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80063de:	2a09      	cmp	r2, #9
 80063e0:	d922      	bls.n	8006428 <__ssvfiscanf_r+0xf4>
 80063e2:	2203      	movs	r2, #3
 80063e4:	4879      	ldr	r0, [pc, #484]	; (80065cc <__ssvfiscanf_r+0x298>)
 80063e6:	f7ff fef2 	bl	80061ce <memchr>
 80063ea:	b138      	cbz	r0, 80063fc <__ssvfiscanf_r+0xc8>
 80063ec:	eba0 0309 	sub.w	r3, r0, r9
 80063f0:	2001      	movs	r0, #1
 80063f2:	46aa      	mov	sl, r5
 80063f4:	4098      	lsls	r0, r3
 80063f6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80063f8:	4318      	orrs	r0, r3
 80063fa:	9041      	str	r0, [sp, #260]	; 0x104
 80063fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006400:	f10a 0501 	add.w	r5, sl, #1
 8006404:	2b67      	cmp	r3, #103	; 0x67
 8006406:	d82b      	bhi.n	8006460 <__ssvfiscanf_r+0x12c>
 8006408:	2b65      	cmp	r3, #101	; 0x65
 800640a:	f080 809f 	bcs.w	800654c <__ssvfiscanf_r+0x218>
 800640e:	2b47      	cmp	r3, #71	; 0x47
 8006410:	d810      	bhi.n	8006434 <__ssvfiscanf_r+0x100>
 8006412:	2b45      	cmp	r3, #69	; 0x45
 8006414:	f080 809a 	bcs.w	800654c <__ssvfiscanf_r+0x218>
 8006418:	2b00      	cmp	r3, #0
 800641a:	d06c      	beq.n	80064f6 <__ssvfiscanf_r+0x1c2>
 800641c:	2b25      	cmp	r3, #37	; 0x25
 800641e:	d051      	beq.n	80064c4 <__ssvfiscanf_r+0x190>
 8006420:	2303      	movs	r3, #3
 8006422:	9742      	str	r7, [sp, #264]	; 0x108
 8006424:	9347      	str	r3, [sp, #284]	; 0x11c
 8006426:	e027      	b.n	8006478 <__ssvfiscanf_r+0x144>
 8006428:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800642a:	fb07 1303 	mla	r3, r7, r3, r1
 800642e:	3b30      	subs	r3, #48	; 0x30
 8006430:	9343      	str	r3, [sp, #268]	; 0x10c
 8006432:	e7cf      	b.n	80063d4 <__ssvfiscanf_r+0xa0>
 8006434:	2b5b      	cmp	r3, #91	; 0x5b
 8006436:	d06a      	beq.n	800650e <__ssvfiscanf_r+0x1da>
 8006438:	d80c      	bhi.n	8006454 <__ssvfiscanf_r+0x120>
 800643a:	2b58      	cmp	r3, #88	; 0x58
 800643c:	d1f0      	bne.n	8006420 <__ssvfiscanf_r+0xec>
 800643e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006440:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006444:	9241      	str	r2, [sp, #260]	; 0x104
 8006446:	2210      	movs	r2, #16
 8006448:	9242      	str	r2, [sp, #264]	; 0x108
 800644a:	2b6e      	cmp	r3, #110	; 0x6e
 800644c:	bf8c      	ite	hi
 800644e:	2304      	movhi	r3, #4
 8006450:	2303      	movls	r3, #3
 8006452:	e010      	b.n	8006476 <__ssvfiscanf_r+0x142>
 8006454:	2b63      	cmp	r3, #99	; 0x63
 8006456:	d065      	beq.n	8006524 <__ssvfiscanf_r+0x1f0>
 8006458:	2b64      	cmp	r3, #100	; 0x64
 800645a:	d1e1      	bne.n	8006420 <__ssvfiscanf_r+0xec>
 800645c:	9742      	str	r7, [sp, #264]	; 0x108
 800645e:	e7f4      	b.n	800644a <__ssvfiscanf_r+0x116>
 8006460:	2b70      	cmp	r3, #112	; 0x70
 8006462:	d04b      	beq.n	80064fc <__ssvfiscanf_r+0x1c8>
 8006464:	d826      	bhi.n	80064b4 <__ssvfiscanf_r+0x180>
 8006466:	2b6e      	cmp	r3, #110	; 0x6e
 8006468:	d062      	beq.n	8006530 <__ssvfiscanf_r+0x1fc>
 800646a:	d84c      	bhi.n	8006506 <__ssvfiscanf_r+0x1d2>
 800646c:	2b69      	cmp	r3, #105	; 0x69
 800646e:	d1d7      	bne.n	8006420 <__ssvfiscanf_r+0xec>
 8006470:	2300      	movs	r3, #0
 8006472:	9342      	str	r3, [sp, #264]	; 0x108
 8006474:	2303      	movs	r3, #3
 8006476:	9347      	str	r3, [sp, #284]	; 0x11c
 8006478:	6863      	ldr	r3, [r4, #4]
 800647a:	2b00      	cmp	r3, #0
 800647c:	dd68      	ble.n	8006550 <__ssvfiscanf_r+0x21c>
 800647e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006480:	0659      	lsls	r1, r3, #25
 8006482:	d407      	bmi.n	8006494 <__ssvfiscanf_r+0x160>
 8006484:	f7ff fa76 	bl	8005974 <__locale_ctype_ptr>
 8006488:	6823      	ldr	r3, [r4, #0]
 800648a:	781a      	ldrb	r2, [r3, #0]
 800648c:	4410      	add	r0, r2
 800648e:	7842      	ldrb	r2, [r0, #1]
 8006490:	0712      	lsls	r2, r2, #28
 8006492:	d464      	bmi.n	800655e <__ssvfiscanf_r+0x22a>
 8006494:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8006496:	2b02      	cmp	r3, #2
 8006498:	dc73      	bgt.n	8006582 <__ssvfiscanf_r+0x24e>
 800649a:	466b      	mov	r3, sp
 800649c:	4622      	mov	r2, r4
 800649e:	a941      	add	r1, sp, #260	; 0x104
 80064a0:	4630      	mov	r0, r6
 80064a2:	f000 f897 	bl	80065d4 <_scanf_chars>
 80064a6:	2801      	cmp	r0, #1
 80064a8:	f000 8089 	beq.w	80065be <__ssvfiscanf_r+0x28a>
 80064ac:	2802      	cmp	r0, #2
 80064ae:	f47f af71 	bne.w	8006394 <__ssvfiscanf_r+0x60>
 80064b2:	e01d      	b.n	80064f0 <__ssvfiscanf_r+0x1bc>
 80064b4:	2b75      	cmp	r3, #117	; 0x75
 80064b6:	d0d1      	beq.n	800645c <__ssvfiscanf_r+0x128>
 80064b8:	2b78      	cmp	r3, #120	; 0x78
 80064ba:	d0c0      	beq.n	800643e <__ssvfiscanf_r+0x10a>
 80064bc:	2b73      	cmp	r3, #115	; 0x73
 80064be:	d1af      	bne.n	8006420 <__ssvfiscanf_r+0xec>
 80064c0:	2302      	movs	r3, #2
 80064c2:	e7d8      	b.n	8006476 <__ssvfiscanf_r+0x142>
 80064c4:	6863      	ldr	r3, [r4, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	dd0c      	ble.n	80064e4 <__ssvfiscanf_r+0x1b0>
 80064ca:	6823      	ldr	r3, [r4, #0]
 80064cc:	781a      	ldrb	r2, [r3, #0]
 80064ce:	455a      	cmp	r2, fp
 80064d0:	d175      	bne.n	80065be <__ssvfiscanf_r+0x28a>
 80064d2:	3301      	adds	r3, #1
 80064d4:	6862      	ldr	r2, [r4, #4]
 80064d6:	6023      	str	r3, [r4, #0]
 80064d8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80064da:	3a01      	subs	r2, #1
 80064dc:	3301      	adds	r3, #1
 80064de:	6062      	str	r2, [r4, #4]
 80064e0:	9345      	str	r3, [sp, #276]	; 0x114
 80064e2:	e757      	b.n	8006394 <__ssvfiscanf_r+0x60>
 80064e4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80064e6:	4621      	mov	r1, r4
 80064e8:	4630      	mov	r0, r6
 80064ea:	4798      	blx	r3
 80064ec:	2800      	cmp	r0, #0
 80064ee:	d0ec      	beq.n	80064ca <__ssvfiscanf_r+0x196>
 80064f0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80064f2:	2800      	cmp	r0, #0
 80064f4:	d159      	bne.n	80065aa <__ssvfiscanf_r+0x276>
 80064f6:	f04f 30ff 	mov.w	r0, #4294967295
 80064fa:	e05c      	b.n	80065b6 <__ssvfiscanf_r+0x282>
 80064fc:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80064fe:	f042 0220 	orr.w	r2, r2, #32
 8006502:	9241      	str	r2, [sp, #260]	; 0x104
 8006504:	e79b      	b.n	800643e <__ssvfiscanf_r+0x10a>
 8006506:	2308      	movs	r3, #8
 8006508:	9342      	str	r3, [sp, #264]	; 0x108
 800650a:	2304      	movs	r3, #4
 800650c:	e7b3      	b.n	8006476 <__ssvfiscanf_r+0x142>
 800650e:	4629      	mov	r1, r5
 8006510:	4640      	mov	r0, r8
 8006512:	f000 f9b7 	bl	8006884 <__sccl>
 8006516:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006518:	4605      	mov	r5, r0
 800651a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800651e:	9341      	str	r3, [sp, #260]	; 0x104
 8006520:	2301      	movs	r3, #1
 8006522:	e7a8      	b.n	8006476 <__ssvfiscanf_r+0x142>
 8006524:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006526:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800652a:	9341      	str	r3, [sp, #260]	; 0x104
 800652c:	2300      	movs	r3, #0
 800652e:	e7a2      	b.n	8006476 <__ssvfiscanf_r+0x142>
 8006530:	9841      	ldr	r0, [sp, #260]	; 0x104
 8006532:	06c3      	lsls	r3, r0, #27
 8006534:	f53f af2e 	bmi.w	8006394 <__ssvfiscanf_r+0x60>
 8006538:	9b00      	ldr	r3, [sp, #0]
 800653a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800653c:	1d19      	adds	r1, r3, #4
 800653e:	9100      	str	r1, [sp, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	07c0      	lsls	r0, r0, #31
 8006544:	bf4c      	ite	mi
 8006546:	801a      	strhmi	r2, [r3, #0]
 8006548:	601a      	strpl	r2, [r3, #0]
 800654a:	e723      	b.n	8006394 <__ssvfiscanf_r+0x60>
 800654c:	2305      	movs	r3, #5
 800654e:	e792      	b.n	8006476 <__ssvfiscanf_r+0x142>
 8006550:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006552:	4621      	mov	r1, r4
 8006554:	4630      	mov	r0, r6
 8006556:	4798      	blx	r3
 8006558:	2800      	cmp	r0, #0
 800655a:	d090      	beq.n	800647e <__ssvfiscanf_r+0x14a>
 800655c:	e7c8      	b.n	80064f0 <__ssvfiscanf_r+0x1bc>
 800655e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8006560:	3201      	adds	r2, #1
 8006562:	9245      	str	r2, [sp, #276]	; 0x114
 8006564:	6862      	ldr	r2, [r4, #4]
 8006566:	3a01      	subs	r2, #1
 8006568:	2a00      	cmp	r2, #0
 800656a:	6062      	str	r2, [r4, #4]
 800656c:	dd02      	ble.n	8006574 <__ssvfiscanf_r+0x240>
 800656e:	3301      	adds	r3, #1
 8006570:	6023      	str	r3, [r4, #0]
 8006572:	e787      	b.n	8006484 <__ssvfiscanf_r+0x150>
 8006574:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006576:	4621      	mov	r1, r4
 8006578:	4630      	mov	r0, r6
 800657a:	4798      	blx	r3
 800657c:	2800      	cmp	r0, #0
 800657e:	d081      	beq.n	8006484 <__ssvfiscanf_r+0x150>
 8006580:	e7b6      	b.n	80064f0 <__ssvfiscanf_r+0x1bc>
 8006582:	2b04      	cmp	r3, #4
 8006584:	dc06      	bgt.n	8006594 <__ssvfiscanf_r+0x260>
 8006586:	466b      	mov	r3, sp
 8006588:	4622      	mov	r2, r4
 800658a:	a941      	add	r1, sp, #260	; 0x104
 800658c:	4630      	mov	r0, r6
 800658e:	f000 f883 	bl	8006698 <_scanf_i>
 8006592:	e788      	b.n	80064a6 <__ssvfiscanf_r+0x172>
 8006594:	4b0e      	ldr	r3, [pc, #56]	; (80065d0 <__ssvfiscanf_r+0x29c>)
 8006596:	2b00      	cmp	r3, #0
 8006598:	f43f aefc 	beq.w	8006394 <__ssvfiscanf_r+0x60>
 800659c:	466b      	mov	r3, sp
 800659e:	4622      	mov	r2, r4
 80065a0:	a941      	add	r1, sp, #260	; 0x104
 80065a2:	4630      	mov	r0, r6
 80065a4:	f3af 8000 	nop.w
 80065a8:	e77d      	b.n	80064a6 <__ssvfiscanf_r+0x172>
 80065aa:	89a3      	ldrh	r3, [r4, #12]
 80065ac:	f013 0f40 	tst.w	r3, #64	; 0x40
 80065b0:	bf18      	it	ne
 80065b2:	f04f 30ff 	movne.w	r0, #4294967295
 80065b6:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80065ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065be:	9844      	ldr	r0, [sp, #272]	; 0x110
 80065c0:	e7f9      	b.n	80065b6 <__ssvfiscanf_r+0x282>
 80065c2:	bf00      	nop
 80065c4:	0800627f 	.word	0x0800627f
 80065c8:	080062f9 	.word	0x080062f9
 80065cc:	08006f03 	.word	0x08006f03
 80065d0:	00000000 	.word	0x00000000

080065d4 <_scanf_chars>:
 80065d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065d8:	4615      	mov	r5, r2
 80065da:	688a      	ldr	r2, [r1, #8]
 80065dc:	4680      	mov	r8, r0
 80065de:	460c      	mov	r4, r1
 80065e0:	b932      	cbnz	r2, 80065f0 <_scanf_chars+0x1c>
 80065e2:	698a      	ldr	r2, [r1, #24]
 80065e4:	2a00      	cmp	r2, #0
 80065e6:	bf14      	ite	ne
 80065e8:	f04f 32ff 	movne.w	r2, #4294967295
 80065ec:	2201      	moveq	r2, #1
 80065ee:	608a      	str	r2, [r1, #8]
 80065f0:	2600      	movs	r6, #0
 80065f2:	6822      	ldr	r2, [r4, #0]
 80065f4:	06d1      	lsls	r1, r2, #27
 80065f6:	bf5f      	itttt	pl
 80065f8:	681a      	ldrpl	r2, [r3, #0]
 80065fa:	1d11      	addpl	r1, r2, #4
 80065fc:	6019      	strpl	r1, [r3, #0]
 80065fe:	6817      	ldrpl	r7, [r2, #0]
 8006600:	69a3      	ldr	r3, [r4, #24]
 8006602:	b1db      	cbz	r3, 800663c <_scanf_chars+0x68>
 8006604:	2b01      	cmp	r3, #1
 8006606:	d107      	bne.n	8006618 <_scanf_chars+0x44>
 8006608:	682b      	ldr	r3, [r5, #0]
 800660a:	6962      	ldr	r2, [r4, #20]
 800660c:	781b      	ldrb	r3, [r3, #0]
 800660e:	5cd3      	ldrb	r3, [r2, r3]
 8006610:	b9a3      	cbnz	r3, 800663c <_scanf_chars+0x68>
 8006612:	2e00      	cmp	r6, #0
 8006614:	d131      	bne.n	800667a <_scanf_chars+0xa6>
 8006616:	e006      	b.n	8006626 <_scanf_chars+0x52>
 8006618:	2b02      	cmp	r3, #2
 800661a:	d007      	beq.n	800662c <_scanf_chars+0x58>
 800661c:	2e00      	cmp	r6, #0
 800661e:	d12c      	bne.n	800667a <_scanf_chars+0xa6>
 8006620:	69a3      	ldr	r3, [r4, #24]
 8006622:	2b01      	cmp	r3, #1
 8006624:	d129      	bne.n	800667a <_scanf_chars+0xa6>
 8006626:	2001      	movs	r0, #1
 8006628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800662c:	f7ff f9a2 	bl	8005974 <__locale_ctype_ptr>
 8006630:	682b      	ldr	r3, [r5, #0]
 8006632:	781b      	ldrb	r3, [r3, #0]
 8006634:	4418      	add	r0, r3
 8006636:	7843      	ldrb	r3, [r0, #1]
 8006638:	071b      	lsls	r3, r3, #28
 800663a:	d4ef      	bmi.n	800661c <_scanf_chars+0x48>
 800663c:	6823      	ldr	r3, [r4, #0]
 800663e:	3601      	adds	r6, #1
 8006640:	06da      	lsls	r2, r3, #27
 8006642:	bf5e      	ittt	pl
 8006644:	682b      	ldrpl	r3, [r5, #0]
 8006646:	781b      	ldrbpl	r3, [r3, #0]
 8006648:	703b      	strbpl	r3, [r7, #0]
 800664a:	682a      	ldr	r2, [r5, #0]
 800664c:	686b      	ldr	r3, [r5, #4]
 800664e:	f102 0201 	add.w	r2, r2, #1
 8006652:	602a      	str	r2, [r5, #0]
 8006654:	68a2      	ldr	r2, [r4, #8]
 8006656:	f103 33ff 	add.w	r3, r3, #4294967295
 800665a:	f102 32ff 	add.w	r2, r2, #4294967295
 800665e:	606b      	str	r3, [r5, #4]
 8006660:	bf58      	it	pl
 8006662:	3701      	addpl	r7, #1
 8006664:	60a2      	str	r2, [r4, #8]
 8006666:	b142      	cbz	r2, 800667a <_scanf_chars+0xa6>
 8006668:	2b00      	cmp	r3, #0
 800666a:	dcc9      	bgt.n	8006600 <_scanf_chars+0x2c>
 800666c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006670:	4629      	mov	r1, r5
 8006672:	4640      	mov	r0, r8
 8006674:	4798      	blx	r3
 8006676:	2800      	cmp	r0, #0
 8006678:	d0c2      	beq.n	8006600 <_scanf_chars+0x2c>
 800667a:	6823      	ldr	r3, [r4, #0]
 800667c:	f013 0310 	ands.w	r3, r3, #16
 8006680:	d105      	bne.n	800668e <_scanf_chars+0xba>
 8006682:	68e2      	ldr	r2, [r4, #12]
 8006684:	3201      	adds	r2, #1
 8006686:	60e2      	str	r2, [r4, #12]
 8006688:	69a2      	ldr	r2, [r4, #24]
 800668a:	b102      	cbz	r2, 800668e <_scanf_chars+0xba>
 800668c:	703b      	strb	r3, [r7, #0]
 800668e:	6923      	ldr	r3, [r4, #16]
 8006690:	2000      	movs	r0, #0
 8006692:	441e      	add	r6, r3
 8006694:	6126      	str	r6, [r4, #16]
 8006696:	e7c7      	b.n	8006628 <_scanf_chars+0x54>

08006698 <_scanf_i>:
 8006698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800669c:	460c      	mov	r4, r1
 800669e:	469a      	mov	sl, r3
 80066a0:	4b74      	ldr	r3, [pc, #464]	; (8006874 <_scanf_i+0x1dc>)
 80066a2:	b087      	sub	sp, #28
 80066a4:	4683      	mov	fp, r0
 80066a6:	4616      	mov	r6, r2
 80066a8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80066ac:	ab03      	add	r3, sp, #12
 80066ae:	68a7      	ldr	r7, [r4, #8]
 80066b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80066b4:	4b70      	ldr	r3, [pc, #448]	; (8006878 <_scanf_i+0x1e0>)
 80066b6:	69a1      	ldr	r1, [r4, #24]
 80066b8:	4a70      	ldr	r2, [pc, #448]	; (800687c <_scanf_i+0x1e4>)
 80066ba:	f104 091c 	add.w	r9, r4, #28
 80066be:	2903      	cmp	r1, #3
 80066c0:	bf08      	it	eq
 80066c2:	461a      	moveq	r2, r3
 80066c4:	1e7b      	subs	r3, r7, #1
 80066c6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80066ca:	bf84      	itt	hi
 80066cc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80066d0:	60a3      	strhi	r3, [r4, #8]
 80066d2:	6823      	ldr	r3, [r4, #0]
 80066d4:	bf88      	it	hi
 80066d6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80066da:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80066de:	6023      	str	r3, [r4, #0]
 80066e0:	bf98      	it	ls
 80066e2:	2700      	movls	r7, #0
 80066e4:	464b      	mov	r3, r9
 80066e6:	f04f 0800 	mov.w	r8, #0
 80066ea:	9200      	str	r2, [sp, #0]
 80066ec:	bf88      	it	hi
 80066ee:	197f      	addhi	r7, r7, r5
 80066f0:	6831      	ldr	r1, [r6, #0]
 80066f2:	9301      	str	r3, [sp, #4]
 80066f4:	ab03      	add	r3, sp, #12
 80066f6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80066fa:	2202      	movs	r2, #2
 80066fc:	7809      	ldrb	r1, [r1, #0]
 80066fe:	f7ff fd66 	bl	80061ce <memchr>
 8006702:	9b01      	ldr	r3, [sp, #4]
 8006704:	b330      	cbz	r0, 8006754 <_scanf_i+0xbc>
 8006706:	f1b8 0f01 	cmp.w	r8, #1
 800670a:	d15a      	bne.n	80067c2 <_scanf_i+0x12a>
 800670c:	6862      	ldr	r2, [r4, #4]
 800670e:	b92a      	cbnz	r2, 800671c <_scanf_i+0x84>
 8006710:	2108      	movs	r1, #8
 8006712:	6822      	ldr	r2, [r4, #0]
 8006714:	6061      	str	r1, [r4, #4]
 8006716:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800671a:	6022      	str	r2, [r4, #0]
 800671c:	6822      	ldr	r2, [r4, #0]
 800671e:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8006722:	6022      	str	r2, [r4, #0]
 8006724:	68a2      	ldr	r2, [r4, #8]
 8006726:	1e51      	subs	r1, r2, #1
 8006728:	60a1      	str	r1, [r4, #8]
 800672a:	b19a      	cbz	r2, 8006754 <_scanf_i+0xbc>
 800672c:	6832      	ldr	r2, [r6, #0]
 800672e:	1c5d      	adds	r5, r3, #1
 8006730:	1c51      	adds	r1, r2, #1
 8006732:	6031      	str	r1, [r6, #0]
 8006734:	7812      	ldrb	r2, [r2, #0]
 8006736:	701a      	strb	r2, [r3, #0]
 8006738:	6873      	ldr	r3, [r6, #4]
 800673a:	3b01      	subs	r3, #1
 800673c:	2b00      	cmp	r3, #0
 800673e:	6073      	str	r3, [r6, #4]
 8006740:	dc07      	bgt.n	8006752 <_scanf_i+0xba>
 8006742:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006746:	4631      	mov	r1, r6
 8006748:	4658      	mov	r0, fp
 800674a:	4798      	blx	r3
 800674c:	2800      	cmp	r0, #0
 800674e:	f040 8087 	bne.w	8006860 <_scanf_i+0x1c8>
 8006752:	462b      	mov	r3, r5
 8006754:	f108 0801 	add.w	r8, r8, #1
 8006758:	f1b8 0f03 	cmp.w	r8, #3
 800675c:	d1c8      	bne.n	80066f0 <_scanf_i+0x58>
 800675e:	6862      	ldr	r2, [r4, #4]
 8006760:	b90a      	cbnz	r2, 8006766 <_scanf_i+0xce>
 8006762:	220a      	movs	r2, #10
 8006764:	6062      	str	r2, [r4, #4]
 8006766:	6862      	ldr	r2, [r4, #4]
 8006768:	4945      	ldr	r1, [pc, #276]	; (8006880 <_scanf_i+0x1e8>)
 800676a:	6960      	ldr	r0, [r4, #20]
 800676c:	1a89      	subs	r1, r1, r2
 800676e:	9301      	str	r3, [sp, #4]
 8006770:	f000 f888 	bl	8006884 <__sccl>
 8006774:	9b01      	ldr	r3, [sp, #4]
 8006776:	f04f 0800 	mov.w	r8, #0
 800677a:	461d      	mov	r5, r3
 800677c:	68a3      	ldr	r3, [r4, #8]
 800677e:	6822      	ldr	r2, [r4, #0]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d03b      	beq.n	80067fc <_scanf_i+0x164>
 8006784:	6831      	ldr	r1, [r6, #0]
 8006786:	6960      	ldr	r0, [r4, #20]
 8006788:	f891 c000 	ldrb.w	ip, [r1]
 800678c:	f810 000c 	ldrb.w	r0, [r0, ip]
 8006790:	2800      	cmp	r0, #0
 8006792:	d033      	beq.n	80067fc <_scanf_i+0x164>
 8006794:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8006798:	d121      	bne.n	80067de <_scanf_i+0x146>
 800679a:	0510      	lsls	r0, r2, #20
 800679c:	d51f      	bpl.n	80067de <_scanf_i+0x146>
 800679e:	f108 0801 	add.w	r8, r8, #1
 80067a2:	b117      	cbz	r7, 80067aa <_scanf_i+0x112>
 80067a4:	3301      	adds	r3, #1
 80067a6:	3f01      	subs	r7, #1
 80067a8:	60a3      	str	r3, [r4, #8]
 80067aa:	6873      	ldr	r3, [r6, #4]
 80067ac:	3b01      	subs	r3, #1
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	6073      	str	r3, [r6, #4]
 80067b2:	dd1c      	ble.n	80067ee <_scanf_i+0x156>
 80067b4:	6833      	ldr	r3, [r6, #0]
 80067b6:	3301      	adds	r3, #1
 80067b8:	6033      	str	r3, [r6, #0]
 80067ba:	68a3      	ldr	r3, [r4, #8]
 80067bc:	3b01      	subs	r3, #1
 80067be:	60a3      	str	r3, [r4, #8]
 80067c0:	e7dc      	b.n	800677c <_scanf_i+0xe4>
 80067c2:	f1b8 0f02 	cmp.w	r8, #2
 80067c6:	d1ad      	bne.n	8006724 <_scanf_i+0x8c>
 80067c8:	6822      	ldr	r2, [r4, #0]
 80067ca:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80067ce:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80067d2:	d1bf      	bne.n	8006754 <_scanf_i+0xbc>
 80067d4:	2110      	movs	r1, #16
 80067d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067da:	6061      	str	r1, [r4, #4]
 80067dc:	e7a1      	b.n	8006722 <_scanf_i+0x8a>
 80067de:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80067e2:	6022      	str	r2, [r4, #0]
 80067e4:	780b      	ldrb	r3, [r1, #0]
 80067e6:	3501      	adds	r5, #1
 80067e8:	f805 3c01 	strb.w	r3, [r5, #-1]
 80067ec:	e7dd      	b.n	80067aa <_scanf_i+0x112>
 80067ee:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80067f2:	4631      	mov	r1, r6
 80067f4:	4658      	mov	r0, fp
 80067f6:	4798      	blx	r3
 80067f8:	2800      	cmp	r0, #0
 80067fa:	d0de      	beq.n	80067ba <_scanf_i+0x122>
 80067fc:	6823      	ldr	r3, [r4, #0]
 80067fe:	05d9      	lsls	r1, r3, #23
 8006800:	d50c      	bpl.n	800681c <_scanf_i+0x184>
 8006802:	454d      	cmp	r5, r9
 8006804:	d908      	bls.n	8006818 <_scanf_i+0x180>
 8006806:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800680a:	1e6f      	subs	r7, r5, #1
 800680c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006810:	4632      	mov	r2, r6
 8006812:	4658      	mov	r0, fp
 8006814:	4798      	blx	r3
 8006816:	463d      	mov	r5, r7
 8006818:	454d      	cmp	r5, r9
 800681a:	d029      	beq.n	8006870 <_scanf_i+0x1d8>
 800681c:	6822      	ldr	r2, [r4, #0]
 800681e:	f012 0210 	ands.w	r2, r2, #16
 8006822:	d113      	bne.n	800684c <_scanf_i+0x1b4>
 8006824:	702a      	strb	r2, [r5, #0]
 8006826:	6863      	ldr	r3, [r4, #4]
 8006828:	4649      	mov	r1, r9
 800682a:	4658      	mov	r0, fp
 800682c:	9e00      	ldr	r6, [sp, #0]
 800682e:	47b0      	blx	r6
 8006830:	f8da 3000 	ldr.w	r3, [sl]
 8006834:	6821      	ldr	r1, [r4, #0]
 8006836:	1d1a      	adds	r2, r3, #4
 8006838:	f8ca 2000 	str.w	r2, [sl]
 800683c:	f011 0f20 	tst.w	r1, #32
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	d010      	beq.n	8006866 <_scanf_i+0x1ce>
 8006844:	6018      	str	r0, [r3, #0]
 8006846:	68e3      	ldr	r3, [r4, #12]
 8006848:	3301      	adds	r3, #1
 800684a:	60e3      	str	r3, [r4, #12]
 800684c:	2000      	movs	r0, #0
 800684e:	eba5 0509 	sub.w	r5, r5, r9
 8006852:	44a8      	add	r8, r5
 8006854:	6925      	ldr	r5, [r4, #16]
 8006856:	4445      	add	r5, r8
 8006858:	6125      	str	r5, [r4, #16]
 800685a:	b007      	add	sp, #28
 800685c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006860:	f04f 0800 	mov.w	r8, #0
 8006864:	e7ca      	b.n	80067fc <_scanf_i+0x164>
 8006866:	07ca      	lsls	r2, r1, #31
 8006868:	bf4c      	ite	mi
 800686a:	8018      	strhmi	r0, [r3, #0]
 800686c:	6018      	strpl	r0, [r3, #0]
 800686e:	e7ea      	b.n	8006846 <_scanf_i+0x1ae>
 8006870:	2001      	movs	r0, #1
 8006872:	e7f2      	b.n	800685a <_scanf_i+0x1c2>
 8006874:	08006c10 	.word	0x08006c10
 8006878:	080069dd 	.word	0x080069dd
 800687c:	08005519 	.word	0x08005519
 8006880:	080070a4 	.word	0x080070a4

08006884 <__sccl>:
 8006884:	b570      	push	{r4, r5, r6, lr}
 8006886:	780b      	ldrb	r3, [r1, #0]
 8006888:	1e44      	subs	r4, r0, #1
 800688a:	2b5e      	cmp	r3, #94	; 0x5e
 800688c:	bf13      	iteet	ne
 800688e:	1c4a      	addne	r2, r1, #1
 8006890:	1c8a      	addeq	r2, r1, #2
 8006892:	784b      	ldrbeq	r3, [r1, #1]
 8006894:	2100      	movne	r1, #0
 8006896:	bf08      	it	eq
 8006898:	2101      	moveq	r1, #1
 800689a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800689e:	f804 1f01 	strb.w	r1, [r4, #1]!
 80068a2:	42ac      	cmp	r4, r5
 80068a4:	d1fb      	bne.n	800689e <__sccl+0x1a>
 80068a6:	b913      	cbnz	r3, 80068ae <__sccl+0x2a>
 80068a8:	3a01      	subs	r2, #1
 80068aa:	4610      	mov	r0, r2
 80068ac:	bd70      	pop	{r4, r5, r6, pc}
 80068ae:	f081 0401 	eor.w	r4, r1, #1
 80068b2:	54c4      	strb	r4, [r0, r3]
 80068b4:	1c51      	adds	r1, r2, #1
 80068b6:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80068ba:	1e4e      	subs	r6, r1, #1
 80068bc:	2d2d      	cmp	r5, #45	; 0x2d
 80068be:	460a      	mov	r2, r1
 80068c0:	d006      	beq.n	80068d0 <__sccl+0x4c>
 80068c2:	2d5d      	cmp	r5, #93	; 0x5d
 80068c4:	d0f1      	beq.n	80068aa <__sccl+0x26>
 80068c6:	b90d      	cbnz	r5, 80068cc <__sccl+0x48>
 80068c8:	4632      	mov	r2, r6
 80068ca:	e7ee      	b.n	80068aa <__sccl+0x26>
 80068cc:	462b      	mov	r3, r5
 80068ce:	e7f0      	b.n	80068b2 <__sccl+0x2e>
 80068d0:	780e      	ldrb	r6, [r1, #0]
 80068d2:	2e5d      	cmp	r6, #93	; 0x5d
 80068d4:	d0fa      	beq.n	80068cc <__sccl+0x48>
 80068d6:	42b3      	cmp	r3, r6
 80068d8:	dcf8      	bgt.n	80068cc <__sccl+0x48>
 80068da:	3301      	adds	r3, #1
 80068dc:	429e      	cmp	r6, r3
 80068de:	54c4      	strb	r4, [r0, r3]
 80068e0:	dcfb      	bgt.n	80068da <__sccl+0x56>
 80068e2:	3102      	adds	r1, #2
 80068e4:	e7e7      	b.n	80068b6 <__sccl+0x32>

080068e6 <_strtol_l.isra.0>:
 80068e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068ea:	4680      	mov	r8, r0
 80068ec:	4689      	mov	r9, r1
 80068ee:	4692      	mov	sl, r2
 80068f0:	461e      	mov	r6, r3
 80068f2:	460f      	mov	r7, r1
 80068f4:	463d      	mov	r5, r7
 80068f6:	9808      	ldr	r0, [sp, #32]
 80068f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80068fc:	f7ff f836 	bl	800596c <__locale_ctype_ptr_l>
 8006900:	4420      	add	r0, r4
 8006902:	7843      	ldrb	r3, [r0, #1]
 8006904:	f013 0308 	ands.w	r3, r3, #8
 8006908:	d132      	bne.n	8006970 <_strtol_l.isra.0+0x8a>
 800690a:	2c2d      	cmp	r4, #45	; 0x2d
 800690c:	d132      	bne.n	8006974 <_strtol_l.isra.0+0x8e>
 800690e:	2201      	movs	r2, #1
 8006910:	787c      	ldrb	r4, [r7, #1]
 8006912:	1cbd      	adds	r5, r7, #2
 8006914:	2e00      	cmp	r6, #0
 8006916:	d05d      	beq.n	80069d4 <_strtol_l.isra.0+0xee>
 8006918:	2e10      	cmp	r6, #16
 800691a:	d109      	bne.n	8006930 <_strtol_l.isra.0+0x4a>
 800691c:	2c30      	cmp	r4, #48	; 0x30
 800691e:	d107      	bne.n	8006930 <_strtol_l.isra.0+0x4a>
 8006920:	782b      	ldrb	r3, [r5, #0]
 8006922:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006926:	2b58      	cmp	r3, #88	; 0x58
 8006928:	d14f      	bne.n	80069ca <_strtol_l.isra.0+0xe4>
 800692a:	2610      	movs	r6, #16
 800692c:	786c      	ldrb	r4, [r5, #1]
 800692e:	3502      	adds	r5, #2
 8006930:	2a00      	cmp	r2, #0
 8006932:	bf14      	ite	ne
 8006934:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006938:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800693c:	2700      	movs	r7, #0
 800693e:	fbb1 fcf6 	udiv	ip, r1, r6
 8006942:	4638      	mov	r0, r7
 8006944:	fb06 1e1c 	mls	lr, r6, ip, r1
 8006948:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800694c:	2b09      	cmp	r3, #9
 800694e:	d817      	bhi.n	8006980 <_strtol_l.isra.0+0x9a>
 8006950:	461c      	mov	r4, r3
 8006952:	42a6      	cmp	r6, r4
 8006954:	dd23      	ble.n	800699e <_strtol_l.isra.0+0xb8>
 8006956:	1c7b      	adds	r3, r7, #1
 8006958:	d007      	beq.n	800696a <_strtol_l.isra.0+0x84>
 800695a:	4584      	cmp	ip, r0
 800695c:	d31c      	bcc.n	8006998 <_strtol_l.isra.0+0xb2>
 800695e:	d101      	bne.n	8006964 <_strtol_l.isra.0+0x7e>
 8006960:	45a6      	cmp	lr, r4
 8006962:	db19      	blt.n	8006998 <_strtol_l.isra.0+0xb2>
 8006964:	2701      	movs	r7, #1
 8006966:	fb00 4006 	mla	r0, r0, r6, r4
 800696a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800696e:	e7eb      	b.n	8006948 <_strtol_l.isra.0+0x62>
 8006970:	462f      	mov	r7, r5
 8006972:	e7bf      	b.n	80068f4 <_strtol_l.isra.0+0xe>
 8006974:	2c2b      	cmp	r4, #43	; 0x2b
 8006976:	bf04      	itt	eq
 8006978:	1cbd      	addeq	r5, r7, #2
 800697a:	787c      	ldrbeq	r4, [r7, #1]
 800697c:	461a      	mov	r2, r3
 800697e:	e7c9      	b.n	8006914 <_strtol_l.isra.0+0x2e>
 8006980:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006984:	2b19      	cmp	r3, #25
 8006986:	d801      	bhi.n	800698c <_strtol_l.isra.0+0xa6>
 8006988:	3c37      	subs	r4, #55	; 0x37
 800698a:	e7e2      	b.n	8006952 <_strtol_l.isra.0+0x6c>
 800698c:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006990:	2b19      	cmp	r3, #25
 8006992:	d804      	bhi.n	800699e <_strtol_l.isra.0+0xb8>
 8006994:	3c57      	subs	r4, #87	; 0x57
 8006996:	e7dc      	b.n	8006952 <_strtol_l.isra.0+0x6c>
 8006998:	f04f 37ff 	mov.w	r7, #4294967295
 800699c:	e7e5      	b.n	800696a <_strtol_l.isra.0+0x84>
 800699e:	1c7b      	adds	r3, r7, #1
 80069a0:	d108      	bne.n	80069b4 <_strtol_l.isra.0+0xce>
 80069a2:	2322      	movs	r3, #34	; 0x22
 80069a4:	4608      	mov	r0, r1
 80069a6:	f8c8 3000 	str.w	r3, [r8]
 80069aa:	f1ba 0f00 	cmp.w	sl, #0
 80069ae:	d107      	bne.n	80069c0 <_strtol_l.isra.0+0xda>
 80069b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069b4:	b102      	cbz	r2, 80069b8 <_strtol_l.isra.0+0xd2>
 80069b6:	4240      	negs	r0, r0
 80069b8:	f1ba 0f00 	cmp.w	sl, #0
 80069bc:	d0f8      	beq.n	80069b0 <_strtol_l.isra.0+0xca>
 80069be:	b10f      	cbz	r7, 80069c4 <_strtol_l.isra.0+0xde>
 80069c0:	f105 39ff 	add.w	r9, r5, #4294967295
 80069c4:	f8ca 9000 	str.w	r9, [sl]
 80069c8:	e7f2      	b.n	80069b0 <_strtol_l.isra.0+0xca>
 80069ca:	2430      	movs	r4, #48	; 0x30
 80069cc:	2e00      	cmp	r6, #0
 80069ce:	d1af      	bne.n	8006930 <_strtol_l.isra.0+0x4a>
 80069d0:	2608      	movs	r6, #8
 80069d2:	e7ad      	b.n	8006930 <_strtol_l.isra.0+0x4a>
 80069d4:	2c30      	cmp	r4, #48	; 0x30
 80069d6:	d0a3      	beq.n	8006920 <_strtol_l.isra.0+0x3a>
 80069d8:	260a      	movs	r6, #10
 80069da:	e7a9      	b.n	8006930 <_strtol_l.isra.0+0x4a>

080069dc <_strtol_r>:
 80069dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80069de:	4c06      	ldr	r4, [pc, #24]	; (80069f8 <_strtol_r+0x1c>)
 80069e0:	4d06      	ldr	r5, [pc, #24]	; (80069fc <_strtol_r+0x20>)
 80069e2:	6824      	ldr	r4, [r4, #0]
 80069e4:	6a24      	ldr	r4, [r4, #32]
 80069e6:	2c00      	cmp	r4, #0
 80069e8:	bf08      	it	eq
 80069ea:	462c      	moveq	r4, r5
 80069ec:	9400      	str	r4, [sp, #0]
 80069ee:	f7ff ff7a 	bl	80068e6 <_strtol_l.isra.0>
 80069f2:	b003      	add	sp, #12
 80069f4:	bd30      	pop	{r4, r5, pc}
 80069f6:	bf00      	nop
 80069f8:	20000010 	.word	0x20000010
 80069fc:	200000d8 	.word	0x200000d8

08006a00 <__submore>:
 8006a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a04:	460c      	mov	r4, r1
 8006a06:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8006a08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a0c:	4299      	cmp	r1, r3
 8006a0e:	d11b      	bne.n	8006a48 <__submore+0x48>
 8006a10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006a14:	f7fd ff24 	bl	8004860 <_malloc_r>
 8006a18:	b918      	cbnz	r0, 8006a22 <__submore+0x22>
 8006a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a26:	63a3      	str	r3, [r4, #56]	; 0x38
 8006a28:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8006a2c:	6360      	str	r0, [r4, #52]	; 0x34
 8006a2e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8006a32:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006a36:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8006a3a:	7043      	strb	r3, [r0, #1]
 8006a3c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006a40:	7003      	strb	r3, [r0, #0]
 8006a42:	6020      	str	r0, [r4, #0]
 8006a44:	2000      	movs	r0, #0
 8006a46:	e7ea      	b.n	8006a1e <__submore+0x1e>
 8006a48:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8006a4a:	0077      	lsls	r7, r6, #1
 8006a4c:	463a      	mov	r2, r7
 8006a4e:	f7ff fbf0 	bl	8006232 <_realloc_r>
 8006a52:	4605      	mov	r5, r0
 8006a54:	2800      	cmp	r0, #0
 8006a56:	d0e0      	beq.n	8006a1a <__submore+0x1a>
 8006a58:	eb00 0806 	add.w	r8, r0, r6
 8006a5c:	4601      	mov	r1, r0
 8006a5e:	4632      	mov	r2, r6
 8006a60:	4640      	mov	r0, r8
 8006a62:	f7ff fbc2 	bl	80061ea <memcpy>
 8006a66:	f8c4 8000 	str.w	r8, [r4]
 8006a6a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8006a6e:	e7e9      	b.n	8006a44 <__submore+0x44>

08006a70 <_malloc_usable_size_r>:
 8006a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a74:	1f18      	subs	r0, r3, #4
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	bfbc      	itt	lt
 8006a7a:	580b      	ldrlt	r3, [r1, r0]
 8006a7c:	18c0      	addlt	r0, r0, r3
 8006a7e:	4770      	bx	lr

08006a80 <_gettimeofday>:
 8006a80:	2258      	movs	r2, #88	; 0x58
 8006a82:	4b02      	ldr	r3, [pc, #8]	; (8006a8c <_gettimeofday+0xc>)
 8006a84:	f04f 30ff 	mov.w	r0, #4294967295
 8006a88:	601a      	str	r2, [r3, #0]
 8006a8a:	4770      	bx	lr
 8006a8c:	2000035c 	.word	0x2000035c

08006a90 <_init>:
 8006a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a92:	bf00      	nop
 8006a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a96:	bc08      	pop	{r3}
 8006a98:	469e      	mov	lr, r3
 8006a9a:	4770      	bx	lr

08006a9c <_fini>:
 8006a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a9e:	bf00      	nop
 8006aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aa2:	bc08      	pop	{r3}
 8006aa4:	469e      	mov	lr, r3
 8006aa6:	4770      	bx	lr
