// Seed: 2142506238
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    input wire id_9,
    input wor id_10,
    input tri id_11,
    output supply0 id_12,
    output uwire id_13,
    output supply1 id_14,
    input uwire id_15
);
  tri1 id_17;
  initial id_17 = id_7;
  assign id_2 = id_1;
endmodule
module module_1 (
    input tri0 id_0
    , id_13,
    input supply0 id_1,
    input wire id_2,
    input supply0 id_3,
    input tri id_4,
    output wand id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wire id_8,
    output logic id_9,
    input tri0 id_10,
    output tri id_11
);
  logic [7:0] id_14, id_15;
  supply1 id_16 = 1'b0;
  always @(posedge 1 or negedge id_13) begin
    if ("") id_9 <= id_8 > 1;
  end
  wire id_17 = id_14[1];
  wire id_18;
  module_0(
      id_4,
      id_2,
      id_5,
      id_2,
      id_2,
      id_3,
      id_5,
      id_10,
      id_6,
      id_10,
      id_2,
      id_4,
      id_11,
      id_11,
      id_5,
      id_8
  );
endmodule
