// Seed: 833356677
module module_0 (
    output tri id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    output tri1 id_4,
    output tri0 id_5,
    output tri id_6,
    input tri1 id_7,
    output uwire id_8,
    input wor id_9,
    output supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output uwire id_13,
    output wor id_14,
    input uwire id_15,
    input tri0 id_16,
    output tri1 id_17,
    output tri1 id_18,
    output wire id_19,
    input wor id_20,
    input wor id_21,
    output supply0 id_22,
    input wand id_23,
    input wor id_24,
    input tri1 id_25,
    input tri1 id_26,
    input wand id_27,
    input tri0 id_28,
    input tri0 id_29
);
  wire id_31;
  id_32(
      .id_0(1), .id_1(1), .id_2(), .id_3(1 * 1), .id_4(~id_20), .id_5()
  );
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input logic id_4,
    output logic id_5,
    input tri id_6,
    input tri1 id_7,
    output supply1 id_8
    , id_19,
    input wand id_9,
    input logic id_10,
    output tri id_11,
    output tri0 id_12,
    input logic id_13,
    output uwire id_14,
    input supply1 id_15,
    input wire id_16,
    output wand id_17
);
  assign id_5 = 1;
  assign id_1 = id_13 * id_6 >= id_7;
  logic id_20 = id_13;
  module_0(
      id_14,
      id_7,
      id_6,
      id_0,
      id_1,
      id_2,
      id_17,
      id_9,
      id_11,
      id_9,
      id_14,
      id_0,
      id_3,
      id_12,
      id_2,
      id_0,
      id_9,
      id_12,
      id_1,
      id_14,
      id_6,
      id_9,
      id_12,
      id_16,
      id_16,
      id_0,
      id_0,
      id_0,
      id_6,
      id_6
  );
  assign id_17 = $display(id_19, 1'd0);
  assign id_20 = id_4;
  assign id_2  = 1;
  logic id_21;
  final id_5 = #1 id_20;
  wire id_22, id_23;
  tri id_24;
  assign id_24 = 1;
  assign id_21 = {1'b0, 1, id_10, id_20};
  wire id_25;
endmodule
