// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

#ifndef _VTSS_MALIBU25G_REGS_MCU_MISC_REG_H_
#define _VTSS_MALIBU25G_REGS_MCU_MISC_REG_H_

#include "regs_lan8042_common.h"

/***********************************************************************
 *
 * Target: \a MCU_MISC_REG
 *
 * Miscellaneous Registers
 *
 ***********************************************************************/

/**
 * Register Group: \a MCU_MISC_REG:MIM_MISC_REG_REGS
 *
 * Miscellaneous Registers
 */


/**
 * \brief SCRATCH PAD 0 Register
 *
 * \details
 * SCRATCH PAD 0 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_0
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_0      VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x0)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_0 . SCRATCH_PAD_0
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_0_SCRATCH_PAD_0(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_0_SCRATCH_PAD_0     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_0_SCRATCH_PAD_0(x)  (x)


/**
 * \brief SCRATCH PAD 1 Register
 *
 * \details
 * SCRATCH PAD 1 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_1
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_1      VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x1)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_1 . SCRATCH_PAD_1
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_1_SCRATCH_PAD_1(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_1_SCRATCH_PAD_1     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_1_SCRATCH_PAD_1(x)  (x)


/**
 * \brief SCRATCH PAD 2 Register
 *
 * \details
 * SCRATCH PAD 2 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_2
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_2      VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x2)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_2 . SCRATCH_PAD_2
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_2_SCRATCH_PAD_2(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_2_SCRATCH_PAD_2     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_2_SCRATCH_PAD_2(x)  (x)


/**
 * \brief SCRATCH PAD 3 Register
 *
 * \details
 * SCRATCH PAD 3 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_3
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_3      VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x3)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_3 . SCRATCH_PAD_3
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_3_SCRATCH_PAD_3(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_3_SCRATCH_PAD_3     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_3_SCRATCH_PAD_3(x)  (x)


/**
 * \brief SCRATCH PAD 4 Register
 *
 * \details
 * SCRATCH PAD 4 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_4
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_4      VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x4)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_4 . SCRATCH_PAD_4
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_4_SCRATCH_PAD_4(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_4_SCRATCH_PAD_4     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_4_SCRATCH_PAD_4(x)  (x)


/**
 * \brief SCRATCH PAD 5 Register
 *
 * \details
 * SCRATCH PAD 5 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_5
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_5      VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x5)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_5 . SCRATCH_PAD_5
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_5_SCRATCH_PAD_5(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_5_SCRATCH_PAD_5     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_5_SCRATCH_PAD_5(x)  (x)


/**
 * \brief SCRATCH PAD 6 Register
 *
 * \details
 * SCRATCH PAD 6 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_6
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_6      VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x6)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_6 . SCRATCH_PAD_6
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_6_SCRATCH_PAD_6(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_6_SCRATCH_PAD_6     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_6_SCRATCH_PAD_6(x)  (x)


/**
 * \brief SCRATCH PAD 7 Register
 *
 * \details
 * SCRATCH PAD 7 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_7
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_7      VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x7)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_7 . SCRATCH_PAD_7
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_7_SCRATCH_PAD_7(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_7_SCRATCH_PAD_7     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_7_SCRATCH_PAD_7(x)  (x)


/**
 * \brief SCRATCH PAD 8 Register
 *
 * \details
 * SCRATCH PAD 8 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_8
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_8      VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x8)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_8 . SCRATCH_PAD_8
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_8_SCRATCH_PAD_8(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_8_SCRATCH_PAD_8     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_8_SCRATCH_PAD_8(x)  (x)


/**
 * \brief SCRATCH PAD 9 Register
 *
 * \details
 * SCRATCH PAD 9 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_9
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_9      VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x9)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_9 . SCRATCH_PAD_9
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_9_SCRATCH_PAD_9(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_9_SCRATCH_PAD_9     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_9_SCRATCH_PAD_9(x)  (x)


/**
 * \brief SCRATCH PAD 10 Register
 *
 * \details
 * SCRATCH PAD 10 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_10
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_10     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0xa)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_10 . SCRATCH_PAD_10
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_10_SCRATCH_PAD_10(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_10_SCRATCH_PAD_10     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_10_SCRATCH_PAD_10(x)  (x)


/**
 * \brief SCRATCH PAD 11 Register
 *
 * \details
 * SCRATCH PAD 11 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_11
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_11     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0xb)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_11 . SCRATCH_PAD_11
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_11_SCRATCH_PAD_11(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_11_SCRATCH_PAD_11     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_11_SCRATCH_PAD_11(x)  (x)


/**
 * \brief SCRATCH PAD 12 Register
 *
 * \details
 * SCRATCH PAD 12 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_12
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_12     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0xc)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_12 . SCRATCH_PAD_12
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_12_SCRATCH_PAD_12(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_12_SCRATCH_PAD_12     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_12_SCRATCH_PAD_12(x)  (x)


/**
 * \brief SCRATCH PAD 13 Register
 *
 * \details
 * SCRATCH PAD 13 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_13
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_13     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0xd)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_13 . SCRATCH_PAD_13
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_13_SCRATCH_PAD_13(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_13_SCRATCH_PAD_13     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_13_SCRATCH_PAD_13(x)  (x)


/**
 * \brief SCRATCH PAD 14 Register
 *
 * \details
 * SCRATCH PAD 14 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_14
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_14     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0xe)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_14 . SCRATCH_PAD_14
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_14_SCRATCH_PAD_14(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_14_SCRATCH_PAD_14     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_14_SCRATCH_PAD_14(x)  (x)


/**
 * \brief SCRATCH PAD 15 Register
 *
 * \details
 * SCRATCH PAD 15 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_15
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_15     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0xf)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_15 . SCRATCH_PAD_15
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_15_SCRATCH_PAD_15(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_15_SCRATCH_PAD_15     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_15_SCRATCH_PAD_15(x)  (x)


/**
 * \brief SCRATCH PAD 16 Register
 *
 * \details
 * SCRATCH PAD 16 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_16
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_16     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x10)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_16 . SCRATCH_PAD_16
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_16_SCRATCH_PAD_16(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_16_SCRATCH_PAD_16     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_16_SCRATCH_PAD_16(x)  (x)


/**
 * \brief SCRATCH PAD 17 Register
 *
 * \details
 * SCRATCH PAD 17 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_17
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_17     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x11)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_17 . SCRATCH_PAD_17
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_17_SCRATCH_PAD_17(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_17_SCRATCH_PAD_17     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_17_SCRATCH_PAD_17(x)  (x)


/**
 * \brief SCRATCH PAD 18 Register
 *
 * \details
 * SCRATCH PAD 18 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_18
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_18     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x12)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_18 . SCRATCH_PAD_18
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_18_SCRATCH_PAD_18(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_18_SCRATCH_PAD_18     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_18_SCRATCH_PAD_18(x)  (x)


/**
 * \brief SCRATCH PAD 19 Register
 *
 * \details
 * SCRATCH PAD 19 Register
 * 32-bit R/W registers for test bench C and SV communication.
 * This register may also be used by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_19
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_19     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x13)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_19 . SCRATCH_PAD_19
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_19_SCRATCH_PAD_19(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_19_SCRATCH_PAD_19     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_19_SCRATCH_PAD_19(x)  (x)


/**
 * \brief SCRATCH PAD 20 Register
 *
 * \details
 * SCRATCH PAD 20 Register
 * 32-bit R/W registers specifically dedicated for use by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_20
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_20     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x14)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_20 . SCRATCH_PAD_20
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_20_SCRATCH_PAD_20(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_20_SCRATCH_PAD_20     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_20_SCRATCH_PAD_20(x)  (x)


/**
 * \brief SCRATCH PAD 21 Register
 *
 * \details
 * SCRATCH PAD 21 Register
 * 32-bit R/W registers specifically dedicated for use by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_21
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_21     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x15)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_21 . SCRATCH_PAD_21
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_21_SCRATCH_PAD_21(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_21_SCRATCH_PAD_21     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_21_SCRATCH_PAD_21(x)  (x)


/**
 * \brief SCRATCH PAD 22 Register
 *
 * \details
 * SCRATCH PAD 22 Register
 * 32-bit R/W registers specifically dedicated for use by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_22
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_22     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x16)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_22 . SCRATCH_PAD_22
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_22_SCRATCH_PAD_22(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_22_SCRATCH_PAD_22     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_22_SCRATCH_PAD_22(x)  (x)


/**
 * \brief SCRATCH PAD 23 Register
 *
 * \details
 * SCRATCH PAD 23 Register
 * 32-bit R/W registers specifically dedicated for use by the MCU firmware.
 * This register may be reset protected.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SCRATCH_PAD_23
 */
#define VTSS_MCU_MISC_REG_SCRATCH_PAD_23     VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x17)

/**
 * \brief
 * Scratch Register
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SCRATCH_PAD_23 . SCRATCH_PAD_23
 */
#define  VTSS_F_MCU_MISC_REG_SCRATCH_PAD_23_SCRATCH_PAD_23(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SCRATCH_PAD_23_SCRATCH_PAD_23     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SCRATCH_PAD_23_SCRATCH_PAD_23(x)  (x)


/**
 * \brief Environment Register
 *
 * \details
 * Environment Register
 * This register conveys the operating environment information to firmware.
 *  Firmware should use this information to suitably adjust its operation.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:ENVIRONMENT
 */
#define VTSS_MCU_MISC_REG_ENVIRONMENT        VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x20)

/**
 * \brief
 * Test firmware can set this bit to indicate to test bench that it has
 * completed the test.  Use of this bit is not necessary as there may be
 * other means to communicate this information.
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_ENVIRONMENT . FW_EOT
 */
#define  VTSS_F_MCU_MISC_REG_ENVIRONMENT_FW_EOT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_MCU_MISC_REG_ENVIRONMENT_FW_EOT  VTSS_BIT(31)
#define  VTSS_X_MCU_MISC_REG_ENVIRONMENT_FW_EOT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)

/**
 * \brief
 * This RO bit indicates whether the hardware is FPGA or ASIC
 *
 * \details
 * 0 - ASIC
 * 1 - FPGA
 *
 * Field: ::VTSS_MCU_MISC_REG_ENVIRONMENT . FPGA_NASIC
 */
#define  VTSS_F_MCU_MISC_REG_ENVIRONMENT_FPGA_NASIC(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_MCU_MISC_REG_ENVIRONMENT_FPGA_NASIC  VTSS_BIT(1)
#define  VTSS_X_MCU_MISC_REG_ENVIRONMENT_FPGA_NASIC(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Test bench will force this bit to '1' to indicate to the firmware that
 * it is in a simulation environment.  The firmware can then adjust items
 * to account for the simulation environment (e.g., shortening of certain
 * timeouts or timings).
 *
 * \details
 * 0 - Real Hardware (ASIC or FPGA, see FPGA_nASIC field)
 * 1 - Simulation Environment
 *
 * Field: ::VTSS_MCU_MISC_REG_ENVIRONMENT . ENVIRONMENT
 */
#define  VTSS_F_MCU_MISC_REG_ENVIRONMENT_ENVIRONMENT(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_MCU_MISC_REG_ENVIRONMENT_ENVIRONMENT  VTSS_BIT(0)
#define  VTSS_X_MCU_MISC_REG_ENVIRONMENT_ENVIRONMENT(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/**
 * \brief FPGA Type-A Revision
 *
 * \details
 * FPGA Type-A Revision
 * 32-bit RO FPGA_REV register for Type-A FPGA.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:TYPE_A_FPGA_REV
 */
#define VTSS_MCU_MISC_REG_TYPE_A_FPGA_REV    VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x21)

/**
 * \brief
 * FPGA_REV for Type-A FPGA.The division into sub-fields and the values of
 * such are left to engineering.  The values are dependent on FPGA
 * revision. For all ASIC SKUs the values is be 0.
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_TYPE_A_FPGA_REV . TYPE_A_FPGA_REV
 */
#define  VTSS_F_MCU_MISC_REG_TYPE_A_FPGA_REV_TYPE_A_FPGA_REV(x)  (x)
#define  VTSS_M_MCU_MISC_REG_TYPE_A_FPGA_REV_TYPE_A_FPGA_REV     0xffffffff
#define  VTSS_X_MCU_MISC_REG_TYPE_A_FPGA_REV_TYPE_A_FPGA_REV(x)  (x)


/**
 * \brief FPGA Type-B Revision
 *
 * \details
 * FPGA Type-B Revision
 * 32-bit RO FPGA_REV register for Type-B FPGA.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:TYPE_B_FPGA_REV
 */
#define VTSS_MCU_MISC_REG_TYPE_B_FPGA_REV    VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x22)

/**
 * \brief
 * FPGA_REV for Type-B FPGA.The division into sub-fields and the values of
 * such are left to engineering.  The values are dependent on FPGA
 * revision. For all ASIC SKUs the values is be 0.
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_TYPE_B_FPGA_REV . TYPE_B_FPGA_REV
 */
#define  VTSS_F_MCU_MISC_REG_TYPE_B_FPGA_REV_TYPE_B_FPGA_REV(x)  (x)
#define  VTSS_M_MCU_MISC_REG_TYPE_B_FPGA_REV_TYPE_B_FPGA_REV     0xffffffff
#define  VTSS_X_MCU_MISC_REG_TYPE_B_FPGA_REV_TYPE_B_FPGA_REV(x)  (x)


/**
 * \brief FPGA Type-C Revision
 *
 * \details
 * FPGA Type-C Revision
 * 32-bit RO FPGA_REV register for Type-C FPGA.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:TYPE_C_FPGA_REV
 */
#define VTSS_MCU_MISC_REG_TYPE_C_FPGA_REV    VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x23)

/**
 * \brief
 * FPGA_REV for Type-C FPGA.The division into sub-fields and the values of
 * such are left to engineering.  The values are dependent on FPGA
 * revision. For all ASIC SKUs the values is be 0.
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_TYPE_C_FPGA_REV . TYPE_C_FPGA_REV
 */
#define  VTSS_F_MCU_MISC_REG_TYPE_C_FPGA_REV_TYPE_C_FPGA_REV(x)  (x)
#define  VTSS_M_MCU_MISC_REG_TYPE_C_FPGA_REV_TYPE_C_FPGA_REV     0xffffffff
#define  VTSS_X_MCU_MISC_REG_TYPE_C_FPGA_REV_TYPE_C_FPGA_REV(x)  (x)


/**
 * \brief MCU Reset Reason Register
 *
 * \details
 * The reason of MCU RESET.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:MCU_RESET_REASON
 */
#define VTSS_MCU_MISC_REG_MCU_RESET_REASON   VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x24)

/**
 * \brief
 * This bit is set whenever MCU (subsystem) is reset by a SYSRESETREQ from
 * the processor.This bit is cleared by hardware if cause of reset is not
 * SYSRESETREQ.
 *
 * \details
 * 1 - Soft reset via SYSRESETREQ
 * 0 - Not SYSRESETREQ
 *
 * Field: ::VTSS_MCU_MISC_REG_MCU_RESET_REASON . IS_SYSRESETREQ
 */
#define  VTSS_F_MCU_MISC_REG_MCU_RESET_REASON_IS_SYSRESETREQ(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_MCU_MISC_REG_MCU_RESET_REASON_IS_SYSRESETREQ  VTSS_BIT(0)
#define  VTSS_X_MCU_MISC_REG_MCU_RESET_REASON_IS_SYSRESETREQ(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * This bit is set whenever MCU (subsystem) is reset by a WDT EventThis bit
 * is cleared by hardware if cause of reset is not WDT Event.
 *
 * \details
 * 1 - Soft reset via WDT Event
 * 0 - Not WDT Event
 *
 * Field: ::VTSS_MCU_MISC_REG_MCU_RESET_REASON . IS_WDT
 */
#define  VTSS_F_MCU_MISC_REG_MCU_RESET_REASON_IS_WDT(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_MCU_MISC_REG_MCU_RESET_REASON_IS_WDT  VTSS_BIT(1)
#define  VTSS_X_MCU_MISC_REG_MCU_RESET_REASON_IS_WDT(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * This bit is set whenever MCU (subsystem) is reset by the MCU Soft Reset
 * in Global Reset RegisterThis bit is cleared by hardware if cause of
 * reset is not MCU Soft Reset in Global Reset Register.
 *
 * \details
 * 1 - Soft reset via GLOBAL:SW_RESET_MCU
 * 0 - Not GLBL MCU SW RESET
 *
 * Field: ::VTSS_MCU_MISC_REG_MCU_RESET_REASON . IS_GLBL_MCU_SW_RESET
 */
#define  VTSS_F_MCU_MISC_REG_MCU_RESET_REASON_IS_GLBL_MCU_SW_RESET(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_MCU_MISC_REG_MCU_RESET_REASON_IS_GLBL_MCU_SW_RESET  VTSS_BIT(2)
#define  VTSS_X_MCU_MISC_REG_MCU_RESET_REASON_IS_GLBL_MCU_SW_RESET(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * This bit is set whenever MCU (subsystem) is reset by the Global Chip
 * Soft Reset in Global Reset RegisterThis bit is cleared by hardware if
 * cause of reset is not Global Chip Soft Reset.
 *
 * \details
 * 1 - Soft reset via GLOBAL:SW_RESET_CHIP
 * 0 - Not GLBL CHIP SW RESET
 *
 * Field: ::VTSS_MCU_MISC_REG_MCU_RESET_REASON . IS_GLBL_CHIP_SW_RESET
 */
#define  VTSS_F_MCU_MISC_REG_MCU_RESET_REASON_IS_GLBL_CHIP_SW_RESET(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_MCU_MISC_REG_MCU_RESET_REASON_IS_GLBL_CHIP_SW_RESET  VTSS_BIT(3)
#define  VTSS_X_MCU_MISC_REG_MCU_RESET_REASON_IS_GLBL_CHIP_SW_RESET(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * This bit is set whenever MCU (subsystem) is reset by the Global Fast
 * Chip Soft Reset in Global Reset RegisterThis bit is cleared by hardware
 * if cause of reset is not Global Fast Chip Soft Reset.
 *
 * \details
 * 1 - Soft reset via GLOBAL:CHIP_FAST_RESET
 * 0 - Not GLBL FAST CHIP SW RESET
 *
 * Field: ::VTSS_MCU_MISC_REG_MCU_RESET_REASON . IS_GLBL_FAST_CHIP_SW_RESET
 */
#define  VTSS_F_MCU_MISC_REG_MCU_RESET_REASON_IS_GLBL_FAST_CHIP_SW_RESET(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_MCU_MISC_REG_MCU_RESET_REASON_IS_GLBL_FAST_CHIP_SW_RESET  VTSS_BIT(4)
#define  VTSS_X_MCU_MISC_REG_MCU_RESET_REASON_IS_GLBL_FAST_CHIP_SW_RESET(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * This bit is set whenever MCU (subsystem) is reset by the POR (initial
 * Hardware Reset).This bit is cleared by hardware if MCU is reset by one
 * of the soft resets.
 *
 * \details
 * 1 - Reset via hardware pin reset
 * 0 - Not POR
 *
 * Field: ::VTSS_MCU_MISC_REG_MCU_RESET_REASON . IS_POR
 */
#define  VTSS_F_MCU_MISC_REG_MCU_RESET_REASON_IS_POR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_MCU_MISC_REG_MCU_RESET_REASON_IS_POR  VTSS_BIT(5)
#define  VTSS_X_MCU_MISC_REG_MCU_RESET_REASON_IS_POR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)


/**
 * \brief Protect Scratch Pad Registers from Soft Reset
 *
 * \details
 * Protect Scratch Pad Registers from Soft Reset
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:MCU_SRESET_PROTECT
 */
#define VTSS_MCU_MISC_REG_MCU_SRESET_PROTECT  VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x25)

/**
 * \brief
 * Setting this bit will prevent contents of the Scratch Pad Registers from
 * being cleared by the Watch Dog Timer, GLOBAL:SW_RESET_MCU or the MCU's
 * SYSRESETREQ.This bit in itself is only cleared by the RESET_N pin,
 * GLOBAL:SW_RESET_CHIP or GLOBAL:CHIP_FAST_RESET.
 *
 * \details
 * 1 - Protect contents of Scratch Pad Registers
 * 0 - Contents of Scratch Pad registers will be cleared
 *
 * Field: ::VTSS_MCU_MISC_REG_MCU_SRESET_PROTECT . SRESET_PROTECT
 */
#define  VTSS_F_MCU_MISC_REG_MCU_SRESET_PROTECT_SRESET_PROTECT(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_MCU_MISC_REG_MCU_SRESET_PROTECT_SRESET_PROTECT  VTSS_BIT(0)
#define  VTSS_X_MCU_MISC_REG_MCU_SRESET_PROTECT_SRESET_PROTECT(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/**
 * \brief Soft Reset Scale Register
 *
 * \details
 * Soft Reset Scale Register
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SRESET_SCALE
 */
#define VTSS_MCU_MISC_REG_SRESET_SCALE       VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x26)

/**
 * \brief
 * Configures length of soft reset pulse.Reset pulse length = 1us <<
 * SRESET_SCALE.This field is only cleared by the RESET_N pin,
 * GLOBAL:SW_RESET_CHIP or GLOBAL:CHIP_FAST_RESET.
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SRESET_SCALE . SRESET_SCALE
 */
#define  VTSS_F_MCU_MISC_REG_SRESET_SCALE_SRESET_SCALE(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_MCU_MISC_REG_SRESET_SCALE_SRESET_SCALE     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_MCU_MISC_REG_SRESET_SCALE_SRESET_SCALE(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/**
 * \brief Spare RW Register
 *
 * \details
 * Spare RW Register
 * 32-bit R/W registers for future design use.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SPARE_RW
 */
#define VTSS_MCU_MISC_REG_SPARE_RW           VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x27)

/**
 * \brief
 * Spare Register for future hardware use
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SPARE_RW . SPARE_RW
 */
#define  VTSS_F_MCU_MISC_REG_SPARE_RW_SPARE_RW(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SPARE_RW_SPARE_RW     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SPARE_RW_SPARE_RW(x)  (x)


/**
 * \brief Spare RO Register
 *
 * \details
 * Spare RO Register
 * 32-bit RO registers for future design use.
 *
 * Register: \a MCU_MISC_REG:MIM_MISC_REG_REGS:SPARE_RO
 */
#define VTSS_MCU_MISC_REG_SPARE_RO           VTSS_IOREG(VTSS_TO_MCU_MISC_REG,0x28)

/**
 * \brief
 * Spare Register for future hardware use
 *
 * \details
 * Field: ::VTSS_MCU_MISC_REG_SPARE_RO . SPARE_RO
 */
#define  VTSS_F_MCU_MISC_REG_SPARE_RO_SPARE_RO(x)  (x)
#define  VTSS_M_MCU_MISC_REG_SPARE_RO_SPARE_RO     0xffffffff
#define  VTSS_X_MCU_MISC_REG_SPARE_RO_SPARE_RO(x)  (x)


#endif /* _VTSS_MALIBU25G_REGS_MCU_MISC_REG_H_ */
