// Seed: 2465338501
module module_0 (
    output wire id_0,
    output supply1 id_1
);
  wand id_3;
  wire id_4;
  wire id_5;
  always @(1) id_3 = 1;
  assign id_0 = 1'b0;
  wire id_6;
  logic [7:0] id_7;
  final $display(1);
  assign id_7[1] = id_6;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13 = id_8;
endmodule
module module_1 (
    input supply0 id_0
    , id_8,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    output wor id_4,
    output supply0 id_5,
    input wor id_6
);
  assign id_8 = 1'b0;
  module_0(
      id_5, id_5
  );
endmodule
