# System_Verilog
Testbench file written while studying system Verilog verification

## [FIFO](https://github.com/J-HanRyang/System_Verilog/tree/main/FIFO)
- First verification with System Verilog
