{"vcs1":{"timestamp_begin":1767812186.358448999, "rt":23.28, "ut":16.48, "st":3.04}}
{"vcselab":{"timestamp_begin":1767812209.691549542, "rt":1.53, "ut":0.54, "st":0.06}}
{"link":{"timestamp_begin":1767812211.297335291, "rt":2.13, "ut":0.23, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1767812185.871563832}
{"VCS_COMP_START_TIME": 1767812185.871563832}
{"VCS_COMP_END_TIME": 1767812217.473153291}
{"VCS_USER_OPTIONS": "-j 32 -full64 -R -debug_access+all -debug_region+cell+encrypt +vcd +vcdpluson -P /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/novas.tab /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/pli.a +define +DUMPFSDB -kdb -lca -l comp.log +v2k +lint=TFIPC-L -sverilog /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lphvt_200a/tcbn65lphvt.v /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/traditionalMac.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_tb.sv -o simv"}
{"vcs1": {"peak_mem": 67224}}
{"stitch_vcselab": {"peak_mem": 67473}}
