$date
	Thu Mar 09 21:23:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! out [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 1 $ clk $end
$var reg 2 % sel [1:0] $end
$scope module uut $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 1 $ clk $end
$var wire 2 ( sel [1:0] $end
$var reg 32 ) out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
b0 (
b0 '
b0 &
b0 %
0$
b0 #
b0 "
bx !
$end
#1
b0 !
b0 )
1$
#2
0$
#3
1$
#4
0$
#5
1$
#6
0$
#7
1$
#8
0$
#9
1$
#10
0$
b1 #
b1 '
b1 "
b1 &
#11
b10 !
b10 )
1$
#12
0$
#13
1$
#14
0$
#15
1$
#16
0$
#17
1$
#18
0$
#19
1$
#20
0$
