/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob143_fsm_onehot_test.sv:123: error: port ``in'' is not a port of top_module1.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob143_fsm_onehot_test.sv:123: error: port ``next_state'' is not a port of top_module1.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob143_fsm_onehot_test.sv:123: error: port ``out1'' is not a port of top_module1.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob143_fsm_onehot_test.sv:123: error: port ``out2'' is not a port of top_module1.
/Users/samidhm/cs329a/project/Veril5 error(s) during elaboration.
Could not find variable ``S11_next'' in ``tb.top_module1''
/Users/samidhm/cs329a/project/VerilogAgent/temp_top.sv:38: error: Could not find variable ``S110_next'' in ``tb.top_module1''
/Users/samidhm/cs329a/project/VerilogAgent/temp_top.sv:41: error: Could not find variable ``B0_next'' in ``tb.top_module1''
/Users/samidhm/cs329a/project/VerilogAgent/temp_top.sv:45: error: Could not find variable ``B1_next'' in ``tb.top_module1''
/Users/samidhm/cs329a/project/VerilogAgent/temp_top.sv:49: error: Could not find variable ``B2_next'' in ``tb.top_module1''
9 error(s) during elaboration.
