<html><body><samp><pre>
<!@TC:1767392769>
#Build: Synplify Pro (R) W-2024.09LR-SP1-1, Build 075R, Jun 12 2025
#install: /home/dev/lscc/radiant/synpbase
#OS: Linux 
#Hostname: ed1f83f45e99

# Fri Jan  2 22:26:09 2026

#Implementation: impl


Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475</a>

@N: : <!@TM:1767392778> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475</a>

@N: : <!@TM:1767392778> | Running in 64-bit mode 
@N: : <!@TM:1767392778> | stack limit increased to max 
@N: : <!@TM:1767392778> | Can't find top module! 
Top entity isn't set yet!
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1767392778> | Using the VHDL 1993 Standard for file '/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.vhd'. 
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 916MB peak: 916MB)


Process completed successfully.
# Fri Jan  2 22:26:10 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475</a>

@N: : <!@TM:1767392778> | Running in 64-bit mode 
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:313:13:313:26:@N:CG334:@XP_MSG">lscc_add_sub.v(313)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:333:13:333:25:@N:CG333:@XP_MSG">lscc_add_sub.v(333)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_add.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_add.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v:92:11:92:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(92)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v:101:11:101:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(101)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v":"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v:129:13:129:26:@N:CG334:@XP_MSG">lscc_cntr.v(129)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v:143:13:143:25:@N:CG333:@XP_MSG">lscc_cntr.v(143)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v:126:11:126:24:@N:CG334:@XP_MSG">pmi_distributed_shift_reg.v(126)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v:135:11:135:23:@N:CG333:@XP_MSG">pmi_distributed_shift_reg.v(135)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3275:17:3275:30:@N:CG334:@XP_MSG">lscc_fifo.v(3275)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3282:17:3282:29:@N:CG333:@XP_MSG">lscc_fifo.v(3282)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3339:17:3339:30:@N:CG334:@XP_MSG">lscc_fifo.v(3339)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3346:17:3346:29:@N:CG333:@XP_MSG">lscc_fifo.v(3346)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3401:17:3401:30:@N:CG334:@XP_MSG">lscc_fifo.v(3401)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3408:17:3408:29:@N:CG333:@XP_MSG">lscc_fifo.v(3408)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5142:25:5142:38:@N:CG334:@XP_MSG">lscc_fifo_dc.v(5142)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5146:25:5146:37:@N:CG333:@XP_MSG">lscc_fifo_dc.v(5146)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5177:29:5177:42:@N:CG334:@XP_MSG">lscc_fifo_dc.v(5177)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5181:29:5181:41:@N:CG333:@XP_MSG">lscc_fifo_dc.v(5181)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_mac.v:94:11:94:24:@N:CG334:@XP_MSG">pmi_mac.v(94)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_mac.v:109:11:109:23:@N:CG333:@XP_MSG">pmi_mac.v(109)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:210:13:210:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(210)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:227:13:227:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(227)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(84)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(93)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(91)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v:100:11:100:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(100)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_mult.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_mult.v(87)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_mult.v:96:11:96:23:@N:CG333:@XP_MSG">pmi_mult.v(96)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1060:25:1060:38:@N:CG334:@XP_MSG">lscc_ram_dp.v(1060)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1064:25:1064:37:@N:CG333:@XP_MSG">lscc_ram_dp.v(1064)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1095:29:1095:42:@N:CG334:@XP_MSG">lscc_ram_dp.v(1095)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1099:29:1099:41:@N:CG333:@XP_MSG">lscc_ram_dp.v(1099)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v:730:25:730:38:@N:CG334:@XP_MSG">lscc_lfmxo4_ram_dp.v(730)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v:734:25:734:37:@N:CG333:@XP_MSG">lscc_lfmxo4_ram_dp.v(734)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v:767:29:767:42:@N:CG334:@XP_MSG">lscc_lfmxo4_ram_dp.v(767)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v:771:29:771:41:@N:CG333:@XP_MSG">lscc_lfmxo4_ram_dp.v(771)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v:193:11:193:24:@N:CG334:@XP_MSG">pmi_ram_dp_be.v(193)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v:202:11:202:23:@N:CG333:@XP_MSG">pmi_ram_dp_be.v(202)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1880:29:1880:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1880)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1885:29:1885:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1885)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1916:33:1916:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1916)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1920:33:1920:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1920)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1953:29:1953:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1953)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1958:29:1958:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1958)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1988:33:1988:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1988)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1992:33:1992:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1992)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2502:29:2502:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2502)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2507:29:2507:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2507)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2538:33:2538:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2538)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2542:33:2542:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2542)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2575:29:2575:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2575)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2580:29:2580:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2580)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2611:33:2611:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2611)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2615:33:2615:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2615)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3097:29:3097:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3097)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3102:29:3102:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3102)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3133:33:3133:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3133)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3137:33:3137:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3137)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3170:29:3170:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3170)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3175:29:3175:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3175)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3206:33:3206:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3206)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3210:33:3210:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3210)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v:1485:25:1485:38:@N:CG334:@XP_MSG">lscc_ram_dq.v(1485)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v:1491:25:1491:37:@N:CG333:@XP_MSG">lscc_ram_dq.v(1491)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v:1402:25:1402:38:@N:CG334:@XP_MSG">lscc_lfmxo4_ram_dq.v(1402)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v:1408:25:1408:37:@N:CG333:@XP_MSG">lscc_lfmxo4_ram_dq.v(1408)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_ram_dq_be.v(91)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v:99:11:99:23:@N:CG333:@XP_MSG">pmi_ram_dq_be.v(99)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v:970:25:970:38:@N:CG334:@XP_MSG">lscc_rom.v(970)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v:976:25:976:37:@N:CG333:@XP_MSG">lscc_rom.v(976)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v":"/home/dev/lscc/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/build/vexriscv_imac+dcache.v" (library work)
@I::"/build/top.v" (library work)
@N: : <!@TM:1767392778> | stack limit increased to max 
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 971MB peak: 971MB)


Process completed successfully.
# Fri Jan  2 22:26:11 2026

###########################################################]
###########################################################[
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:313:13:313:26:@N:CG334:@XP_MSG">lscc_add_sub.v(313)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:333:13:333:25:@N:CG333:@XP_MSG">lscc_add_sub.v(333)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_add.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_add.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v:92:11:92:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(92)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v:101:11:101:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(101)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v":"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v:129:13:129:26:@N:CG334:@XP_MSG">lscc_cntr.v(129)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v:143:13:143:25:@N:CG333:@XP_MSG">lscc_cntr.v(143)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v:126:11:126:24:@N:CG334:@XP_MSG">pmi_distributed_shift_reg.v(126)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v:135:11:135:23:@N:CG333:@XP_MSG">pmi_distributed_shift_reg.v(135)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3275:17:3275:30:@N:CG334:@XP_MSG">lscc_fifo.v(3275)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3282:17:3282:29:@N:CG333:@XP_MSG">lscc_fifo.v(3282)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3339:17:3339:30:@N:CG334:@XP_MSG">lscc_fifo.v(3339)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3346:17:3346:29:@N:CG333:@XP_MSG">lscc_fifo.v(3346)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3401:17:3401:30:@N:CG334:@XP_MSG">lscc_fifo.v(3401)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3408:17:3408:29:@N:CG333:@XP_MSG">lscc_fifo.v(3408)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5142:25:5142:38:@N:CG334:@XP_MSG">lscc_fifo_dc.v(5142)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5146:25:5146:37:@N:CG333:@XP_MSG">lscc_fifo_dc.v(5146)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5177:29:5177:42:@N:CG334:@XP_MSG">lscc_fifo_dc.v(5177)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5181:29:5181:41:@N:CG333:@XP_MSG">lscc_fifo_dc.v(5181)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_mac.v:94:11:94:24:@N:CG334:@XP_MSG">pmi_mac.v(94)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_mac.v:109:11:109:23:@N:CG333:@XP_MSG">pmi_mac.v(109)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:210:13:210:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(210)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:227:13:227:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(227)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(84)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(93)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(91)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v:100:11:100:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(100)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_mult.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_mult.v(87)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_mult.v:96:11:96:23:@N:CG333:@XP_MSG">pmi_mult.v(96)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1060:25:1060:38:@N:CG334:@XP_MSG">lscc_ram_dp.v(1060)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1064:25:1064:37:@N:CG333:@XP_MSG">lscc_ram_dp.v(1064)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1095:29:1095:42:@N:CG334:@XP_MSG">lscc_ram_dp.v(1095)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1099:29:1099:41:@N:CG333:@XP_MSG">lscc_ram_dp.v(1099)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v:730:25:730:38:@N:CG334:@XP_MSG">lscc_lfmxo4_ram_dp.v(730)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v:734:25:734:37:@N:CG333:@XP_MSG">lscc_lfmxo4_ram_dp.v(734)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v:767:29:767:42:@N:CG334:@XP_MSG">lscc_lfmxo4_ram_dp.v(767)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v:771:29:771:41:@N:CG333:@XP_MSG">lscc_lfmxo4_ram_dp.v(771)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v:193:11:193:24:@N:CG334:@XP_MSG">pmi_ram_dp_be.v(193)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v:202:11:202:23:@N:CG333:@XP_MSG">pmi_ram_dp_be.v(202)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1880:29:1880:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1880)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1885:29:1885:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1885)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1916:33:1916:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1916)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1920:33:1920:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1920)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1953:29:1953:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1953)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1958:29:1958:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1958)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1988:33:1988:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1988)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1992:33:1992:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1992)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2502:29:2502:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2502)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2507:29:2507:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2507)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2538:33:2538:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2538)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2542:33:2542:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2542)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2575:29:2575:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2575)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2580:29:2580:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2580)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2611:33:2611:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2611)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2615:33:2615:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2615)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3097:29:3097:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3097)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3102:29:3102:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3102)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3133:33:3133:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3133)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3137:33:3137:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3137)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3170:29:3170:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3170)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3175:29:3175:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3175)</a><!@TM:1767392778> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3206:33:3206:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3206)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3210:33:3210:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3210)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v:1485:25:1485:38:@N:CG334:@XP_MSG">lscc_ram_dq.v(1485)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v:1491:25:1491:37:@N:CG333:@XP_MSG">lscc_ram_dq.v(1491)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v:1402:25:1402:38:@N:CG334:@XP_MSG">lscc_lfmxo4_ram_dq.v(1402)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v:1408:25:1408:37:@N:CG333:@XP_MSG">lscc_lfmxo4_ram_dq.v(1408)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_ram_dq_be.v(91)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v:99:11:99:23:@N:CG333:@XP_MSG">pmi_ram_dq_be.v(99)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v:970:25:970:38:@N:CG334:@XP_MSG">lscc_rom.v(970)</a><!@TM:1767392778> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v:976:25:976:37:@N:CG333:@XP_MSG">lscc_rom.v(976)</a><!@TM:1767392778> | Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v":"/home/dev/lscc/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/build/vexriscv_imac+dcache.v" (library work)
@I::"/build/top.v" (library work)
@N: : <!@TM:1767392778> | stack limit increased to max 
Verilog syntax check successful!
File /build/vexriscv_imac+dcache.v changed - recompiling
File /build/top.v changed - recompiling
File _top.soc.spi0.tx_fifo _storage_102_initial_block changed - recompiling
File _top.soc.vocoder.synth.ram _mem_102_initial_block changed - recompiling
File _top.soc.vocoder.synth _phase_delta_rom_102_initial_block changed - recompiling
File _top.soc.vocoder.synth _phase_offset_mem_102_initial_block changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v:5872:7:5872:10:@N:CG364:@XP_MSG">lifcl.v(5872)</a><!@TM:1767392778> | Synthesizing module OBZ in library work.
Running optimization stage 1 on OBZ .......
Finished optimization stage 1 on OBZ (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:237:7:237:34:@N:CG364:@XP_MSG">top.v(237)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__clk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__clk.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:219:7:219:30:@N:CG364:@XP_MSG">top.v(219)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__clk.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__clk.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:206:7:206:26:@N:CG364:@XP_MSG">top.v(206)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__clk  in library work.
Running optimization stage 1 on \top.pin_amp_0__clk  .......
Finished optimization stage 1 on \top.pin_amp_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:282:7:282:35:@N:CG364:@XP_MSG">top.v(282)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__data.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__data.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:264:7:264:31:@N:CG364:@XP_MSG">top.v(264)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__data.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__data.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:251:7:251:27:@N:CG364:@XP_MSG">top.v(251)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__data  in library work.
Running optimization stage 1 on \top.pin_amp_0__data  .......
Finished optimization stage 1 on \top.pin_amp_0__data  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:328:7:328:33:@N:CG364:@XP_MSG">top.v(328)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__en.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__en.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__en.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:308:7:308:29:@N:CG364:@XP_MSG">top.v(308)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__en.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__en.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__en.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:296:7:296:25:@N:CG364:@XP_MSG">top.v(296)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__en  in library work.
Running optimization stage 1 on \top.pin_amp_0__en  .......
Finished optimization stage 1 on \top.pin_amp_0__en  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:373:7:373:36:@N:CG364:@XP_MSG">top.v(373)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__lrclk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__lrclk.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:355:7:355:32:@N:CG364:@XP_MSG">top.v(355)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__lrclk.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__lrclk.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:342:7:342:28:@N:CG364:@XP_MSG">top.v(342)</a><!@TM:1767392778> | Synthesizing module \top.pin_amp_0__lrclk  in library work.
Running optimization stage 1 on \top.pin_amp_0__lrclk  .......
Finished optimization stage 1 on \top.pin_amp_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:418:7:418:28:@N:CG364:@XP_MSG">top.v(418)</a><!@TM:1767392778> | Synthesizing module \top.pin_bl_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_bl_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_bl_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:400:7:400:24:@N:CG364:@XP_MSG">top.v(400)</a><!@TM:1767392778> | Synthesizing module \top.pin_bl_0.buf  in library work.
Running optimization stage 1 on \top.pin_bl_0.buf  .......
Finished optimization stage 1 on \top.pin_bl_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:387:7:387:20:@N:CG364:@XP_MSG">top.v(387)</a><!@TM:1767392778> | Synthesizing module \top.pin_bl_0  in library work.
Running optimization stage 1 on \top.pin_bl_0  .......
Finished optimization stage 1 on \top.pin_bl_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v:4021:7:4021:9:@N:CG364:@XP_MSG">lifcl.v(4021)</a><!@TM:1767392778> | Synthesizing module IB in library work.
Running optimization stage 1 on IB .......
Finished optimization stage 1 on IB (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:458:7:458:33:@N:CG364:@XP_MSG">top.v(458)</a><!@TM:1767392778> | Synthesizing module \top.pin_btn_pwr_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_btn_pwr_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_btn_pwr_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:445:7:445:29:@N:CG364:@XP_MSG">top.v(445)</a><!@TM:1767392778> | Synthesizing module \top.pin_btn_pwr_0.buf  in library work.
Running optimization stage 1 on \top.pin_btn_pwr_0.buf  .......
Finished optimization stage 1 on \top.pin_btn_pwr_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:432:7:432:25:@N:CG364:@XP_MSG">top.v(432)</a><!@TM:1767392778> | Synthesizing module \top.pin_btn_pwr_0  in library work.
Running optimization stage 1 on \top.pin_btn_pwr_0  .......
Finished optimization stage 1 on \top.pin_btn_pwr_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:495:7:495:31:@N:CG364:@XP_MSG">top.v(495)</a><!@TM:1767392778> | Synthesizing module \top.pin_clk12_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_clk12_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_clk12_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:482:7:482:27:@N:CG364:@XP_MSG">top.v(482)</a><!@TM:1767392778> | Synthesizing module \top.pin_clk12_0.buf  in library work.
Running optimization stage 1 on \top.pin_clk12_0.buf  .......
Finished optimization stage 1 on \top.pin_clk12_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:469:7:469:23:@N:CG364:@XP_MSG">top.v(469)</a><!@TM:1767392778> | Synthesizing module \top.pin_clk12_0  in library work.
Running optimization stage 1 on \top.pin_clk12_0  .......
Finished optimization stage 1 on \top.pin_clk12_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:537:7:537:28:@N:CG364:@XP_MSG">top.v(537)</a><!@TM:1767392778> | Synthesizing module \top.pin_dc_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_dc_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_dc_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:519:7:519:24:@N:CG364:@XP_MSG">top.v(519)</a><!@TM:1767392778> | Synthesizing module \top.pin_dc_0.buf  in library work.
Running optimization stage 1 on \top.pin_dc_0.buf  .......
Finished optimization stage 1 on \top.pin_dc_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:506:7:506:20:@N:CG364:@XP_MSG">top.v(506)</a><!@TM:1767392778> | Synthesizing module \top.pin_dc_0  in library work.
Running optimization stage 1 on \top.pin_dc_0  .......
Finished optimization stage 1 on \top.pin_dc_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v:1001:7:1001:9:@N:CG364:@XP_MSG">lifcl.v(1001)</a><!@TM:1767392778> | Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
Finished optimization stage 1 on BB (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:594:7:594:34:@N:CG364:@XP_MSG">top.v(594)</a><!@TM:1767392778> | Synthesizing module \top.pin_i2c_0__scl.buf.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__scl.buf.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__scl.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:571:7:571:30:@N:CG364:@XP_MSG">top.v(571)</a><!@TM:1767392778> | Synthesizing module \top.pin_i2c_0__scl.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__scl.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__scl.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:551:7:551:26:@N:CG364:@XP_MSG">top.v(551)</a><!@TM:1767392778> | Synthesizing module \top.pin_i2c_0__scl  in library work.
Running optimization stage 1 on \top.pin_i2c_0__scl  .......
Finished optimization stage 1 on \top.pin_i2c_0__scl  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:654:7:654:34:@N:CG364:@XP_MSG">top.v(654)</a><!@TM:1767392778> | Synthesizing module \top.pin_i2c_0__sda.buf.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__sda.buf.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__sda.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:631:7:631:30:@N:CG364:@XP_MSG">top.v(631)</a><!@TM:1767392778> | Synthesizing module \top.pin_i2c_0__sda.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__sda.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__sda.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:611:7:611:26:@N:CG364:@XP_MSG">top.v(611)</a><!@TM:1767392778> | Synthesizing module \top.pin_i2c_0__sda  in library work.
Running optimization stage 1 on \top.pin_i2c_0__sda  .......
Finished optimization stage 1 on \top.pin_i2c_0__sda  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:702:7:702:29:@N:CG364:@XP_MSG">top.v(702)</a><!@TM:1767392778> | Synthesizing module \top.pin_led_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_led_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_led_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:684:7:684:25:@N:CG364:@XP_MSG">top.v(684)</a><!@TM:1767392778> | Synthesizing module \top.pin_led_0.buf  in library work.
Running optimization stage 1 on \top.pin_led_0.buf  .......
Finished optimization stage 1 on \top.pin_led_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:671:7:671:21:@N:CG364:@XP_MSG">top.v(671)</a><!@TM:1767392778> | Synthesizing module \top.pin_led_0  in library work.
Running optimization stage 1 on \top.pin_led_0  .......
Finished optimization stage 1 on \top.pin_led_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:747:7:747:34:@N:CG364:@XP_MSG">top.v(747)</a><!@TM:1767392778> | Synthesizing module \top.pin_mic_0__clk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__clk.buf.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:729:7:729:30:@N:CG364:@XP_MSG">top.v(729)</a><!@TM:1767392778> | Synthesizing module \top.pin_mic_0__clk.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__clk.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:716:7:716:26:@N:CG364:@XP_MSG">top.v(716)</a><!@TM:1767392778> | Synthesizing module \top.pin_mic_0__clk  in library work.
Running optimization stage 1 on \top.pin_mic_0__clk  .......
Finished optimization stage 1 on \top.pin_mic_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:787:7:787:35:@N:CG364:@XP_MSG">top.v(787)</a><!@TM:1767392778> | Synthesizing module \top.pin_mic_0__data.buf.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__data.buf.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:774:7:774:31:@N:CG364:@XP_MSG">top.v(774)</a><!@TM:1767392778> | Synthesizing module \top.pin_mic_0__data.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__data.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:761:7:761:27:@N:CG364:@XP_MSG">top.v(761)</a><!@TM:1767392778> | Synthesizing module \top.pin_mic_0__data  in library work.
Running optimization stage 1 on \top.pin_mic_0__data  .......
Finished optimization stage 1 on \top.pin_mic_0__data  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:829:7:829:36:@N:CG364:@XP_MSG">top.v(829)</a><!@TM:1767392778> | Synthesizing module \top.pin_mic_0__lrclk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__lrclk.buf.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:811:7:811:32:@N:CG364:@XP_MSG">top.v(811)</a><!@TM:1767392778> | Synthesizing module \top.pin_mic_0__lrclk.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__lrclk.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:798:7:798:28:@N:CG364:@XP_MSG">top.v(798)</a><!@TM:1767392778> | Synthesizing module \top.pin_mic_0__lrclk  in library work.
Running optimization stage 1 on \top.pin_mic_0__lrclk  .......
Finished optimization stage 1 on \top.pin_mic_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:874:7:874:32:@N:CG364:@XP_MSG">top.v(874)</a><!@TM:1767392778> | Synthesizing module \top.pin_pwr_en_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_pwr_en_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_pwr_en_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:856:7:856:28:@N:CG364:@XP_MSG">top.v(856)</a><!@TM:1767392778> | Synthesizing module \top.pin_pwr_en_0.buf  in library work.
Running optimization stage 1 on \top.pin_pwr_en_0.buf  .......
Finished optimization stage 1 on \top.pin_pwr_en_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:843:7:843:24:@N:CG364:@XP_MSG">top.v(843)</a><!@TM:1767392778> | Synthesizing module \top.pin_pwr_en_0  in library work.
Running optimization stage 1 on \top.pin_pwr_en_0  .......
Finished optimization stage 1 on \top.pin_pwr_en_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:919:7:919:34:@N:CG364:@XP_MSG">top.v(919)</a><!@TM:1767392778> | Synthesizing module \top.pin_spi_0__clk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__clk.buf.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:901:7:901:30:@N:CG364:@XP_MSG">top.v(901)</a><!@TM:1767392778> | Synthesizing module \top.pin_spi_0__clk.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__clk.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:888:7:888:26:@N:CG364:@XP_MSG">top.v(888)</a><!@TM:1767392778> | Synthesizing module \top.pin_spi_0__clk  in library work.
Running optimization stage 1 on \top.pin_spi_0__clk  .......
Finished optimization stage 1 on \top.pin_spi_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:979:7:979:35:@N:CG364:@XP_MSG">top.v(979)</a><!@TM:1767392778> | Synthesizing module \top.pin_spi_0__copi.buf.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__copi.buf.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__copi.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:956:7:956:31:@N:CG364:@XP_MSG">top.v(956)</a><!@TM:1767392778> | Synthesizing module \top.pin_spi_0__copi.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__copi.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__copi.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:933:7:933:27:@N:CG364:@XP_MSG">top.v(933)</a><!@TM:1767392778> | Synthesizing module \top.pin_spi_0__copi  in library work.
Running optimization stage 1 on \top.pin_spi_0__copi  .......
Finished optimization stage 1 on \top.pin_spi_0__copi  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:1029:7:1029:33:@N:CG364:@XP_MSG">top.v(1029)</a><!@TM:1767392778> | Synthesizing module \top.pin_spi_0__cs.buf.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__cs.buf.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__cs.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:1009:7:1009:29:@N:CG364:@XP_MSG">top.v(1009)</a><!@TM:1767392778> | Synthesizing module \top.pin_spi_0__cs.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__cs.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__cs.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:996:7:996:25:@N:CG364:@XP_MSG">top.v(996)</a><!@TM:1767392778> | Synthesizing module \top.pin_spi_0__cs  in library work.
Running optimization stage 1 on \top.pin_spi_0__cs  .......
Finished optimization stage 1 on \top.pin_spi_0__cs  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:1069:7:1069:34:@N:CG364:@XP_MSG">top.v(1069)</a><!@TM:1767392778> | Synthesizing module \top.pin_uart_0__rx.buf.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__rx.buf.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__rx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:1056:7:1056:30:@N:CG364:@XP_MSG">top.v(1056)</a><!@TM:1767392778> | Synthesizing module \top.pin_uart_0__rx.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__rx.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__rx.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:1043:7:1043:26:@N:CG364:@XP_MSG">top.v(1043)</a><!@TM:1767392778> | Synthesizing module \top.pin_uart_0__rx  in library work.
Running optimization stage 1 on \top.pin_uart_0__rx  .......
Finished optimization stage 1 on \top.pin_uart_0__rx  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:1111:7:1111:34:@N:CG364:@XP_MSG">top.v(1111)</a><!@TM:1767392778> | Synthesizing module \top.pin_uart_0__tx.buf.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__tx.buf.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__tx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:1093:7:1093:30:@N:CG364:@XP_MSG">top.v(1093)</a><!@TM:1767392778> | Synthesizing module \top.pin_uart_0__tx.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__tx.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__tx.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:1080:7:1080:26:@N:CG364:@XP_MSG">top.v(1080)</a><!@TM:1767392778> | Synthesizing module \top.pin_uart_0__tx  in library work.
Running optimization stage 1 on \top.pin_uart_0__tx  .......
Finished optimization stage 1 on \top.pin_uart_0__tx  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v:10022:7:10022:10:@N:CG364:@XP_MSG">lifcl.v(10022)</a><!@TM:1767392778> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 973MB peak: 973MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:1125:7:1125:15:@N:CG364:@XP_MSG">top.v(1125)</a><!@TM:1767392778> | Synthesizing module \top.pll  in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input DIR on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input DIRSEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input LOADREG on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input DYNROTATE on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input LMMICLK on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input LMMIRESET_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input LMMIREQUEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input LMMIWRRD_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input LMMIOFFSET on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input LMMIWDATA on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input PLLPOWERDOWN_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input ENCLKOP on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input ENCLKOS on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input ENCLKOS2 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input ENCLKOS3 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input ENCLKOS4 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input ENCLKOS5 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input LEGACY on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input STDBY on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input ROTDEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input DIRDEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input ROTDELP1 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input GRAYTEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input BINTEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input DIRDELP1 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input GRAYACT on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:1168:4:1168:8:@W:CG781:@XP_MSG">top.v(1168)</a><!@TM:1767392778> | Input BINACT on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on \top.pll  .......
Finished optimization stage 1 on \top.pll  (CPU Time 0h:00m:00s, Memory Used current: 973MB peak: 973MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/vexriscv_imac+dcache.v:6860:7:6860:23:@N:CG364:@XP_MSG">vexriscv_imac+dcache.v(6860)</a><!@TM:1767392778> | Synthesizing module InstructionCache in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:6888:23:6888:52:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(6888)</a><!@TM:1767392778> | Removing wire io_cpu_decode_physicalAddress, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392778> | Removing wire io_cpu_decode_data, as there is no assignment to it.</font>
Running optimization stage 1 on InstructionCache .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/build/vexriscv_imac+dcache.v:6888:23:6888:52:@W:CL318:@XP_MSG">vexriscv_imac+dcache.v(6888)</a><!@TM:1767392778> | *Output io_cpu_decode_physicalAddress has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@W:CL318:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392778> | *Output io_cpu_decode_data has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/vexriscv_imac+dcache.v:6966:2:6966:8:@N:CL134:@XP_MSG">vexriscv_imac+dcache.v(6966)</a><!@TM:1767392778> | Found RAM ways_0_tags, depth=128, width=22
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/vexriscv_imac+dcache.v:6954:2:6954:8:@N:CL134:@XP_MSG">vexriscv_imac+dcache.v(6954)</a><!@TM:1767392778> | Found RAM banks_0, depth=1024, width=32
Finished optimization stage 1 on InstructionCache (CPU Time 0h:00m:00s, Memory Used current: 976MB peak: 976MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/vexriscv_imac+dcache.v:5876:7:5876:16:@N:CG364:@XP_MSG">vexriscv_imac+dcache.v(5876)</a><!@TM:1767392778> | Synthesizing module DataCache in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:5929:23:5929:43:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(5929)</a><!@TM:1767392778> | Removing wire io_cpu_writesPending, as there is no assignment to it.</font>
Running optimization stage 1 on DataCache .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/build/vexriscv_imac+dcache.v:5929:23:5929:43:@W:CL318:@XP_MSG">vexriscv_imac+dcache.v(5929)</a><!@TM:1767392778> | *Output io_cpu_writesPending has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register tagsWriteLastCmd_valid. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register tagsWriteLastCmd_payload_way[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register tagsWriteLastCmd_payload_address[6:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register tagsWriteLastCmd_payload_data_valid. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register tagsWriteLastCmd_payload_data_error. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register tagsWriteLastCmd_payload_data_address[19:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register stageA_request_totalyConsistent. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register stageB_request_totalyConsistent. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register stageB_mmuRsp_allowExecute. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register stageB_mmuRsp_bypassTranslation. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register stageB_tagsReadRsp_0_valid. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Pruning unused register stageB_tagsReadRsp_0_address[19:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/vexriscv_imac+dcache.v:6162:2:6162:8:@N:CL134:@XP_MSG">vexriscv_imac+dcache.v(6162)</a><!@TM:1767392778> | Found RAM ways_0_data_symbol3, depth=1024, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/vexriscv_imac+dcache.v:6162:2:6162:8:@N:CL134:@XP_MSG">vexriscv_imac+dcache.v(6162)</a><!@TM:1767392778> | Found RAM ways_0_data_symbol2, depth=1024, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/vexriscv_imac+dcache.v:6162:2:6162:8:@N:CL134:@XP_MSG">vexriscv_imac+dcache.v(6162)</a><!@TM:1767392778> | Found RAM ways_0_data_symbol1, depth=1024, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/vexriscv_imac+dcache.v:6162:2:6162:8:@N:CL134:@XP_MSG">vexriscv_imac+dcache.v(6162)</a><!@TM:1767392778> | Found RAM ways_0_data_symbol0, depth=1024, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/vexriscv_imac+dcache.v:6144:2:6144:8:@N:CL134:@XP_MSG">vexriscv_imac+dcache.v(6144)</a><!@TM:1767392778> | Found RAM ways_0_tags, depth=128, width=22
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@N:CL189:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Register bit stageA_wayInvalidate[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/vexriscv_imac+dcache.v:6776:2:6776:8:@N:CL189:@XP_MSG">vexriscv_imac+dcache.v(6776)</a><!@TM:1767392778> | Register bit loader_waysAllocator[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/vexriscv_imac+dcache.v:6776:2:6776:8:@N:CL189:@XP_MSG">vexriscv_imac+dcache.v(6776)</a><!@TM:1767392778> | Register bit loader_killReg is always 0.
Finished optimization stage 1 on DataCache (CPU Time 0h:00m:00s, Memory Used current: 985MB peak: 985MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/vexriscv_imac+dcache.v:7:7:7:15:@N:CG364:@XP_MSG">vexriscv_imac+dcache.v(7)</a><!@TM:1767392778> | Synthesizing module VexRiscv in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:69:22:69:67:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(69)</a><!@TM:1767392778> | Removing wire IBusCachedPlugin_cache_io_cpu_fetch_isRemoved, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:71:22:71:66:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(71)</a><!@TM:1767392778> | Removing wire IBusCachedPlugin_cache_io_cpu_decode_isValid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:72:22:72:66:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(72)</a><!@TM:1767392778> | Removing wire IBusCachedPlugin_cache_io_cpu_decode_isStuck, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:73:22:73:61:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(73)</a><!@TM:1767392778> | Removing wire IBusCachedPlugin_cache_io_cpu_decode_pc, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:87:22:87:59:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(87)</a><!@TM:1767392778> | Removing wire dataCache_1_io_cpu_writeBack_fence_SW, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:88:22:88:59:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(88)</a><!@TM:1767392778> | Removing wire dataCache_1_io_cpu_writeBack_fence_SR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:89:22:89:59:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(89)</a><!@TM:1767392778> | Removing wire dataCache_1_io_cpu_writeBack_fence_SO, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:90:22:90:59:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(90)</a><!@TM:1767392778> | Removing wire dataCache_1_io_cpu_writeBack_fence_SI, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:91:22:91:59:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(91)</a><!@TM:1767392778> | Removing wire dataCache_1_io_cpu_writeBack_fence_PW, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:92:22:92:59:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(92)</a><!@TM:1767392778> | Removing wire dataCache_1_io_cpu_writeBack_fence_PR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:93:22:93:59:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(93)</a><!@TM:1767392778> | Removing wire dataCache_1_io_cpu_writeBack_fence_PO, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:94:22:94:59:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(94)</a><!@TM:1767392778> | Removing wire dataCache_1_io_cpu_writeBack_fence_PI, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:95:22:95:59:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(95)</a><!@TM:1767392778> | Removing wire dataCache_1_io_cpu_writeBack_fence_FM, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:377:22:377:52:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(377)</a><!@TM:1767392778> | Removing wire _zz_RegFilePlugin_regFile_port, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:379:22:379:54:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(379)</a><!@TM:1767392778> | Removing wire _zz_RegFilePlugin_regFile_port_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:676:22:676:67:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(676)</a><!@TM:1767392778> | Removing wire IBusCachedPlugin_mmuBus_rsp_bypassTranslation, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:689:22:689:43:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(689)</a><!@TM:1767392778> | Removing wire dBus_rsp_payload_last, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:704:22:704:67:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(704)</a><!@TM:1767392778> | Removing wire DBusCachedPlugin_mmuBus_rsp_bypassTranslation, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:800:22:800:71:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(800)</a><!@TM:1767392778> | Removing wire IBusCachedPlugin_iBusRsp_output_payload_rsp_error, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:802:22:802:67:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(802)</a><!@TM:1767392778> | Removing wire IBusCachedPlugin_iBusRsp_output_payload_isRvc, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/vexriscv_imac+dcache.v:812:22:812:76:@W:CG360:@XP_MSG">vexriscv_imac+dcache.v(812)</a><!@TM:1767392778> | Removing wire IBusCachedPlugin_decompressor_output_payload_rsp_error, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/build/vexriscv_imac+dcache.v:1056:22:1056:42:@W:CG133:@XP_MSG">vexriscv_imac+dcache.v(1056)</a><!@TM:1767392778> | Object CsrPlugin_mtvec_mode is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on VexRiscv .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused register _zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused register _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused register IBusCachedPlugin_injector_formal_rawInDecode[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused register toplevel_dataCache_1_io_mem_cmd_rData_uncached. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused register toplevel_dataCache_1_io_mem_cmd_rData_last. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused register toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused register toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused register decode_to_execute_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused register execute_to_memory_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused register memory_to_writeBack_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392778> | Pruning unused register IBusCachedPlugin_fetchPc_correctionReg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392778> | Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392778> | Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392778> | Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392778> | Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392778> | Pruning unused register IBusCachedPlugin_rspCounter[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392778> | Pruning unused register DBusCachedPlugin_rspCounter[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@W:CL169:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392778> | Pruning unused register CsrPlugin_lastStageWasWfi. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused bits 1 to 0 of toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused bits 1 to 0 of toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL265:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Removing unused bit 32 of memory_DivPlugin_rs1_9[32:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused bits 64 to 32 of memory_DivPlugin_accumulator_8[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused bits 31 to 30 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused bits 27 to 15 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused bits 6 to 0 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused bits 31 to 30 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused bits 27 to 15 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning unused bits 6 to 0 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/vexriscv_imac+dcache.v:1802:2:1802:8:@N:CL134:@XP_MSG">vexriscv_imac+dcache.v(1802)</a><!@TM:1767392778> | Found RAM RegFilePlugin_regFile, depth=32, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/vexriscv_imac+dcache.v:1802:2:1802:8:@N:CL134:@XP_MSG">vexriscv_imac+dcache.v(1802)</a><!@TM:1767392778> | Found RAM RegFilePlugin_regFile, depth=32, width=32
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:CL189:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Register bit CsrPlugin_interrupt_code[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:CL189:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Register bit CsrPlugin_interrupt_code[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:CL189:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Register bit CsrPlugin_interrupt_targetPrivilege[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:CL189:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Register bit CsrPlugin_interrupt_targetPrivilege[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:CL189:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Register bit execute_to_memory_BRANCH_CALC[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:CL189:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Register bit IBusCachedPlugin_s1_tightlyCoupledHit is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL260:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning register bit 0 of execute_to_memory_BRANCH_CALC[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL279:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning register bits 1 to 0 of CsrPlugin_interrupt_code[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on VexRiscv (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:1946:7:1946:19:@N:CG364:@XP_MSG">top.v(1946)</a><!@TM:1767392778> | Synthesizing module \top.soc.cpu  in library work.
Running optimization stage 1 on \top.soc.cpu  .......
Finished optimization stage 1 on \top.soc.cpu  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:2054:7:2054:27:@N:CG364:@XP_MSG">top.v(2054)</a><!@TM:1767392778> | Synthesizing module \top.soc.csr_decoder  in library work.
Running optimization stage 1 on \top.soc.csr_decoder  .......
Finished optimization stage 1 on \top.soc.csr_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:2955:7:2955:39:@N:CG364:@XP_MSG">top.v(2955)</a><!@TM:1767392778> | Synthesizing module \top.soc.envelope_csr.bridge.mux  in library work.
Running optimization stage 1 on \top.soc.envelope_csr.bridge.mux  .......
Finished optimization stage 1 on \top.soc.envelope_csr.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:2818:7:2818:35:@N:CG364:@XP_MSG">top.v(2818)</a><!@TM:1767392778> | Synthesizing module \top.soc.envelope_csr.bridge  in library work.
Running optimization stage 1 on \top.soc.envelope_csr.bridge  .......
Finished optimization stage 1 on \top.soc.envelope_csr.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:2300:7:2300:28:@N:CG364:@XP_MSG">top.v(2300)</a><!@TM:1767392778> | Synthesizing module \top.soc.envelope_csr  in library work.
Running optimization stage 1 on \top.soc.envelope_csr  .......
Finished optimization stage 1 on \top.soc.envelope_csr  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:3975:7:3975:33:@N:CG364:@XP_MSG">top.v(3975)</a><!@TM:1767392778> | Synthesizing module \top.soc.gpo1.bridge.Input  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Input  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Input  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4065:7:4065:39:@N:CG364:@XP_MSG">top.v(4065)</a><!@TM:1767392778> | Synthesizing module \top.soc.gpo1.bridge.Mode.pin__0  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__0  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4110:7:4110:39:@N:CG364:@XP_MSG">top.v(4110)</a><!@TM:1767392778> | Synthesizing module \top.soc.gpo1.bridge.Mode.pin__1  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__1  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:3996:7:3996:32:@N:CG364:@XP_MSG">top.v(3996)</a><!@TM:1767392778> | Synthesizing module \top.soc.gpo1.bridge.Mode  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Mode  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4216:7:4216:41:@N:CG364:@XP_MSG">top.v(4216)</a><!@TM:1767392778> | Synthesizing module \top.soc.gpo1.bridge.Output.pin__0  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__0  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4254:7:4254:41:@N:CG364:@XP_MSG">top.v(4254)</a><!@TM:1767392778> | Synthesizing module \top.soc.gpo1.bridge.Output.pin__1  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__1  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4155:7:4155:34:@N:CG364:@XP_MSG">top.v(4155)</a><!@TM:1767392778> | Synthesizing module \top.soc.gpo1.bridge.Output  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Output  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4292:7:4292:31:@N:CG364:@XP_MSG">top.v(4292)</a><!@TM:1767392778> | Synthesizing module \top.soc.gpo1.bridge.mux  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.mux  .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/top.v:4370:2:4370:8:@W:CL271:@XP_MSG">top.v(4370)</a><!@TM:1767392778> | Pruning unused bits 7 to 4 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on \top.soc.gpo1.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:3835:7:3835:27:@N:CG364:@XP_MSG">top.v(3835)</a><!@TM:1767392778> | Synthesizing module \top.soc.gpo1.bridge  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:3597:7:3597:20:@N:CG364:@XP_MSG">top.v(3597)</a><!@TM:1767392778> | Synthesizing module \top.soc.gpo1  in library work.
Running optimization stage 1 on \top.soc.gpo1  .......
Finished optimization stage 1 on \top.soc.gpo1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v:3941:7:3941:14:@N:CG364:@XP_MSG">lifcl.v(3941)</a><!@TM:1767392778> | Synthesizing module I2CFIFO in library work.
Running optimization stage 1 on I2CFIFO .......
Finished optimization stage 1 on I2CFIFO (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4480:7:4480:20:@N:CG364:@XP_MSG">top.v(4480)</a><!@TM:1767392778> | Synthesizing module \top.soc.i2c0  in library work.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/build/top.v:4541:16:4541:28:@W:CS263:@XP_MSG">top.v(4541)</a><!@TM:1767392778> | Port-width mismatch for port LMMIOFFSET. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:4536:4:4536:12:@W:CG781:@XP_MSG">top.v(4536)</a><!@TM:1767392778> | Input ALTSCLIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:4536:4:4536:12:@W:CG781:@XP_MSG">top.v(4536)</a><!@TM:1767392778> | Input ALTSDAIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:4536:4:4536:12:@W:CG781:@XP_MSG">top.v(4536)</a><!@TM:1767392778> | Input SCLIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:4536:4:4536:12:@W:CG781:@XP_MSG">top.v(4536)</a><!@TM:1767392778> | Input SDAIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on \top.soc.i2c0  .......
Finished optimization stage 1 on \top.soc.i2c0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4554:7:4554:22:@N:CG364:@XP_MSG">top.v(4554)</a><!@TM:1767392778> | Synthesizing module \top.soc.i2s_rx  in library work.
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:4626:4:4626:6:@W:CG216:@XP_MSG">top.v(4626)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.i2s_rx  .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/top.v:4615:2:4615:8:@W:CL271:@XP_MSG">top.v(4615)</a><!@TM:1767392778> | Pruning unused bits 31 to 16 of shift_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on \top.soc.i2s_rx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4713:7:4713:22:@N:CG364:@XP_MSG">top.v(4713)</a><!@TM:1767392778> | Synthesizing module \top.soc.i2s_tx  in library work.
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:4793:4:4793:6:@W:CG216:@XP_MSG">top.v(4793)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.i2s_tx  .......
Finished optimization stage 1 on \top.soc.i2s_tx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4865:7:4865:36:@N:CG364:@XP_MSG">top.v(4865)</a><!@TM:1767392778> | Synthesizing module \top.soc.interrupt_controller  in library work.
Running optimization stage 1 on \top.soc.interrupt_controller  .......
Finished optimization stage 1 on \top.soc.interrupt_controller  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:5171:7:5171:39:@N:CG364:@XP_MSG">top.v(5171)</a><!@TM:1767392778> | Synthesizing module \top.soc.led0.bridge.Mode.pin__0  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Mode.pin__0  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:5130:7:5130:32:@N:CG364:@XP_MSG">top.v(5130)</a><!@TM:1767392778> | Synthesizing module \top.soc.led0.bridge.Mode  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Mode  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:5253:7:5253:41:@N:CG364:@XP_MSG">top.v(5253)</a><!@TM:1767392778> | Synthesizing module \top.soc.led0.bridge.Output.pin__0  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Output.pin__0  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:5216:7:5216:34:@N:CG364:@XP_MSG">top.v(5216)</a><!@TM:1767392778> | Synthesizing module \top.soc.led0.bridge.Output  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Output  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:5291:7:5291:31:@N:CG364:@XP_MSG">top.v(5291)</a><!@TM:1767392778> | Synthesizing module \top.soc.led0.bridge.mux  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.mux  .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/top.v:5369:2:5369:8:@W:CL271:@XP_MSG">top.v(5369)</a><!@TM:1767392778> | Pruning unused bits 7 to 2 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on \top.soc.led0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:5017:7:5017:27:@N:CG364:@XP_MSG">top.v(5017)</a><!@TM:1767392778> | Synthesizing module \top.soc.led0.bridge  in library work.
Running optimization stage 1 on \top.soc.led0.bridge  .......
Finished optimization stage 1 on \top.soc.led0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:4874:7:4874:20:@N:CG364:@XP_MSG">top.v(4874)</a><!@TM:1767392778> | Synthesizing module \top.soc.led0  in library work.
Running optimization stage 1 on \top.soc.led0  .......
Finished optimization stage 1 on \top.soc.led0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v:10940:7:10940:13:@N:CG364:@XP_MSG">lifcl.v(10940)</a><!@TM:1767392778> | Synthesizing module SP512K in library work.
Running optimization stage 1 on SP512K .......
Finished optimization stage 1 on SP512K (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:5697:7:5697:27:@N:CG364:@XP_MSG">top.v(5697)</a><!@TM:1767392778> | Synthesizing module \top.soc.mainram.U$0  in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:5843:4:5843:8:@W:CG781:@XP_MSG">top.v(5843)</a><!@TM:1767392778> | Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:5843:4:5843:8:@W:CG781:@XP_MSG">top.v(5843)</a><!@TM:1767392778> | Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on \top.soc.mainram.U$0  .......
Finished optimization stage 1 on \top.soc.mainram.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:5856:7:5856:27:@N:CG364:@XP_MSG">top.v(5856)</a><!@TM:1767392778> | Synthesizing module \top.soc.mainram.U$1  in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:6002:4:6002:8:@W:CG781:@XP_MSG">top.v(6002)</a><!@TM:1767392778> | Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:6002:4:6002:8:@W:CG781:@XP_MSG">top.v(6002)</a><!@TM:1767392778> | Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on \top.soc.mainram.U$1  .......
Finished optimization stage 1 on \top.soc.mainram.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:6015:7:6015:27:@N:CG364:@XP_MSG">top.v(6015)</a><!@TM:1767392778> | Synthesizing module \top.soc.mainram.U$2  in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:6161:4:6161:8:@W:CG781:@XP_MSG">top.v(6161)</a><!@TM:1767392778> | Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:6161:4:6161:8:@W:CG781:@XP_MSG">top.v(6161)</a><!@TM:1767392778> | Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on \top.soc.mainram.U$2  .......
Finished optimization stage 1 on \top.soc.mainram.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/build/top.v:6174:7:6174:27:@N:CG364:@XP_MSG">top.v(6174)</a><!@TM:1767392778> | Synthesizing module \top.soc.mainram.U$3  in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:6320:4:6320:8:@W:CG781:@XP_MSG">top.v(6320)</a><!@TM:1767392778> | Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/build/top.v:6320:4:6320:8:@W:CG781:@XP_MSG">top.v(6320)</a><!@TM:1767392778> | Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on \top.soc.mainram.U$3  .......
Finished optimization stage 1 on \top.soc.mainram.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on \top.soc.mainram  .......
Finished optimization stage 1 on \top.soc.mainram  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)

	MSPIADDR=272'b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SOURCESEL=16'b0100010101001110
   Generated name = MULTIBOOT_0b00000000000000000000000000000000_EN
<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v:5810:7:5810:16:@W:CG146:@XP_MSG">lifcl.v(5810)</a><!@TM:1767392778> | Creating black box for empty module MULTIBOOT_0b00000000000000000000000000000000_EN</font>

Running optimization stage 1 on \top.soc.spi0.bridge.mux  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy.length  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy.length  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy.mask  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy.mask  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy.width  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy.width  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge  .......
Finished optimization stage 1 on \top.soc.spi0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.cs_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.cs_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.tx_fifo.consume_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.tx_fifo.consume_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.tx_fifo.produce_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.tx_fifo.produce_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.tx_fifo.rst_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.tx_fifo.rst_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Opening data file _top.soc.spi0.tx_fifo _storage_102_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/build/top.v:7213:2:7213:9:@W:CG532:@XP_MSG">top.v(7213)</a><!@TM:1767392778> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:7339:4:7339:6:@W:CG216:@XP_MSG">top.v(7339)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.spi0.tx_fifo  .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:7271:2:7271:8:@W:CL169:@XP_MSG">top.v(7271)</a><!@TM:1767392778> | Pruning unused register r_rst$31. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:7265:2:7265:8:@W:CL169:@XP_MSG">top.v(7265)</a><!@TM:1767392778> | Pruning unused register w_level[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:7263:2:7263:8:@W:CL169:@XP_MSG">top.v(7263)</a><!@TM:1767392778> | Pruning unused register consume_w_bin[4:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/top.v:7231:2:7231:8:@N:CL134:@XP_MSG">top.v(7231)</a><!@TM:1767392778> | Found RAM storage, depth=16, width=50
Finished optimization stage 1 on \top.soc.spi0.tx_fifo  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0  .......
Finished optimization stage 1 on \top.soc.spi0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:7773:4:7773:6:@W:CG216:@XP_MSG">top.v(7773)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:7775:6:7775:8:@W:CG216:@XP_MSG">top.v(7775)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:7788:4:7788:6:@W:CG216:@XP_MSG">top.v(7788)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:7790:6:7790:8:@W:CG216:@XP_MSG">top.v(7790)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.spi0_phy.clkgen  .......
Finished optimization stage 1 on \top.soc.spi0_phy.clkgen  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0_phy  .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:7530:2:7530:8:@W:CL169:@XP_MSG">top.v(7530)</a><!@TM:1767392778> | Pruning unused register sink__data[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:7526:2:7526:8:@W:CL169:@XP_MSG">top.v(7526)</a><!@TM:1767392778> | Pruning unused register dq_i[3:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on \top.soc.spi0_phy  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.enable.enable  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.enable.enable  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.enable  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.enable  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.mode.periodic  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.mode.periodic  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.mode  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.mode  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.mux  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.reload.value  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.reload.value  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.reload  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.reload  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0  .......
Finished optimization stage 1 on \top.soc.timer0.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$1.monitor  .......
Finished optimization stage 1 on \top.soc.timer0.U$1.monitor  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$1.mux  .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/build/top.v:8819:2:8819:8:@W:CL271:@XP_MSG">top.v(8819)</a><!@TM:1767392778> | Pruning unused bits 7 to 1 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on \top.soc.timer0.U$1.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$1  .......
Finished optimization stage 1 on \top.soc.timer0.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$2  .......
Finished optimization stage 1 on \top.soc.timer0.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:7912:4:7912:6:@W:CG216:@XP_MSG">top.v(7912)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:7914:6:7914:8:@W:CG216:@XP_MSG">top.v(7914)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:7929:4:7929:6:@W:CG216:@XP_MSG">top.v(7929)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:7932:8:7932:10:@W:CG216:@XP_MSG">top.v(7932)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.timer0  .......
Finished optimization stage 1 on \top.soc.timer0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge.divisor.div  .......
Finished optimization stage 1 on \top.soc.uart0.bridge.divisor.div  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge.divisor  .......
Finished optimization stage 1 on \top.soc.uart0.bridge.divisor  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge.mux  .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:9401:2:9401:8:@W:CL169:@XP_MSG">top.v(9401)</a><!@TM:1767392778> | Pruning unused register w_shadow__3__data[7:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on \top.soc.uart0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge  .......
Finished optimization stage 1 on \top.soc.uart0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:9697:10:9697:12:@W:CG216:@XP_MSG">top.v(9697)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:9713:10:9713:12:@W:CG216:@XP_MSG">top.v(9713)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:9730:10:9730:12:@W:CG216:@XP_MSG">top.v(9730)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:9748:10:9748:12:@W:CG216:@XP_MSG">top.v(9748)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/top.v:9656:14:9656:27:@W:CG360:@XP_MSG">top.v(9656)</a><!@TM:1767392778> | Removing wire \shreg.parity , as there is no assignment to it.</font>
Running optimization stage 1 on \top.soc.uart0.rx  .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:9683:2:9683:8:@W:CL169:@XP_MSG">top.v(9683)</a><!@TM:1767392778> | Pruning unused register err[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="/build/top.v:9679:2:9679:8:@W:CL265:@XP_MSG">top.v(9679)</a><!@TM:1767392778> | Removing unused bit 0 of shreg[9:0]. Either assign all bits or reduce the width of the signal.</font>
Finished optimization stage 1 on \top.soc.uart0.rx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:9882:10:9882:12:@W:CG216:@XP_MSG">top.v(9882)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:9899:10:9899:12:@W:CG216:@XP_MSG">top.v(9899)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:9916:10:9916:12:@W:CG216:@XP_MSG">top.v(9916)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:9934:10:9934:12:@W:CG216:@XP_MSG">top.v(9934)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:9951:10:9951:12:@W:CG216:@XP_MSG">top.v(9951)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/build/top.v:9840:14:9840:27:@W:CG360:@XP_MSG">top.v(9840)</a><!@TM:1767392778> | Removing wire \shreg.parity , as there is no assignment to it.</font>
Running optimization stage 1 on \top.soc.uart0.tx  .......
Finished optimization stage 1 on \top.soc.uart0.tx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0  .......
Finished optimization stage 1 on \top.soc.uart0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:11302:2:11302:8:@N:CL189:@XP_MSG">top.v(11302)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:11296:2:11296:8:@N:CL189:@XP_MSG">top.v(11296)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:11296:2:11296:8:@W:CL260:@XP_MSG">top.v(11296)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:11302:2:11302:8:@W:CL260:@XP_MSG">top.v(11302)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$10.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:11505:4:11505:6:@W:CG216:@XP_MSG">top.v(11505)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$10.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10.mult  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10.vga  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:12213:2:12213:8:@N:CL189:@XP_MSG">top.v(12213)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:12207:2:12207:8:@N:CL189:@XP_MSG">top.v(12207)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:12207:2:12207:8:@W:CL260:@XP_MSG">top.v(12207)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:12213:2:12213:8:@W:CL260:@XP_MSG">top.v(12213)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$11.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:12416:4:12416:6:@W:CG216:@XP_MSG">top.v(12416)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$11.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11.mult  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11.vga  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$12.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$12.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:13124:2:13124:8:@N:CL189:@XP_MSG">top.v(13124)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:13118:2:13118:8:@N:CL189:@XP_MSG">top.v(13118)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:13118:2:13118:8:@W:CL260:@XP_MSG">top.v(13118)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:13124:2:13124:8:@W:CL260:@XP_MSG">top.v(13124)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$12.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:13327:4:13327:6:@W:CG216:@XP_MSG">top.v(13327)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$12.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$12.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12.vga  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$12  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$13.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$13.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:14035:2:14035:8:@N:CL189:@XP_MSG">top.v(14035)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:14029:2:14029:8:@N:CL189:@XP_MSG">top.v(14029)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:14029:2:14029:8:@W:CL260:@XP_MSG">top.v(14029)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:14035:2:14035:8:@W:CL260:@XP_MSG">top.v(14035)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$13.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:14238:4:14238:6:@W:CG216:@XP_MSG">top.v(14238)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$13.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$13.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13.vga  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$13  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:14946:2:14946:8:@N:CL189:@XP_MSG">top.v(14946)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:14940:2:14940:8:@N:CL189:@XP_MSG">top.v(14940)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:14940:2:14940:8:@W:CL260:@XP_MSG">top.v(14940)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:14946:2:14946:8:@W:CL260:@XP_MSG">top.v(14946)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$14.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:15149:4:15149:6:@W:CG216:@XP_MSG">top.v(15149)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$14.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14.vga  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$15.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$15.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:15857:2:15857:8:@N:CL189:@XP_MSG">top.v(15857)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:15851:2:15851:8:@N:CL189:@XP_MSG">top.v(15851)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:15851:2:15851:8:@W:CL260:@XP_MSG">top.v(15851)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:15857:2:15857:8:@W:CL260:@XP_MSG">top.v(15857)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$15.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:16060:4:16060:6:@W:CG216:@XP_MSG">top.v(16060)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$15.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$15.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15.vga  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$15  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$16.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$16.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:16768:2:16768:8:@N:CL189:@XP_MSG">top.v(16768)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:16762:2:16762:8:@N:CL189:@XP_MSG">top.v(16762)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:16762:2:16762:8:@W:CL260:@XP_MSG">top.v(16762)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:16768:2:16768:8:@W:CL260:@XP_MSG">top.v(16768)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$16.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:16971:4:16971:6:@W:CG216:@XP_MSG">top.v(16971)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$16.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16.mult  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$16.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16.vga  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$16  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$3.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$3.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:17679:2:17679:8:@N:CL189:@XP_MSG">top.v(17679)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:17673:2:17673:8:@N:CL189:@XP_MSG">top.v(17673)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:17673:2:17673:8:@W:CL260:@XP_MSG">top.v(17673)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:17679:2:17679:8:@W:CL260:@XP_MSG">top.v(17679)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$3.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:17882:4:17882:6:@W:CG216:@XP_MSG">top.v(17882)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$3.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3.mult  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$3.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3.vga  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$3  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:18590:2:18590:8:@N:CL189:@XP_MSG">top.v(18590)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:18584:2:18584:8:@N:CL189:@XP_MSG">top.v(18584)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:18584:2:18584:8:@W:CL260:@XP_MSG">top.v(18584)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:18590:2:18590:8:@W:CL260:@XP_MSG">top.v(18590)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$4.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:18793:4:18793:6:@W:CG216:@XP_MSG">top.v(18793)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$4.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4.mult  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4.vga  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$5.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$5.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:19501:2:19501:8:@N:CL189:@XP_MSG">top.v(19501)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:19495:2:19495:8:@N:CL189:@XP_MSG">top.v(19495)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:19495:2:19495:8:@W:CL260:@XP_MSG">top.v(19495)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:19501:2:19501:8:@W:CL260:@XP_MSG">top.v(19501)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$5.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:19704:4:19704:6:@W:CG216:@XP_MSG">top.v(19704)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$5.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5.mult  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$5.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5.vga  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$5  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$6.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$6.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:20412:2:20412:8:@N:CL189:@XP_MSG">top.v(20412)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:20406:2:20406:8:@N:CL189:@XP_MSG">top.v(20406)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:20406:2:20406:8:@W:CL260:@XP_MSG">top.v(20406)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:20412:2:20412:8:@W:CL260:@XP_MSG">top.v(20412)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$6.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:20615:4:20615:6:@W:CG216:@XP_MSG">top.v(20615)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$6.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6.mult  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$6.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6.vga  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$6  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$7.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$7.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:21323:2:21323:8:@N:CL189:@XP_MSG">top.v(21323)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:21317:2:21317:8:@N:CL189:@XP_MSG">top.v(21317)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:21317:2:21317:8:@W:CL260:@XP_MSG">top.v(21317)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:21323:2:21323:8:@W:CL260:@XP_MSG">top.v(21323)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$7.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:21526:4:21526:6:@W:CG216:@XP_MSG">top.v(21526)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$7.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7.mult  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$7.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7.vga  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$7  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$8.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$8.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:22234:2:22234:8:@N:CL189:@XP_MSG">top.v(22234)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:22228:2:22228:8:@N:CL189:@XP_MSG">top.v(22228)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:22228:2:22228:8:@W:CL260:@XP_MSG">top.v(22228)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:22234:2:22234:8:@W:CL260:@XP_MSG">top.v(22234)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$8.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:22437:4:22437:6:@W:CG216:@XP_MSG">top.v(22437)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$8.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8.mult  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$8.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8.vga  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$8  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$9.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$9.envelope  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:23145:2:23145:8:@N:CL189:@XP_MSG">top.v(23145)</a><!@TM:1767392778> | Register bit y[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:23139:2:23139:8:@N:CL189:@XP_MSG">top.v(23139)</a><!@TM:1767392778> | Register bit sink_a_2[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:23139:2:23139:8:@W:CL260:@XP_MSG">top.v(23139)</a><!@TM:1767392778> | Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/top.v:23145:2:23145:8:@W:CL260:@XP_MSG">top.v(23145)</a><!@TM:1767392778> | Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.U$9.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:23348:4:23348:6:@W:CG216:@XP_MSG">top.v(23348)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.U$9.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9.mult  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$9.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9.vga  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$9  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.demux  .......
Finished optimization stage 1 on \top.soc.vocoder.demux  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:24212:10:24212:12:@W:CG216:@XP_MSG">top.v(24212)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.mux  .......
Finished optimization stage 1 on \top.soc.vocoder.mux  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Opening data file _top.soc.vocoder.synth.ram _mem_102_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/build/top.v:24624:2:24624:9:@W:CG532:@XP_MSG">top.v(24624)</a><!@TM:1767392778> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on \top.soc.vocoder.synth.ram  .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:24766:2:24766:8:@W:CL169:@XP_MSG">top.v(24766)</a><!@TM:1767392778> | Pruning unused register _0_[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:24774:2:24774:8:@W:CL169:@XP_MSG">top.v(24774)</a><!@TM:1767392778> | Pruning unused register wb_bus__ack. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on \top.soc.vocoder.synth.ram  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Opening data file _top.soc.vocoder.synth _phase_delta_rom_102_initial_block from directory .
Opening data file _top.soc.vocoder.synth _phase_offset_mem_102_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/build/top.v:24378:2:24378:9:@W:CG532:@XP_MSG">top.v(24378)</a><!@TM:1767392778> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/build/top.v:24401:2:24401:9:@W:CG532:@XP_MSG">top.v(24401)</a><!@TM:1767392778> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:24495:6:24495:8:@W:CG216:@XP_MSG">top.v(24495)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:24507:6:24507:8:@W:CG216:@XP_MSG">top.v(24507)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.vocoder.synth  .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/build/top.v:24417:2:24417:8:@N:CL134:@XP_MSG">top.v(24417)</a><!@TM:1767392778> | Found RAM phase_offset_mem, depth=14, width=16
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:24395:2:24395:8:@N:CL189:@XP_MSG">top.v(24395)</a><!@TM:1767392778> | Register bit _0_[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:24395:2:24395:8:@N:CL189:@XP_MSG">top.v(24395)</a><!@TM:1767392778> | Register bit _0_[14] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/build/top.v:24395:2:24395:8:@W:CL279:@XP_MSG">top.v(24395)</a><!@TM:1767392778> | Pruning register bits 15 to 14 of _0_[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on \top.soc.vocoder.synth  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.vocoder  .......
Finished optimization stage 1 on \top.soc.vocoder  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.wb_arbiter  .......
Finished optimization stage 1 on \top.soc.wb_arbiter  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.wb_decoder  .......
Finished optimization stage 1 on \top.soc.wb_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.wb_to_csr  .......
Finished optimization stage 1 on \top.soc.wb_to_csr  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:25475:4:25475:6:@W:CG216:@XP_MSG">top.v(25475)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
Running optimization stage 1 on \top.soc.wb_to_lmmi  .......
Finished optimization stage 1 on \top.soc.wb_to_lmmi  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
<font color=#A52A2A>@W:<a href="@W:CG216:@XP_HELP">CG216</a> : <a href="/build/top.v:1835:4:1835:6:@W:CG216:@XP_MSG">top.v(1835)</a><!@TM:1767392778> | Ignoring attribute full_case on statement</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/build/top.v:1644:15:1644:19:@W:CS263:@XP_MSG">top.v(1644)</a><!@TM:1767392778> | Port-width mismatch for port MSPIMADDR. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</font>
Running optimization stage 1 on \top.soc  .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:1485:2:1485:8:@W:CL169:@XP_MSG">top.v(1485)</a><!@TM:1767392778> | Pruning unused register permit_bus_traffic. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on \top.soc  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc  .......
Finished optimization stage 2 on \top.soc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.wb_to_lmmi  .......
Finished optimization stage 2 on \top.soc.wb_to_lmmi  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.wb_to_csr  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:25292:2:25292:8:@N:CL201:@XP_MSG">top.v(25292)</a><!@TM:1767392778> | Trying to extract state machine for register cycle.
Extracted state machine for register cycle
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:25264:15:25264:26:@N:CL159:@XP_MSG">top.v(25264)</a><!@TM:1767392778> | Input wb_bus__adr is unused.
Finished optimization stage 2 on \top.soc.wb_to_csr  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.wb_decoder  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:25117:15:25117:28:@N:CL159:@XP_MSG">top.v(25117)</a><!@TM:1767392778> | Input wb_bus__dat_w is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:25122:14:25122:25:@N:CL159:@XP_MSG">top.v(25122)</a><!@TM:1767392778> | Input wb_bus__sel is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:25132:8:25132:18:@N:CL159:@XP_MSG">top.v(25132)</a><!@TM:1767392778> | Input wb_bus__we is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:25127:8:25127:19:@N:CL159:@XP_MSG">top.v(25127)</a><!@TM:1767392778> | Input wb_bus__stb is unused.
Finished optimization stage 2 on \top.soc.wb_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.wb_arbiter  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:24908:15:24908:26:@N:CL159:@XP_MSG">top.v(24908)</a><!@TM:1767392778> | Input ibus__dat_r is unused.
Finished optimization stage 2 on \top.soc.wb_arbiter  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder  .......
Finished optimization stage 2 on \top.soc.vocoder  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.synth  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:24463:2:24463:8:@N:CL201:@XP_MSG">top.v(24463)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
Finished optimization stage 2 on \top.soc.vocoder.synth  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.synth.ram  .......
Finished optimization stage 2 on \top.soc.vocoder.synth.ram  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.mux  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:23776:2:23776:8:@N:CL201:@XP_MSG">top.v(23776)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
Finished optimization stage 2 on \top.soc.vocoder.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.demux  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:23523:15:23523:35:@N:CL159:@XP_MSG">top.v(23523)</a><!@TM:1767392778> | Input ch_source_0__payload is unused.
Finished optimization stage 2 on \top.soc.vocoder.demux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9  .......
Finished optimization stage 2 on \top.soc.vocoder.U$9  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:23404:15:23404:21:@W:CL247:@XP_MSG">top.v(23404)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:23404:15:23404:21:@W:CL246:@XP_MSG">top.v(23404)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$9.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$9.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:23149:2:23149:8:@N:CL201:@XP_MSG">top.v(23149)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:23102:15:23102:21:@W:CL247:@XP_MSG">top.v(23102)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$9.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:22817:2:22817:8:@N:CL201:@XP_MSG">top.v(22817)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:22780:15:22780:21:@W:CL246:@XP_MSG">top.v(22780)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$9.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8  .......
Finished optimization stage 2 on \top.soc.vocoder.U$8  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:22493:15:22493:21:@W:CL247:@XP_MSG">top.v(22493)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:22493:15:22493:21:@W:CL246:@XP_MSG">top.v(22493)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$8.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$8.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:22238:2:22238:8:@N:CL201:@XP_MSG">top.v(22238)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:22191:15:22191:21:@W:CL247:@XP_MSG">top.v(22191)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$8.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:21906:2:21906:8:@N:CL201:@XP_MSG">top.v(21906)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:21869:15:21869:21:@W:CL246:@XP_MSG">top.v(21869)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$8.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7  .......
Finished optimization stage 2 on \top.soc.vocoder.U$7  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:21582:15:21582:21:@W:CL247:@XP_MSG">top.v(21582)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:21582:15:21582:21:@W:CL246:@XP_MSG">top.v(21582)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$7.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$7.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:21327:2:21327:8:@N:CL201:@XP_MSG">top.v(21327)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:21280:15:21280:21:@W:CL247:@XP_MSG">top.v(21280)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$7.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:20995:2:20995:8:@N:CL201:@XP_MSG">top.v(20995)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:20958:15:20958:21:@W:CL246:@XP_MSG">top.v(20958)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$7.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6  .......
Finished optimization stage 2 on \top.soc.vocoder.U$6  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:20671:15:20671:21:@W:CL247:@XP_MSG">top.v(20671)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:20671:15:20671:21:@W:CL246:@XP_MSG">top.v(20671)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$6.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$6.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:20416:2:20416:8:@N:CL201:@XP_MSG">top.v(20416)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:20369:15:20369:21:@W:CL247:@XP_MSG">top.v(20369)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$6.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:20084:2:20084:8:@N:CL201:@XP_MSG">top.v(20084)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:20047:15:20047:21:@W:CL246:@XP_MSG">top.v(20047)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$6.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5  .......
Finished optimization stage 2 on \top.soc.vocoder.U$5  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:19760:15:19760:21:@W:CL247:@XP_MSG">top.v(19760)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:19760:15:19760:21:@W:CL246:@XP_MSG">top.v(19760)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$5.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$5.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:19505:2:19505:8:@N:CL201:@XP_MSG">top.v(19505)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:19458:15:19458:21:@W:CL247:@XP_MSG">top.v(19458)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$5.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:19173:2:19173:8:@N:CL201:@XP_MSG">top.v(19173)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:19136:15:19136:21:@W:CL246:@XP_MSG">top.v(19136)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$5.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4  .......
Finished optimization stage 2 on \top.soc.vocoder.U$4  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:18849:15:18849:21:@W:CL247:@XP_MSG">top.v(18849)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:18849:15:18849:21:@W:CL246:@XP_MSG">top.v(18849)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$4.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$4.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:18594:2:18594:8:@N:CL201:@XP_MSG">top.v(18594)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:18547:15:18547:21:@W:CL247:@XP_MSG">top.v(18547)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$4.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:18262:2:18262:8:@N:CL201:@XP_MSG">top.v(18262)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:18225:15:18225:21:@W:CL246:@XP_MSG">top.v(18225)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$4.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3  .......
Finished optimization stage 2 on \top.soc.vocoder.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:17938:15:17938:21:@W:CL247:@XP_MSG">top.v(17938)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:17938:15:17938:21:@W:CL246:@XP_MSG">top.v(17938)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$3.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$3.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:17683:2:17683:8:@N:CL201:@XP_MSG">top.v(17683)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:17636:15:17636:21:@W:CL247:@XP_MSG">top.v(17636)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$3.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:17351:2:17351:8:@N:CL201:@XP_MSG">top.v(17351)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:17314:15:17314:21:@W:CL246:@XP_MSG">top.v(17314)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$3.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16  .......
Finished optimization stage 2 on \top.soc.vocoder.U$16  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:17027:15:17027:21:@W:CL247:@XP_MSG">top.v(17027)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:17027:15:17027:21:@W:CL246:@XP_MSG">top.v(17027)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$16.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$16.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:16772:2:16772:8:@N:CL201:@XP_MSG">top.v(16772)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:16725:15:16725:21:@W:CL247:@XP_MSG">top.v(16725)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$16.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:16440:2:16440:8:@N:CL201:@XP_MSG">top.v(16440)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:16403:15:16403:21:@W:CL246:@XP_MSG">top.v(16403)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$16.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15  .......
Finished optimization stage 2 on \top.soc.vocoder.U$15  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:16116:15:16116:21:@W:CL247:@XP_MSG">top.v(16116)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:16116:15:16116:21:@W:CL246:@XP_MSG">top.v(16116)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$15.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$15.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:15861:2:15861:8:@N:CL201:@XP_MSG">top.v(15861)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:15814:15:15814:21:@W:CL247:@XP_MSG">top.v(15814)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$15.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:15529:2:15529:8:@N:CL201:@XP_MSG">top.v(15529)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:15492:15:15492:21:@W:CL246:@XP_MSG">top.v(15492)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$15.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14  .......
Finished optimization stage 2 on \top.soc.vocoder.U$14  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:15205:15:15205:21:@W:CL247:@XP_MSG">top.v(15205)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:15205:15:15205:21:@W:CL246:@XP_MSG">top.v(15205)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$14.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$14.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:14950:2:14950:8:@N:CL201:@XP_MSG">top.v(14950)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:14903:15:14903:21:@W:CL247:@XP_MSG">top.v(14903)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$14.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:14618:2:14618:8:@N:CL201:@XP_MSG">top.v(14618)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:14581:15:14581:21:@W:CL246:@XP_MSG">top.v(14581)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$14.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13  .......
Finished optimization stage 2 on \top.soc.vocoder.U$13  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:14294:15:14294:21:@W:CL247:@XP_MSG">top.v(14294)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:14294:15:14294:21:@W:CL246:@XP_MSG">top.v(14294)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$13.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$13.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:14039:2:14039:8:@N:CL201:@XP_MSG">top.v(14039)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:13992:15:13992:21:@W:CL247:@XP_MSG">top.v(13992)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$13.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:13707:2:13707:8:@N:CL201:@XP_MSG">top.v(13707)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:13670:15:13670:21:@W:CL246:@XP_MSG">top.v(13670)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$13.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12  .......
Finished optimization stage 2 on \top.soc.vocoder.U$12  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:13383:15:13383:21:@W:CL247:@XP_MSG">top.v(13383)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:13383:15:13383:21:@W:CL246:@XP_MSG">top.v(13383)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$12.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$12.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:13128:2:13128:8:@N:CL201:@XP_MSG">top.v(13128)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:13081:15:13081:21:@W:CL247:@XP_MSG">top.v(13081)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$12.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:12796:2:12796:8:@N:CL201:@XP_MSG">top.v(12796)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:12759:15:12759:21:@W:CL246:@XP_MSG">top.v(12759)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$12.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11  .......
Finished optimization stage 2 on \top.soc.vocoder.U$11  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:12472:15:12472:21:@W:CL247:@XP_MSG">top.v(12472)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:12472:15:12472:21:@W:CL246:@XP_MSG">top.v(12472)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$11.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$11.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:12217:2:12217:8:@N:CL201:@XP_MSG">top.v(12217)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:12170:15:12170:21:@W:CL247:@XP_MSG">top.v(12170)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$11.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:11885:2:11885:8:@N:CL201:@XP_MSG">top.v(11885)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:11848:15:11848:21:@W:CL246:@XP_MSG">top.v(11848)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$11.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10  .......
Finished optimization stage 2 on \top.soc.vocoder.U$10  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.vga  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:11561:15:11561:21:@W:CL247:@XP_MSG">top.v(11561)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:11561:15:11561:21:@W:CL246:@XP_MSG">top.v(11561)</a><!@TM:1767392778> | Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$10.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$10.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.envelope  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:11306:2:11306:8:@N:CL201:@XP_MSG">top.v(11306)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:11259:15:11259:21:@W:CL247:@XP_MSG">top.v(11259)</a><!@TM:1767392778> | Input port bit 31 of source[31:0] is unused</font>

Finished optimization stage 2 on \top.soc.vocoder.U$10.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.bandpass  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:10974:2:10974:8:@N:CL201:@XP_MSG">top.v(10974)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:10937:15:10937:21:@W:CL246:@XP_MSG">top.v(10937)</a><!@TM:1767392778> | Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.vocoder.U$10.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0  .......
Finished optimization stage 2 on \top.soc.uart0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.tx  .......
Finished optimization stage 2 on \top.soc.uart0.tx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.rx  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:9677:2:9677:8:@N:CL201:@XP_MSG">top.v(9677)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
Finished optimization stage 2 on \top.soc.uart0.rx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge  .......
Finished optimization stage 2 on \top.soc.uart0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge.mux  .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="/build/top.v:9389:2:9389:8:@W:CL138:@XP_MSG">top.v(9389)</a><!@TM:1767392778> | Removing register 'r_shadow__3__data' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:9387:2:9387:8:@W:CL169:@XP_MSG">top.v(9387)</a><!@TM:1767392778> | Pruning unused register r_shadow__3__r_en. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 2 on \top.soc.uart0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge.divisor  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:9204:8:9204:19:@N:CL159:@XP_MSG">top.v(9204)</a><!@TM:1767392778> | Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.uart0.bridge.divisor  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge.divisor.div  .......
Finished optimization stage 2 on \top.soc.uart0.bridge.divisor.div  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0  .......
Finished optimization stage 2 on \top.soc.timer0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$2  .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/build/top.v:8931:14:8931:26:@W:CL247:@XP_MSG">top.v(8931)</a><!@TM:1767392778> | Input port bit 0 of port$4523$0[1:0] is unused</font>

@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:8919:14:8919:25:@N:CL159:@XP_MSG">top.v(8919)</a><!@TM:1767392778> | Input bus__w_data is unused.
Finished optimization stage 2 on \top.soc.timer0.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$1  .......
Finished optimization stage 2 on \top.soc.timer0.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$1.mux  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:8813:2:8813:8:@N:CL189:@XP_MSG">top.v(8813)</a><!@TM:1767392778> | Register bit r_shadow__0__data[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:8813:2:8813:8:@N:CL189:@XP_MSG">top.v(8813)</a><!@TM:1767392778> | Register bit r_shadow__0__data[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:8813:2:8813:8:@N:CL189:@XP_MSG">top.v(8813)</a><!@TM:1767392778> | Register bit r_shadow__0__data[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:8813:2:8813:8:@N:CL189:@XP_MSG">top.v(8813)</a><!@TM:1767392778> | Register bit r_shadow__0__data[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:8813:2:8813:8:@N:CL189:@XP_MSG">top.v(8813)</a><!@TM:1767392778> | Register bit r_shadow__0__data[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:8813:2:8813:8:@N:CL189:@XP_MSG">top.v(8813)</a><!@TM:1767392778> | Register bit r_shadow__0__data[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:8813:2:8813:8:@N:CL189:@XP_MSG">top.v(8813)</a><!@TM:1767392778> | Register bit r_shadow__0__data[7] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/build/top.v:8813:2:8813:8:@W:CL279:@XP_MSG">top.v(8813)</a><!@TM:1767392778> | Pruning register bits 7 to 1 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:8781:14:8781:25:@W:CL246:@XP_MSG">top.v(8781)</a><!@TM:1767392778> | Input port bits 7 to 1 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.timer0.U$1.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$1.monitor  .......
Finished optimization stage 2 on \top.soc.timer0.U$1.monitor  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0  .......
Finished optimization stage 2 on \top.soc.timer0.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.reload  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:8580:8:8580:19:@N:CL159:@XP_MSG">top.v(8580)</a><!@TM:1767392778> | Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.timer0.U$0.reload  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.reload.value  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.reload.value  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.mux  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.mode  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:8128:8:8128:19:@N:CL159:@XP_MSG">top.v(8128)</a><!@TM:1767392778> | Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.timer0.U$0.mode  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.mode.periodic  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.mode.periodic  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.enable  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:8067:8:8067:19:@N:CL159:@XP_MSG">top.v(8067)</a><!@TM:1767392778> | Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.timer0.U$0.enable  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.enable.enable  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.enable.enable  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0_phy  .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/build/top.v:7534:2:7534:8:@N:CL201:@XP_MSG">top.v(7534)</a><!@TM:1767392778> | Trying to extract state machine for register fsm_state.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:7482:15:7482:26:@W:CL246:@XP_MSG">top.v(7482)</a><!@TM:1767392778> | Input port bits 49 to 43 of port$707$0[49:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:7480:8:7480:20:@N:CL159:@XP_MSG">top.v(7480)</a><!@TM:1767392778> | Input port$2873$0 is unused.
Finished optimization stage 2 on \top.soc.spi0_phy  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0_phy.clkgen  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:7766:2:7766:8:@N:CL189:@XP_MSG">top.v(7766)</a><!@TM:1767392778> | Register bit cnt is always 0.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/build/top.v:7768:2:7768:8:@W:CL177:@XP_MSG">top.v(7768)</a><!@TM:1767392778> | Sharing sequential element clk and merging posedge_reg. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 2 on \top.soc.spi0_phy.clkgen  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0  .......
Finished optimization stage 2 on \top.soc.spi0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo.rst_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo.rst_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo.produce_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo.produce_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo.consume_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo.consume_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.cs_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.cs_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge  .......
Finished optimization stage 2 on \top.soc.spi0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:6949:8:6949:19:@N:CL159:@XP_MSG">top.v(6949)</a><!@TM:1767392778> | Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.spi0.bridge.phy  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy.width  .......
Finished optimization stage 2 on \top.soc.spi0.bridge.phy.width  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy.mask  .......
Finished optimization stage 2 on \top.soc.spi0.bridge.phy.mask  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy.length  .......
Finished optimization stage 2 on \top.soc.spi0.bridge.phy.length  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.mux  .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="/build/top.v:6704:2:6704:8:@W:CL138:@XP_MSG">top.v(6704)</a><!@TM:1767392778> | Removing register 'r_shadow__3__data' because it is only assigned 0 or its original value.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:6700:2:6700:8:@N:CL189:@XP_MSG">top.v(6700)</a><!@TM:1767392778> | Register bit r_shadow__2__data[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:6700:2:6700:8:@N:CL189:@XP_MSG">top.v(6700)</a><!@TM:1767392778> | Register bit r_shadow__2__data[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:6700:2:6700:8:@N:CL189:@XP_MSG">top.v(6700)</a><!@TM:1767392778> | Register bit r_shadow__2__data[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:6700:2:6700:8:@N:CL189:@XP_MSG">top.v(6700)</a><!@TM:1767392778> | Register bit r_shadow__2__data[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:6700:2:6700:8:@N:CL189:@XP_MSG">top.v(6700)</a><!@TM:1767392778> | Register bit r_shadow__2__data[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:6700:2:6700:8:@N:CL189:@XP_MSG">top.v(6700)</a><!@TM:1767392778> | Register bit r_shadow__2__data[7] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/build/top.v:6700:2:6700:8:@W:CL279:@XP_MSG">top.v(6700)</a><!@TM:1767392778> | Pruning register bits 7 to 2 of r_shadow__2__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/build/top.v:6702:2:6702:8:@W:CL169:@XP_MSG">top.v(6702)</a><!@TM:1767392778> | Pruning unused register r_shadow__3__r_en. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 2 on \top.soc.spi0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram  .......
Finished optimization stage 2 on \top.soc.mainram  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$3  .......
Finished optimization stage 2 on \top.soc.mainram.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$2  .......
Finished optimization stage 2 on \top.soc.mainram.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$1  .......
Finished optimization stage 2 on \top.soc.mainram.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$0  .......
Finished optimization stage 2 on \top.soc.mainram.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on SP512K .......
Finished optimization stage 2 on SP512K (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:4923:2:4923:8:@N:CL189:@XP_MSG">top.v(4923)</a><!@TM:1767392778> | Register bit pin_0_i_sync_ff_0 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:4925:2:4925:8:@N:CL189:@XP_MSG">top.v(4925)</a><!@TM:1767392778> | Register bit r_data is always 0.
Finished optimization stage 2 on \top.soc.led0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge  .......
Finished optimization stage 2 on \top.soc.led0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.mux  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:5361:2:5361:8:@N:CL189:@XP_MSG">top.v(5361)</a><!@TM:1767392778> | Register bit r_shadow__0__data[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:5361:2:5361:8:@N:CL189:@XP_MSG">top.v(5361)</a><!@TM:1767392778> | Register bit r_shadow__0__data[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:5361:2:5361:8:@N:CL189:@XP_MSG">top.v(5361)</a><!@TM:1767392778> | Register bit r_shadow__0__data[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:5361:2:5361:8:@N:CL189:@XP_MSG">top.v(5361)</a><!@TM:1767392778> | Register bit r_shadow__0__data[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:5361:2:5361:8:@N:CL189:@XP_MSG">top.v(5361)</a><!@TM:1767392778> | Register bit r_shadow__0__data[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:5361:2:5361:8:@N:CL189:@XP_MSG">top.v(5361)</a><!@TM:1767392778> | Register bit r_shadow__0__data[7] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/build/top.v:5361:2:5361:8:@W:CL279:@XP_MSG">top.v(5361)</a><!@TM:1767392778> | Pruning register bits 7 to 2 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:5313:14:5313:25:@W:CL246:@XP_MSG">top.v(5313)</a><!@TM:1767392778> | Input port bits 7 to 2 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.led0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Output  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:5228:8:5228:19:@N:CL159:@XP_MSG">top.v(5228)</a><!@TM:1767392778> | Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.led0.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Output.pin__0  .......
Finished optimization stage 2 on \top.soc.led0.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Mode  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:5150:8:5150:19:@N:CL159:@XP_MSG">top.v(5150)</a><!@TM:1767392778> | Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.led0.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Mode.pin__0  .......
Finished optimization stage 2 on \top.soc.led0.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.interrupt_controller  .......
Finished optimization stage 2 on \top.soc.interrupt_controller  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.i2s_tx  .......
Finished optimization stage 2 on \top.soc.i2s_tx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.i2s_rx  .......
Finished optimization stage 2 on \top.soc.i2s_rx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.i2c0  .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:4487:14:4487:26:@W:CL246:@XP_MSG">top.v(4487)</a><!@TM:1767392778> | Input port bits 7 to 6 of lmmi__offset[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.i2c0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on I2CFIFO .......
Finished optimization stage 2 on I2CFIFO (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:3674:2:3674:8:@N:CL189:@XP_MSG">top.v(3674)</a><!@TM:1767392778> | Register bit pin_0_i_sync_ff_0 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:3678:2:3678:8:@N:CL189:@XP_MSG">top.v(3678)</a><!@TM:1767392778> | Register bit pin_1_i_sync_ff_0 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:3676:2:3676:8:@N:CL189:@XP_MSG">top.v(3676)</a><!@TM:1767392778> | Register bit r_data is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:3680:2:3680:8:@N:CL189:@XP_MSG">top.v(3680)</a><!@TM:1767392778> | Register bit r_data$23 is always 0.
Finished optimization stage 2 on \top.soc.gpo1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.mux  .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:4362:2:4362:8:@N:CL189:@XP_MSG">top.v(4362)</a><!@TM:1767392778> | Register bit r_shadow__0__data[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:4362:2:4362:8:@N:CL189:@XP_MSG">top.v(4362)</a><!@TM:1767392778> | Register bit r_shadow__0__data[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:4362:2:4362:8:@N:CL189:@XP_MSG">top.v(4362)</a><!@TM:1767392778> | Register bit r_shadow__0__data[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/build/top.v:4362:2:4362:8:@N:CL189:@XP_MSG">top.v(4362)</a><!@TM:1767392778> | Register bit r_shadow__0__data[7] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/build/top.v:4362:2:4362:8:@W:CL279:@XP_MSG">top.v(4362)</a><!@TM:1767392778> | Pruning register bits 7 to 4 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:4314:14:4314:25:@W:CL246:@XP_MSG">top.v(4314)</a><!@TM:1767392778> | Input port bits 7 to 4 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on \top.soc.gpo1.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Output  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:4174:8:4174:19:@N:CL159:@XP_MSG">top.v(4174)</a><!@TM:1767392778> | Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.gpo1.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__1  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__0  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Mode  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:4031:8:4031:19:@N:CL159:@XP_MSG">top.v(4031)</a><!@TM:1767392778> | Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.gpo1.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__1  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__0  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Input  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:3983:8:3983:19:@N:CL159:@XP_MSG">top.v(3983)</a><!@TM:1767392778> | Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.gpo1.bridge.Input  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.envelope_csr  .......
Finished optimization stage 2 on \top.soc.envelope_csr  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.envelope_csr.bridge  .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:2831:8:2831:18:@N:CL159:@XP_MSG">top.v(2831)</a><!@TM:1767392778> | Input bus__w_stb is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:2828:14:2828:25:@N:CL159:@XP_MSG">top.v(2828)</a><!@TM:1767392778> | Input bus__w_data is unused.
Finished optimization stage 2 on \top.soc.envelope_csr.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.envelope_csr.bridge.mux  .......
Finished optimization stage 2 on \top.soc.envelope_csr.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.csr_decoder  .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/top.v:2119:15:2119:25:@W:CL246:@XP_MSG">top.v(2119)</a><!@TM:1767392778> | Input port bits 1 to 0 of port$30$0[25:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:2097:14:2097:25:@N:CL159:@XP_MSG">top.v(2097)</a><!@TM:1767392778> | Input bus__w_data is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/top.v:2121:14:2121:26:@N:CL159:@XP_MSG">top.v(2121)</a><!@TM:1767392778> | Input port$4523$0 is unused.
Finished optimization stage 2 on \top.soc.csr_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.cpu  .......
Finished optimization stage 2 on \top.soc.cpu  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on VexRiscv .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@W:CL260:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392778> | Pruning register bit 1 of CsrPlugin_mstatus_MPP[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL260:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning register bit 1 of _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:CL260:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392778> | Pruning register bit 1 of decode_to_execute_INSTRUCTION[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:69:22:69:67:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(69)</a><!@TM:1767392778> | *Input IBusCachedPlugin_cache_io_cpu_fetch_isRemoved to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:676:22:676:67:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(676)</a><!@TM:1767392778> | *Input IBusCachedPlugin_mmuBus_rsp_bypassTranslation to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:71:22:71:66:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(71)</a><!@TM:1767392778> | *Input IBusCachedPlugin_cache_io_cpu_decode_isValid to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:72:22:72:66:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(72)</a><!@TM:1767392778> | *Input IBusCachedPlugin_cache_io_cpu_decode_isStuck to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:73:22:73:61:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(73)</a><!@TM:1767392778> | *Input IBusCachedPlugin_cache_io_cpu_decode_pc[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:704:22:704:67:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(704)</a><!@TM:1767392778> | *Input DBusCachedPlugin_mmuBus_rsp_bypassTranslation to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:87:22:87:59:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(87)</a><!@TM:1767392778> | *Input dataCache_1_io_cpu_writeBack_fence_SW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:88:22:88:59:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(88)</a><!@TM:1767392778> | *Input dataCache_1_io_cpu_writeBack_fence_SR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:89:22:89:59:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(89)</a><!@TM:1767392778> | *Input dataCache_1_io_cpu_writeBack_fence_SO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:90:22:90:59:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(90)</a><!@TM:1767392778> | *Input dataCache_1_io_cpu_writeBack_fence_SI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:91:22:91:59:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(91)</a><!@TM:1767392778> | *Input dataCache_1_io_cpu_writeBack_fence_PW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:92:22:92:59:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(92)</a><!@TM:1767392778> | *Input dataCache_1_io_cpu_writeBack_fence_PR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:93:22:93:59:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(93)</a><!@TM:1767392778> | *Input dataCache_1_io_cpu_writeBack_fence_PO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:94:22:94:59:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(94)</a><!@TM:1767392778> | *Input dataCache_1_io_cpu_writeBack_fence_PI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:95:22:95:59:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(95)</a><!@TM:1767392778> | *Input dataCache_1_io_cpu_writeBack_fence_FM[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/build/vexriscv_imac+dcache.v:689:22:689:43:@W:CL156:@XP_MSG">vexriscv_imac+dcache.v(689)</a><!@TM:1767392778> | *Input dBus_rsp_payload_last to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:20:23:20:39:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(20)</a><!@TM:1767392778> | Input iBusWishbone_ERR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:31:23:31:39:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(31)</a><!@TM:1767392778> | Input dBusWishbone_ERR is unused.
Finished optimization stage 2 on VexRiscv (CPU Time 0h:00m:03s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on DataCache .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@W:CL138:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392778> | Removing register 'stageB_wayInvalidate' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/vexriscv_imac+dcache.v:5878:23:5878:45:@W:CL246:@XP_MSG">vexriscv_imac+dcache.v(5878)</a><!@TM:1767392778> | Input port bits 31 to 12 of io_cpu_execute_address[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/vexriscv_imac+dcache.v:5891:23:5891:44:@W:CL246:@XP_MSG">vexriscv_imac+dcache.v(5891)</a><!@TM:1767392778> | Input port bits 31 to 12 of io_cpu_memory_address[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5886:23:5886:59:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5886)</a><!@TM:1767392778> | Input io_cpu_execute_args_totalyConsistent is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5897:23:5897:56:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5897)</a><!@TM:1767392778> | Input io_cpu_memory_mmuRsp_allowExecute is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5900:23:5900:61:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5900)</a><!@TM:1767392778> | Input io_cpu_memory_mmuRsp_bypassTranslation is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5904:23:5904:46:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5904)</a><!@TM:1767392778> | Input io_cpu_writeBack_isUser is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5909:23:5909:47:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5909)</a><!@TM:1767392778> | Input io_cpu_writeBack_address is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5914:23:5914:48:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5914)</a><!@TM:1767392778> | Input io_cpu_writeBack_fence_SW is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5915:23:5915:48:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5915)</a><!@TM:1767392778> | Input io_cpu_writeBack_fence_SR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5916:23:5916:48:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5916)</a><!@TM:1767392778> | Input io_cpu_writeBack_fence_SO is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5917:23:5917:48:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5917)</a><!@TM:1767392778> | Input io_cpu_writeBack_fence_SI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5918:23:5918:48:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5918)</a><!@TM:1767392778> | Input io_cpu_writeBack_fence_PW is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5919:23:5919:48:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5919)</a><!@TM:1767392778> | Input io_cpu_writeBack_fence_PR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5920:23:5920:48:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5920)</a><!@TM:1767392778> | Input io_cpu_writeBack_fence_PO is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5921:23:5921:48:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5921)</a><!@TM:1767392778> | Input io_cpu_writeBack_fence_PI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5922:23:5922:48:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5922)</a><!@TM:1767392778> | Input io_cpu_writeBack_fence_FM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:5940:23:5940:46:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(5940)</a><!@TM:1767392778> | Input io_mem_rsp_payload_last is unused.
Finished optimization stage 2 on DataCache (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on InstructionCache .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/vexriscv_imac+dcache.v:6864:23:6864:41:@W:CL246:@XP_MSG">vexriscv_imac+dcache.v(6864)</a><!@TM:1767392778> | Input port bits 31 to 12 of io_cpu_prefetch_pc[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/build/vexriscv_imac+dcache.v:6864:23:6864:41:@W:CL246:@XP_MSG">vexriscv_imac+dcache.v(6864)</a><!@TM:1767392778> | Input port bits 1 to 0 of io_cpu_prefetch_pc[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6862:23:6862:46:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6862)</a><!@TM:1767392778> | Input io_cpu_prefetch_isValid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6867:23:6867:45:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6867)</a><!@TM:1767392778> | Input io_cpu_fetch_isRemoved is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6868:23:6868:38:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6868)</a><!@TM:1767392778> | Input io_cpu_fetch_pc is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6871:23:6871:53:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6871)</a><!@TM:1767392778> | Input io_cpu_fetch_mmuRsp_isIoAccess is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6873:23:6873:52:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6873)</a><!@TM:1767392778> | Input io_cpu_fetch_mmuRsp_allowRead is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6874:23:6874:53:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6874)</a><!@TM:1767392778> | Input io_cpu_fetch_mmuRsp_allowWrite is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6878:23:6878:60:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6878)</a><!@TM:1767392778> | Input io_cpu_fetch_mmuRsp_bypassTranslation is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6884:23:6884:42:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6884)</a><!@TM:1767392778> | Input io_cpu_fetch_isUser is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6885:23:6885:44:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6885)</a><!@TM:1767392778> | Input io_cpu_decode_isValid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6886:23:6886:44:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6886)</a><!@TM:1767392778> | Input io_cpu_decode_isStuck is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/build/vexriscv_imac+dcache.v:6887:23:6887:39:@N:CL159:@XP_MSG">vexriscv_imac+dcache.v(6887)</a><!@TM:1767392778> | Input io_cpu_decode_pc is unused.
Finished optimization stage 2 on InstructionCache (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pll  .......
Finished optimization stage 2 on \top.pll  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__tx  .......
Finished optimization stage 2 on \top.pin_uart_0__tx  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__tx.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__tx.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__tx.buf.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__tx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__rx  .......
Finished optimization stage 2 on \top.pin_uart_0__rx  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__rx.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__rx.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__rx.buf.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__rx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__cs  .......
Finished optimization stage 2 on \top.pin_spi_0__cs  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__cs.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__cs.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__cs.buf.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__cs.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__copi  .......
Finished optimization stage 2 on \top.pin_spi_0__copi  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__copi.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__copi.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__copi.buf.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__copi.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__clk  .......
Finished optimization stage 2 on \top.pin_spi_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__clk.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__clk.buf.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_pwr_en_0  .......
Finished optimization stage 2 on \top.pin_pwr_en_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_pwr_en_0.buf  .......
Finished optimization stage 2 on \top.pin_pwr_en_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_pwr_en_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_pwr_en_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__lrclk  .......
Finished optimization stage 2 on \top.pin_mic_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__lrclk.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__lrclk.buf.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__data  .......
Finished optimization stage 2 on \top.pin_mic_0__data  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__data.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__data.buf.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__clk  .......
Finished optimization stage 2 on \top.pin_mic_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__clk.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__clk.buf.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_led_0  .......
Finished optimization stage 2 on \top.pin_led_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_led_0.buf  .......
Finished optimization stage 2 on \top.pin_led_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_led_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_led_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__sda  .......
Finished optimization stage 2 on \top.pin_i2c_0__sda  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__sda.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__sda.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__sda.buf.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__sda.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__scl  .......
Finished optimization stage 2 on \top.pin_i2c_0__scl  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__scl.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__scl.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__scl.buf.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__scl.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on BB .......
Finished optimization stage 2 on BB (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_dc_0  .......
Finished optimization stage 2 on \top.pin_dc_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_dc_0.buf  .......
Finished optimization stage 2 on \top.pin_dc_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_dc_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_dc_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_clk12_0  .......
Finished optimization stage 2 on \top.pin_clk12_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_clk12_0.buf  .......
Finished optimization stage 2 on \top.pin_clk12_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_clk12_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_clk12_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_btn_pwr_0  .......
Finished optimization stage 2 on \top.pin_btn_pwr_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_btn_pwr_0.buf  .......
Finished optimization stage 2 on \top.pin_btn_pwr_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_btn_pwr_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_btn_pwr_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on IB .......
Finished optimization stage 2 on IB (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_bl_0  .......
Finished optimization stage 2 on \top.pin_bl_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_bl_0.buf  .......
Finished optimization stage 2 on \top.pin_bl_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_bl_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_bl_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__lrclk  .......
Finished optimization stage 2 on \top.pin_amp_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__lrclk.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__lrclk.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__en  .......
Finished optimization stage 2 on \top.pin_amp_0__en  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__en.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__en.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__en.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__en.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__data  .......
Finished optimization stage 2 on \top.pin_amp_0__data  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__data.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__data.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__clk  .......
Finished optimization stage 2 on \top.pin_amp_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__clk.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__clk.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on OBZ .......
Finished optimization stage 2 on OBZ (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/build/impl/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 1088MB peak: 1102MB)


Process completed successfully.
# Fri Jan  2 22:26:17 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475</a>

@N: : <!@TM:1767392778> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 946MB peak: 946MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan  2 22:26:18 2026

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/build/impl/synwork/top_impl_comp.rt.csv:@XP_FILE">top_impl_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 771MB peak: 772MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime

Process completed successfully.
# Fri Jan  2 22:26:18 2026

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1767392769>
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
<a name=compilerReport10></a>Synopsys Synopsys Netlist Linker, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475</a>

@N: : <!@TM:1767392779> | Running in 64-bit mode 
File /build/impl/synwork/top_impl_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 956MB peak: 956MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan  2 22:26:19 2026

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1767392769>
# Fri Jan  2 22:26:20 2026


Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
<a name=mapperReport16></a>Synopsys Lattice Technology Pre-mapping, Version map202409latsp1, Build 075R, Built Jun 12 2025 06:34:23, @6080475</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 997MB peak: 997MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1013MB peak: 1014MB)

Reading constraint file: /home/dev/lscc/radiant/scripts/tcl/flow/radiant_synplify_vars.tcl
Reading constraint file: /build/top.sdc
<font color=#A52A2A>@W:<a href="@W:MT536:@XP_HELP">MT536</a> : <!@TM:1767392783> | Found constraint file with both legacy-style and FPGA timing constraints. </font> 
Linked File:  <a href="/build/impl/top_impl_scck.rpt:@XP_FILE">top_impl_scck.rpt</a>
See clock summary report "/build/impl/top_impl_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1767392783> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1767392783> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1767392783> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1038MB peak: 1039MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1038MB peak: 1039MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1055MB peak: 1055MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1058MB peak: 1058MB)

NConnInternalConnection caching is on
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance r_shadow__1__r_en. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1767392783> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance r_shadow__0__r_en. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00000000" on instance r_shadow__0__data[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00000000" on instance r_shadow__1__data[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_3_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_4_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_5_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_6_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_7_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_8_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_9_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_10_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_11_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_12_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_13_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_0_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_1_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_2_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_3_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_4_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_5_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_6_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_7_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_8_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_9_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_10_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_11_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_12_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_13_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_0_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_1_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_2_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_2_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_3_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_4_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_5_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_6_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_7_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_8_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_9_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_10_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_11_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_12_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_13_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_0_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance ch_1_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$14[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$16[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$18[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$20[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$22[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$24[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$26[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$28[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$30[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$32[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$34[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$36[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance r_data\$12[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00" on instance _storage[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00" on instance _storage[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance _storage. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance _storage. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance element__w_stb. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance element__w_stb\$14. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance r_shadow__0__r_en. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000" on instance w_shadow__0__data[3:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance element__w_stb\$15. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000" on instance r_shadow__0__data[3:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance source__valid. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance lrclk. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance fsm_state. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance shift_reg[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance source__payload[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance sclk_last. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance sdout. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance lrclk. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance sclk_last. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance fsm_state. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0000000000000000" on instance shift_out[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00" on instance _storage[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance _storage. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance element__w_stb. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance element__w_stb\$14. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance r_shadow__0__r_en. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00" on instance w_shadow__0__data[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance element__w_stb\$15. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00" on instance r_shadow__0__data[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance wb_bus__ack. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance element__w_stb\$31. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance r_shadow__2__r_en. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00000000" on instance w_shadow__2__data[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance element__w_stb\$32. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00000000" on instance w_shadow__3__data[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance element__w_stb. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance r_shadow__1__r_en. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00000000" on instance w_shadow__0__data[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "00000000" on instance w_shadow__1__data[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392783> | Applying initial value "0" on instance r_shadow__0__r_en. 

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_premap.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:9675:2:9675:8:@A:FX681:@XP_MSG">top.v(9675)</a><!@TM:1767392783> | Initial value on register timer[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:9855:2:9855:8:@A:FX681:@XP_MSG">top.v(9855)</a><!@TM:1767392783> | Initial value on register timer[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:BN132:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392783> | Removing sequential instance soc.cpu.vexriscv.decode_to_execute_IS_RS2_SIGNED because it is equivalent to instance soc.cpu.vexriscv.decode_to_execute_IS_RS1_SIGNED. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1113MB peak: 1113MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1113MB peak: 1113MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392783> | Tristate driver io_cpu_decode_data_1 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_1 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392783> | Tristate driver io_cpu_decode_data_2 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_2 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392783> | Tristate driver io_cpu_decode_data_3 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_3 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392783> | Tristate driver io_cpu_decode_data_4 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_4 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392783> | Tristate driver io_cpu_decode_data_5 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_5 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392783> | Tristate driver io_cpu_decode_data_6 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_6 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392783> | Tristate driver io_cpu_decode_data_7 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_7 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392783> | Tristate driver io_cpu_decode_data_8 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_8 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392783> | Tristate driver io_cpu_decode_data_9 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_9 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392783> | Tristate driver io_cpu_decode_data_10 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_10 (in view: work.InstructionCache(verilog)) has its enable tied to GND.

Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1113MB peak: 1113MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1113MB peak: 1113MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:BN362:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392783> | Removing sequential instance decode_to_execute_MEMORY_FORCE_CONSTISTENCY (in view: work.VexRiscv(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/build/top.v:3909:30:3909:35:@N:BN115:@XP_MSG">top.v(3909)</a><!@TM:1767392783> | Removing instance Input (in view: work.\\top\.soc\.gpo1\.bridge\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/build/top.v:1615:33:1615:53:@N:BN115:@XP_MSG">top.v(1615)</a><!@TM:1767392783> | Removing instance interrupt_controller (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:6706:2:6706:8:@N:BN362:@XP_MSG">top.v(6706)</a><!@TM:1767392783> | Removing sequential instance element__w_stb (in view: work.\\top\.soc\.spi0\.bridge\.mux\ (verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7522:2:7522:8:@N:BN362:@XP_MSG">top.v(7522)</a><!@TM:1767392783> | Removing sequential instance pins__dq__o[1] (in view: work.\\top\.soc\.spi0_phy\ (verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7522:2:7522:8:@N:BN362:@XP_MSG">top.v(7522)</a><!@TM:1767392783> | Removing sequential instance pins__dq__o[2] (in view: work.\\top\.soc\.spi0_phy\ (verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7522:2:7522:8:@N:BN362:@XP_MSG">top.v(7522)</a><!@TM:1767392783> | Removing sequential instance pins__dq__o[3] (in view: work.\\top\.soc\.spi0_phy\ (verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine cycle[4:0] (in view: work.\\top\.soc\.wb_to_csr\ (verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 1119MB peak: 1119MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 1120MB peak: 1120MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1767392783> | Applying syn_allowed_resources blockrams=24 on top level netlist top  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 1120MB peak: 1120MB)

<font color=#A52A2A>@W:<a href="@W:Z241:@XP_HELP">Z241</a> : <a href="/build/top.sdc:1:0:1:1:@W:Z241:@XP_MSG">top.sdc(1)</a><!@TM:1767392783> | Source for clock clk12_clk should be moved to net pin_clk12_0.buf.buf.i connected to driving cell pin pin_clk12_0.buf.buf.buf0.O </font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="/build/top.sdc:2:0:2:1:@W:MT548:@XP_MSG">top.sdc(2)</a><!@TM:1767392783> | Source for clock clk not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="/build/top.sdc:3:0:3:1:@W:MT548:@XP_MSG">top.sdc(3)</a><!@TM:1767392783> | Source for clock fast_clk not found in netlist.</font>


<a name=mapperReport17></a>Clock Summary</a>
******************

          Start                                 Requested     Requested     Clock        Clock                     Clock
Level     Clock                                 Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------
0 -       clk12_0__io                           12.0 MHz      83.333        declared     default_clkgroup          0    
                                                                                                                        
0 -       clk12_clk                             12.0 MHz      83.333        declared     default_clkgroup          0    
                                                                                                                        
0 -       _top_pll_|clk_inferred_clock          200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     8096 
                                                                                                                        
0 -       _top_pll_|fast_clk_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     122  
========================================================================================================================



Clock Load Summary
***********************

                                      Clock     Source                             Clock Pin                      Non-clock Pin     Non-clock Pin                 
Clock                                 Load      Pin                                Seq Example                    Seq Example       Comb Example                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk12_0__io                           0         clk12_0__io(port)                  -                              -                 pin_clk12_0.buf.buf.buf0.I(IB)
                                                                                                                                                                  
clk12_clk                             0         pin_clk12_0.buf.buf.buf0.O(IB)     -                              -                 -                             
                                                                                                                                                                  
_top_pll_|clk_inferred_clock          8096      pll.U\$0.CLKOS(PLL)                btn_last.C                     -                 -                             
                                                                                                                                                                  
_top_pll_|fast_clk_inferred_clock     122       pll.U\$0.CLKOP(PLL)                soc.spi0_phy.sr_cnt[7:0].C     -                 -                             
==================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/build/vexriscv_imac+dcache.v:6966:2:6966:8:@W:MT530:@XP_MSG">vexriscv_imac+dcache.v(6966)</a><!@TM:1767392783> | Found inferred clock _top_pll_|clk_inferred_clock which controls 8096 sequential elements including soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags[20:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/build/top.v:7098:2:7098:8:@W:MT530:@XP_MSG">top.v(7098)</a><!@TM:1767392783> | Found inferred clock _top_pll_|fast_clk_inferred_clock which controls 122 sequential elements including soc.spi0.cs_cdc.stage1. This clock has no specified timing constraint which may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport18></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 7993 clock pin(s) of sequential element(s)
0 instances converted, 7993 sequential instances remain driven by gated/generated clocks

========================================================== Gated/Generated Clocks ===========================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance            Explanation                   
---------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:/build/impl/synwork/top_impl_prem.srm@|S:pll.U\$0.CLKOS@|E:btn_rising@|F:@syn_dgcc_clockid0_103==1@|M:ClockId_0_103 @XP_NAMES_BY_PROP">ClockId_0_103</a>     pll.U\$0.CLKOS      PLL                    7871                   btn_rising                 Clock Optimization not enabled
<a href="@|L:/build/impl/synwork/top_impl_prem.srm@|S:pll.U\$0.CLKOP@|E:soc.spi0.cs_cdc.stage1@|F:@syn_dgcc_clockid0_109==1@|M:ClockId_0_109 @XP_NAMES_BY_PROP">ClockId_0_109</a>     pll.U\$0.CLKOP      PLL                    122                    soc.spi0.cs_cdc.stage1     Clock Optimization not enabled
=============================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1767392783> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 1121MB peak: 1121MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 1121MB peak: 1121MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1767392783> | Found issues with constraints. Please check constraint checker report "/build/impl/top_impl_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 1122MB peak: 1122MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 1034MB peak: 1122MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Jan  2 22:26:23 2026

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1767392769>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1767392769>
# Fri Jan  2 22:26:23 2026


Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
<a name=mapperReport29></a>Synopsys Lattice Technology Mapper, Version map202409latsp1, Build 075R, Built Jun 12 2025 06:34:23, @6080475</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 997MB peak: 997MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1767392890> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1767392890> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1767392890> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1012MB peak: 1014MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1012MB peak: 1014MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1015MB peak: 1015MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1018MB peak: 1018MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1097MB peak: 1097MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392890> | Tristate driver io_cpu_decode_data_1 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_1 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392890> | Tristate driver io_cpu_decode_data_2 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_2 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392890> | Tristate driver io_cpu_decode_data_3 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_3 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392890> | Tristate driver io_cpu_decode_data_4 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_4 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392890> | Tristate driver io_cpu_decode_data_5 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_5 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392890> | Tristate driver io_cpu_decode_data_6 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_6 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392890> | Tristate driver io_cpu_decode_data_7 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_7 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392890> | Tristate driver io_cpu_decode_data_8 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_8 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392890> | Tristate driver io_cpu_decode_data_9 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_9 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/build/vexriscv_imac+dcache.v:6889:23:6889:41:@N:MO111:@XP_MSG">vexriscv_imac+dcache.v(6889)</a><!@TM:1767392890> | Tristate driver io_cpu_decode_data_10 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_10 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:BN132:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Removing sequential instance soc.cpu.vexriscv.iBusWishbone_DAT_MISO_regNext[31:0] because it is equivalent to instance soc.cpu.vexriscv.dBusWishbone_DAT_MISO_regNext[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:7764:2:7764:8:@W:BN132:@XP_MSG">top.v(7764)</a><!@TM:1767392890> | Removing sequential instance soc.spi0_phy.clkgen.sample because it is equivalent to instance soc.spi0_phy.sck. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/build/top.v:24396:11:24396:37:@N:BZ173:@XP_MSG">top.v(24396)</a><!@TM:1767392890> | ROM _0__2[15:2] (in view: work.\\top\.soc\.vocoder\.synth\ (verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/build/top.v:24396:11:24396:37:@N:BZ173:@XP_MSG">top.v(24396)</a><!@TM:1767392890> | ROM _0__2[15:2] (in view: work.\\top\.soc\.vocoder\.synth\ (verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/build/top.v:24396:11:24396:37:@N:MO106:@XP_MSG">top.v(24396)</a><!@TM:1767392890> | Found ROM _0__2[15:2] (in view: work.\\top\.soc\.vocoder\.synth\ (verilog)) with 14 words by 14 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1112MB peak: 1112MB)


Starting area decomp  (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1112MB peak: 1112MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "1" on instance btn_last. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1767392890> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "1" on instance pwr_en_0__o. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance btn_rising. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:7261:2:7261:8:@W:BN132:@XP_MSG">top.v(7261)</a><!@TM:1767392890> | Removing sequential instance soc.spi0.tx_fifo.produce_w_gry[4] because it is equivalent to instance soc.spi0.tx_fifo.produce_w_bin[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:7269:2:7269:8:@W:BN132:@XP_MSG">top.v(7269)</a><!@TM:1767392890> | Removing sequential instance soc.spi0.tx_fifo.consume_r_gry[4] because it is equivalent to instance soc.spi0.tx_fifo.consume_r_bin[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7236:2:7236:8:@N:BN362:@XP_MSG">top.v(7236)</a><!@TM:1767392890> | Removing sequential instance spi0.tx_fifo._0_[49] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7236:2:7236:8:@N:BN362:@XP_MSG">top.v(7236)</a><!@TM:1767392890> | Removing sequential instance spi0.tx_fifo._0_[48] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7236:2:7236:8:@N:BN362:@XP_MSG">top.v(7236)</a><!@TM:1767392890> | Removing sequential instance spi0.tx_fifo._0_[47] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7236:2:7236:8:@N:BN362:@XP_MSG">top.v(7236)</a><!@TM:1767392890> | Removing sequential instance spi0.tx_fifo._0_[46] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7236:2:7236:8:@N:BN362:@XP_MSG">top.v(7236)</a><!@TM:1767392890> | Removing sequential instance spi0.tx_fifo._0_[45] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7236:2:7236:8:@N:BN362:@XP_MSG">top.v(7236)</a><!@TM:1767392890> | Removing sequential instance spi0.tx_fifo._0_[44] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7236:2:7236:8:@N:BN362:@XP_MSG">top.v(7236)</a><!@TM:1767392890> | Removing sequential instance spi0.tx_fifo._0_[43] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.cs_cdc.stage0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.cs_cdc.stage1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "1" on instance spi0.tx_fifo.rst_cdc.stage1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "1" on instance spi0.tx_fifo.rst_cdc.stage0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.fsm_state. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[16]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[17]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[18]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[19]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[20]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[21]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[22]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[23]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[24]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[25]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[26]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[27]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[28]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[29]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[30]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance on_delay[31]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[3]. 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/top.v:7292:17:7292:48:@N:MF179:@XP_MSG">top.v(7292)</a><!@TM:1767392890> | Found 5 by 5 bit equality operator ('==') spi0.tx_fifo.\$24 (in view: work.\\top\.soc\ (verilog))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[17] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[16] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[25] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[24] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[23] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[22] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[21] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[20] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[19] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[18] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[31] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[30] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[29] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[28] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[27] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:1483:2:1483:8:@N:BN362:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Removing sequential instance on_delay[26] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:BN132:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Removing instance soc.cpu.vexriscv.decode_to_execute_INSTRUCTION[12] because it is equivalent to instance soc.cpu.vexriscv.decode_to_execute_ALU_BITWISE_CTRL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/build/vexriscv_imac+dcache.v:1802:2:1802:8:@W:FX107:@XP_MSG">vexriscv_imac+dcache.v(1802)</a><!@TM:1767392890> | RAM RegFilePlugin_regFile_1[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/build/vexriscv_imac+dcache.v:1802:2:1802:8:@W:FX107:@XP_MSG">vexriscv_imac+dcache.v(1802)</a><!@TM:1767392890> | RAM RegFilePlugin_regFile[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/build/vexriscv_imac+dcache.v:6966:2:6966:8:@W:FX107:@XP_MSG">vexriscv_imac+dcache.v(6966)</a><!@TM:1767392890> | RAM IBusCachedPlugin_cache.ways_0_tags[20:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/build/vexriscv_imac+dcache.v:6954:2:6954:8:@W:FX107:@XP_MSG">vexriscv_imac+dcache.v(6954)</a><!@TM:1767392890> | RAM IBusCachedPlugin_cache.banks_0[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[4] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[5] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[6] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[7] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[12] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[13] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[14] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[15] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[16] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[17] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[18] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[19] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[20] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[21] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[22] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[23] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[24] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[25] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[26] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[27] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[28] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[29] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[30] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@W:MO129:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[31] is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:4240:36:4240:65:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(4240)</a><!@TM:1767392890> | Found 32 by 32 bit equality operator ('==') execute_BranchPlugin_eq (in view: work.VexRiscv(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:4220:42:4220:124:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(4220)</a><!@TM:1767392890> | Found 5 by 5 bit equality operator ('==') HazardSimplePlugin_addr1Match (in view: work.VexRiscv(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:4222:40:4222:101:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(4222)</a><!@TM:1767392890> | Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l48 (in view: work.VexRiscv(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:4223:40:4223:101:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(4223)</a><!@TM:1767392890> | Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l51 (in view: work.VexRiscv(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:4227:42:4227:100:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(4227)</a><!@TM:1767392890> | Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l48_1 (in view: work.VexRiscv(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:4228:42:4228:100:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(4228)</a><!@TM:1767392890> | Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l51_1 (in view: work.VexRiscv(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:4232:42:4232:101:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(4232)</a><!@TM:1767392890> | Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l48_2 (in view: work.VexRiscv(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:4233:42:4233:101:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(4233)</a><!@TM:1767392890> | Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l51_2 (in view: work.VexRiscv(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:4219:42:4219:124:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(4219)</a><!@TM:1767392890> | Found 5 by 5 bit equality operator ('==') HazardSimplePlugin_addr0Match (in view: work.VexRiscv(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:7051:77:7051:166:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(7051)</a><!@TM:1767392890> | Found 20 by 20 bit equality operator ('==') IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0 (in view: work.VexRiscv(verilog))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:BN362:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Removing sequential instance IBusCachedPlugin_fetchPc_pcReg[0] (in view: work.VexRiscv(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/build/vexriscv_imac+dcache.v:6144:2:6144:8:@W:FX107:@XP_MSG">vexriscv_imac+dcache.v(6144)</a><!@TM:1767392890> | RAM ways_0_tags[20:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/build/vexriscv_imac+dcache.v:6162:2:6162:8:@W:FX107:@XP_MSG">vexriscv_imac+dcache.v(6162)</a><!@TM:1767392890> | RAM ways_0_data_symbol3[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/build/vexriscv_imac+dcache.v:6162:2:6162:8:@W:FX107:@XP_MSG">vexriscv_imac+dcache.v(6162)</a><!@TM:1767392890> | RAM ways_0_data_symbol2[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/build/vexriscv_imac+dcache.v:6162:2:6162:8:@W:FX107:@XP_MSG">vexriscv_imac+dcache.v(6162)</a><!@TM:1767392890> | RAM ways_0_data_symbol1[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/build/vexriscv_imac+dcache.v:6162:2:6162:8:@W:FX107:@XP_MSG">vexriscv_imac+dcache.v(6162)</a><!@TM:1767392890> | RAM ways_0_data_symbol0[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@N:BN362:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392890> | Removing sequential instance stageB_mmuRsp_physicalAddress[1] (in view: work.DataCache(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@N:BN362:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392890> | Removing sequential instance stageB_mmuRsp_physicalAddress[0] (in view: work.DataCache(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:6400:28:6400:104:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(6400)</a><!@TM:1767392890> | Found 20 by 20 bit equality operator ('==') un2_stageA_wayHits (in view: work.DataCache(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:6395:93:6395:156:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(6395)</a><!@TM:1767392890> | Found 10 by 10 bit equality operator ('==') un5_stage0_dataColisions (in view: work.DataCache(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/build/vexriscv_imac+dcache.v:6403:97:6403:159:@N:MF179:@XP_MSG">vexriscv_imac+dcache.v(6403)</a><!@TM:1767392890> | Found 10 by 10 bit equality operator ('==') un5__zz_stageA_dataColisions (in view: work.DataCache(verilog))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@N:BN362:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392890> | Removing sequential instance stageB_tagsReadRsp_0_error (in view: work.DataCache(verilog)) because it does not drive other instances.
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_3_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_4_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_5_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_6_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_7_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_8_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_9_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_10_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_11_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_12_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_13_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_0_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_1_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_2_valid_sync_ff_0. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_3_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_4_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_5_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_6_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_7_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_8_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_9_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_10_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_11_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_12_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_13_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_0_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_1_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_2_valid_sync_ff_1. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_2_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_3_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_4_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_5_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_6_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_7_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_8_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_9_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_10_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_11_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_12_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_13_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_0_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance ch_1_valid_prev. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance r_shadow__1__r_en. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance r_shadow__0__r_en. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance r_shadow__1__data[7] (in view: work.\\top\.soc\.envelope_csr\.bridge\.mux\ (verilog)) because it does not drive other instances. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance mux.element__w_stb. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance mux.element__w_stb\$14. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance mux.r_shadow__0__r_en. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1767392890> | Applying initial value "0" on instance mux.element__w_stb\$15. 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/build/top.v:4611:2:4611:8:@N:MO231:@XP_MSG">top.v(4611)</a><!@TM:1767392890> | Found counter in view:work.\\top\.soc\.i2s_rx\ (verilog) instance bit_count[4:0] 

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/build/top.v:4770:2:4770:8:@N:MO231:@XP_MSG">top.v(4770)</a><!@TM:1767392890> | Found counter in view:work.\\top\.soc\.i2s_tx\ (verilog) instance bit_count[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/build/top.v:7855:2:7855:8:@N:MO231:@XP_MSG">top.v(7855)</a><!@TM:1767392890> | Found counter in view:work.\\top\.soc\.timer0\ (verilog) instance r_data[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/build/top.v:9673:2:9673:8:@N:MO231:@XP_MSG">top.v(9673)</a><!@TM:1767392890> | Found counter in view:work.\\top\.soc\.uart0\.rx\ (verilog) instance bitno[3:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/build/top.v:9853:2:9853:8:@N:MO231:@XP_MSG">top.v(9853)</a><!@TM:1767392890> | Found counter in view:work.\\top\.soc\.uart0\.tx\ (verilog) instance bitno[3:0] 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:9855:2:9855:8:@A:FX681:@XP_MSG">top.v(9855)</a><!@TM:1767392890> | Initial value on register timer[3] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:9855:2:9855:8:@A:FX681:@XP_MSG">top.v(9855)</a><!@TM:1767392890> | Initial value on register timer[9] is non-zero which can prevent the register from being packed into a block RAM or DSP.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:11296:2:11296:8:@W:BN132:@XP_MSG">top.v(11296)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:12207:2:12207:8:@W:BN132:@XP_MSG">top.v(12207)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:13118:2:13118:8:@W:BN132:@XP_MSG">top.v(13118)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14029:2:14029:8:@W:BN132:@XP_MSG">top.v(14029)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:14940:2:14940:8:@W:BN132:@XP_MSG">top.v(14940)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:15851:2:15851:8:@W:BN132:@XP_MSG">top.v(15851)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:16762:2:16762:8:@W:BN132:@XP_MSG">top.v(16762)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:17673:2:17673:8:@W:BN132:@XP_MSG">top.v(17673)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:18584:2:18584:8:@W:BN132:@XP_MSG">top.v(18584)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:18584:2:18584:8:@W:BN132:@XP_MSG">top.v(18584)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:18584:2:18584:8:@W:BN132:@XP_MSG">top.v(18584)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:18584:2:18584:8:@W:BN132:@XP_MSG">top.v(18584)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:18584:2:18584:8:@W:BN132:@XP_MSG">top.v(18584)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:18584:2:18584:8:@W:BN132:@XP_MSG">top.v(18584)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/build/top.v:18584:2:18584:8:@W:BN132:@XP_MSG">top.v(18584)</a><!@TM:1767392890> | Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[31] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[30] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[29] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[28] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[27] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[26] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[25] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[24] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[23] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[22] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[21] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[20] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[19] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[18] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[17] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance _1_[16] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][31] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][30] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][29] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][28] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][27] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][26] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][25] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][24] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][23] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][22] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][21] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][20] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][19] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][18] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][17] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][16] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][0] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][7] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][6] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][5] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][4] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][3] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][2] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][1] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][15] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][14] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][13] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][12] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][11] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][10] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][9] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24754:2:24754:8:@N:BN362:@XP_MSG">top.v(24754)</a><!@TM:1767392890> | Removing sequential instance mem\[0\][8] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.

Finished area decomp  (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 1143MB peak: 1143MB)


Starting factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 1147MB peak: 1147MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:24766:2:24766:8:@N:BN362:@XP_MSG">top.v(24766)</a><!@TM:1767392890> | Removing sequential instance synth.ram._1_[15] (in view: work.\\top\.soc\.vocoder\ (verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 1206MB peak: 1206MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 1255MB peak: 1255MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/build/top.v:7267:2:7267:8:@N:BN362:@XP_MSG">top.v(7267)</a><!@TM:1767392890> | Removing sequential instance soc.spi0.tx_fifo.consume_r_bin[3:0] (in view: ScratchLib.cell1319(netlist)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:9855:2:9855:8:@A:FX681:@XP_MSG">top.v(9855)</a><!@TM:1767392890> | Initial value on register soc.uart0.tx.timer[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.uart0.bridge.divisor.div._storage[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0[3] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0[2] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0_0[3] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0_0[2] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U12.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U12.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y[6] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y[5] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[4] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y[3] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[2] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[6] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[5] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0_0[4] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[3] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0_0[2] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y[6] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0[6] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[10] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[9] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[8] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[7] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[6] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[5] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[4] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[3] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[2] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[10] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[9] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[8] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[7] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[6] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[5] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[4] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[3] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[2] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[10] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[9] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[8] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[7] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[6] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[5] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[4] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[3] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[2] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[10] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0_0[9] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[8] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[7] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[6] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[5] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[4] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[3] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[2] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0_1[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2[3] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2[2] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2_0[3] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2_0[2] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2_0[1] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.i2s_tx.clk_div_0_1[2] (of type dff). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.i2s_tx.clk_div_0_0[2] (of type dff). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U6.bandpass.acc_round_0[14] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[30] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[29] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[28] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[27] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[26] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[25] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[24] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[23] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[22] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[21] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[20] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[19] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[18] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[17] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[16] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[15] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[14] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[13] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[12] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[11] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[10] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[9] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[8] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[7] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[6] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[5] (of type dffe). Initial value must be either 0 or 1.</font> 
<font color=#A52A2A>@W:<a href="@W:FX471:@XP_HELP">FX471</a> : <!@TM:1767392890> | User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[4] (of type dffe). Initial value must be either 0 or 1.</font> 

Only the first 100 messages of id 'FX471' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id FX471' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX471} -count unlimited' in the Tcl shell.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$14.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$16.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.synth.prev_phase[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.synth.prev_phase_1[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.mux.acc_0[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:24455:2:24455:8:@A:FX681:@XP_MSG">top.v(24455)</a><!@TM:1767392890> | Initial value on register soc.vocoder.synth.idx[13:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:24455:2:24455:8:@A:FX681:@XP_MSG">top.v(24455)</a><!@TM:1767392890> | Initial value on register soc.vocoder.synth.idx_1[13:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.spi0_phy.sr_cnt_0_0[7:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$12.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$13.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$15.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$4.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$5.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$6.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$8.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.mux.cur_sample_0[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:7267:2:7267:8:@A:FX681:@XP_MSG">top.v(7267)</a><!@TM:1767392890> | Initial value on register soc.spi0.tx_fifo.consume_r_bin_mod[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$10.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$10.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$11.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$11.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$12.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$13.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$14.bandpass.acc_round_0_mod[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$15.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$16.bandpass.acc_round_mod_2[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$3.bandpass.acc_round_mod_2[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$3.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$4.bandpass.acc_round_mod_0[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$5.bandpass.acc_round_0_mod[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$6.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$7.bandpass.acc_round_mod_2[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$7.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$8.bandpass.acc_round_mod_1[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$9.bandpass.acc_round_mod_2[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <!@TM:1767392890> | Initial value on register soc.vocoder.U\$9.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:7259:2:7259:8:@A:FX681:@XP_MSG">top.v(7259)</a><!@TM:1767392890> | Initial value on register soc.spi0.tx_fifo.produce_w_bin_0[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:7259:2:7259:8:@A:FX681:@XP_MSG">top.v(7259)</a><!@TM:1767392890> | Initial value on register soc.spi0.tx_fifo.produce_w_bin[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:1483:2:1483:8:@A:FX681:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Initial value on register soc.on_delay_0[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/build/top.v:1483:2:1483:8:@A:FX681:@XP_MSG">top.v(1483)</a><!@TM:1767392890> | Initial value on register soc.on_delay[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_2[3] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_2[2] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_2[1] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_2[0] (in view: work.top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[12] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[11] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[10] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[9] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[8] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[7] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[6] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[5] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[4] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[3] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[0] (in view: work.top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[12] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[11] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[10] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[9] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[8] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[7] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1767392890> | Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[6] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances. 

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:03s; Memory used current: 2188MB peak: 2190MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:01m:09s; Memory used current: 2188MB peak: 2190MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:10s; Memory used current: 2188MB peak: 2190MB)

@N:<a href="@N:FX211:@XP_HELP">FX211</a> : <!@TM:1767392890> | Packed ROM soc.vocoder.synth.ram._1__cnst_0[31:17] (7 input, 15 output) to Block SelectRAM  
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="/build/top.v:7231:2:7231:8:@N:FO126:@XP_MSG">top.v(7231)</a><!@TM:1767392890> | Generating RAM soc.spi0.tx_fifo.storage[49:0]
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="/build/top.v:24417:2:24417:8:@N:FO126:@XP_MSG">top.v(24417)</a><!@TM:1767392890> | Generating RAM soc.vocoder.synth.phase_offset_mem[15:0]
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/build/top.v:7231:2:7231:8:@W:BN114:@XP_MSG">top.v(7231)</a><!@TM:1767392890> | Removing instance soc.spi0.tx_fifo.storage_ram_11 (in view: work.top(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/build/top.v:7231:2:7231:8:@W:BN114:@XP_MSG">top.v(7231)</a><!@TM:1767392890> | Removing instance soc.spi0.tx_fifo.storage_ram_10 (in view: work.top(verilog)) because it does not drive other instances.</font>

Finished preparing to map (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:18s; Memory used current: 2188MB peak: 2190MB)


Finished technology mapping (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:22s; Memory used current: 2188MB peak: 2190MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:23s		    -3.82ns		10803 /      8027
   2		0h:01m:23s		    -3.82ns		10690 /      8027
   3		0h:01m:23s		    -3.66ns		10692 /      8027
   4		0h:01m:23s		    -3.66ns		10693 /      8027
   5		0h:01m:23s		    -3.66ns		10694 /      8027
   6		0h:01m:24s		    -3.66ns		10695 /      8027
   7		0h:01m:24s		    -3.66ns		10696 /      8027
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[13] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[12] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[14] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[17] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[15] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[16] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[21] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[20] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[18] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[19] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[22] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[23] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[25] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[24] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[27] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[26] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[28] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[29] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:6703:2:6703:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(6703)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.dataCache_1.stageB_request_isAmo (in view: work.top(verilog)) with 39 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.execute_CsrPlugin_csr_835 (in view: work.top(verilog)) with 66 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.decode_to_execute_INSTRUCTION_0_1[31] (in view: work.top(verilog)) with 72 loads 2 times to improve timing.
Timing driven replication report
Added 24 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   8		0h:01m:28s		    -3.55ns		10704 /      8051
   9		0h:01m:29s		    -3.51ns		10711 /      8051
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.execute_CsrPlugin_csr_833 (in view: work.top(verilog)) with 67 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.toplevel_dataCache_1_io_mem_cmd_rValidN (in view: work.top(verilog)) with 146 loads 2 times to improve timing.
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.decode_to_execute_INSTRUCTION[20] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.decode_to_execute_INSTRUCTION_mod[0] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5151:2:5151:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5151)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.execute_arbitration_isValid (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[1] (in view: work.top(verilog)) with 25 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4] (in view: work.top(verilog)) with 17 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3] (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/build/vexriscv_imac+dcache.v:5456:2:5456:8:@N:FX271:@XP_MSG">vexriscv_imac+dcache.v(5456)</a><!@TM:1767392890> | Replicating instance soc.cpu.vexriscv.execute_CsrPlugin_csr_3008 (in view: work.top(verilog)) with 34 loads 1 time to improve timing.
Added 9 Registers via timing driven replication
Added 4 LUTs via timing driven replication

  10		0h:01m:32s		    -2.62ns		10809 /      8064
  11		0h:01m:32s		    -2.63ns		10813 /      8064
  12		0h:01m:32s		    -2.86ns		10820 /      8064
Net buffering Report for view:work.top(verilog):
Added 0 Buffers
Added 0 Registers via replication
Added 1 LUTs via replication


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:33s; Memory used current: 2189MB peak: 2190MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1767392890> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:39s; Memory used current: 2189MB peak: 2190MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 2189MB peak: 2190MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 2189MB peak: 2190MB)


Start Writing Netlists (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 2189MB peak: 2190MB)

Writing Analyst data base /build/impl/synwork/top_impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:42s; CPU Time elapsed 0h:01m:42s; Memory used current: 2189MB peak: 2190MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:44s; Memory used current: 2189MB peak: 2190MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1767392890> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1767392890> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:45s; Memory used current: 2189MB peak: 2190MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:45s; Memory used current: 2189MB peak: 2190MB)


Start final timing analysis (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:45s; Memory used current: 2189MB peak: 2190MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/build/top.v:1642:4:1642:13:@W:MT246:@XP_MSG">top.v(1642)</a><!@TM:1767392890> | Blackbox MULTIBOOT_0b00000000000000000000000000000000_EN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/build/top.v:4536:4:4536:12:@W:MT246:@XP_MSG">top.v(4536)</a><!@TM:1767392890> | Blackbox I2CFIFO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/build/top.v:1168:4:1168:8:@W:MT246:@XP_MSG">top.v(1168)</a><!@TM:1767392890> | Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1767392890> | Found clock clk12_clk with period 83.33ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1767392890> | Found clock clk12_0__io with period 83.33ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1767392890> | Found inferred clock _top_pll_|clk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll.clk[0].</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1767392890> | Found inferred clock _top_pll_|fast_clk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll.fast_clk[0].</font> 


<a name=timingReport30></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Jan  2 22:28:10 2026
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/dev/lscc/radiant/scripts/tcl/flow/radiant_synplify_vars.tcl
                       /build/top.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1767392890> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1767392890> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary31></a>Performance Summary</a>
*******************


Worst slack in design: -3.007

                                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------
_top_pll_|clk_inferred_clock          200.0 MHz     124.9 MHz     5.000         8.007         -3.007     inferred     Inferred_clkgroup_0_1
_top_pll_|fast_clk_inferred_clock     200.0 MHz     216.4 MHz     5.000         4.620         0.380      inferred     Inferred_clkgroup_0_2
clk12_0__io                           12.0 MHz      NA            83.333        NA            NA         declared     default_clkgroup     
clk12_clk                             12.0 MHz      NA            83.333        NA            NA         declared     default_clkgroup     
System                                200.0 MHz     144.8 MHz     5.000         6.908         -1.908     system       system_clkgroup      
===========================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships32></a>Clock Relationships</a>
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |  5.000       -1.908  |  No paths    -      |  No paths    -      |  No paths    -    
System                             _top_pll_|clk_inferred_clock       |  5.000       -2.254  |  No paths    -      |  No paths    -      |  No paths    -    
System                             _top_pll_|fast_clk_inferred_clock  |  5.000       2.832   |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|clk_inferred_clock       System                             |  5.000       -2.661  |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|clk_inferred_clock       _top_pll_|clk_inferred_clock       |  5.000       -3.007  |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|clk_inferred_clock       _top_pll_|fast_clk_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|fast_clk_inferred_clock  System                             |  5.000       0.605   |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|fast_clk_inferred_clock  _top_pll_|clk_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|fast_clk_inferred_clock  _top_pll_|fast_clk_inferred_clock  |  5.000       0.380   |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo33></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport34></a>Detailed Report for Clock: _top_pll_|clk_inferred_clock</a>
====================================



<a name=startingSlack35></a>Starting Points with Worst Slack</a>
********************************

                                                                                            Starting                                                                                                                        Arrival           
Instance                                                                                    Reference                        Type        Pin     Net                                                                        Time        Slack 
                                                                                            Clock                                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[12]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[12]                                    0.753       -3.007
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[13]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[13]                                    0.753       -3.007
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]              _top_pll_|clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_141[2]                                                         0.943       -2.977
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[14]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[14]                                    0.753       -2.948
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[15]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[15]                                    0.753       -2.948
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[16]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[16]                                    0.753       -2.948
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[17]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[17]                                    0.753       -2.948
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0_fast[4]     _top_pll_|clk_inferred_clock     FD1P3IX     Q       _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0_fast[4]     0.883       -2.917
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_3_rep1          _top_pll_|clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_141_0_rep1                                                     0.883       -2.917
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[18]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[18]                                    0.753       -2.889
==============================================================================================================================================================================================================================================


<a name=endingSlack36></a>Ending Points with Worst Slack</a>
******************************

                                                                                        Starting                                                                                                Required           
Instance                                                                                Reference                        Type        Pin     Net                                                Time         Slack 
                                                                                        Clock                                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]        _top_pll_|clk_inferred_clock     FD1P3IX     D       N_11290                                            4.789        -3.007
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30]                             _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]     4.789        -2.977
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[31]         4.789        -2.977
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[28]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[28]         4.789        -2.918
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[29]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[29]         4.789        -2.918
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[26]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[26]         4.789        -2.859
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[27]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[27]         4.789        -2.859
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_1[30]     _top_pll_|clk_inferred_clock     FD1P3IX     D       N_45692[1]                                         4.789        -2.857
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[24]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[24]         4.789        -2.800
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[25]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[25]         4.789        -2.800
===================================================================================================================================================================================================================



<a name=worstPaths37></a>Worst Path Information</a>
<a href="/build/impl/top_impl.srr:srsf/build/impl/top_impl.srs:fp:329617:337981:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.796
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.007

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[12] / Q
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[12]                                              FD1P3IX     Q        Out     0.753     0.753 r     -         
IBusCachedPlugin_fetchPc_pcReg_fast[12]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4        C        In      0.000     0.753 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4        Z        Out     0.523     1.276 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2        A1       In      0.000     1.276 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2        COUT     Out     0.784     2.060 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        CIN      In      0.000     2.060 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        COUT     Out     0.059     2.119 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        CIN      In      0.000     2.119 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        COUT     Out     0.059     2.178 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        CIN      In      0.000     2.178 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        COUT     Out     0.059     2.237 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        CIN      In      0.000     2.237 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        COUT     Out     0.059     2.296 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        CIN      In      0.000     2.296 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        S1       Out     0.751     3.047 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net         -        -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        C        In      0.000     3.047 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        Z        Out     0.730     3.777 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net         -        -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        C        In      0.000     3.777 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        Z        Out     0.168     3.945 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        C        In      0.000     3.945 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        Z        Out     0.685     4.630 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net         -        -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        B        In      0.000     4.630 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        Z        Out     0.523     5.154 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        D        In      0.000     5.154 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        Z        Out     0.523     5.676 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        C        In      0.000     5.676 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        Z        Out     0.685     6.362 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net         -        -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        C        In      0.000     6.362 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        Z        Out     0.568     6.930 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        A        In      0.000     6.930 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        Z        Out     0.523     7.453 f     -         
N_944                                                                                                 Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        D        In      0.000     7.453 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        Z        Out     0.343     7.796 f     -         
N_11290                                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX     D        In      0.000     7.796 f     -         
===================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.796
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.007

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[13] / Q
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[13]                                              FD1P3IX     Q        Out     0.753     0.753 r     -         
IBusCachedPlugin_fetchPc_pcReg_fast[13]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4        D        In      0.000     0.753 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4        Z        Out     0.523     1.276 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2        A1       In      0.000     1.276 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2        COUT     Out     0.784     2.060 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        CIN      In      0.000     2.060 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        COUT     Out     0.059     2.119 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        CIN      In      0.000     2.119 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        COUT     Out     0.059     2.178 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        CIN      In      0.000     2.178 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        COUT     Out     0.059     2.237 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        CIN      In      0.000     2.237 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        COUT     Out     0.059     2.296 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        CIN      In      0.000     2.296 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        S1       Out     0.751     3.047 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net         -        -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        C        In      0.000     3.047 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        Z        Out     0.730     3.777 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net         -        -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        C        In      0.000     3.777 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        Z        Out     0.168     3.945 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        C        In      0.000     3.945 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        Z        Out     0.685     4.630 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net         -        -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        B        In      0.000     4.630 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        Z        Out     0.523     5.154 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        D        In      0.000     5.154 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        Z        Out     0.523     5.676 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        C        In      0.000     5.676 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        Z        Out     0.685     6.362 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net         -        -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        C        In      0.000     6.362 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        Z        Out     0.568     6.930 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        A        In      0.000     6.930 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        Z        Out     0.523     7.453 f     -         
N_944                                                                                                 Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        D        In      0.000     7.453 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        Z        Out     0.343     7.796 f     -         
N_11290                                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX     D        In      0.000     7.796 f     -         
===================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.977

    Number of logic level(s):                26
    Starting point:                          soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5] / Q
    Ending point:                            soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]                                     FD1P3IX     Q        Out     0.943     0.943 r     -         
dsp_join_kb_141[2]                                                                                                 Net         -        -       -         -           19        
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                            LUT4        B        In      0.000     0.943 r     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                            LUT4        Z        Out     0.523     1.466 r     -         
decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                                                         Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4                                               LUT4        B        In      0.000     1.466 r     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4                                               LUT4        Z        Out     0.523     1.989 f     -         
decodeExceptionPort_valid_1_a2_i_a2_9_4                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9                                                 LUT4        D        In      0.000     1.989 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9                                                 LUT4        Z        Out     0.523     2.512 f     -         
N_4120                                                                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_3                                                  LUT4        C        In      0.000     2.512 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_3                                                  LUT4        Z        Out     0.523     3.035 f     -         
decodeExceptionPort_valid_1_a2_i_0_3                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_8                                                  LUT4        D        In      0.000     3.035 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_8                                                  LUT4        Z        Out     0.523     3.558 f     -         
decodeExceptionPort_valid_1_a2_i_0_8                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_11                                                 LUT4        C        In      0.000     3.558 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_11                                                 LUT4        Z        Out     0.168     3.726 f     -         
decodeExceptionPort_valid_1_a2_i_0_11                                                                              Net         -        -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x              LUT4        B        In      0.000     3.726 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x              LUT4        Z        Out     0.523     4.249 f     -         
CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x                                                      Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x_RNIVGM5I     LUT4        B        In      0.000     4.249 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x_RNIVGM5I     LUT4        Z        Out     0.745     4.994 r     -         
N_42171[0]                                                                                                         Net         -        -       -         -           35        
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                    LUT4        C        In      0.000     4.994 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                    LUT4        Z        Out     0.568     5.561 r     -         
_zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                                                            Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                                  CCU2        C1       In      0.000     5.561 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                                  CCU2        COUT     Out     0.784     6.346 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_0                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                                  CCU2        CIN      In      0.000     6.346 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                                  CCU2        COUT     Out     0.059     6.404 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_2                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                                  CCU2        CIN      In      0.000     6.404 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                                  CCU2        COUT     Out     0.059     6.463 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_4                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                                  CCU2        CIN      In      0.000     6.463 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                                  CCU2        COUT     Out     0.059     6.522 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_6                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                                  CCU2        CIN      In      0.000     6.522 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                                  CCU2        COUT     Out     0.059     6.582 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_8                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                                  CCU2        CIN      In      0.000     6.582 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                                  CCU2        COUT     Out     0.059     6.641 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_10                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                                 CCU2        CIN      In      0.000     6.641 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                                 CCU2        COUT     Out     0.059     6.699 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_12                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                                 CCU2        CIN      In      0.000     6.699 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                                 CCU2        COUT     Out     0.059     6.758 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_14                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                                 CCU2        CIN      In      0.000     6.758 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                                 CCU2        COUT     Out     0.059     6.817 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_16                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                                 CCU2        CIN      In      0.000     6.817 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                                 CCU2        COUT     Out     0.059     6.877 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_18                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                                 CCU2        CIN      In      0.000     6.877 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                                 CCU2        COUT     Out     0.059     6.936 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_20                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                                 CCU2        CIN      In      0.000     6.936 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                                 CCU2        COUT     Out     0.059     6.995 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_22                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                                 CCU2        CIN      In      0.000     6.995 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                                 CCU2        COUT     Out     0.059     7.053 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_24                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                                 CCU2        CIN      In      0.000     7.053 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                                 CCU2        COUT     Out     0.059     7.112 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_26                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                                 CCU2        CIN      In      0.000     7.112 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                                 CCU2        COUT     Out     0.059     7.171 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_28                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                                 CCU2        CIN      In      0.000     7.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                                 CCU2        S1       Out     0.252     7.423 r     -         
IBusCachedPlugin_decodePc_pcReg_7[31]                                                                              Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                                        LUT4        A        In      0.000     7.423 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                                        LUT4        Z        Out     0.343     7.766 r     -         
IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                                                         Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31]                                                            FD1P3IX     D        In      0.000     7.766 r     -         
================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.977

    Number of logic level(s):                26
    Starting point:                          soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5] / Q
    Ending point:                            soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]                                     FD1P3IX     Q        Out     0.943     0.943 r     -         
dsp_join_kb_141[2]                                                                                                 Net         -        -       -         -           19        
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                            LUT4        B        In      0.000     0.943 r     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                            LUT4        Z        Out     0.523     1.466 r     -         
decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                                                         Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4                                               LUT4        B        In      0.000     1.466 r     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4                                               LUT4        Z        Out     0.523     1.989 f     -         
decodeExceptionPort_valid_1_a2_i_a2_9_4                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9                                                 LUT4        D        In      0.000     1.989 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9                                                 LUT4        Z        Out     0.523     2.512 f     -         
N_4120                                                                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_3                                                  LUT4        C        In      0.000     2.512 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_3                                                  LUT4        Z        Out     0.523     3.035 f     -         
decodeExceptionPort_valid_1_a2_i_0_3                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_8                                                  LUT4        D        In      0.000     3.035 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_8                                                  LUT4        Z        Out     0.523     3.558 f     -         
decodeExceptionPort_valid_1_a2_i_0_8                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_11                                                 LUT4        C        In      0.000     3.558 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_11                                                 LUT4        Z        Out     0.168     3.726 f     -         
decodeExceptionPort_valid_1_a2_i_0_11                                                                              Net         -        -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x              LUT4        B        In      0.000     3.726 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x              LUT4        Z        Out     0.523     4.249 f     -         
CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x                                                      Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x_RNIVGM5I     LUT4        B        In      0.000     4.249 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x_RNIVGM5I     LUT4        Z        Out     0.745     4.994 r     -         
N_42171[0]                                                                                                         Net         -        -       -         -           35        
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                    LUT4        C        In      0.000     4.994 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                    LUT4        Z        Out     0.568     5.561 r     -         
_zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                                                            Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                                  CCU2        C1       In      0.000     5.561 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                                  CCU2        COUT     Out     0.784     6.346 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_0                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                                  CCU2        CIN      In      0.000     6.346 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                                  CCU2        COUT     Out     0.059     6.404 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_2                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                                  CCU2        CIN      In      0.000     6.404 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                                  CCU2        COUT     Out     0.059     6.463 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_4                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                                  CCU2        CIN      In      0.000     6.463 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                                  CCU2        COUT     Out     0.059     6.522 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_6                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                                  CCU2        CIN      In      0.000     6.522 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                                  CCU2        COUT     Out     0.059     6.582 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_8                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                                  CCU2        CIN      In      0.000     6.582 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                                  CCU2        COUT     Out     0.059     6.641 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_10                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                                 CCU2        CIN      In      0.000     6.641 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                                 CCU2        COUT     Out     0.059     6.699 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_12                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                                 CCU2        CIN      In      0.000     6.699 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                                 CCU2        COUT     Out     0.059     6.758 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_14                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                                 CCU2        CIN      In      0.000     6.758 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                                 CCU2        COUT     Out     0.059     6.817 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_16                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                                 CCU2        CIN      In      0.000     6.817 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                                 CCU2        COUT     Out     0.059     6.877 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_18                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                                 CCU2        CIN      In      0.000     6.877 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                                 CCU2        COUT     Out     0.059     6.936 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_20                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                                 CCU2        CIN      In      0.000     6.936 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                                 CCU2        COUT     Out     0.059     6.995 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_22                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                                 CCU2        CIN      In      0.000     6.995 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                                 CCU2        COUT     Out     0.059     7.053 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_24                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                                 CCU2        CIN      In      0.000     7.053 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                                 CCU2        COUT     Out     0.059     7.112 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_26                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                                 CCU2        CIN      In      0.000     7.112 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                                 CCU2        COUT     Out     0.059     7.171 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_28                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                                 CCU2        CIN      In      0.000     7.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                                 CCU2        S0       Out     0.252     7.423 r     -         
IBusCachedPlugin_decodePc_pcReg_7[30]                                                                              Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                                    LUT4        A        In      0.000     7.423 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                                    LUT4        Z        Out     0.343     7.766 r     -         
IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                                                     Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30]                                                        FD1P3IX     D        In      0.000     7.766 r     -         
================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.737
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.948

    Number of logic level(s):                15
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[14] / Q
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[14]                                              FD1P3IX     Q        Out     0.753     0.753 r     -         
IBusCachedPlugin_fetchPc_pcReg_fast[14]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_30_i_0                          LUT4        C        In      0.000     0.753 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_30_i_0                          LUT4        Z        Out     0.523     1.276 r     -         
un2_fetchStage_hit_hits_0_0_N_30_i                                                                    Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        A0       In      0.000     1.276 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        COUT     Out     0.784     2.060 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        CIN      In      0.000     2.060 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        COUT     Out     0.059     2.119 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        CIN      In      0.000     2.119 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        COUT     Out     0.059     2.178 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        CIN      In      0.000     2.178 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        COUT     Out     0.059     2.237 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        CIN      In      0.000     2.237 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        S1       Out     0.751     2.989 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net         -        -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        C        In      0.000     2.989 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        Z        Out     0.730     3.718 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net         -        -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        C        In      0.000     3.718 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        Z        Out     0.168     3.886 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        C        In      0.000     3.886 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        Z        Out     0.685     4.572 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net         -        -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        B        In      0.000     4.572 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        Z        Out     0.523     5.095 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        D        In      0.000     5.095 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        Z        Out     0.523     5.617 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        C        In      0.000     5.617 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        Z        Out     0.685     6.303 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net         -        -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        C        In      0.000     6.303 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        Z        Out     0.568     6.871 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        A        In      0.000     6.871 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        Z        Out     0.523     7.394 f     -         
N_944                                                                                                 Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        D        In      0.000     7.394 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        Z        Out     0.343     7.737 f     -         
N_11290                                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX     D        In      0.000     7.737 f     -         
===================================================================================================================================================================




====================================
<a name=clockReport38></a>Detailed Report for Clock: _top_pll_|fast_clk_inferred_clock</a>
====================================



<a name=startingSlack39></a>Starting Points with Worst Slack</a>
********************************

                                           Starting                                                                              Arrival          
Instance                                   Reference                             Type        Pin     Net                         Time        Slack
                                           Clock                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------
soc.spi0.tx_fifo.produce_cdc.stage1[1]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_407_5[1]        0.863       0.380
soc.spi0.tx_fifo.produce_cdc.stage1[3]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_407_5[3]        0.863       0.380
soc.spi0.tx_fifo.produce_cdc.stage1[4]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_407_5[4]        0.863       0.380
soc.spi0.tx_fifo.produce_cdc.stage1[2]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_407_5[2]        0.888       0.400
soc.spi0.tx_fifo.consume_r_gry[4]          _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_463_0[4]        0.838       0.405
soc.spi0.tx_fifo.produce_cdc.stage1[0]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_407_5[0]        0.838       0.405
soc.spi0.tx_fifo._0_[32]                   _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_split_kb_0_0_4_0[0]     1.012       0.412
soc.spi0.tx_fifo.consume_r_gry[0]          _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       Z\$64_1[0]                  0.798       0.445
soc.spi0.tx_fifo.consume_r_gry[1]          _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       Z\$64_1[1]                  0.798       0.445
soc.spi0.tx_fifo.consume_r_gry[3]          _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       Z\$64_1[3]                  0.798       0.445
==================================================================================================================================================


<a name=endingSlack40></a>Ending Points with Worst Slack</a>
******************************

                            Starting                                                                Required          
Instance                    Reference                             Type        Pin     Net           Time         Slack
                            Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------
soc.spi0_phy.sr_out[1]      _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[1]      4.789        0.380
soc.spi0_phy.sr_out[7]      _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[7]      4.789        0.380
soc.spi0_phy.sr_out[11]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[11]     4.789        0.380
soc.spi0_phy.sr_out[13]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[13]     4.789        0.380
soc.spi0_phy.sr_out[14]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[14]     4.789        0.380
soc.spi0_phy.sr_out[19]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[19]     4.789        0.380
soc.spi0_phy.sr_out[20]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[20]     4.789        0.380
soc.spi0_phy.sr_out[26]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[26]     4.789        0.380
soc.spi0_phy.sr_out[27]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[27]     4.789        0.380
soc.spi0_phy.sr_out[29]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[29]     4.789        0.380
======================================================================================================================



<a name=worstPaths41></a>Worst Path Information</a>
<a href="/build/impl/top_impl.srr:srsf/build/impl/top_impl.srs:fp:395142:397347:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.379

    Number of logic level(s):                6
    Starting point:                          soc.spi0.tx_fifo.produce_cdc.stage1[1] / Q
    Ending point:                            soc.spi0_phy.sr_out[1] / D
    The start point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
soc.spi0.tx_fifo.produce_cdc.stage1[1]     FD1P3IX     Q        Out     0.863     0.863 r     -         
dsp_join_kb_407_5[1]                       Net         -        -       -         -           4         
soc.spi0.tx_fifo.\$24_NE_1                 LUT4        A        In      0.000     0.863 r     -         
soc.spi0.tx_fifo.\$24_NE_1                 LUT4        Z        Out     0.568     1.431 r     -         
Z\$24_NE_1                                 Net         -        -       -         -           2         
soc.spi0.tx_fifo.r_empty                   LUT4        D        In      0.000     1.431 r     -         
soc.spi0.tx_fifo.r_empty                   LUT4        Z        Out     0.668     2.099 f     -         
r_empty                                    Net         -        -       -         -           7         
soc.spi0_phy.sr_out_load                   LUT4        B        In      0.000     2.099 f     -         
soc.spi0_phy.sr_out_load                   LUT4        Z        Out     0.751     2.850 r     -         
sr_out_load                                Net         -        -       -         -           40        
soc.spi0_phy.\$20_0_a4_2[31]               LUT4        B        In      0.000     2.850 r     -         
soc.spi0_phy.\$20_0_a4_2[31]               LUT4        Z        Out     0.693     3.543 f     -         
N_439                                      Net         -        -       -         -           12        
soc.spi0_phy.\$20_0_0[1]                   LUT4        B        In      0.000     3.543 f     -         
soc.spi0_phy.\$20_0_0[1]                   LUT4        Z        Out     0.523     4.066 f     -         
Z\$20_0_0[1]                               Net         -        -       -         -           1         
soc.spi0_phy.\$20_0[1]                     LUT4        B        In      0.000     4.066 f     -         
soc.spi0_phy.\$20_0[1]                     LUT4        Z        Out     0.343     4.410 f     -         
Z\$20[1]                                   Net         -        -       -         -           1         
soc.spi0_phy.sr_out[1]                     FD1P3IX     D        In      0.000     4.410 f     -         
========================================================================================================




====================================
<a name=clockReport42></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack43></a>Starting Points with Worst Slack</a>
********************************

                                                                        Starting                                                          Arrival           
Instance                                                                Reference     Type         Pin       Net                          Time        Slack 
                                                                        Clock                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[1]     _zz_ways_0_tags_port1[2]     0.000       -2.254
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[1]     _zz_ways_0_tags_port1[2]     0.000       -2.254
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[2]     _zz_ways_0_tags_port1[3]     0.000       -2.254
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[2]     _zz_ways_0_tags_port1[3]     0.000       -2.254
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[3]     _zz_ways_0_tags_port1[4]     0.000       -2.195
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[3]     _zz_ways_0_tags_port1[4]     0.000       -2.195
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[4]     _zz_ways_0_tags_port1[5]     0.000       -2.195
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[4]     _zz_ways_0_tags_port1[5]     0.000       -2.195
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[5]     _zz_ways_0_tags_port1[6]     0.000       -2.195
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[5]     _zz_ways_0_tags_port1[6]     0.000       -2.195
============================================================================================================================================================


<a name=endingSlack44></a>Ending Points with Worst Slack</a>
******************************

                                                                                            Starting                                                                                                         Required           
Instance                                                                                    Reference     Type         Pin        Net                                                                        Time         Slack 
                                                                                            Clock                                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]            System        FD1P3IX      D          N_11290                                                                    4.789        -2.254
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_1[30]         System        FD1P3IX      D          N_45692[1]                                                                 4.789        -2.104
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4]          System        FD1P3IX      D          IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv[20]             4.789        -2.018
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0_fast[4]     System        FD1P3IX      D          IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv[20]             4.789        -2.018
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[10]         System        FD1P3IX      D          _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0_RNO[10]     4.789        -1.916
soc.cpu.vexriscv.RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0                        System        PDPSC16K     ADR[7]     g0_mb                                                                      5.000        -1.908
soc.cpu.vexriscv.RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0                        System        PDPSC16K     ADR[7]     g0_mb                                                                      5.000        -1.908
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_2[28]         System        FD1P3IX      D          N_50028                                                                    4.789        -1.889
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[8]          System        FD1P3IX      D          IBusCachedPlugin_decompressor_output_payload_rsp_inst_1_iv[15]             4.789        -1.871
soc.cpu.vexriscv.RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0                        System        PDPSC16K     ADR[8]     decode_INSTRUCTION_ANTICIPATED[18]                                         5.000        -1.823
================================================================================================================================================================================================================================



<a name=worstPaths45></a>Worst Path Information</a>
<a href="/build/impl/top_impl.srr:srsf/build/impl/top_impl.srs:fp:404935:413401:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.043
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.254

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[1]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[1]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[2]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         A         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.730     3.024 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         C         In      0.000     3.024 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         Z         Out     0.168     3.192 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         C         In      0.000     3.192 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         Z         Out     0.685     3.877 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net          -         -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         B         In      0.000     3.877 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         Z         Out     0.523     4.401 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         D         In      0.000     4.401 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         Z         Out     0.523     4.923 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         C         In      0.000     4.923 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         Z         Out     0.685     5.609 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net          -         -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         C         In      0.000     5.609 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         Z         Out     0.568     6.177 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         A         In      0.000     6.177 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         Z         Out     0.523     6.700 f     -         
N_944                                                                                                 Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         D         In      0.000     6.700 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         Z         Out     0.343     7.043 f     -         
N_11290                                                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX      D         In      0.000     7.043 f     -         
=====================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.043
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.254

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[1]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[1]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[2]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         A         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.730     3.024 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         C         In      0.000     3.024 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         Z         Out     0.168     3.192 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         C         In      0.000     3.192 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         Z         Out     0.685     3.877 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net          -         -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         B         In      0.000     3.877 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         Z         Out     0.523     4.401 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         D         In      0.000     4.401 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         Z         Out     0.523     4.923 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         C         In      0.000     4.923 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         Z         Out     0.685     5.609 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net          -         -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         C         In      0.000     5.609 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         Z         Out     0.568     6.177 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         A         In      0.000     6.177 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         Z         Out     0.523     6.700 f     -         
N_944                                                                                                 Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         D         In      0.000     6.700 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         Z         Out     0.343     7.043 f     -         
N_11290                                                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX      D         In      0.000     7.043 f     -         
=====================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.043
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.254

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[2]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[2]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[3]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         B         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.730     3.024 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         C         In      0.000     3.024 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         Z         Out     0.168     3.192 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         C         In      0.000     3.192 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         Z         Out     0.685     3.877 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net          -         -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         B         In      0.000     3.877 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         Z         Out     0.523     4.401 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         D         In      0.000     4.401 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         Z         Out     0.523     4.923 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         C         In      0.000     4.923 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         Z         Out     0.685     5.609 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net          -         -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         C         In      0.000     5.609 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         Z         Out     0.568     6.177 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         A         In      0.000     6.177 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         Z         Out     0.523     6.700 f     -         
N_944                                                                                                 Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         D         In      0.000     6.700 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         Z         Out     0.343     7.043 f     -         
N_11290                                                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX      D         In      0.000     7.043 f     -         
=====================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.043
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.254

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[2]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[2]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[3]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         B         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.730     3.024 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         C         In      0.000     3.024 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         Z         Out     0.168     3.192 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         C         In      0.000     3.192 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         Z         Out     0.685     3.877 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net          -         -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         B         In      0.000     3.877 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         Z         Out     0.523     4.401 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         D         In      0.000     4.401 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         Z         Out     0.523     4.923 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         C         In      0.000     4.923 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         Z         Out     0.685     5.609 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net          -         -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         C         In      0.000     5.609 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         Z         Out     0.568     6.177 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         A         In      0.000     6.177 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         Z         Out     0.523     6.700 f     -         
N_944                                                                                                 Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         D         In      0.000     6.700 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         Z         Out     0.343     7.043 f     -         
N_11290                                                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX      D         In      0.000     7.043 f     -         
=====================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      6.984
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.195

    Number of logic level(s):                15
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[3]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[3]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[4]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_30_i_0                          LUT4         A         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_30_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_30_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         A0        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.236 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.236 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.730     2.965 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         C         In      0.000     2.965 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         Z         Out     0.168     3.133 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         C         In      0.000     3.133 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         Z         Out     0.685     3.818 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net          -         -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         B         In      0.000     3.818 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         Z         Out     0.523     4.341 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         D         In      0.000     4.341 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         Z         Out     0.523     4.864 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         C         In      0.000     4.864 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         Z         Out     0.685     5.550 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net          -         -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         C         In      0.000     5.550 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         Z         Out     0.568     6.118 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         A         In      0.000     6.118 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         Z         Out     0.523     6.641 f     -         
N_944                                                                                                 Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         D         In      0.000     6.641 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         Z         Out     0.343     6.984 f     -         
N_11290                                                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX      D         In      0.000     6.984 f     -         
=====================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:46s; Memory used current: 2189MB peak: 2190MB)


Finished timing report (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:46s; Memory used current: 2189MB peak: 2190MB)

---------------------------------------
<a name=resourceUsage46></a>Resource Usage Report</a>
Part: lifcl_17-8

Register bits: 8062 of 13824 (58%)
PIC Latch:       0
I/O cells:       20
Block Rams : 11 of 24 (45%)

DSP primitives:       18 of 72 (25%)

Details:
BB:             3
BFD1P3KX:       2
CCU2:           1273
DPR16X4:        11
FD1P3IX:        7991
FD1P3JX:        69
GSR:            1
I2CFIFO:        1
IB:             4
IFD1P3IX:       1
IFD1P3JX:       1
INV:            61
LUT4:           9567
MULT18X18:      16
MULT18X36:      2
MULTIBOOT:      1
OBZ:            13
PDPSC16K:       10
PLL:            1
SP16K:          1
SP512K:         4
SPR16X4:        4
VHI:            207
VLO:            207
WIDEFN9:        632

<a name=resourceUsage47></a>Resource Usage inside macros:</a>
Registers: 0
LUTs: 0
EBRs: 0
LRAMs: 0
DSPs: 0
Distributed RAMs: 0
Carry Chains: 0
Blackboxes: 0

Mapping Summary:
Total number of registers: 8062 + 0 = 8062 of 13824 (58.32%)
Total number of LUTs: 9567 + 0 = 9567 
Total number of EBRs: 11 + 0 = 11 of 24 (45.83%)
Total number of LRAMs: 4 + 0 = 4 of 5 (80.00%)
Total number of DSPs: 18 + 0 = 18 of 24 (75.00%)
Total number of Distributed RAMs: 15 + 0 = 15 
Total number of Carry Chains: 1273 + 0 = 1273 
Total number of BlackBoxes: 418 + 0 = 418 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:46s; Memory used current: 2101MB peak: 2190MB)

Process took 0h:01m:46s realtime, 0h:01m:46s cputime
# Fri Jan  2 22:28:10 2026

###########################################################]

</pre></samp></body></html>
