// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IDCT2_IDCT2B4 (
        ap_ready,
        in_0_val,
        in_1_val,
        in_2_val,
        in_3_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_rst
);


output   ap_ready;
input  [25:0] in_0_val;
input  [31:0] in_1_val;
input  [25:0] in_2_val;
input  [31:0] in_3_val;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
input   ap_rst;

wire    call_ret_IDCT2B2_fu_50_ap_ready;
wire   [31:0] call_ret_IDCT2B2_fu_50_ap_return_0;
wire   [31:0] call_ret_IDCT2B2_fu_50_ap_return_1;
wire  signed [7:0] mul_ln41_fu_58_p1;
wire   [31:0] shl_ln40_fu_72_p2;
wire   [31:0] shl_ln40_1_fu_78_p2;
wire   [31:0] add_ln40_1_fu_84_p2;
wire   [31:0] shl_ln40_2_fu_90_p2;
wire   [31:0] add_ln40_2_fu_96_p2;
wire  signed [31:0] shl_ln40_3_fu_108_p0;
wire  signed [31:0] shl_ln40_4_fu_114_p0;
wire   [31:0] shl_ln40_3_fu_108_p2;
wire   [31:0] shl_ln40_4_fu_114_p2;
wire   [31:0] add_ln40_3_fu_120_p2;
wire   [31:0] sub_ln40_fu_102_p2;
wire   [31:0] shl_ln41_fu_132_p2;
wire   [31:0] mul_ln41_fu_58_p2;
wire   [31:0] add_ln41_1_fu_138_p2;
wire   [31:0] add_ln40_fu_126_p2;
wire   [31:0] add_ln41_fu_144_p2;
wire   [31:0] add_ln43_fu_150_p2;
wire   [31:0] add_ln44_fu_156_p2;
wire   [31:0] sub_ln45_fu_162_p2;
wire   [31:0] sub_ln46_fu_168_p2;

IDCT2_IDCT2B2 call_ret_IDCT2B2_fu_50(
    .ap_ready(call_ret_IDCT2B2_fu_50_ap_ready),
    .in_0_val(in_0_val),
    .in_1_val(in_2_val),
    .ap_return_0(call_ret_IDCT2B2_fu_50_ap_return_0),
    .ap_return_1(call_ret_IDCT2B2_fu_50_ap_return_1),
    .ap_rst(ap_rst)
);

IDCT2_mul_32s_8s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_1_1_U3(
    .din0(in_3_val),
    .din1(mul_ln41_fu_58_p1),
    .dout(mul_ln41_fu_58_p2)
);

assign add_ln40_1_fu_84_p2 = (shl_ln40_fu_72_p2 + shl_ln40_1_fu_78_p2);

assign add_ln40_2_fu_96_p2 = (add_ln40_1_fu_84_p2 + shl_ln40_2_fu_90_p2);

assign add_ln40_3_fu_120_p2 = (shl_ln40_3_fu_108_p2 + shl_ln40_4_fu_114_p2);

assign add_ln40_fu_126_p2 = (add_ln40_3_fu_120_p2 + sub_ln40_fu_102_p2);

assign add_ln41_1_fu_138_p2 = (shl_ln41_fu_132_p2 + shl_ln40_2_fu_90_p2);

assign add_ln41_fu_144_p2 = (mul_ln41_fu_58_p2 + add_ln41_1_fu_138_p2);

assign add_ln43_fu_150_p2 = (call_ret_IDCT2B2_fu_50_ap_return_0 + add_ln40_fu_126_p2);

assign add_ln44_fu_156_p2 = (call_ret_IDCT2B2_fu_50_ap_return_1 + add_ln41_fu_144_p2);

assign ap_ready = 1'b1;

assign shl_ln40_1_fu_78_p2 = in_1_val << 32'd4;

assign shl_ln40_2_fu_90_p2 = in_1_val << 32'd2;

assign shl_ln40_3_fu_108_p2 = shl_ln40_3_fu_108_p0 << 32'd5;

assign shl_ln40_4_fu_114_p2 = shl_ln40_4_fu_114_p0 << 32'd2;

assign shl_ln40_fu_72_p2 = in_1_val << 32'd6;

assign shl_ln41_fu_132_p2 = in_1_val << 32'd5;

assign sub_ln40_fu_102_p2 = (add_ln40_2_fu_96_p2 - in_1_val);

assign sub_ln45_fu_162_p2 = (call_ret_IDCT2B2_fu_50_ap_return_1 - add_ln41_fu_144_p2);

assign sub_ln46_fu_168_p2 = (call_ret_IDCT2B2_fu_50_ap_return_0 - add_ln40_fu_126_p2);

assign ap_return_0 = add_ln43_fu_150_p2;

assign ap_return_1 = add_ln44_fu_156_p2;

assign ap_return_2 = sub_ln45_fu_162_p2;

assign ap_return_3 = sub_ln46_fu_168_p2;

assign mul_ln41_fu_58_p1 = 32'd4294967213;

assign shl_ln40_3_fu_108_p0 = in_3_val;

assign shl_ln40_4_fu_114_p0 = in_3_val;

endmodule //IDCT2_IDCT2B4
