--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf top_module.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx9,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7971 paths analyzed, 1431 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Paths for end point m_cap/Mram_ram6 (RAMB16_X1Y4.RSTB), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_uart/pay_i_10 (FF)
  Destination:          m_cap/Mram_ram6 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.246ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.658 - 0.686)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m_uart/pay_i_10 to m_cap/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BQ      Tcko                  0.447   m_uart/pay_i<14>
                                                       m_uart/pay_i_10
    SLICE_X14Y41.A1      net (fanout=23)       2.511   m_uart/pay_i<10>
    SLICE_X14Y41.A       Tilo                  0.205   m_cap/inst_LPM_FF_1
                                                       m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19
    RAMB16_X1Y4.RSTB     net (fanout=21)       3.968   m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv
    RAMB16_X1Y4.CLKB     Trcck_RST             0.115   m_cap/Mram_ram6
                                                       m_cap/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (0.767ns logic, 6.479ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_uart/pay_i_9 (FF)
  Destination:          m_cap/Mram_ram6 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.002ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.658 - 0.686)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m_uart/pay_i_9 to m_cap/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BMUX    Tshcko                0.488   m_uart/pay_i<14>
                                                       m_uart/pay_i_9
    SLICE_X14Y41.A2      net (fanout=23)       2.226   m_uart/pay_i<9>
    SLICE_X14Y41.A       Tilo                  0.205   m_cap/inst_LPM_FF_1
                                                       m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19
    RAMB16_X1Y4.RSTB     net (fanout=21)       3.968   m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv
    RAMB16_X1Y4.CLKB     Trcck_RST             0.115   m_cap/Mram_ram6
                                                       m_cap/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      7.002ns (0.808ns logic, 6.194ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_uart/pay_i_12 (FF)
  Destination:          m_cap/Mram_ram6 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.658 - 0.686)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m_uart/pay_i_12 to m_cap/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.CQ      Tcko                  0.447   m_uart/pay_i<14>
                                                       m_uart/pay_i_12
    SLICE_X14Y41.A3      net (fanout=23)       2.157   m_uart/pay_i<12>
    SLICE_X14Y41.A       Tilo                  0.205   m_cap/inst_LPM_FF_1
                                                       m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19
    RAMB16_X1Y4.RSTB     net (fanout=21)       3.968   m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv
    RAMB16_X1Y4.CLKB     Trcck_RST             0.115   m_cap/Mram_ram6
                                                       m_cap/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (0.767ns logic, 6.125ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point m_cap/Mram_ram8 (RAMB16_X1Y6.RSTB), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_uart/pay_i_10 (FF)
  Destination:          m_cap/Mram_ram8 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.870ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.666 - 0.686)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m_uart/pay_i_10 to m_cap/Mram_ram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BQ      Tcko                  0.447   m_uart/pay_i<14>
                                                       m_uart/pay_i_10
    SLICE_X14Y41.A1      net (fanout=23)       2.511   m_uart/pay_i<10>
    SLICE_X14Y41.A       Tilo                  0.205   m_cap/inst_LPM_FF_1
                                                       m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19
    RAMB16_X1Y6.RSTB     net (fanout=21)       3.592   m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv
    RAMB16_X1Y6.CLKB     Trcck_RST             0.115   m_cap/Mram_ram8
                                                       m_cap/Mram_ram8
    -------------------------------------------------  ---------------------------
    Total                                      6.870ns (0.767ns logic, 6.103ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_uart/pay_i_9 (FF)
  Destination:          m_cap/Mram_ram8 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.626ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.666 - 0.686)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m_uart/pay_i_9 to m_cap/Mram_ram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BMUX    Tshcko                0.488   m_uart/pay_i<14>
                                                       m_uart/pay_i_9
    SLICE_X14Y41.A2      net (fanout=23)       2.226   m_uart/pay_i<9>
    SLICE_X14Y41.A       Tilo                  0.205   m_cap/inst_LPM_FF_1
                                                       m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19
    RAMB16_X1Y6.RSTB     net (fanout=21)       3.592   m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv
    RAMB16_X1Y6.CLKB     Trcck_RST             0.115   m_cap/Mram_ram8
                                                       m_cap/Mram_ram8
    -------------------------------------------------  ---------------------------
    Total                                      6.626ns (0.808ns logic, 5.818ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_uart/pay_i_12 (FF)
  Destination:          m_cap/Mram_ram8 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.516ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.666 - 0.686)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m_uart/pay_i_12 to m_cap/Mram_ram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.CQ      Tcko                  0.447   m_uart/pay_i<14>
                                                       m_uart/pay_i_12
    SLICE_X14Y41.A3      net (fanout=23)       2.157   m_uart/pay_i<12>
    SLICE_X14Y41.A       Tilo                  0.205   m_cap/inst_LPM_FF_1
                                                       m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19
    RAMB16_X1Y6.RSTB     net (fanout=21)       3.592   m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv
    RAMB16_X1Y6.CLKB     Trcck_RST             0.115   m_cap/Mram_ram8
                                                       m_cap/Mram_ram8
    -------------------------------------------------  ---------------------------
    Total                                      6.516ns (0.767ns logic, 5.749ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point m_cap/Mram_ram5 (RAMB16_X1Y8.RSTB), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_uart/pay_i_10 (FF)
  Destination:          m_cap/Mram_ram5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.485ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.606 - 0.686)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m_uart/pay_i_10 to m_cap/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BQ      Tcko                  0.447   m_uart/pay_i<14>
                                                       m_uart/pay_i_10
    SLICE_X14Y41.A1      net (fanout=23)       2.511   m_uart/pay_i<10>
    SLICE_X14Y41.A       Tilo                  0.205   m_cap/inst_LPM_FF_1
                                                       m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19
    RAMB16_X1Y8.RSTB     net (fanout=21)       3.207   m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv
    RAMB16_X1Y8.CLKB     Trcck_RST             0.115   m_cap/Mram_ram5
                                                       m_cap/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      6.485ns (0.767ns logic, 5.718ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_uart/pay_i_9 (FF)
  Destination:          m_cap/Mram_ram5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.241ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.606 - 0.686)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m_uart/pay_i_9 to m_cap/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BMUX    Tshcko                0.488   m_uart/pay_i<14>
                                                       m_uart/pay_i_9
    SLICE_X14Y41.A2      net (fanout=23)       2.226   m_uart/pay_i<9>
    SLICE_X14Y41.A       Tilo                  0.205   m_cap/inst_LPM_FF_1
                                                       m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19
    RAMB16_X1Y8.RSTB     net (fanout=21)       3.207   m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv
    RAMB16_X1Y8.CLKB     Trcck_RST             0.115   m_cap/Mram_ram5
                                                       m_cap/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      6.241ns (0.808ns logic, 5.433ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_uart/pay_i_12 (FF)
  Destination:          m_cap/Mram_ram5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.606 - 0.686)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m_uart/pay_i_12 to m_cap/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.CQ      Tcko                  0.447   m_uart/pay_i<14>
                                                       m_uart/pay_i_12
    SLICE_X14Y41.A3      net (fanout=23)       2.157   m_uart/pay_i<12>
    SLICE_X14Y41.A       Tilo                  0.205   m_cap/inst_LPM_FF_1
                                                       m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19
    RAMB16_X1Y8.RSTB     net (fanout=21)       3.207   m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv
    RAMB16_X1Y8.CLKB     Trcck_RST             0.115   m_cap/Mram_ram5
                                                       m_cap/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (0.767ns logic, 5.364ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point m_uart/fr_sync_1 (SLICE_X15Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_uart/fr_sync_0 (FF)
  Destination:          m_uart/fr_sync_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_uart/fr_sync_0 to m_uart/fr_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.AQ      Tcko                  0.198   m_uart/fr_sync<1>
                                                       m_uart/fr_sync_0
    SLICE_X15Y46.BX      net (fanout=1)        0.136   m_uart/fr_sync<0>
    SLICE_X15Y46.CLK     Tckdi       (-Th)    -0.059   m_uart/fr_sync<1>
                                                       m_uart/fr_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point m_uart/consume_toggle_uart (SLICE_X15Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_uart/consume_toggle_uart (FF)
  Destination:          m_uart/consume_toggle_uart (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_uart/consume_toggle_uart to m_uart/consume_toggle_uart
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   m_uart/consume_toggle_uart
                                                       m_uart/consume_toggle_uart
    SLICE_X15Y44.A6      net (fanout=2)        0.023   m_uart/consume_toggle_uart
    SLICE_X15Y44.CLK     Tah         (-Th)    -0.215   m_uart/consume_toggle_uart
                                                       m_uart/consume_toggle_uart_rstpot
                                                       m_uart/consume_toggle_uart
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point m_uart/st_FSM_FFd3 (SLICE_X13Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_uart/st_FSM_FFd3 (FF)
  Destination:          m_uart/st_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_uart/st_FSM_FFd3 to m_uart/st_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y50.DQ      Tcko                  0.198   m_uart/st_FSM_FFd3
                                                       m_uart/st_FSM_FFd3
    SLICE_X13Y50.D6      net (fanout=22)       0.038   m_uart/st_FSM_FFd3
    SLICE_X13Y50.CLK     Tah         (-Th)    -0.215   m_uart/st_FSM_FFd3
                                                       m_uart/st_FSM_FFd3-In1
                                                       m_uart/st_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.997ns (period - min period limit)
  Period: 6.667ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: m6/dcm_sp_inst/CLKFX
  Logical resource: m6/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: m6/clkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: m2/m1/dcm_sp_inst/CLKIN
  Logical resource: m2/m1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: m2/m1/dcm_sp_inst/CLKIN
  Logical resource: m2/m1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_m6_clkfx = PERIOD TIMEGRP "m6_clkfx" TS_sys_clk_pin * 3 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 52458 paths analyzed, 2657 endpoints analyzed, 13 failing endpoints
 13 timing errors detected. (13 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.042ns.
--------------------------------------------------------------------------------

Paths for end point m1/m3/m6/m0/Mram_ram (RAMB8_X0Y11.DIADI6), 4813 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m3/m3/Mram_ram (RAM)
  Destination:          m1/m3/m6/m0/Mram_ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.822ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.145 - 0.163)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m1/m3/m3/Mram_ram to m1/m3/m6/m0/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y9.DOBDO1    Trcko_DOB             1.850   m1/m3/m3/Mram_ram
                                                       m1/m3/m3/Mram_ram
    SLICE_X2Y19.B1       net (fanout=1)        0.986   m1/m3/dout_4<1>
    SLICE_X2Y19.BMUX     Tilo                  0.251   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.C5       net (fanout=2)        0.383   m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.CQ       Tad_logic             0.796   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut<0>2
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy<0>_2
                                                       m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>_rt
    SLICE_X3Y20.C3       net (fanout=6)        0.845   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>
    SLICE_X3Y20.C        Tilo                  0.259   N270
                                                       m1/m3/Mmux_n017861
    SLICE_X2Y18.B4       net (fanout=2)        0.474   m1/m3/n0178<5>
    SLICE_X2Y18.CMUX     Topbc                 0.514   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut<5>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor<7>
    SLICE_X2Y22.A6       net (fanout=1)        0.656   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<6>
    SLICE_X2Y22.A        Tilo                  0.205   m1/m3/data_write<6>
                                                       m1/m3/Mmux_data_write71
    RAMB8_X0Y11.DIADI6   net (fanout=1)        0.303   m1/m3/data_write<6>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   m1/m3/m6/m0/Mram_ram
                                                       m1/m3/m6/m0/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (4.175ns logic, 3.647ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m3/m4/Mram_ram (RAM)
  Destination:          m1/m3/m6/m0/Mram_ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.773ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m1/m3/m4/Mram_ram to m1/m3/m6/m0/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOBDO0   Trcko_DOB             1.850   m1/m3/m4/Mram_ram
                                                       m1/m3/m4/Mram_ram
    SLICE_X3Y18.C5       net (fanout=2)        0.747   m1/m3/dout_5<0>
    SLICE_X3Y18.C        Tilo                  0.259   m1/m3/addr_b_q<6>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT
    SLICE_X2Y19.B4       net (fanout=2)        0.443   m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT
    SLICE_X2Y19.CQ       Tad_logic             0.918   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut<0>1
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy<0>_2
                                                       m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>_rt
    SLICE_X3Y20.C3       net (fanout=6)        0.845   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>
    SLICE_X3Y20.C        Tilo                  0.259   N270
                                                       m1/m3/Mmux_n017861
    SLICE_X2Y18.B4       net (fanout=2)        0.474   m1/m3/n0178<5>
    SLICE_X2Y18.CMUX     Topbc                 0.514   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut<5>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor<7>
    SLICE_X2Y22.A6       net (fanout=1)        0.656   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<6>
    SLICE_X2Y22.A        Tilo                  0.205   m1/m3/data_write<6>
                                                       m1/m3/Mmux_data_write71
    RAMB8_X0Y11.DIADI6   net (fanout=1)        0.303   m1/m3/data_write<6>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   m1/m3/m6/m0/Mram_ram
                                                       m1/m3/m6/m0/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      7.773ns (4.305ns logic, 3.468ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m3/m3/Mram_ram (RAM)
  Destination:          m1/m3/m6/m0/Mram_ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.145 - 0.163)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m1/m3/m3/Mram_ram to m1/m3/m6/m0/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y9.DOBDO1    Trcko_DOB             1.850   m1/m3/m3/Mram_ram
                                                       m1/m3/m3/Mram_ram
    SLICE_X2Y19.B1       net (fanout=1)        0.986   m1/m3/dout_4<1>
    SLICE_X2Y19.BMUX     Tilo                  0.251   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.C5       net (fanout=2)        0.383   m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.CQ       Tad_logic             0.796   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut<0>2
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy<0>_2
                                                       m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>_rt
    SLICE_X3Y20.C3       net (fanout=6)        0.845   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>
    SLICE_X3Y20.C        Tilo                  0.259   N270
                                                       m1/m3/Mmux_n017861
    SLICE_X2Y18.BX       net (fanout=2)        0.581   m1/m3/n0178<5>
    SLICE_X2Y18.CMUX     Taxc                  0.317   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor<7>
    SLICE_X2Y22.A6       net (fanout=1)        0.656   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<6>
    SLICE_X2Y22.A        Tilo                  0.205   m1/m3/data_write<6>
                                                       m1/m3/Mmux_data_write71
    RAMB8_X0Y11.DIADI6   net (fanout=1)        0.303   m1/m3/data_write<6>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   m1/m3/m6/m0/Mram_ram
                                                       m1/m3/m6/m0/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (3.978ns logic, 3.754ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point m1/m3/m6/m0/Mram_ram (RAMB8_X0Y11.DIADI5), 3461 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m3/m3/Mram_ram (RAM)
  Destination:          m1/m3/m6/m0/Mram_ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.809ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.145 - 0.163)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m1/m3/m3/Mram_ram to m1/m3/m6/m0/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y9.DOBDO1    Trcko_DOB             1.850   m1/m3/m3/Mram_ram
                                                       m1/m3/m3/Mram_ram
    SLICE_X2Y19.B1       net (fanout=1)        0.986   m1/m3/dout_4<1>
    SLICE_X2Y19.BMUX     Tilo                  0.251   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.C5       net (fanout=2)        0.383   m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.CQ       Tad_logic             0.796   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut<0>2
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy<0>_2
                                                       m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>_rt
    SLICE_X3Y20.C3       net (fanout=6)        0.845   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>
    SLICE_X3Y20.C        Tilo                  0.259   N270
                                                       m1/m3/Mmux_n017861
    SLICE_X2Y18.B4       net (fanout=2)        0.474   m1/m3/n0178<5>
    SLICE_X2Y18.BMUX     Topbb                 0.368   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut<5>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor<7>
    SLICE_X3Y20.B4       net (fanout=1)        0.545   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<5>
    SLICE_X3Y20.B        Tilo                  0.259   N270
                                                       m1/m3/Mmux_data_write61
    RAMB8_X0Y11.DIADI5   net (fanout=1)        0.493   m1/m3/data_write<5>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   m1/m3/m6/m0/Mram_ram
                                                       m1/m3/m6/m0/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      7.809ns (4.083ns logic, 3.726ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m3/m4/Mram_ram (RAM)
  Destination:          m1/m3/m6/m0/Mram_ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.760ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m1/m3/m4/Mram_ram to m1/m3/m6/m0/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOBDO0   Trcko_DOB             1.850   m1/m3/m4/Mram_ram
                                                       m1/m3/m4/Mram_ram
    SLICE_X3Y18.C5       net (fanout=2)        0.747   m1/m3/dout_5<0>
    SLICE_X3Y18.C        Tilo                  0.259   m1/m3/addr_b_q<6>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT
    SLICE_X2Y19.B4       net (fanout=2)        0.443   m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT
    SLICE_X2Y19.CQ       Tad_logic             0.918   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut<0>1
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy<0>_2
                                                       m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>_rt
    SLICE_X3Y20.C3       net (fanout=6)        0.845   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>
    SLICE_X3Y20.C        Tilo                  0.259   N270
                                                       m1/m3/Mmux_n017861
    SLICE_X2Y18.B4       net (fanout=2)        0.474   m1/m3/n0178<5>
    SLICE_X2Y18.BMUX     Topbb                 0.368   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut<5>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor<7>
    SLICE_X3Y20.B4       net (fanout=1)        0.545   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<5>
    SLICE_X3Y20.B        Tilo                  0.259   N270
                                                       m1/m3/Mmux_data_write61
    RAMB8_X0Y11.DIADI5   net (fanout=1)        0.493   m1/m3/data_write<5>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   m1/m3/m6/m0/Mram_ram
                                                       m1/m3/m6/m0/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (4.213ns logic, 3.547ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m3/m5/Mram_ram (RAM)
  Destination:          m1/m3/m6/m0/Mram_ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.713ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m1/m3/m5/Mram_ram to m1/m3/m6/m0/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOBDO1    Trcko_DOB             1.850   m1/m3/m5/Mram_ram
                                                       m1/m3/m5/Mram_ram
    SLICE_X2Y19.B5       net (fanout=1)        0.890   m1/m3/dout_6<1>
    SLICE_X2Y19.BMUX     Tilo                  0.251   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.C5       net (fanout=2)        0.383   m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.CQ       Tad_logic             0.796   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut<0>2
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy<0>_2
                                                       m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>_rt
    SLICE_X3Y20.C3       net (fanout=6)        0.845   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>
    SLICE_X3Y20.C        Tilo                  0.259   N270
                                                       m1/m3/Mmux_n017861
    SLICE_X2Y18.B4       net (fanout=2)        0.474   m1/m3/n0178<5>
    SLICE_X2Y18.BMUX     Topbb                 0.368   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut<5>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor<7>
    SLICE_X3Y20.B4       net (fanout=1)        0.545   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<5>
    SLICE_X3Y20.B        Tilo                  0.259   N270
                                                       m1/m3/Mmux_data_write61
    RAMB8_X0Y11.DIADI5   net (fanout=1)        0.493   m1/m3/data_write<5>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   m1/m3/m6/m0/Mram_ram
                                                       m1/m3/m6/m0/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (4.083ns logic, 3.630ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point m1/m3/m6/m0/Mram_ram (RAMB8_X0Y11.DIADI7), 6219 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m3/m3/Mram_ram (RAM)
  Destination:          m1/m3/m6/m0/Mram_ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.763ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.145 - 0.163)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m1/m3/m3/Mram_ram to m1/m3/m6/m0/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y9.DOBDO1    Trcko_DOB             1.850   m1/m3/m3/Mram_ram
                                                       m1/m3/m3/Mram_ram
    SLICE_X2Y19.B1       net (fanout=1)        0.986   m1/m3/dout_4<1>
    SLICE_X2Y19.BMUX     Tilo                  0.251   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.C5       net (fanout=2)        0.383   m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.CQ       Tad_logic             0.796   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut<0>2
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy<0>_2
                                                       m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>_rt
    SLICE_X3Y20.C3       net (fanout=6)        0.845   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>
    SLICE_X3Y20.C        Tilo                  0.259   N270
                                                       m1/m3/Mmux_n017861
    SLICE_X2Y18.B4       net (fanout=2)        0.474   m1/m3/n0178<5>
    SLICE_X2Y18.DMUX     Topbd                 0.537   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut<5>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor<7>
    SLICE_X3Y21.B6       net (fanout=1)        0.496   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
    SLICE_X3Y21.B        Tilo                  0.259   m1/m3/data_write<2>
                                                       m1/m3/Mmux_data_write81
    RAMB8_X0Y11.DIADI7   net (fanout=1)        0.327   m1/m3/data_write<7>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   m1/m3/m6/m0/Mram_ram
                                                       m1/m3/m6/m0/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      7.763ns (4.252ns logic, 3.511ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m3/m4/Mram_ram (RAM)
  Destination:          m1/m3/m6/m0/Mram_ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.714ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m1/m3/m4/Mram_ram to m1/m3/m6/m0/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOBDO0   Trcko_DOB             1.850   m1/m3/m4/Mram_ram
                                                       m1/m3/m4/Mram_ram
    SLICE_X3Y18.C5       net (fanout=2)        0.747   m1/m3/dout_5<0>
    SLICE_X3Y18.C        Tilo                  0.259   m1/m3/addr_b_q<6>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT
    SLICE_X2Y19.B4       net (fanout=2)        0.443   m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT
    SLICE_X2Y19.CQ       Tad_logic             0.918   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut<0>1
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy<0>_2
                                                       m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>_rt
    SLICE_X3Y20.C3       net (fanout=6)        0.845   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>
    SLICE_X3Y20.C        Tilo                  0.259   N270
                                                       m1/m3/Mmux_n017861
    SLICE_X2Y18.B4       net (fanout=2)        0.474   m1/m3/n0178<5>
    SLICE_X2Y18.DMUX     Topbd                 0.537   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut<5>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor<7>
    SLICE_X3Y21.B6       net (fanout=1)        0.496   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
    SLICE_X3Y21.B        Tilo                  0.259   m1/m3/data_write<2>
                                                       m1/m3/Mmux_data_write81
    RAMB8_X0Y11.DIADI7   net (fanout=1)        0.327   m1/m3/data_write<7>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   m1/m3/m6/m0/Mram_ram
                                                       m1/m3/m6/m0/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (4.382ns logic, 3.332ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m3/m5/Mram_ram (RAM)
  Destination:          m1/m3/m6/m0/Mram_ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.667ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m1/m3/m5/Mram_ram to m1/m3/m6/m0/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOBDO1    Trcko_DOB             1.850   m1/m3/m5/Mram_ram
                                                       m1/m3/m5/Mram_ram
    SLICE_X2Y19.B5       net (fanout=1)        0.890   m1/m3/dout_6<1>
    SLICE_X2Y19.BMUX     Tilo                  0.251   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.C5       net (fanout=2)        0.383   m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1
    SLICE_X2Y19.CQ       Tad_logic             0.796   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<3>
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut<0>2
                                                       m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy<0>_2
                                                       m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>_rt
    SLICE_X3Y20.C3       net (fanout=6)        0.845   m1/m3/dout_4[7]_dout_6[7]_add_49_OUT<2>
    SLICE_X3Y20.C        Tilo                  0.259   N270
                                                       m1/m3/Mmux_n017861
    SLICE_X2Y18.B4       net (fanout=2)        0.474   m1/m3/n0178<5>
    SLICE_X2Y18.DMUX     Topbd                 0.537   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut<5>
                                                       m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor<7>
    SLICE_X3Y21.B6       net (fanout=1)        0.496   m1/m3/dout_4[7]_GND_32_o_add_54_OUT<7>
    SLICE_X3Y21.B        Tilo                  0.259   m1/m3/data_write<2>
                                                       m1/m3/Mmux_data_write81
    RAMB8_X0Y11.DIADI7   net (fanout=1)        0.327   m1/m3/data_write<7>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   m1/m3/m6/m0/Mram_ram
                                                       m1/m3/m6/m0/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      7.667ns (4.252ns logic, 3.415ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_m6_clkfx = PERIOD TIMEGRP "m6_clkfx" TS_sys_clk_pin * 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point m1/m3/m6/w_grey_sync_9 (SLICE_X6Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/m3/m6/w_grey_sync_temp_9 (FF)
  Destination:          m1/m3/m6/w_grey_sync_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m1/m3/m6/w_grey_sync_temp_9 to m1/m3/m6/w_grey_sync_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.198   m1/m3/m6/w_grey_sync_temp<9>
                                                       m1/m3/m6/w_grey_sync_temp_9
    SLICE_X6Y11.DX       net (fanout=1)        0.131   m1/m3/m6/w_grey_sync_temp<9>
    SLICE_X6Y11.CLK      Tckdi       (-Th)    -0.048   m1/m3/m6/w_grey_sync<9>
                                                       m1/m3/m6/w_grey_sync_9
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.246ns logic, 0.131ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point m0/m2/w_grey_sync_8 (SLICE_X11Y18.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m0/m2/w_grey_sync_temp_8 (FF)
  Destination:          m0/m2/w_grey_sync_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m0/m2/w_grey_sync_temp_8 to m0/m2/w_grey_sync_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.CQ      Tcko                  0.200   m0/m2/w_grey_sync_temp<8>
                                                       m0/m2/w_grey_sync_temp_8
    SLICE_X11Y18.CX      net (fanout=1)        0.138   m0/m2/w_grey_sync_temp<8>
    SLICE_X11Y18.CLK     Tckdi       (-Th)    -0.059   m0/m2/w_grey_sync<9>
                                                       m0/m2/w_grey_sync_8
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point m0/m2/w_grey_sync_3 (SLICE_X10Y17.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m0/m2/w_grey_sync_temp_3 (FF)
  Destination:          m0/m2/w_grey_sync_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_sdram rising at 0.000ns
  Destination Clock:    clk_sdram rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m0/m2/w_grey_sync_temp_3 to m0/m2/w_grey_sync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.CQ      Tcko                  0.198   m0/m2/w_grey_sync_temp<7>
                                                       m0/m2/w_grey_sync_temp_3
    SLICE_X10Y17.DX      net (fanout=1)        0.182   m0/m2/w_grey_sync_temp<3>
    SLICE_X10Y17.CLK     Tckdi       (-Th)    -0.048   m0/m2/w_grey_sync<3>
                                                       m0/m2/w_grey_sync_3
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.246ns logic, 0.182ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_m6_clkfx = PERIOD TIMEGRP "m6_clkfx" TS_sys_clk_pin * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.542ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: m1/m3/m0/Mram_ram/CLKAWRCLK
  Logical resource: m1/m3/m0/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y6.CLKAWRCLK
  Clock network: clk_sdram
--------------------------------------------------------------------------------
Slack: 3.542ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: m1/m3/m0/Mram_ram/CLKBRDCLK
  Logical resource: m1/m3/m0/Mram_ram/CLKBRDCLK
  Location pin: RAMB8_X0Y6.CLKBRDCLK
  Clock network: clk_sdram
--------------------------------------------------------------------------------
Slack: 3.542ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: m1/m3/m1/Mram_ram/CLKAWRCLK
  Logical resource: m1/m3/m1/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y7.CLKAWRCLK
  Clock network: clk_sdram
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_m2_m1_clkdv = PERIOD TIMEGRP "m2_m1_clkdv" TS_sys_clk_pin 
/ 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11260 paths analyzed, 940 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.608ns.
--------------------------------------------------------------------------------

Paths for end point m1/m2/Mshreg_w_grey_sync_4 (SLICE_X16Y35.DI), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m2/w_ptr_q_4 (FF)
  Destination:          m1/m2/Mshreg_w_grey_sync_4 (FF)
  Requirement:          6.667ns
  Data Path Delay:      5.535ns (Levels of Logic = 1)
  Clock Path Skew:      1.784ns (3.260 - 1.476)
  Source Clock:         clk_sdram rising at 33.333ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.684ns

  Clock Uncertainty:          0.684ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.448ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: m1/m2/w_ptr_q_4 to m1/m2/Mshreg_w_grey_sync_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.408   m1/m2/w_ptr_q<7>
                                                       m1/m2/w_ptr_q_4
    SLICE_X19Y33.C1      net (fanout=13)       4.254   m1/m2/w_ptr_q<4>
    SLICE_X19Y33.CMUX    Tilo                  0.313   m1/m2/w_grey_sync_temp<6>
                                                       m1/m2/Mxor_w_grey_4_xo<0>1
    SLICE_X16Y35.DI      net (fanout=2)        0.532   m1/m2/w_grey<4>
    SLICE_X16Y35.CLK     Tds                   0.028   m1/m2/w_grey_sync<4>
                                                       m1/m2/Mshreg_w_grey_sync_4
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (0.749ns logic, 4.786ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m2/w_ptr_q_5 (FF)
  Destination:          m1/m2/Mshreg_w_grey_sync_4 (FF)
  Requirement:          6.667ns
  Data Path Delay:      5.117ns (Levels of Logic = 1)
  Clock Path Skew:      1.784ns (3.260 - 1.476)
  Source Clock:         clk_sdram rising at 33.333ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.684ns

  Clock Uncertainty:          0.684ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.448ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: m1/m2/w_ptr_q_5 to m1/m2/Mshreg_w_grey_sync_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.BQ      Tcko                  0.408   m1/m2/w_ptr_q<7>
                                                       m1/m2/w_ptr_q_5
    SLICE_X19Y33.C4      net (fanout=12)       3.836   m1/m2/w_ptr_q<5>
    SLICE_X19Y33.CMUX    Tilo                  0.313   m1/m2/w_grey_sync_temp<6>
                                                       m1/m2/Mxor_w_grey_4_xo<0>1
    SLICE_X16Y35.DI      net (fanout=2)        0.532   m1/m2/w_grey<4>
    SLICE_X16Y35.CLK     Tds                   0.028   m1/m2/w_grey_sync<4>
                                                       m1/m2/Mshreg_w_grey_sync_4
    -------------------------------------------------  ---------------------------
    Total                                      5.117ns (0.749ns logic, 4.368ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point m1/m2/w_grey_sync_temp_1 (SLICE_X19Y33.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m2/w_ptr_q_2 (FF)
  Destination:          m1/m2/w_grey_sync_temp_1 (FF)
  Requirement:          6.667ns
  Data Path Delay:      5.177ns (Levels of Logic = 1)
  Clock Path Skew:      1.787ns (3.263 - 1.476)
  Source Clock:         clk_sdram rising at 33.333ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.684ns

  Clock Uncertainty:          0.684ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.448ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: m1/m2/w_ptr_q_2 to m1/m2/w_grey_sync_temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.408   m1/m2/w_ptr_q<3>
                                                       m1/m2/w_ptr_q_2
    SLICE_X19Y33.B4      net (fanout=14)       4.447   m1/m2/w_ptr_q<2>
    SLICE_X19Y33.CLK     Tas                   0.322   m1/m2/w_grey_sync_temp<6>
                                                       m1/m2/Mxor_w_grey_1_xo<0>1
                                                       m1/m2/w_grey_sync_temp_1
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (0.730ns logic, 4.447ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point m1/m2/w_grey_sync_temp_9 (SLICE_X18Y34.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/m2/w_ptr_q_10 (FF)
  Destination:          m1/m2/w_grey_sync_temp_9 (FF)
  Requirement:          6.667ns
  Data Path Delay:      5.110ns (Levels of Logic = 1)
  Clock Path Skew:      1.787ns (3.262 - 1.475)
  Source Clock:         clk_sdram rising at 33.333ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.684ns

  Clock Uncertainty:          0.684ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.448ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: m1/m2/w_ptr_q_10 to m1/m2/w_grey_sync_temp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.CQ      Tcko                  0.408   m1/m2/w_ptr_q<10>
                                                       m1/m2/w_ptr_q_10
    SLICE_X18Y34.D5      net (fanout=14)       4.489   m1/m2/w_ptr_q<10>
    SLICE_X18Y34.CLK     Tas                   0.213   m1/m2/w_grey_sync_temp<8>
                                                       m1/m2/Mxor_w_grey_9_xo<0>1
                                                       m1/m2/w_grey_sync_temp_9
    -------------------------------------------------  ---------------------------
    Total                                      5.110ns (0.621ns logic, 4.489ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_m2_m1_clkdv = PERIOD TIMEGRP "m2_m1_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point m1/m2/w_grey_sync_temp_0 (SLICE_X19Y33.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/m2/w_ptr_q_0 (FF)
  Destination:          m1/m2/w_grey_sync_temp_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.564ns (Levels of Logic = 1)
  Clock Path Skew:      1.804ns (2.396 - 0.592)
  Source Clock:         clk_sdram rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.684ns

  Clock Uncertainty:          0.684ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.448ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: m1/m2/w_ptr_q_0 to m1/m2/w_grey_sync_temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.200   m1/m2/w_ptr_q<3>
                                                       m1/m2/w_ptr_q_0
    SLICE_X19Y33.A3      net (fanout=13)       2.149   m1/m2/w_ptr_q<0>
    SLICE_X19Y33.CLK     Tah         (-Th)    -0.215   m1/m2/w_grey_sync_temp<6>
                                                       m1/m2/w_grey<0>1
                                                       m1/m2/w_grey_sync_temp_0
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (0.415ns logic, 2.149ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point m1/m2/w_grey_sync_temp_7 (SLICE_X18Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/m2/w_ptr_q_8 (FF)
  Destination:          m1/m2/w_grey_sync_temp_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.608ns (Levels of Logic = 1)
  Clock Path Skew:      1.805ns (2.396 - 0.591)
  Source Clock:         clk_sdram rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.684ns

  Clock Uncertainty:          0.684ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.448ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: m1/m2/w_ptr_q_8 to m1/m2/w_grey_sync_temp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.200   m1/m2/w_ptr_q<10>
                                                       m1/m2/w_ptr_q_8
    SLICE_X18Y31.B5      net (fanout=11)       2.287   m1/m2/w_ptr_q<8>
    SLICE_X18Y31.CLK     Tah         (-Th)    -0.121   m1/m2/w_grey_nxt<6>
                                                       m1/m2/Mxor_w_grey_7_xo<0>1
                                                       m1/m2/w_grey_sync_temp_7
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.321ns logic, 2.287ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point m1/m2/w_grey_sync_temp_7 (SLICE_X18Y31.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/m2/w_ptr_q_7 (FF)
  Destination:          m1/m2/w_grey_sync_temp_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 1)
  Clock Path Skew:      1.804ns (2.396 - 0.592)
  Source Clock:         clk_sdram rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.684ns

  Clock Uncertainty:          0.684ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.448ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: m1/m2/w_ptr_q_7 to m1/m2/w_grey_sync_temp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.200   m1/m2/w_ptr_q<7>
                                                       m1/m2/w_ptr_q_7
    SLICE_X18Y31.B1      net (fanout=12)       2.309   m1/m2/w_ptr_q<7>
    SLICE_X18Y31.CLK     Tah         (-Th)    -0.121   m1/m2/w_grey_nxt<6>
                                                       m1/m2/Mxor_w_grey_7_xo<0>1
                                                       m1/m2/w_grey_sync_temp_7
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (0.321ns logic, 2.309ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_m2_m1_clkdv = PERIOD TIMEGRP "m2_m1_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: m_cap/Mram_ram1/CLKA
  Logical resource: m_cap/Mram_ram1/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: m_cap/Mram_ram2/CLKA
  Logical resource: m_cap/Mram_ram2/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: m_cap/Mram_ram3/CLKA
  Logical resource: m_cap/Mram_ram3/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_vga
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|     24.126ns|            0|           13|         7971|        63718|
| TS_m6_clkfx                   |      6.667ns|      8.042ns|          N/A|           13|            0|        52458|            0|
| TS_m2_m1_clkdv                |     40.000ns|     26.608ns|          N/A|            0|            0|        11260|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.397|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 13  Score: 7886  (Setup/Max: 7886, Hold: 0)

Constraints cover 71689 paths, 0 nets, and 7747 connections

Design statistics:
   Minimum period:  26.608ns{1}   (Maximum frequency:  37.583MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 13 04:47:58 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4594 MB



