
H7Hopper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008890  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006f28  08008b30  08008b30  00009b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fa58  0800fa58  00010a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800fa60  0800fa60  00010a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800fa64  0800fa64  00010a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000fc  24000000  0800fa68  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000007b8  240000fc  0800fb64  000110fc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240008b4  0800fb64  000118b4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000110fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000166f5  00000000  00000000  0001112a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003058  00000000  00000000  0002781f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001260  00000000  00000000  0002a878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000dff  00000000  00000000  0002bad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000393aa  00000000  00000000  0002c8d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017df7  00000000  00000000  00065c81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001689d6  00000000  00000000  0007da78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e644e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005064  00000000  00000000  001e6494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000055  00000000  00000000  001eb4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000fc 	.word	0x240000fc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008b18 	.word	0x08008b18

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000100 	.word	0x24000100
 80002dc:	08008b18 	.word	0x08008b18

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b08a      	sub	sp, #40	@ 0x28
 8000384:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000386:	f107 0314 	add.w	r3, r7, #20
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
 8000394:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000396:	4b3a      	ldr	r3, [pc, #232]	@ (8000480 <MX_GPIO_Init+0x100>)
 8000398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800039c:	4a38      	ldr	r2, [pc, #224]	@ (8000480 <MX_GPIO_Init+0x100>)
 800039e:	f043 0310 	orr.w	r3, r3, #16
 80003a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80003a6:	4b36      	ldr	r3, [pc, #216]	@ (8000480 <MX_GPIO_Init+0x100>)
 80003a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003ac:	f003 0310 	and.w	r3, r3, #16
 80003b0:	613b      	str	r3, [r7, #16]
 80003b2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b4:	4b32      	ldr	r3, [pc, #200]	@ (8000480 <MX_GPIO_Init+0x100>)
 80003b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003ba:	4a31      	ldr	r2, [pc, #196]	@ (8000480 <MX_GPIO_Init+0x100>)
 80003bc:	f043 0304 	orr.w	r3, r3, #4
 80003c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80003c4:	4b2e      	ldr	r3, [pc, #184]	@ (8000480 <MX_GPIO_Init+0x100>)
 80003c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003ca:	f003 0304 	and.w	r3, r3, #4
 80003ce:	60fb      	str	r3, [r7, #12]
 80003d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003d2:	4b2b      	ldr	r3, [pc, #172]	@ (8000480 <MX_GPIO_Init+0x100>)
 80003d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003d8:	4a29      	ldr	r2, [pc, #164]	@ (8000480 <MX_GPIO_Init+0x100>)
 80003da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80003e2:	4b27      	ldr	r3, [pc, #156]	@ (8000480 <MX_GPIO_Init+0x100>)
 80003e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003ec:	60bb      	str	r3, [r7, #8]
 80003ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f0:	4b23      	ldr	r3, [pc, #140]	@ (8000480 <MX_GPIO_Init+0x100>)
 80003f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003f6:	4a22      	ldr	r2, [pc, #136]	@ (8000480 <MX_GPIO_Init+0x100>)
 80003f8:	f043 0301 	orr.w	r3, r3, #1
 80003fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000400:	4b1f      	ldr	r3, [pc, #124]	@ (8000480 <MX_GPIO_Init+0x100>)
 8000402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000406:	f003 0301 	and.w	r3, r3, #1
 800040a:	607b      	str	r3, [r7, #4]
 800040c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_RESET);
 800040e:	2200      	movs	r2, #0
 8000410:	2108      	movs	r1, #8
 8000412:	481c      	ldr	r0, [pc, #112]	@ (8000484 <MX_GPIO_Init+0x104>)
 8000414:	f003 fbe4 	bl	8003be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 8000418:	2201      	movs	r2, #1
 800041a:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 800041e:	4819      	ldr	r0, [pc, #100]	@ (8000484 <MX_GPIO_Init+0x104>)
 8000420:	f003 fbde 	bl	8003be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : E3_Pin */
  GPIO_InitStruct.Pin = E3_Pin;
 8000424:	2308      	movs	r3, #8
 8000426:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000428:	2301      	movs	r3, #1
 800042a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042c:	2300      	movs	r3, #0
 800042e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000430:	2300      	movs	r3, #0
 8000432:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(E3_GPIO_Port, &GPIO_InitStruct);
 8000434:	f107 0314 	add.w	r3, r7, #20
 8000438:	4619      	mov	r1, r3
 800043a:	4812      	ldr	r0, [pc, #72]	@ (8000484 <MX_GPIO_Init+0x104>)
 800043c:	f003 fa08 	bl	8003850 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000440:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000446:	2300      	movs	r3, #0
 8000448:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800044a:	2302      	movs	r3, #2
 800044c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800044e:	f107 0314 	add.w	r3, r7, #20
 8000452:	4619      	mov	r1, r3
 8000454:	480c      	ldr	r0, [pc, #48]	@ (8000488 <MX_GPIO_Init+0x108>)
 8000456:	f003 f9fb 	bl	8003850 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_Pin LCD_WR_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 800045a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800045e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000460:	2301      	movs	r3, #1
 8000462:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000464:	2300      	movs	r3, #0
 8000466:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000468:	2303      	movs	r3, #3
 800046a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800046c:	f107 0314 	add.w	r3, r7, #20
 8000470:	4619      	mov	r1, r3
 8000472:	4804      	ldr	r0, [pc, #16]	@ (8000484 <MX_GPIO_Init+0x104>)
 8000474:	f003 f9ec 	bl	8003850 <HAL_GPIO_Init>

}
 8000478:	bf00      	nop
 800047a:	3728      	adds	r7, #40	@ 0x28
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}
 8000480:	58024400 	.word	0x58024400
 8000484:	58021000 	.word	0x58021000
 8000488:	58020800 	.word	0x58020800

0800048c <LCD_Test>:

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void)
{
 800048c:	b5b0      	push	{r4, r5, r7, lr}
 800048e:	b088      	sub	sp, #32
 8000490:	af02      	add	r7, sp, #8
	uint8_t text[20];
	
	#ifdef TFT96
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 8000492:	4b7d      	ldr	r3, [pc, #500]	@ (8000688 <LCD_Test+0x1fc>)
 8000494:	2203      	movs	r2, #3
 8000496:	609a      	str	r2, [r3, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 8000498:	4b7b      	ldr	r3, [pc, #492]	@ (8000688 <LCD_Test+0x1fc>)
 800049a:	2200      	movs	r2, #0
 800049c:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = ST7735_0_9_inch_screen;
 800049e:	4b7a      	ldr	r3, [pc, #488]	@ (8000688 <LCD_Test+0x1fc>)
 80004a0:	2201      	movs	r2, #1
 80004a2:	735a      	strb	r2, [r3, #13]
	// #else
	// error "Unknown Screen"
	
	#endif
	
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 80004a4:	4979      	ldr	r1, [pc, #484]	@ (800068c <LCD_Test+0x200>)
 80004a6:	487a      	ldr	r0, [pc, #488]	@ (8000690 <LCD_Test+0x204>)
 80004a8:	f001 fa1c 	bl	80018e4 <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 80004ac:	4b79      	ldr	r3, [pc, #484]	@ (8000694 <LCD_Test+0x208>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a75      	ldr	r2, [pc, #468]	@ (8000688 <LCD_Test+0x1fc>)
 80004b2:	2105      	movs	r1, #5
 80004b4:	4876      	ldr	r0, [pc, #472]	@ (8000690 <LCD_Test+0x204>)
 80004b6:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 80004b8:	4b76      	ldr	r3, [pc, #472]	@ (8000694 <LCD_Test+0x208>)
 80004ba:	689b      	ldr	r3, [r3, #8]
 80004bc:	4976      	ldr	r1, [pc, #472]	@ (8000698 <LCD_Test+0x20c>)
 80004be:	4874      	ldr	r0, [pc, #464]	@ (8000690 <LCD_Test+0x204>)
 80004c0:	4798      	blx	r3
	
	LCD_SetBrightness(0);
 80004c2:	2000      	movs	r0, #0
 80004c4:	f000 f8fa 	bl	80006bc <LCD_SetBrightness>
	
	#ifdef TFT96
	extern unsigned char WeActStudiologo_160_80[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_160_80);
 80004c8:	4b72      	ldr	r3, [pc, #456]	@ (8000694 <LCD_Test+0x208>)
 80004ca:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80004cc:	4b73      	ldr	r3, [pc, #460]	@ (800069c <LCD_Test+0x210>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	2100      	movs	r1, #0
 80004d2:	486f      	ldr	r0, [pc, #444]	@ (8000690 <LCD_Test+0x204>)
 80004d4:	47a0      	blx	r4
	#elif TFT18
	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
	#endif
	
  uint32_t tick = get_tick();
 80004d6:	f003 f815 	bl	8003504 <HAL_GetTick>
 80004da:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 80004dc:	e06a      	b.n	80005b4 <LCD_Test+0x128>
	{
		delay_ms(10);
 80004de:	200a      	movs	r0, #10
 80004e0:	f003 f81c 	bl	800351c <HAL_Delay>

		if (get_tick() - tick <= 1000)
 80004e4:	f003 f80e 	bl	8003504 <HAL_GetTick>
 80004e8:	4602      	mov	r2, r0
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	1ad3      	subs	r3, r2, r3
 80004ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80004f2:	d80f      	bhi.n	8000514 <LCD_Test+0x88>
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 80004f4:	f003 f806 	bl	8003504 <HAL_GetTick>
 80004f8:	4602      	mov	r2, r0
 80004fa:	697b      	ldr	r3, [r7, #20]
 80004fc:	1ad3      	subs	r3, r2, r3
 80004fe:	2264      	movs	r2, #100	@ 0x64
 8000500:	fb02 f303 	mul.w	r3, r2, r3
 8000504:	4a66      	ldr	r2, [pc, #408]	@ (80006a0 <LCD_Test+0x214>)
 8000506:	fba2 2303 	umull	r2, r3, r2, r3
 800050a:	099b      	lsrs	r3, r3, #6
 800050c:	4618      	mov	r0, r3
 800050e:	f000 f8d5 	bl	80006bc <LCD_SetBrightness>
 8000512:	e04f      	b.n	80005b4 <LCD_Test+0x128>
		else if (get_tick() - tick <= 3000)
 8000514:	f002 fff6 	bl	8003504 <HAL_GetTick>
 8000518:	4602      	mov	r2, r0
 800051a:	697b      	ldr	r3, [r7, #20]
 800051c:	1ad3      	subs	r3, r2, r3
 800051e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000522:	4293      	cmp	r3, r2
 8000524:	d83d      	bhi.n	80005a2 <LCD_Test+0x116>
		{
			sprintf((char *)&text, "%03d", (get_tick() - tick - 1000) / 10);
 8000526:	f002 ffed 	bl	8003504 <HAL_GetTick>
 800052a:	4602      	mov	r2, r0
 800052c:	697b      	ldr	r3, [r7, #20]
 800052e:	1ad3      	subs	r3, r2, r3
 8000530:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8000534:	4a5b      	ldr	r2, [pc, #364]	@ (80006a4 <LCD_Test+0x218>)
 8000536:	fba2 2303 	umull	r2, r3, r2, r3
 800053a:	08da      	lsrs	r2, r3, #3
 800053c:	463b      	mov	r3, r7
 800053e:	495a      	ldr	r1, [pc, #360]	@ (80006a8 <LCD_Test+0x21c>)
 8000540:	4618      	mov	r0, r3
 8000542:	f007 fe49 	bl	80081d8 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16, text);
 8000546:	4b50      	ldr	r3, [pc, #320]	@ (8000688 <LCD_Test+0x1fc>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	b29b      	uxth	r3, r3
 800054c:	3b1e      	subs	r3, #30
 800054e:	b298      	uxth	r0, r3
 8000550:	4b4d      	ldr	r3, [pc, #308]	@ (8000688 <LCD_Test+0x1fc>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	b29a      	uxth	r2, r3
 8000556:	463b      	mov	r3, r7
 8000558:	9301      	str	r3, [sp, #4]
 800055a:	2310      	movs	r3, #16
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	2310      	movs	r3, #16
 8000560:	2101      	movs	r1, #1
 8000562:	f000 fb4f 	bl	8000c04 <LCD_ShowString>
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 8000566:	4b4b      	ldr	r3, [pc, #300]	@ (8000694 <LCD_Test+0x208>)
 8000568:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 800056a:	4b47      	ldr	r3, [pc, #284]	@ (8000688 <LCD_Test+0x1fc>)
 800056c:	685b      	ldr	r3, [r3, #4]
 800056e:	1edd      	subs	r5, r3, #3
 8000570:	f002 ffc8 	bl	8003504 <HAL_GetTick>
 8000574:	4602      	mov	r2, r0
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	1ad3      	subs	r3, r2, r3
 800057a:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800057e:	4a42      	ldr	r2, [pc, #264]	@ (8000688 <LCD_Test+0x1fc>)
 8000580:	6812      	ldr	r2, [r2, #0]
 8000582:	fb02 f303 	mul.w	r3, r2, r3
 8000586:	4a46      	ldr	r2, [pc, #280]	@ (80006a0 <LCD_Test+0x214>)
 8000588:	fba2 2303 	umull	r2, r3, r2, r3
 800058c:	09db      	lsrs	r3, r3, #7
 800058e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000592:	9201      	str	r2, [sp, #4]
 8000594:	2203      	movs	r2, #3
 8000596:	9200      	str	r2, [sp, #0]
 8000598:	462a      	mov	r2, r5
 800059a:	2100      	movs	r1, #0
 800059c:	483c      	ldr	r0, [pc, #240]	@ (8000690 <LCD_Test+0x204>)
 800059e:	47a0      	blx	r4
 80005a0:	e008      	b.n	80005b4 <LCD_Test+0x128>
		}
		else if (get_tick() - tick > 3000)
 80005a2:	f002 ffaf 	bl	8003504 <HAL_GetTick>
 80005a6:	4602      	mov	r2, r0
 80005a8:	697b      	ldr	r3, [r7, #20]
 80005aa:	1ad3      	subs	r3, r2, r3
 80005ac:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80005b0:	4293      	cmp	r3, r2
 80005b2:	d808      	bhi.n	80005c6 <LCD_Test+0x13a>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 80005b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005b8:	483c      	ldr	r0, [pc, #240]	@ (80006ac <LCD_Test+0x220>)
 80005ba:	f003 faf9 	bl	8003bb0 <HAL_GPIO_ReadPin>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b01      	cmp	r3, #1
 80005c2:	d18c      	bne.n	80004de <LCD_Test+0x52>
 80005c4:	e004      	b.n	80005d0 <LCD_Test+0x144>
			break;
 80005c6:	bf00      	nop
	}
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 80005c8:	e002      	b.n	80005d0 <LCD_Test+0x144>
	{
		delay_ms(10);
 80005ca:	200a      	movs	r0, #10
 80005cc:	f002 ffa6 	bl	800351c <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 80005d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005d4:	4835      	ldr	r0, [pc, #212]	@ (80006ac <LCD_Test+0x220>)
 80005d6:	f003 faeb 	bl	8003bb0 <HAL_GPIO_ReadPin>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d0f4      	beq.n	80005ca <LCD_Test+0x13e>
	}
	LCD_Light(0, 300);
 80005e0:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80005e4:	2000      	movs	r0, #0
 80005e6:	f000 f885 	bl	80006f4 <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 80005ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000694 <LCD_Test+0x208>)
 80005ec:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80005ee:	4b26      	ldr	r3, [pc, #152]	@ (8000688 <LCD_Test+0x1fc>)
 80005f0:	681a      	ldr	r2, [r3, #0]
 80005f2:	4b25      	ldr	r3, [pc, #148]	@ (8000688 <LCD_Test+0x1fc>)
 80005f4:	685b      	ldr	r3, [r3, #4]
 80005f6:	2100      	movs	r1, #0
 80005f8:	9101      	str	r1, [sp, #4]
 80005fa:	9300      	str	r3, [sp, #0]
 80005fc:	4613      	mov	r3, r2
 80005fe:	2200      	movs	r2, #0
 8000600:	2100      	movs	r1, #0
 8000602:	4823      	ldr	r0, [pc, #140]	@ (8000690 <LCD_Test+0x204>)
 8000604:	47a0      	blx	r4

	sprintf((char *)&text, "WeAct Studio");
 8000606:	463b      	mov	r3, r7
 8000608:	4929      	ldr	r1, [pc, #164]	@ (80006b0 <LCD_Test+0x224>)
 800060a:	4618      	mov	r0, r3
 800060c:	f007 fde4 	bl	80081d8 <siprintf>
	LCD_ShowString(4, 4, ST7735Ctx.Width, 16, 16, text);
 8000610:	4b1d      	ldr	r3, [pc, #116]	@ (8000688 <LCD_Test+0x1fc>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	b29a      	uxth	r2, r3
 8000616:	463b      	mov	r3, r7
 8000618:	9301      	str	r3, [sp, #4]
 800061a:	2310      	movs	r3, #16
 800061c:	9300      	str	r3, [sp, #0]
 800061e:	2310      	movs	r3, #16
 8000620:	2104      	movs	r1, #4
 8000622:	2004      	movs	r0, #4
 8000624:	f000 faee 	bl	8000c04 <LCD_ShowString>
	sprintf((char *)&text, "STM32H7xx 0x%X", HAL_GetDEVID());
 8000628:	f002 ffa8 	bl	800357c <HAL_GetDEVID>
 800062c:	4602      	mov	r2, r0
 800062e:	463b      	mov	r3, r7
 8000630:	4920      	ldr	r1, [pc, #128]	@ (80006b4 <LCD_Test+0x228>)
 8000632:	4618      	mov	r0, r3
 8000634:	f007 fdd0 	bl	80081d8 <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 8000638:	4b13      	ldr	r3, [pc, #76]	@ (8000688 <LCD_Test+0x1fc>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	b29a      	uxth	r2, r3
 800063e:	463b      	mov	r3, r7
 8000640:	9301      	str	r3, [sp, #4]
 8000642:	2310      	movs	r3, #16
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2310      	movs	r3, #16
 8000648:	2116      	movs	r1, #22
 800064a:	2004      	movs	r0, #4
 800064c:	f000 fada 	bl	8000c04 <LCD_ShowString>
	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
 8000650:	4b11      	ldr	r3, [pc, #68]	@ (8000698 <LCD_Test+0x20c>)
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	463b      	mov	r3, r7
 8000656:	4918      	ldr	r1, [pc, #96]	@ (80006b8 <LCD_Test+0x22c>)
 8000658:	4618      	mov	r0, r3
 800065a:	f007 fdbd 	bl	80081d8 <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 800065e:	4b0a      	ldr	r3, [pc, #40]	@ (8000688 <LCD_Test+0x1fc>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	b29a      	uxth	r2, r3
 8000664:	463b      	mov	r3, r7
 8000666:	9301      	str	r3, [sp, #4]
 8000668:	2310      	movs	r3, #16
 800066a:	9300      	str	r3, [sp, #0]
 800066c:	2310      	movs	r3, #16
 800066e:	2128      	movs	r1, #40	@ 0x28
 8000670:	2004      	movs	r0, #4
 8000672:	f000 fac7 	bl	8000c04 <LCD_ShowString>

	LCD_Light(100, 200);
 8000676:	21c8      	movs	r1, #200	@ 0xc8
 8000678:	2064      	movs	r0, #100	@ 0x64
 800067a:	f000 f83b 	bl	80006f4 <LCD_Light>
}
 800067e:	bf00      	nop
 8000680:	3718      	adds	r7, #24
 8000682:	46bd      	mov	sp, r7
 8000684:	bdb0      	pop	{r4, r5, r7, pc}
 8000686:	bf00      	nop
 8000688:	24000208 	.word	0x24000208
 800068c:	24000000 	.word	0x24000000
 8000690:	24000118 	.word	0x24000118
 8000694:	24000030 	.word	0x24000030
 8000698:	24000150 	.word	0x24000150
 800069c:	080095c8 	.word	0x080095c8
 80006a0:	10624dd3 	.word	0x10624dd3
 80006a4:	cccccccd 	.word	0xcccccccd
 80006a8:	08008b30 	.word	0x08008b30
 80006ac:	58020800 	.word	0x58020800
 80006b0:	08008b38 	.word	0x08008b38
 80006b4:	08008b48 	.word	0x08008b48
 80006b8:	08008b58 	.word	0x08008b58

080006bc <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 80006c4:	4b04      	ldr	r3, [pc, #16]	@ (80006d8 <LCD_SetBrightness+0x1c>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	687a      	ldr	r2, [r7, #4]
 80006ca:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	2400071c 	.word	0x2400071c

080006dc <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 80006e0:	4b03      	ldr	r3, [pc, #12]	@ (80006f0 <LCD_GetBrightness+0x14>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr
 80006f0:	2400071c 	.word	0x2400071c

080006f4 <LCD_Light>:

// ��Ļ�𽥱������߱䰵
// Brightness_Dis: Ŀ��ֵ
// time: �ﵽĿ��ֵ��ʱ��,��λ: ms
void LCD_Light(uint32_t Brightness_Dis,uint32_t time)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08a      	sub	sp, #40	@ 0x28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
 80006fc:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1,temp2;
	float k,set;
	
	Brightness_Now = LCD_GetBrightness();
 80006fe:	f7ff ffed 	bl	80006dc <LCD_GetBrightness>
 8000702:	6278      	str	r0, [r7, #36]	@ 0x24
	time_now = 0;
 8000704:	2300      	movs	r3, #0
 8000706:	623b      	str	r3, [r7, #32]
	if(Brightness_Now == Brightness_Dis)
 8000708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	429a      	cmp	r2, r3
 800070e:	d05e      	beq.n	80007ce <LCD_Light+0xda>
		return;
	
	if(time == time_now)
 8000710:	683a      	ldr	r2, [r7, #0]
 8000712:	6a3b      	ldr	r3, [r7, #32]
 8000714:	429a      	cmp	r2, r3
 8000716:	d05c      	beq.n	80007d2 <LCD_Light+0xde>
		return;
	
	temp1 = Brightness_Now;
 8000718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800071a:	ee07 3a90 	vmov	s15, r3
 800071e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000722:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	ee07 3a90 	vmov	s15, r3
 800072c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000730:	ed97 7a07 	vldr	s14, [r7, #28]
 8000734:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000738:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 800073c:	6a3b      	ldr	r3, [r7, #32]
 800073e:	ee07 3a90 	vmov	s15, r3
 8000742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000746:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	ee07 3a90 	vmov	s15, r3
 8000750:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000754:	ed97 7a06 	vldr	s14, [r7, #24]
 8000758:	ee77 7a67 	vsub.f32	s15, s14, s15
 800075c:	edc7 7a06 	vstr	s15, [r7, #24]
	
	k = temp1 / temp2;
 8000760:	edd7 6a07 	vldr	s13, [r7, #28]
 8000764:	ed97 7a06 	vldr	s14, [r7, #24]
 8000768:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800076c:	edc7 7a05 	vstr	s15, [r7, #20]
	
	uint32_t tick=get_tick();
 8000770:	f002 fec8 	bl	8003504 <HAL_GetTick>
 8000774:	6138      	str	r0, [r7, #16]
	while(1)
	{
		delay_ms(1);
 8000776:	2001      	movs	r0, #1
 8000778:	f002 fed0 	bl	800351c <HAL_Delay>
		
		time_now = get_tick()-tick;
 800077c:	f002 fec2 	bl	8003504 <HAL_GetTick>
 8000780:	4602      	mov	r2, r0
 8000782:	693b      	ldr	r3, [r7, #16]
 8000784:	1ad3      	subs	r3, r2, r3
 8000786:	623b      	str	r3, [r7, #32]
		
		temp2 = time_now - 0;
 8000788:	6a3b      	ldr	r3, [r7, #32]
 800078a:	ee07 3a90 	vmov	s15, r3
 800078e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000792:	edc7 7a06 	vstr	s15, [r7, #24]
		
		set = temp2*k + Brightness_Now;
 8000796:	ed97 7a06 	vldr	s14, [r7, #24]
 800079a:	edd7 7a05 	vldr	s15, [r7, #20]
 800079e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80007a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007a4:	ee07 3a90 	vmov	s15, r3
 80007a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007b0:	edc7 7a03 	vstr	s15, [r7, #12]
		
		LCD_SetBrightness((uint32_t)set);
 80007b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80007b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	f7ff ff7c 	bl	80006bc <LCD_SetBrightness>
		
		if(time_now >= time) break;
 80007c4:	6a3a      	ldr	r2, [r7, #32]
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d204      	bcs.n	80007d6 <LCD_Light+0xe2>
		delay_ms(1);
 80007cc:	e7d3      	b.n	8000776 <LCD_Light+0x82>
		return;
 80007ce:	bf00      	nop
 80007d0:	e002      	b.n	80007d8 <LCD_Light+0xe4>
		return;
 80007d2:	bf00      	nop
 80007d4:	e000      	b.n	80007d8 <LCD_Light+0xe4>
		if(time_now >= time) break;
 80007d6:	bf00      	nop
		
	}
}
 80007d8:	3728      	adds	r7, #40	@ 0x28
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
	...

080007e0 <LCD_ShowChar>:
//num:Ҫ��ʾ���ַ�:" "--->"~"
//size:�����С 12/16
//mode:���ӷ�ʽ(1)���Ƿǵ��ӷ�ʽ(0)  

void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{  							  
 80007e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80007e4:	b097      	sub	sp, #92	@ 0x5c
 80007e6:	af02      	add	r7, sp, #8
 80007e8:	461e      	mov	r6, r3
 80007ea:	4603      	mov	r3, r0
 80007ec:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80007ee:	460b      	mov	r3, r1
 80007f0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80007f2:	4613      	mov	r3, r2
 80007f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80007f8:	4633      	mov	r3, r6
 80007fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80007fe:	466b      	mov	r3, sp
 8000800:	607b      	str	r3, [r7, #4]
  uint8_t temp,t1,t;
	uint16_t y0=y;
 8000802:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000804:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	uint16_t x0=x;
 8000808:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800080a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	uint16_t colortemp=POINT_COLOR; 
 800080e:	4baf      	ldr	r3, [pc, #700]	@ (8000acc <LCD_ShowChar+0x2ec>)
 8000810:	881b      	ldrh	r3, [r3, #0]
 8000812:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
  uint32_t h,w;
	
	uint16_t write[size][size==12?6:8];
 8000816:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800081a:	2b0c      	cmp	r3, #12
 800081c:	d101      	bne.n	8000822 <LCD_ShowChar+0x42>
 800081e:	2106      	movs	r1, #6
 8000820:	e000      	b.n	8000824 <LCD_ShowChar+0x44>
 8000822:	2108      	movs	r1, #8
 8000824:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 8000828:	1e4b      	subs	r3, r1, #1
 800082a:	643b      	str	r3, [r7, #64]	@ 0x40
 800082c:	460a      	mov	r2, r1
 800082e:	2300      	movs	r3, #0
 8000830:	4692      	mov	sl, r2
 8000832:	469b      	mov	fp, r3
 8000834:	f04f 0200 	mov.w	r2, #0
 8000838:	f04f 0300 	mov.w	r3, #0
 800083c:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8000840:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8000844:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8000848:	460b      	mov	r3, r1
 800084a:	005e      	lsls	r6, r3, #1
 800084c:	4603      	mov	r3, r0
 800084e:	3b01      	subs	r3, #1
 8000850:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000852:	460a      	mov	r2, r1
 8000854:	2300      	movs	r3, #0
 8000856:	61ba      	str	r2, [r7, #24]
 8000858:	61fb      	str	r3, [r7, #28]
 800085a:	b2c3      	uxtb	r3, r0
 800085c:	2200      	movs	r2, #0
 800085e:	623b      	str	r3, [r7, #32]
 8000860:	627a      	str	r2, [r7, #36]	@ 0x24
 8000862:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8000866:	465b      	mov	r3, fp
 8000868:	6a3a      	ldr	r2, [r7, #32]
 800086a:	fb02 fc03 	mul.w	ip, r2, r3
 800086e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000870:	4652      	mov	r2, sl
 8000872:	fb02 f303 	mul.w	r3, r2, r3
 8000876:	449c      	add	ip, r3
 8000878:	4652      	mov	r2, sl
 800087a:	6a3b      	ldr	r3, [r7, #32]
 800087c:	fba2 8903 	umull	r8, r9, r2, r3
 8000880:	eb0c 0309 	add.w	r3, ip, r9
 8000884:	4699      	mov	r9, r3
 8000886:	f04f 0200 	mov.w	r2, #0
 800088a:	f04f 0300 	mov.w	r3, #0
 800088e:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8000892:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8000896:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800089a:	460a      	mov	r2, r1
 800089c:	2300      	movs	r3, #0
 800089e:	613a      	str	r2, [r7, #16]
 80008a0:	617b      	str	r3, [r7, #20]
 80008a2:	b2c3      	uxtb	r3, r0
 80008a4:	2200      	movs	r2, #0
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	60fa      	str	r2, [r7, #12]
 80008aa:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80008ae:	464b      	mov	r3, r9
 80008b0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80008b4:	4652      	mov	r2, sl
 80008b6:	fb02 fc03 	mul.w	ip, r2, r3
 80008ba:	465b      	mov	r3, fp
 80008bc:	4642      	mov	r2, r8
 80008be:	fb02 f303 	mul.w	r3, r2, r3
 80008c2:	449c      	add	ip, r3
 80008c4:	4642      	mov	r2, r8
 80008c6:	4653      	mov	r3, sl
 80008c8:	fba2 4503 	umull	r4, r5, r2, r3
 80008cc:	eb0c 0305 	add.w	r3, ip, r5
 80008d0:	461d      	mov	r5, r3
 80008d2:	f04f 0200 	mov.w	r2, #0
 80008d6:	f04f 0300 	mov.w	r3, #0
 80008da:	012b      	lsls	r3, r5, #4
 80008dc:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80008e0:	0122      	lsls	r2, r4, #4
 80008e2:	460b      	mov	r3, r1
 80008e4:	4602      	mov	r2, r0
 80008e6:	fb02 f303 	mul.w	r3, r2, r3
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	3307      	adds	r3, #7
 80008ee:	08db      	lsrs	r3, r3, #3
 80008f0:	00db      	lsls	r3, r3, #3
 80008f2:	ebad 0d03 	sub.w	sp, sp, r3
 80008f6:	ab02      	add	r3, sp, #8
 80008f8:	3301      	adds	r3, #1
 80008fa:	085b      	lsrs	r3, r3, #1
 80008fc:	005b      	lsls	r3, r3, #1
 80008fe:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint16_t count;
	
  ST7735_GetXSize(&st7735_pObj,&w);
 8000900:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000904:	4619      	mov	r1, r3
 8000906:	4872      	ldr	r0, [pc, #456]	@ (8000ad0 <LCD_ShowChar+0x2f0>)
 8000908:	f002 f948 	bl	8002b9c <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 800090c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000910:	4619      	mov	r1, r3
 8000912:	486f      	ldr	r0, [pc, #444]	@ (8000ad0 <LCD_ShowChar+0x2f0>)
 8000914:	f002 f954 	bl	8002bc0 <ST7735_GetYSize>
	
	//���ô���		   
	num=num-' ';//�õ�ƫ�ƺ��ֵ
 8000918:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800091c:	3b20      	subs	r3, #32
 800091e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	count = 0;
 8000922:	2300      	movs	r3, #0
 8000924:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	
	if(!mode) //�ǵ��ӷ�ʽ
 8000928:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 800092c:	2b00      	cmp	r3, #0
 800092e:	f040 80a7 	bne.w	8000a80 <LCD_ShowChar+0x2a0>
	{
		for(t=0;t<size;t++)
 8000932:	2300      	movs	r3, #0
 8000934:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8000938:	e09a      	b.n	8000a70 <LCD_ShowChar+0x290>
		{   
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 800093a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800093e:	2b0c      	cmp	r3, #12
 8000940:	d10e      	bne.n	8000960 <LCD_ShowChar+0x180>
 8000942:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000946:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 800094a:	4862      	ldr	r0, [pc, #392]	@ (8000ad4 <LCD_ShowChar+0x2f4>)
 800094c:	4613      	mov	r3, r2
 800094e:	005b      	lsls	r3, r3, #1
 8000950:	4413      	add	r3, r2
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	4403      	add	r3, r0
 8000956:	440b      	add	r3, r1
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800095e:	e00a      	b.n	8000976 <LCD_ShowChar+0x196>
			else temp=asc2_1608[num][t];		 //����1608����
 8000960:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000964:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000968:	495b      	ldr	r1, [pc, #364]	@ (8000ad8 <LCD_ShowChar+0x2f8>)
 800096a:	0112      	lsls	r2, r2, #4
 800096c:	440a      	add	r2, r1
 800096e:	4413      	add	r3, r2
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			
			for(t1=0;t1<8;t1++)
 8000976:	2300      	movs	r3, #0
 8000978:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800097c:	e06d      	b.n	8000a5a <LCD_ShowChar+0x27a>
			{			    
				if(temp&0x80)
 800097e:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8000982:	2b00      	cmp	r3, #0
 8000984:	da0e      	bge.n	80009a4 <LCD_ShowChar+0x1c4>
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8000986:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800098a:	021b      	lsls	r3, r3, #8
 800098c:	b21a      	sxth	r2, r3
 800098e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000992:	0a1b      	lsrs	r3, r3, #8
 8000994:	b29b      	uxth	r3, r3
 8000996:	b21b      	sxth	r3, r3
 8000998:	4313      	orrs	r3, r2
 800099a:	b21b      	sxth	r3, r3
 800099c:	b29a      	uxth	r2, r3
 800099e:	4b4b      	ldr	r3, [pc, #300]	@ (8000acc <LCD_ShowChar+0x2ec>)
 80009a0:	801a      	strh	r2, [r3, #0]
 80009a2:	e00d      	b.n	80009c0 <LCD_ShowChar+0x1e0>
				else 
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80009a4:	4b4d      	ldr	r3, [pc, #308]	@ (8000adc <LCD_ShowChar+0x2fc>)
 80009a6:	881b      	ldrh	r3, [r3, #0]
 80009a8:	021b      	lsls	r3, r3, #8
 80009aa:	b21a      	sxth	r2, r3
 80009ac:	4b4b      	ldr	r3, [pc, #300]	@ (8000adc <LCD_ShowChar+0x2fc>)
 80009ae:	881b      	ldrh	r3, [r3, #0]
 80009b0:	0a1b      	lsrs	r3, r3, #8
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	b21b      	sxth	r3, r3
 80009b6:	4313      	orrs	r3, r2
 80009b8:	b21b      	sxth	r3, r3
 80009ba:	b29a      	uxth	r2, r3
 80009bc:	4b43      	ldr	r3, [pc, #268]	@ (8000acc <LCD_ShowChar+0x2ec>)
 80009be:	801a      	strh	r2, [r3, #0]
				
				write[count][t/2]=POINT_COLOR;
 80009c0:	0872      	lsrs	r2, r6, #1
 80009c2:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 80009c6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80009ca:	085b      	lsrs	r3, r3, #1
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	461c      	mov	r4, r3
 80009d0:	4b3e      	ldr	r3, [pc, #248]	@ (8000acc <LCD_ShowChar+0x2ec>)
 80009d2:	8818      	ldrh	r0, [r3, #0]
 80009d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009d6:	fb01 f202 	mul.w	r2, r1, r2
 80009da:	4422      	add	r2, r4
 80009dc:	4601      	mov	r1, r0
 80009de:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 80009e2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80009e6:	3301      	adds	r3, #1
 80009e8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if(count >= size) count =0;
 80009ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80009f0:	b29b      	uxth	r3, r3
 80009f2:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80009f6:	429a      	cmp	r2, r3
 80009f8:	d302      	bcc.n	8000a00 <LCD_ShowChar+0x220>
 80009fa:	2300      	movs	r3, #0
 80009fc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				
				temp<<=1;
 8000a00:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 8000a0a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8000a10:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d304      	bcc.n	8000a22 <LCD_ShowChar+0x242>
 8000a18:	4a2c      	ldr	r2, [pc, #176]	@ (8000acc <LCD_ShowChar+0x2ec>)
 8000a1a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000a1e:	8013      	strh	r3, [r2, #0]
 8000a20:	e0e6      	b.n	8000bf0 <LCD_ShowChar+0x410>
				if((y-y0)==size)
 8000a22:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000a24:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000a28:	1ad2      	subs	r2, r2, r3
 8000a2a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d10e      	bne.n	8000a50 <LCD_ShowChar+0x270>
				{
					y=y0;
 8000a32:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000a36:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 8000a38:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8000a3e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a42:	429a      	cmp	r2, r3
 8000a44:	d30e      	bcc.n	8000a64 <LCD_ShowChar+0x284>
 8000a46:	4a21      	ldr	r2, [pc, #132]	@ (8000acc <LCD_ShowChar+0x2ec>)
 8000a48:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000a4c:	8013      	strh	r3, [r2, #0]
 8000a4e:	e0cf      	b.n	8000bf0 <LCD_ShowChar+0x410>
			for(t1=0;t1<8;t1++)
 8000a50:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000a54:	3301      	adds	r3, #1
 8000a56:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8000a5a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000a5e:	2b07      	cmp	r3, #7
 8000a60:	d98d      	bls.n	800097e <LCD_ShowChar+0x19e>
 8000a62:	e000      	b.n	8000a66 <LCD_ShowChar+0x286>
					break;
 8000a64:	bf00      	nop
		for(t=0;t<size;t++)
 8000a66:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8000a70:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8000a74:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	f4ff af5e 	bcc.w	800093a <LCD_ShowChar+0x15a>
 8000a7e:	e09c      	b.n	8000bba <LCD_ShowChar+0x3da>
			}
		}
	}
	else//���ӷ�ʽ
	{
		for(t=0;t<size;t++)
 8000a80:	2300      	movs	r3, #0
 8000a82:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8000a86:	e091      	b.n	8000bac <LCD_ShowChar+0x3cc>
		{   
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 8000a88:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000a8c:	2b0c      	cmp	r3, #12
 8000a8e:	d10e      	bne.n	8000aae <LCD_ShowChar+0x2ce>
 8000a90:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000a94:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 8000a98:	480e      	ldr	r0, [pc, #56]	@ (8000ad4 <LCD_ShowChar+0x2f4>)
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	4413      	add	r3, r2
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	4403      	add	r3, r0
 8000aa4:	440b      	add	r3, r1
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8000aac:	e00a      	b.n	8000ac4 <LCD_ShowChar+0x2e4>
			else temp=asc2_1608[num][t];		 //����1608���� 	                          
 8000aae:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000ab2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000ab6:	4908      	ldr	r1, [pc, #32]	@ (8000ad8 <LCD_ShowChar+0x2f8>)
 8000ab8:	0112      	lsls	r2, r2, #4
 8000aba:	440a      	add	r2, r1
 8000abc:	4413      	add	r3, r2
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			for(t1=0;t1<8;t1++)
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8000aca:	e064      	b.n	8000b96 <LCD_ShowChar+0x3b6>
 8000acc:	24000020 	.word	0x24000020
 8000ad0:	24000118 	.word	0x24000118
 8000ad4:	08008b64 	.word	0x08008b64
 8000ad8:	08008fd8 	.word	0x08008fd8
 8000adc:	24000154 	.word	0x24000154
			{			    
				if(temp&0x80)
 8000ae0:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	da1a      	bge.n	8000b1e <LCD_ShowChar+0x33e>
					write[count][t/2]=(POINT_COLOR&0xFF)<<8|POINT_COLOR>>8;
 8000ae8:	4b44      	ldr	r3, [pc, #272]	@ (8000bfc <LCD_ShowChar+0x41c>)
 8000aea:	881b      	ldrh	r3, [r3, #0]
 8000aec:	021b      	lsls	r3, r3, #8
 8000aee:	b21a      	sxth	r2, r3
 8000af0:	4b42      	ldr	r3, [pc, #264]	@ (8000bfc <LCD_ShowChar+0x41c>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	0a1b      	lsrs	r3, r3, #8
 8000af6:	b29b      	uxth	r3, r3
 8000af8:	b21b      	sxth	r3, r3
 8000afa:	4313      	orrs	r3, r2
 8000afc:	b218      	sxth	r0, r3
 8000afe:	0872      	lsrs	r2, r6, #1
 8000b00:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8000b04:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000b08:	085b      	lsrs	r3, r3, #1
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	461c      	mov	r4, r3
 8000b0e:	b280      	uxth	r0, r0
 8000b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b12:	fb01 f202 	mul.w	r2, r1, r2
 8000b16:	4422      	add	r2, r4
 8000b18:	4601      	mov	r1, r0
 8000b1a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 8000b1e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000b22:	3301      	adds	r3, #1
 8000b24:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if(count >= size) count =0;
 8000b28:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000b2c:	b29b      	uxth	r3, r3
 8000b2e:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d302      	bcc.n	8000b3c <LCD_ShowChar+0x35c>
 8000b36:	2300      	movs	r3, #0
 8000b38:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				
				temp<<=1;
 8000b3c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000b40:	005b      	lsls	r3, r3, #1
 8000b42:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 8000b46:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000b48:	3301      	adds	r3, #1
 8000b4a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8000b4c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d304      	bcc.n	8000b5e <LCD_ShowChar+0x37e>
 8000b54:	4a29      	ldr	r2, [pc, #164]	@ (8000bfc <LCD_ShowChar+0x41c>)
 8000b56:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000b5a:	8013      	strh	r3, [r2, #0]
 8000b5c:	e048      	b.n	8000bf0 <LCD_ShowChar+0x410>
				if((y-y0)==size)
 8000b5e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000b60:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000b64:	1ad2      	subs	r2, r2, r3
 8000b66:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	d10e      	bne.n	8000b8c <LCD_ShowChar+0x3ac>
				{
					y=y0;
 8000b6e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000b72:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 8000b74:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000b76:	3301      	adds	r3, #1
 8000b78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8000b7a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d30e      	bcc.n	8000ba0 <LCD_ShowChar+0x3c0>
 8000b82:	4a1e      	ldr	r2, [pc, #120]	@ (8000bfc <LCD_ShowChar+0x41c>)
 8000b84:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000b88:	8013      	strh	r3, [r2, #0]
 8000b8a:	e031      	b.n	8000bf0 <LCD_ShowChar+0x410>
			for(t1=0;t1<8;t1++)
 8000b8c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b90:	3301      	adds	r3, #1
 8000b92:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8000b96:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b9a:	2b07      	cmp	r3, #7
 8000b9c:	d9a0      	bls.n	8000ae0 <LCD_ShowChar+0x300>
 8000b9e:	e000      	b.n	8000ba2 <LCD_ShowChar+0x3c2>
					break;
 8000ba0:	bf00      	nop
		for(t=0;t<size;t++)
 8000ba2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8000bac:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8000bb0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	f4ff af67 	bcc.w	8000a88 <LCD_ShowChar+0x2a8>
				}
			}  	 
		}     
	}
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8000bba:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8000bbe:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 8000bc2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000bc6:	2b0c      	cmp	r3, #12
 8000bc8:	d101      	bne.n	8000bce <LCD_ShowChar+0x3ee>
 8000bca:	2306      	movs	r3, #6
 8000bcc:	e000      	b.n	8000bd0 <LCD_ShowChar+0x3f0>
 8000bce:	2308      	movs	r3, #8
 8000bd0:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8000bd4:	9201      	str	r2, [sp, #4]
 8000bd6:	9300      	str	r3, [sp, #0]
 8000bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bda:	4602      	mov	r2, r0
 8000bdc:	4808      	ldr	r0, [pc, #32]	@ (8000c00 <LCD_ShowChar+0x420>)
 8000bde:	f001 fe2f 	bl	8002840 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8000be2:	4a06      	ldr	r2, [pc, #24]	@ (8000bfc <LCD_ShowChar+0x41c>)
 8000be4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000be8:	8013      	strh	r3, [r2, #0]
 8000bea:	f8d7 d004 	ldr.w	sp, [r7, #4]
 8000bee:	e001      	b.n	8000bf4 <LCD_ShowChar+0x414>
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8000bf0:	f8d7 d004 	ldr.w	sp, [r7, #4]
}   
 8000bf4:	3754      	adds	r7, #84	@ 0x54
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000bfc:	24000020 	.word	0x24000020
 8000c00:	24000118 	.word	0x24000118

08000c04 <LCD_ShowString>:
//x,y:�������
//width,height:�����С  
//size:�����С
//*p:�ַ�����ʼ��ַ
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{         
 8000c04:	b590      	push	{r4, r7, lr}
 8000c06:	b087      	sub	sp, #28
 8000c08:	af02      	add	r7, sp, #8
 8000c0a:	4604      	mov	r4, r0
 8000c0c:	4608      	mov	r0, r1
 8000c0e:	4611      	mov	r1, r2
 8000c10:	461a      	mov	r2, r3
 8000c12:	4623      	mov	r3, r4
 8000c14:	80fb      	strh	r3, [r7, #6]
 8000c16:	4603      	mov	r3, r0
 8000c18:	80bb      	strh	r3, [r7, #4]
 8000c1a:	460b      	mov	r3, r1
 8000c1c:	807b      	strh	r3, [r7, #2]
 8000c1e:	4613      	mov	r3, r2
 8000c20:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 8000c22:	88fb      	ldrh	r3, [r7, #6]
 8000c24:	73fb      	strb	r3, [r7, #15]
	width+=x;
 8000c26:	887a      	ldrh	r2, [r7, #2]
 8000c28:	88fb      	ldrh	r3, [r7, #6]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	807b      	strh	r3, [r7, #2]
	height+=y;
 8000c2e:	883a      	ldrh	r2, [r7, #0]
 8000c30:	88bb      	ldrh	r3, [r7, #4]
 8000c32:	4413      	add	r3, r2
 8000c34:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))
 8000c36:	e024      	b.n	8000c82 <LCD_ShowString+0x7e>
    {       
        if(x>=width){x=x0;y+=size;}
 8000c38:	88fa      	ldrh	r2, [r7, #6]
 8000c3a:	887b      	ldrh	r3, [r7, #2]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d307      	bcc.n	8000c50 <LCD_ShowString+0x4c>
 8000c40:	7bfb      	ldrb	r3, [r7, #15]
 8000c42:	80fb      	strh	r3, [r7, #6]
 8000c44:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c48:	b29a      	uxth	r2, r3
 8000c4a:	88bb      	ldrh	r3, [r7, #4]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;
 8000c50:	88ba      	ldrh	r2, [r7, #4]
 8000c52:	883b      	ldrh	r3, [r7, #0]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d21d      	bcs.n	8000c94 <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 8000c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c5a:	781a      	ldrb	r2, [r3, #0]
 8000c5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c60:	88b9      	ldrh	r1, [r7, #4]
 8000c62:	88f8      	ldrh	r0, [r7, #6]
 8000c64:	2400      	movs	r4, #0
 8000c66:	9400      	str	r4, [sp, #0]
 8000c68:	f7ff fdba 	bl	80007e0 <LCD_ShowChar>
        x+=size/2;
 8000c6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c70:	085b      	lsrs	r3, r3, #1
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	461a      	mov	r2, r3
 8000c76:	88fb      	ldrh	r3, [r7, #6]
 8000c78:	4413      	add	r3, r2
 8000c7a:	80fb      	strh	r3, [r7, #6]
        p++;
 8000c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c7e:	3301      	adds	r3, #1
 8000c80:	627b      	str	r3, [r7, #36]	@ 0x24
    while((*p<='~')&&(*p>=' '))
 8000c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b7e      	cmp	r3, #126	@ 0x7e
 8000c88:	d805      	bhi.n	8000c96 <LCD_ShowString+0x92>
 8000c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2b1f      	cmp	r3, #31
 8000c90:	d8d2      	bhi.n	8000c38 <LCD_ShowString+0x34>
    }  
}
 8000c92:	e000      	b.n	8000c96 <LCD_ShowString+0x92>
        if(y>=height)break;
 8000c94:	bf00      	nop
}
 8000c96:	bf00      	nop
 8000c98:	3714      	adds	r7, #20
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd90      	pop	{r4, r7, pc}
	...

08000ca0 <lcd_init>:

static int32_t lcd_init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 8000caa:	2104      	movs	r1, #4
 8000cac:	4803      	ldr	r0, [pc, #12]	@ (8000cbc <lcd_init+0x1c>)
 8000cae:	f007 f89f 	bl	8007df0 <HAL_TIMEx_PWMN_Start>
	return result;
 8000cb2:	687b      	ldr	r3, [r7, #4]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	2400071c 	.word	0x2400071c

08000cc0 <lcd_gettick>:

static int32_t lcd_gettick(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8000cc4:	f002 fc1e 	bl	8003504 <HAL_GetTick>
 8000cc8:	4603      	mov	r3, r0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg,uint8_t* pdata,uint32_t length)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	60b9      	str	r1, [r7, #8]
 8000cda:	607a      	str	r2, [r7, #4]
 8000cdc:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ce4:	481d      	ldr	r0, [pc, #116]	@ (8000d5c <lcd_writereg+0x8c>)
 8000ce6:	f002 ff7b 	bl	8003be0 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8000cea:	2200      	movs	r2, #0
 8000cec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cf0:	481a      	ldr	r0, [pc, #104]	@ (8000d5c <lcd_writereg+0x8c>)
 8000cf2:	f002 ff75 	bl	8003be0 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8000cf6:	f107 010f 	add.w	r1, r7, #15
 8000cfa:	2364      	movs	r3, #100	@ 0x64
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	4818      	ldr	r0, [pc, #96]	@ (8000d60 <lcd_writereg+0x90>)
 8000d00:	f005 fe4c 	bl	800699c <HAL_SPI_Transmit>
 8000d04:	4603      	mov	r3, r0
 8000d06:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 8000d08:	2201      	movs	r2, #1
 8000d0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d0e:	4813      	ldr	r0, [pc, #76]	@ (8000d5c <lcd_writereg+0x8c>)
 8000d10:	f002 ff66 	bl	8003be0 <HAL_GPIO_WritePin>
	if(length > 0)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d00c      	beq.n	8000d34 <lcd_writereg+0x64>
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	b29a      	uxth	r2, r3
 8000d1e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000d22:	68b9      	ldr	r1, [r7, #8]
 8000d24:	480e      	ldr	r0, [pc, #56]	@ (8000d60 <lcd_writereg+0x90>)
 8000d26:	f005 fe39 	bl	800699c <HAL_SPI_Transmit>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	4413      	add	r3, r2
 8000d32:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 8000d34:	2201      	movs	r2, #1
 8000d36:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d3a:	4808      	ldr	r0, [pc, #32]	@ (8000d5c <lcd_writereg+0x8c>)
 8000d3c:	f002 ff50 	bl	8003be0 <HAL_GPIO_WritePin>
	if(result>0){
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	dd03      	ble.n	8000d4e <lcd_writereg+0x7e>
		result = -1;}
 8000d46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d4a:	617b      	str	r3, [r7, #20]
 8000d4c:	e001      	b.n	8000d52 <lcd_writereg+0x82>
	else{
		result = 0;}
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
	return result;
 8000d52:	697b      	ldr	r3, [r7, #20]
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3718      	adds	r7, #24
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	58021000 	.word	0x58021000
 8000d60:	24000180 	.word	0x24000180

08000d64 <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg,uint8_t* pdata)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	6039      	str	r1, [r7, #0]
 8000d6e:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 8000d70:	2200      	movs	r2, #0
 8000d72:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d76:	481b      	ldr	r0, [pc, #108]	@ (8000de4 <lcd_readreg+0x80>)
 8000d78:	f002 ff32 	bl	8003be0 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d82:	4818      	ldr	r0, [pc, #96]	@ (8000de4 <lcd_readreg+0x80>)
 8000d84:	f002 ff2c 	bl	8003be0 <HAL_GPIO_WritePin>
	
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8000d88:	1df9      	adds	r1, r7, #7
 8000d8a:	2364      	movs	r3, #100	@ 0x64
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	4816      	ldr	r0, [pc, #88]	@ (8000de8 <lcd_readreg+0x84>)
 8000d90:	f005 fe04 	bl	800699c <HAL_SPI_Transmit>
 8000d94:	4603      	mov	r3, r0
 8000d96:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d9e:	4811      	ldr	r0, [pc, #68]	@ (8000de4 <lcd_readreg+0x80>)
 8000da0:	f002 ff1e 	bl	8003be0 <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 8000da4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000da8:	2201      	movs	r2, #1
 8000daa:	6839      	ldr	r1, [r7, #0]
 8000dac:	480e      	ldr	r0, [pc, #56]	@ (8000de8 <lcd_readreg+0x84>)
 8000dae:	f005 ffe3 	bl	8006d78 <HAL_SPI_Receive>
 8000db2:	4603      	mov	r3, r0
 8000db4:	461a      	mov	r2, r3
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	4413      	add	r3, r2
 8000dba:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000dc2:	4808      	ldr	r0, [pc, #32]	@ (8000de4 <lcd_readreg+0x80>)
 8000dc4:	f002 ff0c 	bl	8003be0 <HAL_GPIO_WritePin>
	if(result>0){
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	dd03      	ble.n	8000dd6 <lcd_readreg+0x72>
		result = -1;}
 8000dce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	e001      	b.n	8000dda <lcd_readreg+0x76>
	else{
		result = 0;}
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60fb      	str	r3, [r7, #12]
	return result;
 8000dda:	68fb      	ldr	r3, [r7, #12]
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3710      	adds	r7, #16
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	58021000 	.word	0x58021000
 8000de8:	24000180 	.word	0x24000180

08000dec <lcd_senddata>:

static int32_t lcd_senddata(uint8_t* pdata,uint32_t length)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000dfc:	480f      	ldr	r0, [pc, #60]	@ (8000e3c <lcd_senddata+0x50>)
 8000dfe:	f002 feef 	bl	8003be0 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	b29a      	uxth	r2, r3
 8000e06:	2364      	movs	r3, #100	@ 0x64
 8000e08:	6879      	ldr	r1, [r7, #4]
 8000e0a:	480d      	ldr	r0, [pc, #52]	@ (8000e40 <lcd_senddata+0x54>)
 8000e0c:	f005 fdc6 	bl	800699c <HAL_SPI_Transmit>
 8000e10:	4603      	mov	r3, r0
 8000e12:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8000e14:	2201      	movs	r2, #1
 8000e16:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e1a:	4808      	ldr	r0, [pc, #32]	@ (8000e3c <lcd_senddata+0x50>)
 8000e1c:	f002 fee0 	bl	8003be0 <HAL_GPIO_WritePin>
	if(result>0){
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	dd03      	ble.n	8000e2e <lcd_senddata+0x42>
		result = -1;}
 8000e26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e2a:	60fb      	str	r3, [r7, #12]
 8000e2c:	e001      	b.n	8000e32 <lcd_senddata+0x46>
	else{
		result = 0;}
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60fb      	str	r3, [r7, #12]
	return result;
 8000e32:	68fb      	ldr	r3, [r7, #12]
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	58021000 	.word	0x58021000
 8000e40:	24000180 	.word	0x24000180

08000e44 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e54:	4810      	ldr	r0, [pc, #64]	@ (8000e98 <lcd_recvdata+0x54>)
 8000e56:	f002 fec3 	bl	8003be0 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000e62:	6879      	ldr	r1, [r7, #4]
 8000e64:	480d      	ldr	r0, [pc, #52]	@ (8000e9c <lcd_recvdata+0x58>)
 8000e66:	f005 ff87 	bl	8006d78 <HAL_SPI_Receive>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8000e6e:	2201      	movs	r2, #1
 8000e70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e74:	4808      	ldr	r0, [pc, #32]	@ (8000e98 <lcd_recvdata+0x54>)
 8000e76:	f002 feb3 	bl	8003be0 <HAL_GPIO_WritePin>
	if(result>0){
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	dd03      	ble.n	8000e88 <lcd_recvdata+0x44>
		result = -1;}
 8000e80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	e001      	b.n	8000e8c <lcd_recvdata+0x48>
	else{
		result = 0;}
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60fb      	str	r3, [r7, #12]
	return result;
 8000e8c:	68fb      	ldr	r3, [r7, #12]
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3710      	adds	r7, #16
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	58021000 	.word	0x58021000
 8000e9c:	24000180 	.word	0x24000180

08000ea0 <MPU_Config>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void MPU_Config(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000eb2:	f002 fc55 	bl	8003760 <HAL_MPU_Disable>

	/* Configure the MPU attributes for the QSPI 256MB without instruction access */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = QSPI_BASE;
 8000ebe:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 8000ec2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_256MB;
 8000ec4:	231b      	movs	r3, #27
 8000ec6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 8000edc:	2301      	movs	r3, #1
 8000ede:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	727b      	strb	r3, [r7, #9]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ee4:	463b      	mov	r3, r7
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f002 fc72 	bl	80037d0 <HAL_MPU_ConfigRegion>

  /* Configure the MPU attributes for the QSPI 8MB (QSPI Flash Size) to Cacheable WT */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8000eec:	2301      	movs	r3, #1
 8000eee:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER1;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = QSPI_BASE;
 8000ef4:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 8000ef8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 8000efa:	2316      	movs	r3, #22
 8000efc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO;
 8000efe:	2305      	movs	r3, #5
 8000f00:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 8000f02:	2301      	movs	r3, #1
 8000f04:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_CACHEABLE;
 8000f06:	2301      	movs	r3, #1
 8000f08:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 8000f12:	2301      	movs	r3, #1
 8000f14:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8000f16:	2300      	movs	r3, #0
 8000f18:	727b      	strb	r3, [r7, #9]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f002 fc57 	bl	80037d0 <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f22:	2004      	movs	r0, #4
 8000f24:	f002 fc34 	bl	8003790 <HAL_MPU_Enable>
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <CPU_CACHE_Enable>:

static void CPU_CACHE_Enable(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000f36:	4b34      	ldr	r3, [pc, #208]	@ (8001008 <CPU_CACHE_Enable+0xd8>)
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d11b      	bne.n	8000f7a <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f42:	f3bf 8f4f 	dsb	sy
}
 8000f46:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f48:	f3bf 8f6f 	isb	sy
}
 8000f4c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000f4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001008 <CPU_CACHE_Enable+0xd8>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000f56:	f3bf 8f4f 	dsb	sy
}
 8000f5a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f5c:	f3bf 8f6f 	isb	sy
}
 8000f60:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000f62:	4b29      	ldr	r3, [pc, #164]	@ (8001008 <CPU_CACHE_Enable+0xd8>)
 8000f64:	695b      	ldr	r3, [r3, #20]
 8000f66:	4a28      	ldr	r2, [pc, #160]	@ (8001008 <CPU_CACHE_Enable+0xd8>)
 8000f68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f6c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f6e:	f3bf 8f4f 	dsb	sy
}
 8000f72:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f74:	f3bf 8f6f 	isb	sy
}
 8000f78:	e000      	b.n	8000f7c <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000f7a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000f7c:	4b22      	ldr	r3, [pc, #136]	@ (8001008 <CPU_CACHE_Enable+0xd8>)
 8000f7e:	695b      	ldr	r3, [r3, #20]
 8000f80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d138      	bne.n	8000ffa <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000f88:	4b1f      	ldr	r3, [pc, #124]	@ (8001008 <CPU_CACHE_Enable+0xd8>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000f90:	f3bf 8f4f 	dsb	sy
}
 8000f94:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000f96:	4b1c      	ldr	r3, [pc, #112]	@ (8001008 <CPU_CACHE_Enable+0xd8>)
 8000f98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f9c:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	0b5b      	lsrs	r3, r3, #13
 8000fa2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000fa6:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	08db      	lsrs	r3, r3, #3
 8000fac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000fb0:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	015a      	lsls	r2, r3, #5
 8000fb6:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000fba:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000fc0:	4911      	ldr	r1, [pc, #68]	@ (8001008 <CPU_CACHE_Enable+0xd8>)
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	1e5a      	subs	r2, r3, #1
 8000fcc:	607a      	str	r2, [r7, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d1ef      	bne.n	8000fb2 <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	1e5a      	subs	r2, r3, #1
 8000fd6:	60ba      	str	r2, [r7, #8]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1e5      	bne.n	8000fa8 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000fdc:	f3bf 8f4f 	dsb	sy
}
 8000fe0:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000fe2:	4b09      	ldr	r3, [pc, #36]	@ (8001008 <CPU_CACHE_Enable+0xd8>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	4a08      	ldr	r2, [pc, #32]	@ (8001008 <CPU_CACHE_Enable+0xd8>)
 8000fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fec:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000fee:	f3bf 8f4f 	dsb	sy
}
 8000ff2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ff4:	f3bf 8f6f 	isb	sy
}
 8000ff8:	e000      	b.n	8000ffc <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000ffa:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 8000ffc:	bf00      	nop
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	e000ed00 	.word	0xe000ed00

0800100c <LED_Blink>:

static void LED_Blink(uint32_t Hdelay,uint32_t Ldelay)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 8001016:	2201      	movs	r2, #1
 8001018:	2108      	movs	r1, #8
 800101a:	480b      	ldr	r0, [pc, #44]	@ (8001048 <LED_Blink+0x3c>)
 800101c:	f002 fde0 	bl	8003be0 <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3b01      	subs	r3, #1
 8001024:	4618      	mov	r0, r3
 8001026:	f002 fa79 	bl	800351c <HAL_Delay>
	HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	2108      	movs	r1, #8
 800102e:	4806      	ldr	r0, [pc, #24]	@ (8001048 <LED_Blink+0x3c>)
 8001030:	f002 fdd6 	bl	8003be0 <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay-1);
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	3b01      	subs	r3, #1
 8001038:	4618      	mov	r0, r3
 800103a:	f002 fa6f 	bl	800351c <HAL_Delay>
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	58021000 	.word	0x58021000

0800104c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800104c:	b590      	push	{r4, r7, lr}
 800104e:	b08f      	sub	sp, #60	@ 0x3c
 8001050:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  #ifdef W25Qxx
    SCB->VTOR = QSPI_BASE;
  #endif
  MPU_Config();
 8001052:	f7ff ff25 	bl	8000ea0 <MPU_Config>
  CPU_CACHE_Enable();
 8001056:	f7ff ff6b 	bl	8000f30 <CPU_CACHE_Enable>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800105a:	f002 f9cd 	bl	80033f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800105e:	f000 f84b 	bl	80010f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001062:	f7ff f98d 	bl	8000380 <MX_GPIO_Init>
  MX_RTC_Init();
 8001066:	f000 faef 	bl	8001648 <MX_RTC_Init>
  MX_SPI4_Init();
 800106a:	f000 fb7b 	bl	8001764 <MX_SPI4_Init>
  MX_TIM1_Init();
 800106e:	f002 f8a9 	bl	80031c4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
//	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
//	__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,10);
	LCD_Test();
 8001072:	f7ff fa0b 	bl	800048c <LCD_Test>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t text[20];
	RTC_DateTypeDef sdatestructureget;
	RTC_TimeTypeDef stimestructureget;
  foxVelocityY = -8;
 8001076:	4b19      	ldr	r3, [pc, #100]	@ (80010dc <main+0x90>)
 8001078:	22f8      	movs	r2, #248	@ 0xf8
 800107a:	701a      	strb	r2, [r3, #0]
    
  // Initial drawing
  ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width, ST7735Ctx.Height, BLUE);
 800107c:	4b18      	ldr	r3, [pc, #96]	@ (80010e0 <main+0x94>)
 800107e:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001080:	4b18      	ldr	r3, [pc, #96]	@ (80010e4 <main+0x98>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4b17      	ldr	r3, [pc, #92]	@ (80010e4 <main+0x98>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	211f      	movs	r1, #31
 800108a:	9101      	str	r1, [sp, #4]
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	4613      	mov	r3, r2
 8001090:	2200      	movs	r2, #0
 8001092:	2100      	movs	r1, #0
 8001094:	4814      	ldr	r0, [pc, #80]	@ (80010e8 <main+0x9c>)
 8001096:	47a0      	blx	r4
  ST7735_LCD_Driver.DrawHLine(&st7735_pObj, 0, groundLevel, ST7735Ctx.Width, WHITE);
 8001098:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <main+0x94>)
 800109a:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 800109c:	4b13      	ldr	r3, [pc, #76]	@ (80010ec <main+0xa0>)
 800109e:	881b      	ldrh	r3, [r3, #0]
 80010a0:	4619      	mov	r1, r3
 80010a2:	4b10      	ldr	r3, [pc, #64]	@ (80010e4 <main+0x98>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010aa:	9200      	str	r2, [sp, #0]
 80010ac:	460a      	mov	r2, r1
 80010ae:	2100      	movs	r1, #0
 80010b0:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <main+0x9c>)
 80010b2:	47a0      	blx	r4
  InitScene();
 80010b4:	f000 fa44 	bl	8001540 <InitScene>
    
  // Force the background to start moving immediately
  bgOffset = 0;
 80010b8:	4b0d      	ldr	r3, [pc, #52]	@ (80010f0 <main+0xa4>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	801a      	strh	r2, [r3, #0]
  scrollSpeed = 2; // Ensure this is not zero
 80010be:	4b0d      	ldr	r3, [pc, #52]	@ (80010f4 <main+0xa8>)
 80010c0:	2202      	movs	r2, #2
 80010c2:	701a      	strb	r2, [r3, #0]
  while (1) {
    // Update fox physics
    UpdatePhysics();
 80010c4:	f000 fa7e 	bl	80015c4 <UpdatePhysics>
    
    // Force update background (ensure it's moving)
    ForceUpdateBackground();
 80010c8:	f000 f9b4 	bl	8001434 <ForceUpdateBackground>
    
    // Update scene with new positions
    UpdateScene();
 80010cc:	f000 f9c6 	bl	800145c <UpdateScene>
    
    // Control frame rate
    HAL_Delay(30); // Try a different delay value
 80010d0:	201e      	movs	r0, #30
 80010d2:	f002 fa23 	bl	800351c <HAL_Delay>
  while (1) {
 80010d6:	bf00      	nop
 80010d8:	e7f4      	b.n	80010c4 <main+0x78>
 80010da:	bf00      	nop
 80010dc:	24000156 	.word	0x24000156
 80010e0:	24000030 	.word	0x24000030
 80010e4:	24000208 	.word	0x24000208
 80010e8:	24000118 	.word	0x24000118
 80010ec:	24000026 	.word	0x24000026
 80010f0:	24000158 	.word	0x24000158
 80010f4:	2400002d 	.word	0x2400002d

080010f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b09c      	sub	sp, #112	@ 0x70
 80010fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001102:	224c      	movs	r2, #76	@ 0x4c
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f007 f886 	bl	8008218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800110c:	1d3b      	adds	r3, r7, #4
 800110e:	2220      	movs	r2, #32
 8001110:	2100      	movs	r1, #0
 8001112:	4618      	mov	r0, r3
 8001114:	f007 f880 	bl	8008218 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001118:	2002      	movs	r0, #2
 800111a:	f002 fd8b 	bl	8003c34 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800111e:	2300      	movs	r3, #0
 8001120:	603b      	str	r3, [r7, #0]
 8001122:	4b36      	ldr	r3, [pc, #216]	@ (80011fc <SystemClock_Config+0x104>)
 8001124:	699b      	ldr	r3, [r3, #24]
 8001126:	4a35      	ldr	r2, [pc, #212]	@ (80011fc <SystemClock_Config+0x104>)
 8001128:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800112c:	6193      	str	r3, [r2, #24]
 800112e:	4b33      	ldr	r3, [pc, #204]	@ (80011fc <SystemClock_Config+0x104>)
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001136:	603b      	str	r3, [r7, #0]
 8001138:	4b31      	ldr	r3, [pc, #196]	@ (8001200 <SystemClock_Config+0x108>)
 800113a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800113c:	4a30      	ldr	r2, [pc, #192]	@ (8001200 <SystemClock_Config+0x108>)
 800113e:	f043 0301 	orr.w	r3, r3, #1
 8001142:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001144:	4b2e      	ldr	r3, [pc, #184]	@ (8001200 <SystemClock_Config+0x108>)
 8001146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	603b      	str	r3, [r7, #0]
 800114e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001150:	bf00      	nop
 8001152:	4b2a      	ldr	r3, [pc, #168]	@ (80011fc <SystemClock_Config+0x104>)
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800115a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800115e:	d1f8      	bne.n	8001152 <SystemClock_Config+0x5a>
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001160:	f002 fd58 	bl	8003c14 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001164:	f002 f9fe 	bl	8003564 <HAL_GetREVID>
 8001168:	4b26      	ldr	r3, [pc, #152]	@ (8001204 <SystemClock_Config+0x10c>)
 800116a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800116c:	4a25      	ldr	r2, [pc, #148]	@ (8001204 <SystemClock_Config+0x10c>)
 800116e:	f023 0318 	bic.w	r3, r3, #24
 8001172:	6713      	str	r3, [r2, #112]	@ 0x70
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001174:	2305      	movs	r3, #5
 8001176:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001178:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800117c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800117e:	2301      	movs	r3, #1
 8001180:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001182:	2302      	movs	r3, #2
 8001184:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001186:	2302      	movs	r3, #2
 8001188:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800118a:	2305      	movs	r3, #5
 800118c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 800118e:	2360      	movs	r3, #96	@ 0x60
 8001190:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001192:	2302      	movs	r3, #2
 8001194:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001196:	2302      	movs	r3, #2
 8001198:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800119a:	2302      	movs	r3, #2
 800119c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800119e:	2308      	movs	r3, #8
 80011a0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80011a2:	2300      	movs	r3, #0
 80011a4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ae:	4618      	mov	r0, r3
 80011b0:	f002 fd7a 	bl	8003ca8 <HAL_RCC_OscConfig>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80011ba:	f000 f825 	bl	8001208 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011be:	233f      	movs	r3, #63	@ 0x3f
 80011c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011c2:	2303      	movs	r3, #3
 80011c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80011ca:	2308      	movs	r3, #8
 80011cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80011da:	2300      	movs	r3, #0
 80011dc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011de:	1d3b      	adds	r3, r7, #4
 80011e0:	2101      	movs	r1, #1
 80011e2:	4618      	mov	r0, r3
 80011e4:	f003 f9ba 	bl	800455c <HAL_RCC_ClockConfig>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <SystemClock_Config+0xfa>
  {
    Error_Handler();
 80011ee:	f000 f80b 	bl	8001208 <Error_Handler>
  }
}
 80011f2:	bf00      	nop
 80011f4:	3770      	adds	r7, #112	@ 0x70
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	58024800 	.word	0x58024800
 8001200:	58000400 	.word	0x58000400
 8001204:	58024400 	.word	0x58024400

08001208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  LED_Blink(500,500);
 800120c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001210:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001214:	f7ff fefa 	bl	800100c <LED_Blink>
  /* USER CODE END Error_Handler_Debug */
}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}

0800121c <DrawFox>:


// Draw the fox at its current position
void DrawFox(uint16_t x, uint16_t y) {
 800121c:	b590      	push	{r4, r7, lr}
 800121e:	b085      	sub	sp, #20
 8001220:	af02      	add	r7, sp, #8
 8001222:	4603      	mov	r3, r0
 8001224:	460a      	mov	r2, r1
 8001226:	80fb      	strh	r3, [r7, #6]
 8001228:	4613      	mov	r3, r2
 800122a:	80bb      	strh	r3, [r7, #4]
  // Your existing fox drawing code
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x, y, 16, 10, BROWN);
 800122c:	4b47      	ldr	r3, [pc, #284]	@ (800134c <DrawFox+0x130>)
 800122e:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001230:	88f9      	ldrh	r1, [r7, #6]
 8001232:	88ba      	ldrh	r2, [r7, #4]
 8001234:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	230a      	movs	r3, #10
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	2310      	movs	r3, #16
 8001240:	4843      	ldr	r0, [pc, #268]	@ (8001350 <DrawFox+0x134>)
 8001242:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x + 10, y - 6, 10, 10, BROWN);
 8001244:	4b41      	ldr	r3, [pc, #260]	@ (800134c <DrawFox+0x130>)
 8001246:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001248:	88fb      	ldrh	r3, [r7, #6]
 800124a:	330a      	adds	r3, #10
 800124c:	4619      	mov	r1, r3
 800124e:	88bb      	ldrh	r3, [r7, #4]
 8001250:	3b06      	subs	r3, #6
 8001252:	461a      	mov	r2, r3
 8001254:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 8001258:	9301      	str	r3, [sp, #4]
 800125a:	230a      	movs	r3, #10
 800125c:	9300      	str	r3, [sp, #0]
 800125e:	230a      	movs	r3, #10
 8001260:	483b      	ldr	r0, [pc, #236]	@ (8001350 <DrawFox+0x134>)
 8001262:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x + 14, y - 4, 2, 2, WHITE);
 8001264:	4b39      	ldr	r3, [pc, #228]	@ (800134c <DrawFox+0x130>)
 8001266:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001268:	88fb      	ldrh	r3, [r7, #6]
 800126a:	330e      	adds	r3, #14
 800126c:	4619      	mov	r1, r3
 800126e:	88bb      	ldrh	r3, [r7, #4]
 8001270:	3b04      	subs	r3, #4
 8001272:	461a      	mov	r2, r3
 8001274:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001278:	9301      	str	r3, [sp, #4]
 800127a:	2302      	movs	r3, #2
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	2302      	movs	r3, #2
 8001280:	4833      	ldr	r0, [pc, #204]	@ (8001350 <DrawFox+0x134>)
 8001282:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x + 18, y - 4, 2, 2, WHITE);
 8001284:	4b31      	ldr	r3, [pc, #196]	@ (800134c <DrawFox+0x130>)
 8001286:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001288:	88fb      	ldrh	r3, [r7, #6]
 800128a:	3312      	adds	r3, #18
 800128c:	4619      	mov	r1, r3
 800128e:	88bb      	ldrh	r3, [r7, #4]
 8001290:	3b04      	subs	r3, #4
 8001292:	461a      	mov	r2, r3
 8001294:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001298:	9301      	str	r3, [sp, #4]
 800129a:	2302      	movs	r3, #2
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	2302      	movs	r3, #2
 80012a0:	482b      	ldr	r0, [pc, #172]	@ (8001350 <DrawFox+0x134>)
 80012a2:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x + 10, y - 10, 3, 4, BROWN);
 80012a4:	4b29      	ldr	r3, [pc, #164]	@ (800134c <DrawFox+0x130>)
 80012a6:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	330a      	adds	r3, #10
 80012ac:	4619      	mov	r1, r3
 80012ae:	88bb      	ldrh	r3, [r7, #4]
 80012b0:	3b0a      	subs	r3, #10
 80012b2:	461a      	mov	r2, r3
 80012b4:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 80012b8:	9301      	str	r3, [sp, #4]
 80012ba:	2304      	movs	r3, #4
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	2303      	movs	r3, #3
 80012c0:	4823      	ldr	r0, [pc, #140]	@ (8001350 <DrawFox+0x134>)
 80012c2:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x + 17, y - 10, 3, 4, BROWN);
 80012c4:	4b21      	ldr	r3, [pc, #132]	@ (800134c <DrawFox+0x130>)
 80012c6:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80012c8:	88fb      	ldrh	r3, [r7, #6]
 80012ca:	3311      	adds	r3, #17
 80012cc:	4619      	mov	r1, r3
 80012ce:	88bb      	ldrh	r3, [r7, #4]
 80012d0:	3b0a      	subs	r3, #10
 80012d2:	461a      	mov	r2, r3
 80012d4:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 80012d8:	9301      	str	r3, [sp, #4]
 80012da:	2304      	movs	r3, #4
 80012dc:	9300      	str	r3, [sp, #0]
 80012de:	2303      	movs	r3, #3
 80012e0:	481b      	ldr	r0, [pc, #108]	@ (8001350 <DrawFox+0x134>)
 80012e2:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x + 2, y + 10, 2, 5, BROWN);
 80012e4:	4b19      	ldr	r3, [pc, #100]	@ (800134c <DrawFox+0x130>)
 80012e6:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80012e8:	88fb      	ldrh	r3, [r7, #6]
 80012ea:	3302      	adds	r3, #2
 80012ec:	4619      	mov	r1, r3
 80012ee:	88bb      	ldrh	r3, [r7, #4]
 80012f0:	330a      	adds	r3, #10
 80012f2:	461a      	mov	r2, r3
 80012f4:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 80012f8:	9301      	str	r3, [sp, #4]
 80012fa:	2305      	movs	r3, #5
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	2302      	movs	r3, #2
 8001300:	4813      	ldr	r0, [pc, #76]	@ (8001350 <DrawFox+0x134>)
 8001302:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x + 12, y + 10, 2, 5, BROWN);
 8001304:	4b11      	ldr	r3, [pc, #68]	@ (800134c <DrawFox+0x130>)
 8001306:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	330c      	adds	r3, #12
 800130c:	4619      	mov	r1, r3
 800130e:	88bb      	ldrh	r3, [r7, #4]
 8001310:	330a      	adds	r3, #10
 8001312:	461a      	mov	r2, r3
 8001314:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 8001318:	9301      	str	r3, [sp, #4]
 800131a:	2305      	movs	r3, #5
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	2302      	movs	r3, #2
 8001320:	480b      	ldr	r0, [pc, #44]	@ (8001350 <DrawFox+0x134>)
 8001322:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x - 5, y + 2, 5, 4, BROWN);
 8001324:	4b09      	ldr	r3, [pc, #36]	@ (800134c <DrawFox+0x130>)
 8001326:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001328:	88fb      	ldrh	r3, [r7, #6]
 800132a:	3b05      	subs	r3, #5
 800132c:	4619      	mov	r1, r3
 800132e:	88bb      	ldrh	r3, [r7, #4]
 8001330:	3302      	adds	r3, #2
 8001332:	461a      	mov	r2, r3
 8001334:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	2304      	movs	r3, #4
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	2305      	movs	r3, #5
 8001340:	4803      	ldr	r0, [pc, #12]	@ (8001350 <DrawFox+0x134>)
 8001342:	47a0      	blx	r4
}
 8001344:	bf00      	nop
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	bd90      	pop	{r4, r7, pc}
 800134c:	24000030 	.word	0x24000030
 8001350:	24000118 	.word	0x24000118

08001354 <DrawTree>:

void DrawTree(uint16_t x, uint16_t y) {
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b085      	sub	sp, #20
 8001358:	af02      	add	r7, sp, #8
 800135a:	4603      	mov	r3, r0
 800135c:	460a      	mov	r2, r1
 800135e:	80fb      	strh	r3, [r7, #6]
 8001360:	4613      	mov	r3, r2
 8001362:	80bb      	strh	r3, [r7, #4]
  // Tree trunk
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x - 1, y - 20, 3, 20, BROWN);
 8001364:	4b31      	ldr	r3, [pc, #196]	@ (800142c <DrawTree+0xd8>)
 8001366:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001368:	88fb      	ldrh	r3, [r7, #6]
 800136a:	3b01      	subs	r3, #1
 800136c:	4619      	mov	r1, r3
 800136e:	88bb      	ldrh	r3, [r7, #4]
 8001370:	3b14      	subs	r3, #20
 8001372:	461a      	mov	r2, r3
 8001374:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 8001378:	9301      	str	r3, [sp, #4]
 800137a:	2314      	movs	r3, #20
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	2303      	movs	r3, #3
 8001380:	482b      	ldr	r0, [pc, #172]	@ (8001430 <DrawTree+0xdc>)
 8001382:	47a0      	blx	r4
  
  // Tree foliage (simple triangle shape made of rectangles)
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x - 6, y - 30, 13, 5, GREEN);
 8001384:	4b29      	ldr	r3, [pc, #164]	@ (800142c <DrawTree+0xd8>)
 8001386:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	3b06      	subs	r3, #6
 800138c:	4619      	mov	r1, r3
 800138e:	88bb      	ldrh	r3, [r7, #4]
 8001390:	3b1e      	subs	r3, #30
 8001392:	461a      	mov	r2, r3
 8001394:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001398:	9301      	str	r3, [sp, #4]
 800139a:	2305      	movs	r3, #5
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	230d      	movs	r3, #13
 80013a0:	4823      	ldr	r0, [pc, #140]	@ (8001430 <DrawTree+0xdc>)
 80013a2:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x - 5, y - 35, 11, 5, GREEN);
 80013a4:	4b21      	ldr	r3, [pc, #132]	@ (800142c <DrawTree+0xd8>)
 80013a6:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80013a8:	88fb      	ldrh	r3, [r7, #6]
 80013aa:	3b05      	subs	r3, #5
 80013ac:	4619      	mov	r1, r3
 80013ae:	88bb      	ldrh	r3, [r7, #4]
 80013b0:	3b23      	subs	r3, #35	@ 0x23
 80013b2:	461a      	mov	r2, r3
 80013b4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80013b8:	9301      	str	r3, [sp, #4]
 80013ba:	2305      	movs	r3, #5
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	230b      	movs	r3, #11
 80013c0:	481b      	ldr	r0, [pc, #108]	@ (8001430 <DrawTree+0xdc>)
 80013c2:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x - 4, y - 40, 9, 5, GREEN);
 80013c4:	4b19      	ldr	r3, [pc, #100]	@ (800142c <DrawTree+0xd8>)
 80013c6:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	3b04      	subs	r3, #4
 80013cc:	4619      	mov	r1, r3
 80013ce:	88bb      	ldrh	r3, [r7, #4]
 80013d0:	3b28      	subs	r3, #40	@ 0x28
 80013d2:	461a      	mov	r2, r3
 80013d4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	2305      	movs	r3, #5
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	2309      	movs	r3, #9
 80013e0:	4813      	ldr	r0, [pc, #76]	@ (8001430 <DrawTree+0xdc>)
 80013e2:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x - 3, y - 45, 7, 5, GREEN);
 80013e4:	4b11      	ldr	r3, [pc, #68]	@ (800142c <DrawTree+0xd8>)
 80013e6:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80013e8:	88fb      	ldrh	r3, [r7, #6]
 80013ea:	3b03      	subs	r3, #3
 80013ec:	4619      	mov	r1, r3
 80013ee:	88bb      	ldrh	r3, [r7, #4]
 80013f0:	3b2d      	subs	r3, #45	@ 0x2d
 80013f2:	461a      	mov	r2, r3
 80013f4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80013f8:	9301      	str	r3, [sp, #4]
 80013fa:	2305      	movs	r3, #5
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2307      	movs	r3, #7
 8001400:	480b      	ldr	r0, [pc, #44]	@ (8001430 <DrawTree+0xdc>)
 8001402:	47a0      	blx	r4
  ST7735_LCD_Driver.FillRect(&st7735_pObj, x - 2, y - 50, 5, 5, GREEN);
 8001404:	4b09      	ldr	r3, [pc, #36]	@ (800142c <DrawTree+0xd8>)
 8001406:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001408:	88fb      	ldrh	r3, [r7, #6]
 800140a:	3b02      	subs	r3, #2
 800140c:	4619      	mov	r1, r3
 800140e:	88bb      	ldrh	r3, [r7, #4]
 8001410:	3b32      	subs	r3, #50	@ 0x32
 8001412:	461a      	mov	r2, r3
 8001414:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001418:	9301      	str	r3, [sp, #4]
 800141a:	2305      	movs	r3, #5
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	2305      	movs	r3, #5
 8001420:	4803      	ldr	r0, [pc, #12]	@ (8001430 <DrawTree+0xdc>)
 8001422:	47a0      	blx	r4
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	bd90      	pop	{r4, r7, pc}
 800142c:	24000030 	.word	0x24000030
 8001430:	24000118 	.word	0x24000118

08001434 <ForceUpdateBackground>:
  if (bgOffset >= ST7735Ctx.Width) {
      bgOffset = 0;
  }
}

void ForceUpdateBackground(void) {
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  // Always update the background offset
  bgOffset += scrollSpeed;
 8001438:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <ForceUpdateBackground+0x20>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <ForceUpdateBackground+0x24>)
 8001440:	881b      	ldrh	r3, [r3, #0]
 8001442:	4413      	add	r3, r2
 8001444:	b29a      	uxth	r2, r3
 8001446:	4b04      	ldr	r3, [pc, #16]	@ (8001458 <ForceUpdateBackground+0x24>)
 8001448:	801a      	strh	r2, [r3, #0]
  
  // Create a very small delay to ensure timing is consistent
  HAL_Delay(5);
 800144a:	2005      	movs	r0, #5
 800144c:	f002 f866 	bl	800351c <HAL_Delay>
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}
 8001454:	2400002d 	.word	0x2400002d
 8001458:	24000158 	.word	0x24000158

0800145c <UpdateScene>:

void UpdateScene(void) {
 800145c:	b590      	push	{r4, r7, lr}
 800145e:	b085      	sub	sp, #20
 8001460:	af02      	add	r7, sp, #8
  static uint16_t oldFoxY = 50; // Track previous fox position
  static uint16_t oldBgOffset = 0; // Track previous background offset
  uint8_t i;
  
  // Only redraw sky area if background or fox moved
  if (oldBgOffset != bgOffset || oldFoxY != foxY) {
 8001462:	4b2d      	ldr	r3, [pc, #180]	@ (8001518 <UpdateScene+0xbc>)
 8001464:	881a      	ldrh	r2, [r3, #0]
 8001466:	4b2d      	ldr	r3, [pc, #180]	@ (800151c <UpdateScene+0xc0>)
 8001468:	881b      	ldrh	r3, [r3, #0]
 800146a:	429a      	cmp	r2, r3
 800146c:	d105      	bne.n	800147a <UpdateScene+0x1e>
 800146e:	4b2c      	ldr	r3, [pc, #176]	@ (8001520 <UpdateScene+0xc4>)
 8001470:	881a      	ldrh	r2, [r3, #0]
 8001472:	4b2c      	ldr	r3, [pc, #176]	@ (8001524 <UpdateScene+0xc8>)
 8001474:	881b      	ldrh	r3, [r3, #0]
 8001476:	429a      	cmp	r2, r3
 8001478:	d049      	beq.n	800150e <UpdateScene+0xb2>
      // Clear only the sky area
      ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width, groundLevel, LIGHTBLUE);
 800147a:	4b2b      	ldr	r3, [pc, #172]	@ (8001528 <UpdateScene+0xcc>)
 800147c:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 800147e:	4b2b      	ldr	r3, [pc, #172]	@ (800152c <UpdateScene+0xd0>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a2b      	ldr	r2, [pc, #172]	@ (8001530 <UpdateScene+0xd4>)
 8001484:	8812      	ldrh	r2, [r2, #0]
 8001486:	4611      	mov	r1, r2
 8001488:	f647 527c 	movw	r2, #32124	@ 0x7d7c
 800148c:	9201      	str	r2, [sp, #4]
 800148e:	9100      	str	r1, [sp, #0]
 8001490:	2200      	movs	r2, #0
 8001492:	2100      	movs	r1, #0
 8001494:	4827      	ldr	r0, [pc, #156]	@ (8001534 <UpdateScene+0xd8>)
 8001496:	47a0      	blx	r4
      
      // Draw trees in their new positions
      for (i = 0; i < 5; i++) {
 8001498:	2300      	movs	r3, #0
 800149a:	71fb      	strb	r3, [r7, #7]
 800149c:	e024      	b.n	80014e8 <UpdateScene+0x8c>
          // Calculate actual X position with scroll offset
          int16_t treeX = (treePositions[i] - bgOffset) % ST7735Ctx.Width;
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	4a25      	ldr	r2, [pc, #148]	@ (8001538 <UpdateScene+0xdc>)
 80014a2:	5cd3      	ldrb	r3, [r2, r3]
 80014a4:	461a      	mov	r2, r3
 80014a6:	4b1d      	ldr	r3, [pc, #116]	@ (800151c <UpdateScene+0xc0>)
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b1f      	ldr	r3, [pc, #124]	@ (800152c <UpdateScene+0xd0>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	fbb2 f1f3 	udiv	r1, r2, r3
 80014b6:	fb01 f303 	mul.w	r3, r1, r3
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	80bb      	strh	r3, [r7, #4]
          
          // Handle negative wrap-around
          if (treeX < 0) {
 80014be:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	da06      	bge.n	80014d4 <UpdateScene+0x78>
              treeX += ST7735Ctx.Width;
 80014c6:	4b19      	ldr	r3, [pc, #100]	@ (800152c <UpdateScene+0xd0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	88bb      	ldrh	r3, [r7, #4]
 80014ce:	4413      	add	r3, r2
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	80bb      	strh	r3, [r7, #4]
          }
          
          // Draw tree at calculated position
          DrawTree(treeX, groundLevel);
 80014d4:	88bb      	ldrh	r3, [r7, #4]
 80014d6:	4a16      	ldr	r2, [pc, #88]	@ (8001530 <UpdateScene+0xd4>)
 80014d8:	8812      	ldrh	r2, [r2, #0]
 80014da:	4611      	mov	r1, r2
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ff39 	bl	8001354 <DrawTree>
      for (i = 0; i < 5; i++) {
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	3301      	adds	r3, #1
 80014e6:	71fb      	strb	r3, [r7, #7]
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	d9d7      	bls.n	800149e <UpdateScene+0x42>
      }
      
      // Draw fox at its new position
      DrawFox(foxX, foxY);
 80014ee:	4b13      	ldr	r3, [pc, #76]	@ (800153c <UpdateScene+0xe0>)
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001524 <UpdateScene+0xc8>)
 80014f4:	8812      	ldrh	r2, [r2, #0]
 80014f6:	4611      	mov	r1, r2
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff fe8f 	bl	800121c <DrawFox>
      
      // Save current positions for next comparison
      oldFoxY = foxY;
 80014fe:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <UpdateScene+0xc8>)
 8001500:	881a      	ldrh	r2, [r3, #0]
 8001502:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <UpdateScene+0xc4>)
 8001504:	801a      	strh	r2, [r3, #0]
      oldBgOffset = bgOffset;
 8001506:	4b05      	ldr	r3, [pc, #20]	@ (800151c <UpdateScene+0xc0>)
 8001508:	881a      	ldrh	r2, [r3, #0]
 800150a:	4b03      	ldr	r3, [pc, #12]	@ (8001518 <UpdateScene+0xbc>)
 800150c:	801a      	strh	r2, [r3, #0]
  }
}
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	bd90      	pop	{r4, r7, pc}
 8001516:	bf00      	nop
 8001518:	2400015a 	.word	0x2400015a
 800151c:	24000158 	.word	0x24000158
 8001520:	2400002e 	.word	0x2400002e
 8001524:	24000024 	.word	0x24000024
 8001528:	24000030 	.word	0x24000030
 800152c:	24000208 	.word	0x24000208
 8001530:	24000026 	.word	0x24000026
 8001534:	24000118 	.word	0x24000118
 8001538:	24000028 	.word	0x24000028
 800153c:	24000022 	.word	0x24000022

08001540 <InitScene>:
      isJumping = 1;
      foxVelocityY = -8; // Negative velocity for upward movement
  }
}

void InitScene(void) {
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b089      	sub	sp, #36	@ 0x24
 8001544:	af02      	add	r7, sp, #8
  uint8_t text[20];
  
  // Clear the entire screen once
  ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width, ST7735Ctx.Height, LIGHTBLUE); // Sky
 8001546:	4b1b      	ldr	r3, [pc, #108]	@ (80015b4 <InitScene+0x74>)
 8001548:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 800154a:	4b1b      	ldr	r3, [pc, #108]	@ (80015b8 <InitScene+0x78>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	4b1a      	ldr	r3, [pc, #104]	@ (80015b8 <InitScene+0x78>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f647 517c 	movw	r1, #32124	@ 0x7d7c
 8001556:	9101      	str	r1, [sp, #4]
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	4613      	mov	r3, r2
 800155c:	2200      	movs	r2, #0
 800155e:	2100      	movs	r1, #0
 8001560:	4816      	ldr	r0, [pc, #88]	@ (80015bc <InitScene+0x7c>)
 8001562:	47a0      	blx	r4
  
  
  // Initial ground drawing
  ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, groundLevel, ST7735Ctx.Width, ST7735Ctx.Height - groundLevel, GREEN);
 8001564:	4b13      	ldr	r3, [pc, #76]	@ (80015b4 <InitScene+0x74>)
 8001566:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001568:	4b15      	ldr	r3, [pc, #84]	@ (80015c0 <InitScene+0x80>)
 800156a:	881b      	ldrh	r3, [r3, #0]
 800156c:	4618      	mov	r0, r3
 800156e:	4b12      	ldr	r3, [pc, #72]	@ (80015b8 <InitScene+0x78>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	4b11      	ldr	r3, [pc, #68]	@ (80015b8 <InitScene+0x78>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	4912      	ldr	r1, [pc, #72]	@ (80015c0 <InitScene+0x80>)
 8001578:	8809      	ldrh	r1, [r1, #0]
 800157a:	1a5b      	subs	r3, r3, r1
 800157c:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8001580:	9101      	str	r1, [sp, #4]
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	4613      	mov	r3, r2
 8001586:	4602      	mov	r2, r0
 8001588:	2100      	movs	r1, #0
 800158a:	480c      	ldr	r0, [pc, #48]	@ (80015bc <InitScene+0x7c>)
 800158c:	47a0      	blx	r4
  ST7735_LCD_Driver.DrawHLine(&st7735_pObj, 0, groundLevel, ST7735Ctx.Width, BROWN);
 800158e:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <InitScene+0x74>)
 8001590:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8001592:	4b0b      	ldr	r3, [pc, #44]	@ (80015c0 <InitScene+0x80>)
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	4619      	mov	r1, r3
 8001598:	4b07      	ldr	r3, [pc, #28]	@ (80015b8 <InitScene+0x78>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f64b 4240 	movw	r2, #48192	@ 0xbc40
 80015a0:	9200      	str	r2, [sp, #0]
 80015a2:	460a      	mov	r2, r1
 80015a4:	2100      	movs	r1, #0
 80015a6:	4805      	ldr	r0, [pc, #20]	@ (80015bc <InitScene+0x7c>)
 80015a8:	47a0      	blx	r4
}
 80015aa:	bf00      	nop
 80015ac:	371c      	adds	r7, #28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd90      	pop	{r4, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	24000030 	.word	0x24000030
 80015b8:	24000208 	.word	0x24000208
 80015bc:	24000118 	.word	0x24000118
 80015c0:	24000026 	.word	0x24000026

080015c4 <UpdatePhysics>:

// Update fox position based on physics
void UpdatePhysics(void) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  // Only update if fox is jumping
  if (isJumping) {
 80015c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001638 <UpdatePhysics+0x74>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d01f      	beq.n	8001610 <UpdatePhysics+0x4c>
      // Update position based on velocity
      foxY += foxVelocityY;
 80015d0:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <UpdatePhysics+0x78>)
 80015d2:	f993 3000 	ldrsb.w	r3, [r3]
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	4b19      	ldr	r3, [pc, #100]	@ (8001640 <UpdatePhysics+0x7c>)
 80015da:	881b      	ldrh	r3, [r3, #0]
 80015dc:	4413      	add	r3, r2
 80015de:	b29a      	uxth	r2, r3
 80015e0:	4b17      	ldr	r3, [pc, #92]	@ (8001640 <UpdatePhysics+0x7c>)
 80015e2:	801a      	strh	r2, [r3, #0]
      
      // Apply gravity
      foxVelocityY += 1;
 80015e4:	4b15      	ldr	r3, [pc, #84]	@ (800163c <UpdatePhysics+0x78>)
 80015e6:	f993 3000 	ldrsb.w	r3, [r3]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	3301      	adds	r3, #1
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	b25a      	sxtb	r2, r3
 80015f2:	4b12      	ldr	r3, [pc, #72]	@ (800163c <UpdatePhysics+0x78>)
 80015f4:	701a      	strb	r2, [r3, #0]
      
      // Check if back on ground
      if (foxY >= 50) {
 80015f6:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <UpdatePhysics+0x7c>)
 80015f8:	881b      	ldrh	r3, [r3, #0]
 80015fa:	2b31      	cmp	r3, #49	@ 0x31
 80015fc:	d908      	bls.n	8001610 <UpdatePhysics+0x4c>
          foxY = 50;          // Reset to ground position
 80015fe:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <UpdatePhysics+0x7c>)
 8001600:	2232      	movs	r2, #50	@ 0x32
 8001602:	801a      	strh	r2, [r3, #0]
          foxVelocityY = 0;   // Stop vertical movement
 8001604:	4b0d      	ldr	r3, [pc, #52]	@ (800163c <UpdatePhysics+0x78>)
 8001606:	2200      	movs	r2, #0
 8001608:	701a      	strb	r2, [r3, #0]
          isJumping = 0;      // No longer jumping
 800160a:	4b0b      	ldr	r3, [pc, #44]	@ (8001638 <UpdatePhysics+0x74>)
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
      }
  }
  
  // Check if KEY button is pressed and fox is not already jumping
  if (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET && !isJumping) {
 8001610:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001614:	480b      	ldr	r0, [pc, #44]	@ (8001644 <UpdatePhysics+0x80>)
 8001616:	f002 facb 	bl	8003bb0 <HAL_GPIO_ReadPin>
 800161a:	4603      	mov	r3, r0
 800161c:	2b01      	cmp	r3, #1
 800161e:	d109      	bne.n	8001634 <UpdatePhysics+0x70>
 8001620:	4b05      	ldr	r3, [pc, #20]	@ (8001638 <UpdatePhysics+0x74>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d105      	bne.n	8001634 <UpdatePhysics+0x70>
      isJumping = 1;
 8001628:	4b03      	ldr	r3, [pc, #12]	@ (8001638 <UpdatePhysics+0x74>)
 800162a:	2201      	movs	r2, #1
 800162c:	701a      	strb	r2, [r3, #0]
      foxVelocityY = -8; // Negative velocity for upward movement
 800162e:	4b03      	ldr	r3, [pc, #12]	@ (800163c <UpdatePhysics+0x78>)
 8001630:	22f8      	movs	r2, #248	@ 0xf8
 8001632:	701a      	strb	r2, [r3, #0]
  }
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	24000157 	.word	0x24000157
 800163c:	24000156 	.word	0x24000156
 8001640:	24000024 	.word	0x24000024
 8001644:	58020800 	.word	0x58020800

08001648 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800164e:	1d3b      	adds	r3, r7, #4
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800165c:	2300      	movs	r3, #0
 800165e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001660:	4b25      	ldr	r3, [pc, #148]	@ (80016f8 <MX_RTC_Init+0xb0>)
 8001662:	4a26      	ldr	r2, [pc, #152]	@ (80016fc <MX_RTC_Init+0xb4>)
 8001664:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001666:	4b24      	ldr	r3, [pc, #144]	@ (80016f8 <MX_RTC_Init+0xb0>)
 8001668:	2200      	movs	r2, #0
 800166a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800166c:	4b22      	ldr	r3, [pc, #136]	@ (80016f8 <MX_RTC_Init+0xb0>)
 800166e:	227f      	movs	r2, #127	@ 0x7f
 8001670:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001672:	4b21      	ldr	r3, [pc, #132]	@ (80016f8 <MX_RTC_Init+0xb0>)
 8001674:	22ff      	movs	r2, #255	@ 0xff
 8001676:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001678:	4b1f      	ldr	r3, [pc, #124]	@ (80016f8 <MX_RTC_Init+0xb0>)
 800167a:	2200      	movs	r2, #0
 800167c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800167e:	4b1e      	ldr	r3, [pc, #120]	@ (80016f8 <MX_RTC_Init+0xb0>)
 8001680:	2200      	movs	r2, #0
 8001682:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001684:	4b1c      	ldr	r3, [pc, #112]	@ (80016f8 <MX_RTC_Init+0xb0>)
 8001686:	2200      	movs	r2, #0
 8001688:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800168a:	4b1b      	ldr	r3, [pc, #108]	@ (80016f8 <MX_RTC_Init+0xb0>)
 800168c:	2200      	movs	r2, #0
 800168e:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001690:	4819      	ldr	r0, [pc, #100]	@ (80016f8 <MX_RTC_Init+0xb0>)
 8001692:	f004 fe01 	bl	8006298 <HAL_RTC_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800169c:	f7ff fdb4 	bl	8001208 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 80016a0:	2312      	movs	r3, #18
 80016a2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80016ac:	2300      	movs	r3, #0
 80016ae:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	2201      	movs	r2, #1
 80016b8:	4619      	mov	r1, r3
 80016ba:	480f      	ldr	r0, [pc, #60]	@ (80016f8 <MX_RTC_Init+0xb0>)
 80016bc:	f004 fe6e 	bl	800639c <HAL_RTC_SetTime>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80016c6:	f7ff fd9f 	bl	8001208 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80016ca:	2301      	movs	r3, #1
 80016cc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 80016ce:	2306      	movs	r3, #6
 80016d0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80016d2:	2301      	movs	r3, #1
 80016d4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x20;
 80016d6:	2320      	movs	r3, #32
 80016d8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80016da:	463b      	mov	r3, r7
 80016dc:	2201      	movs	r2, #1
 80016de:	4619      	mov	r1, r3
 80016e0:	4805      	ldr	r0, [pc, #20]	@ (80016f8 <MX_RTC_Init+0xb0>)
 80016e2:	f004 fef9 	bl	80064d8 <HAL_RTC_SetDate>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80016ec:	f7ff fd8c 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80016f0:	bf00      	nop
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	2400015c 	.word	0x2400015c
 80016fc:	58004000 	.word	0x58004000

08001700 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b0b2      	sub	sp, #200	@ 0xc8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001708:	f107 0308 	add.w	r3, r7, #8
 800170c:	22c0      	movs	r2, #192	@ 0xc0
 800170e:	2100      	movs	r1, #0
 8001710:	4618      	mov	r0, r3
 8001712:	f006 fd81 	bl	8008218 <memset>
  if(rtcHandle->Instance==RTC)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a10      	ldr	r2, [pc, #64]	@ (800175c <HAL_RTC_MspInit+0x5c>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d119      	bne.n	8001754 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001720:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001724:	f04f 0300 	mov.w	r3, #0
 8001728:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800172c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001730:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001734:	f107 0308 	add.w	r3, r7, #8
 8001738:	4618      	mov	r0, r3
 800173a:	f003 fa3f 	bl	8004bbc <HAL_RCCEx_PeriphCLKConfig>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8001744:	f7ff fd60 	bl	8001208 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001748:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <HAL_RTC_MspInit+0x60>)
 800174a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800174c:	4a04      	ldr	r2, [pc, #16]	@ (8001760 <HAL_RTC_MspInit+0x60>)
 800174e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001752:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001754:	bf00      	nop
 8001756:	37c8      	adds	r7, #200	@ 0xc8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	58004000 	.word	0x58004000
 8001760:	58024400 	.word	0x58024400

08001764 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001768:	4b28      	ldr	r3, [pc, #160]	@ (800180c <MX_SPI4_Init+0xa8>)
 800176a:	4a29      	ldr	r2, [pc, #164]	@ (8001810 <MX_SPI4_Init+0xac>)
 800176c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800176e:	4b27      	ldr	r3, [pc, #156]	@ (800180c <MX_SPI4_Init+0xa8>)
 8001770:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001774:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 8001776:	4b25      	ldr	r3, [pc, #148]	@ (800180c <MX_SPI4_Init+0xa8>)
 8001778:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 800177c:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800177e:	4b23      	ldr	r3, [pc, #140]	@ (800180c <MX_SPI4_Init+0xa8>)
 8001780:	2207      	movs	r2, #7
 8001782:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001784:	4b21      	ldr	r3, [pc, #132]	@ (800180c <MX_SPI4_Init+0xa8>)
 8001786:	2200      	movs	r2, #0
 8001788:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800178a:	4b20      	ldr	r3, [pc, #128]	@ (800180c <MX_SPI4_Init+0xa8>)
 800178c:	2200      	movs	r2, #0
 800178e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001790:	4b1e      	ldr	r3, [pc, #120]	@ (800180c <MX_SPI4_Init+0xa8>)
 8001792:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001796:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001798:	4b1c      	ldr	r3, [pc, #112]	@ (800180c <MX_SPI4_Init+0xa8>)
 800179a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800179e:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017a0:	4b1a      	ldr	r3, [pc, #104]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80017a6:	4b19      	ldr	r3, [pc, #100]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017ac:	4b17      	ldr	r3, [pc, #92]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 80017b2:	4b16      	ldr	r3, [pc, #88]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017b8:	4b14      	ldr	r3, [pc, #80]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017be:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80017c0:	4b12      	ldr	r3, [pc, #72]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80017c6:	4b11      	ldr	r3, [pc, #68]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80017cc:	4b0f      	ldr	r3, [pc, #60]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80017d2:	4b0e      	ldr	r3, [pc, #56]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80017d8:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017da:	2200      	movs	r2, #0
 80017dc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80017de:	4b0b      	ldr	r3, [pc, #44]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80017e4:	4b09      	ldr	r3, [pc, #36]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80017ea:	4b08      	ldr	r3, [pc, #32]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80017f0:	4b06      	ldr	r3, [pc, #24]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80017f6:	4805      	ldr	r0, [pc, #20]	@ (800180c <MX_SPI4_Init+0xa8>)
 80017f8:	f004 ffac 	bl	8006754 <HAL_SPI_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8001802:	f7ff fd01 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	24000180 	.word	0x24000180
 8001810:	40013400 	.word	0x40013400

08001814 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b0ba      	sub	sp, #232	@ 0xe8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800182c:	f107 0310 	add.w	r3, r7, #16
 8001830:	22c0      	movs	r2, #192	@ 0xc0
 8001832:	2100      	movs	r1, #0
 8001834:	4618      	mov	r0, r3
 8001836:	f006 fcef 	bl	8008218 <memset>
  if(spiHandle->Instance==SPI4)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a26      	ldr	r2, [pc, #152]	@ (80018d8 <HAL_SPI_MspInit+0xc4>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d145      	bne.n	80018d0 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8001844:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001848:	f04f 0300 	mov.w	r3, #0
 800184c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8001850:	2300      	movs	r3, #0
 8001852:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001854:	f107 0310 	add.w	r3, r7, #16
 8001858:	4618      	mov	r0, r3
 800185a:	f003 f9af 	bl	8004bbc <HAL_RCCEx_PeriphCLKConfig>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001864:	f7ff fcd0 	bl	8001208 <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001868:	4b1c      	ldr	r3, [pc, #112]	@ (80018dc <HAL_SPI_MspInit+0xc8>)
 800186a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800186e:	4a1b      	ldr	r2, [pc, #108]	@ (80018dc <HAL_SPI_MspInit+0xc8>)
 8001870:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001874:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001878:	4b18      	ldr	r3, [pc, #96]	@ (80018dc <HAL_SPI_MspInit+0xc8>)
 800187a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800187e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001886:	4b15      	ldr	r3, [pc, #84]	@ (80018dc <HAL_SPI_MspInit+0xc8>)
 8001888:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800188c:	4a13      	ldr	r2, [pc, #76]	@ (80018dc <HAL_SPI_MspInit+0xc8>)
 800188e:	f043 0310 	orr.w	r3, r3, #16
 8001892:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001896:	4b11      	ldr	r3, [pc, #68]	@ (80018dc <HAL_SPI_MspInit+0xc8>)
 8001898:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800189c:	f003 0310 	and.w	r3, r3, #16
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 80018a4:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80018a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ac:	2302      	movs	r3, #2
 80018ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018b8:	2302      	movs	r3, #2
 80018ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80018be:	2305      	movs	r3, #5
 80018c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018c4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80018c8:	4619      	mov	r1, r3
 80018ca:	4805      	ldr	r0, [pc, #20]	@ (80018e0 <HAL_SPI_MspInit+0xcc>)
 80018cc:	f001 ffc0 	bl	8003850 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80018d0:	bf00      	nop
 80018d2:	37e8      	adds	r7, #232	@ 0xe8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40013400 	.word	0x40013400
 80018dc:	58024400 	.word	0x58024400
 80018e0:	58021000 	.word	0x58021000

080018e4 <ST7735_RegisterBusIO>:
  * @param  pObj Component object pointer
  * @param  pIO  Component IO structure pointer
  * @retval Component status
  */
int32_t ST7735_RegisterBusIO (ST7735_Object_t *pObj, ST7735_IO_t *pIO)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d103      	bne.n	80018fc <ST7735_RegisterBusIO+0x18>
  {
    ret = ST7735_ERROR;
 80018f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	e03a      	b.n	8001972 <ST7735_RegisterBusIO+0x8e>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	891a      	ldrh	r2, [r3, #8]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	691a      	ldr	r2, [r3, #16]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	695a      	ldr	r2, [r3, #20]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	615a      	str	r2, [r3, #20]
    pObj->IO.RecvData  = pIO->RecvData;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	699a      	ldr	r2, [r3, #24]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	619a      	str	r2, [r3, #24]
    pObj->IO.GetTick   = pIO->GetTick;
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	69da      	ldr	r2, [r3, #28]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	61da      	str	r2, [r3, #28]

    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a0f      	ldr	r2, [pc, #60]	@ (800197c <ST7735_RegisterBusIO+0x98>)
 8001940:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a0e      	ldr	r2, [pc, #56]	@ (8001980 <ST7735_RegisterBusIO+0x9c>)
 8001946:	621a      	str	r2, [r3, #32]
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a0e      	ldr	r2, [pc, #56]	@ (8001984 <ST7735_RegisterBusIO+0xa0>)
 800194c:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a0d      	ldr	r2, [pc, #52]	@ (8001988 <ST7735_RegisterBusIO+0xa4>)
 8001952:	62da      	str	r2, [r3, #44]	@ 0x2c
    pObj->Ctx.handle    = pObj;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	631a      	str	r2, [r3, #48]	@ 0x30

    if(pObj->IO.Init != NULL)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d004      	beq.n	800196c <ST7735_RegisterBusIO+0x88>
    {
      ret = pObj->IO.Init();
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4798      	blx	r3
 8001968:	60f8      	str	r0, [r7, #12]
 800196a:	e002      	b.n	8001972 <ST7735_RegisterBusIO+0x8e>
    }
    else
    {
      ret = ST7735_ERROR;
 800196c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001970:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001972:	68fb      	ldr	r3, [r7, #12]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	08002ded 	.word	0x08002ded
 8001980:	08002e15 	.word	0x08002e15
 8001984:	08002e3f 	.word	0x08002e3f
 8001988:	08002e63 	.word	0x08002e63

0800198c <ST7735_Init>:
  * @param  ColorCoding RGB mode
  * @param  Orientation Display orientation
  * @retval Component status
  */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding, ST7735_Ctx_t *pDriver)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  int32_t ret;

  if(pObj == NULL)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d103      	bne.n	80019a6 <ST7735_Init+0x1a>
  {
    ret = ST7735_ERROR;
 800199e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019a2:	617b      	str	r3, [r7, #20]
 80019a4:	e3a6      	b.n	80020f4 <ST7735_Init+0x768>
  }
  else
  {
		/* Out of sleep mode, 0 args, delay 120ms */
    tmp = 0x00U;
 80019a6:	2300      	movs	r3, #0
 80019a8:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f103 0020 	add.w	r0, r3, #32
 80019b0:	f107 0213 	add.w	r2, r7, #19
 80019b4:	2300      	movs	r3, #0
 80019b6:	2101      	movs	r1, #1
 80019b8:	f001 fa92 	bl	8002ee0 <st7735_write_reg>
 80019bc:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 80019be:	2178      	movs	r1, #120	@ 0x78
 80019c0:	68f8      	ldr	r0, [r7, #12]
 80019c2:	f001 fa60 	bl	8002e86 <ST7735_IO_Delay>
		
		tmp = 0x00U;
 80019c6:	2300      	movs	r3, #0
 80019c8:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f103 0020 	add.w	r0, r3, #32
 80019d0:	f107 0213 	add.w	r2, r7, #19
 80019d4:	2300      	movs	r3, #0
 80019d6:	2101      	movs	r1, #1
 80019d8:	f001 fa82 	bl	8002ee0 <st7735_write_reg>
 80019dc:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 80019de:	2178      	movs	r1, #120	@ 0x78
 80019e0:	68f8      	ldr	r0, [r7, #12]
 80019e2:	f001 fa50 	bl	8002e86 <ST7735_IO_Delay>
		
    /* Out of sleep mode, 0 args, no delay */
    tmp = 0x00U;
 80019e6:	2300      	movs	r3, #0
 80019e8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f103 0020 	add.w	r0, r3, #32
 80019f0:	f107 0213 	add.w	r2, r7, #19
 80019f4:	2301      	movs	r3, #1
 80019f6:	2111      	movs	r1, #17
 80019f8:	f001 fa72 	bl	8002ee0 <st7735_write_reg>
 80019fc:	4602      	mov	r2, r0
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	4413      	add	r3, r2
 8001a02:	617b      	str	r3, [r7, #20]
    
		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f103 0020 	add.w	r0, r3, #32
 8001a0a:	f107 0213 	add.w	r2, r7, #19
 8001a0e:	2300      	movs	r3, #0
 8001a10:	21b1      	movs	r1, #177	@ 0xb1
 8001a12:	f001 fa65 	bl	8002ee0 <st7735_write_reg>
 8001a16:	4602      	mov	r2, r0
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	3320      	adds	r3, #32
 8001a26:	f107 0113 	add.w	r1, r7, #19
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f001 fa6c 	bl	8002f0a <st7735_send_data>
 8001a32:	4602      	mov	r2, r0
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	4413      	add	r3, r2
 8001a38:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001a3a:	232c      	movs	r3, #44	@ 0x2c
 8001a3c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	3320      	adds	r3, #32
 8001a42:	f107 0113 	add.w	r1, r7, #19
 8001a46:	2201      	movs	r2, #1
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f001 fa5e 	bl	8002f0a <st7735_send_data>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	4413      	add	r3, r2
 8001a54:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001a56:	232d      	movs	r3, #45	@ 0x2d
 8001a58:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	3320      	adds	r3, #32
 8001a5e:	f107 0113 	add.w	r1, r7, #19
 8001a62:	2201      	movs	r2, #1
 8001a64:	4618      	mov	r0, r3
 8001a66:	f001 fa50 	bl	8002f0a <st7735_send_data>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	4413      	add	r3, r2
 8001a70:	617b      	str	r3, [r7, #20]

    /* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
    tmp = 0x01U;
 8001a72:	2301      	movs	r3, #1
 8001a74:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	f103 0020 	add.w	r0, r3, #32
 8001a7c:	f107 0213 	add.w	r2, r7, #19
 8001a80:	2301      	movs	r3, #1
 8001a82:	21b2      	movs	r1, #178	@ 0xb2
 8001a84:	f001 fa2c 	bl	8002ee0 <st7735_write_reg>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001a90:	232c      	movs	r3, #44	@ 0x2c
 8001a92:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	3320      	adds	r3, #32
 8001a98:	f107 0113 	add.w	r1, r7, #19
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f001 fa33 	bl	8002f0a <st7735_send_data>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001aac:	232d      	movs	r3, #45	@ 0x2d
 8001aae:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	3320      	adds	r3, #32
 8001ab4:	f107 0113 	add.w	r1, r7, #19
 8001ab8:	2201      	movs	r2, #1
 8001aba:	4618      	mov	r0, r3
 8001abc:	f001 fa25 	bl	8002f0a <st7735_send_data>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	617b      	str	r3, [r7, #20]

    /* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
    tmp = 0x01U;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f103 0020 	add.w	r0, r3, #32
 8001ad2:	f107 0213 	add.w	r2, r7, #19
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	21b3      	movs	r1, #179	@ 0xb3
 8001ada:	f001 fa01 	bl	8002ee0 <st7735_write_reg>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001ae6:	232c      	movs	r3, #44	@ 0x2c
 8001ae8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	3320      	adds	r3, #32
 8001aee:	f107 0113 	add.w	r1, r7, #19
 8001af2:	2201      	movs	r2, #1
 8001af4:	4618      	mov	r0, r3
 8001af6:	f001 fa08 	bl	8002f0a <st7735_send_data>
 8001afa:	4602      	mov	r2, r0
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	4413      	add	r3, r2
 8001b00:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001b02:	232d      	movs	r3, #45	@ 0x2d
 8001b04:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	3320      	adds	r3, #32
 8001b0a:	f107 0113 	add.w	r1, r7, #19
 8001b0e:	2201      	movs	r2, #1
 8001b10:	4618      	mov	r0, r3
 8001b12:	f001 f9fa 	bl	8002f0a <st7735_send_data>
 8001b16:	4602      	mov	r2, r0
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	3320      	adds	r3, #32
 8001b26:	f107 0113 	add.w	r1, r7, #19
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f001 f9ec 	bl	8002f0a <st7735_send_data>
 8001b32:	4602      	mov	r2, r0
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	4413      	add	r3, r2
 8001b38:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001b3a:	232c      	movs	r3, #44	@ 0x2c
 8001b3c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	3320      	adds	r3, #32
 8001b42:	f107 0113 	add.w	r1, r7, #19
 8001b46:	2201      	movs	r2, #1
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f001 f9de 	bl	8002f0a <st7735_send_data>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	4413      	add	r3, r2
 8001b54:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001b56:	232d      	movs	r3, #45	@ 0x2d
 8001b58:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	3320      	adds	r3, #32
 8001b5e:	f107 0113 	add.w	r1, r7, #19
 8001b62:	2201      	movs	r2, #1
 8001b64:	4618      	mov	r0, r3
 8001b66:	f001 f9d0 	bl	8002f0a <st7735_send_data>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	4413      	add	r3, r2
 8001b70:	617b      	str	r3, [r7, #20]

    /* Display inversion ctrl, 1 arg, no delay: No inversion */
    tmp = 0x07U;
 8001b72:	2307      	movs	r3, #7
 8001b74:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f103 0020 	add.w	r0, r3, #32
 8001b7c:	f107 0213 	add.w	r2, r7, #19
 8001b80:	2301      	movs	r3, #1
 8001b82:	21b4      	movs	r1, #180	@ 0xb4
 8001b84:	f001 f9ac 	bl	8002ee0 <st7735_write_reg>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	617b      	str	r3, [r7, #20]

    /* Power control, 3 args, no delay: -4.6V , AUTO mode */
    tmp = 0xA2U;
 8001b90:	23a2      	movs	r3, #162	@ 0xa2
 8001b92:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f103 0020 	add.w	r0, r3, #32
 8001b9a:	f107 0213 	add.w	r2, r7, #19
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	21c0      	movs	r1, #192	@ 0xc0
 8001ba2:	f001 f99d 	bl	8002ee0 <st7735_write_reg>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	4413      	add	r3, r2
 8001bac:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	3320      	adds	r3, #32
 8001bb6:	f107 0113 	add.w	r1, r7, #19
 8001bba:	2201      	movs	r2, #1
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f001 f9a4 	bl	8002f0a <st7735_send_data>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	617b      	str	r3, [r7, #20]
    tmp = 0x84U;
 8001bca:	2384      	movs	r3, #132	@ 0x84
 8001bcc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3320      	adds	r3, #32
 8001bd2:	f107 0113 	add.w	r1, r7, #19
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f001 f996 	bl	8002f0a <st7735_send_data>
 8001bde:	4602      	mov	r2, r0
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	4413      	add	r3, r2
 8001be4:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
    tmp = 0xC5U;
 8001be6:	23c5      	movs	r3, #197	@ 0xc5
 8001be8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f103 0020 	add.w	r0, r3, #32
 8001bf0:	f107 0213 	add.w	r2, r7, #19
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	21c1      	movs	r1, #193	@ 0xc1
 8001bf8:	f001 f972 	bl	8002ee0 <st7735_write_reg>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	4413      	add	r3, r2
 8001c02:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: Opamp current small, Boost frequency */
    tmp = 0x0AU;
 8001c04:	230a      	movs	r3, #10
 8001c06:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f103 0020 	add.w	r0, r3, #32
 8001c0e:	f107 0213 	add.w	r2, r7, #19
 8001c12:	2301      	movs	r3, #1
 8001c14:	21c2      	movs	r1, #194	@ 0xc2
 8001c16:	f001 f963 	bl	8002ee0 <st7735_write_reg>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	4413      	add	r3, r2
 8001c20:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001c22:	2300      	movs	r3, #0
 8001c24:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	3320      	adds	r3, #32
 8001c2a:	f107 0113 	add.w	r1, r7, #19
 8001c2e:	2201      	movs	r2, #1
 8001c30:	4618      	mov	r0, r3
 8001c32:	f001 f96a 	bl	8002f0a <st7735_send_data>
 8001c36:	4602      	mov	r2, r0
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
    tmp = 0x8AU;
 8001c3e:	238a      	movs	r3, #138	@ 0x8a
 8001c40:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f103 0020 	add.w	r0, r3, #32
 8001c48:	f107 0213 	add.w	r2, r7, #19
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	21c3      	movs	r1, #195	@ 0xc3
 8001c50:	f001 f946 	bl	8002ee0 <st7735_write_reg>
 8001c54:	4602      	mov	r2, r0
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	4413      	add	r3, r2
 8001c5a:	617b      	str	r3, [r7, #20]
    tmp = 0x2AU;
 8001c5c:	232a      	movs	r3, #42	@ 0x2a
 8001c5e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	3320      	adds	r3, #32
 8001c64:	f107 0113 	add.w	r1, r7, #19
 8001c68:	2201      	movs	r2, #1
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f001 f94d 	bl	8002f0a <st7735_send_data>
 8001c70:	4602      	mov	r2, r0
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	4413      	add	r3, r2
 8001c76:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay */
    tmp = 0x8AU;
 8001c78:	238a      	movs	r3, #138	@ 0x8a
 8001c7a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f103 0020 	add.w	r0, r3, #32
 8001c82:	f107 0213 	add.w	r2, r7, #19
 8001c86:	2301      	movs	r3, #1
 8001c88:	21c4      	movs	r1, #196	@ 0xc4
 8001c8a:	f001 f929 	bl	8002ee0 <st7735_write_reg>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	4413      	add	r3, r2
 8001c94:	617b      	str	r3, [r7, #20]
    tmp = 0xEEU;
 8001c96:	23ee      	movs	r3, #238	@ 0xee
 8001c98:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	3320      	adds	r3, #32
 8001c9e:	f107 0113 	add.w	r1, r7, #19
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f001 f930 	bl	8002f0a <st7735_send_data>
 8001caa:	4602      	mov	r2, r0
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	4413      	add	r3, r2
 8001cb0:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay */
    tmp = 0x0EU;
 8001cb2:	230e      	movs	r3, #14
 8001cb4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f103 0020 	add.w	r0, r3, #32
 8001cbc:	f107 0213 	add.w	r2, r7, #19
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	21c5      	movs	r1, #197	@ 0xc5
 8001cc4:	f001 f90c 	bl	8002ee0 <st7735_write_reg>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	4413      	add	r3, r2
 8001cce:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	7b1b      	ldrb	r3, [r3, #12]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10d      	bne.n	8001cf4 <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f103 0020 	add.w	r0, r3, #32
 8001cde:	f107 0213 	add.w	r2, r7, #19
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	2121      	movs	r1, #33	@ 0x21
 8001ce6:	f001 f8fb 	bl	8002ee0 <st7735_write_reg>
 8001cea:	4602      	mov	r2, r0
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	4413      	add	r3, r2
 8001cf0:	617b      	str	r3, [r7, #20]
 8001cf2:	e00c      	b.n	8001d0e <ST7735_Init+0x382>
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f103 0020 	add.w	r0, r3, #32
 8001cfa:	f107 0213 	add.w	r2, r7, #19
 8001cfe:	2300      	movs	r3, #0
 8001d00:	2120      	movs	r1, #32
 8001d02:	f001 f8ed 	bl	8002ee0 <st7735_write_reg>
 8001d06:	4602      	mov	r2, r0
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	617b      	str	r3, [r7, #20]
		}
    /* Set color mode, 1 arg, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f103 0020 	add.w	r0, r3, #32
 8001d14:	f107 0208 	add.w	r2, r7, #8
 8001d18:	2301      	movs	r3, #1
 8001d1a:	213a      	movs	r1, #58	@ 0x3a
 8001d1c:	f001 f8e0 	bl	8002ee0 <st7735_write_reg>
 8001d20:	4602      	mov	r2, r0
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	4413      	add	r3, r2
 8001d26:	617b      	str	r3, [r7, #20]

    /* Magical unicorn dust, 16 args, no delay */
    tmp = 0x02U;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f103 0020 	add.w	r0, r3, #32
 8001d32:	f107 0213 	add.w	r2, r7, #19
 8001d36:	2301      	movs	r3, #1
 8001d38:	21e0      	movs	r1, #224	@ 0xe0
 8001d3a:	f001 f8d1 	bl	8002ee0 <st7735_write_reg>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	4413      	add	r3, r2
 8001d44:	617b      	str	r3, [r7, #20]
    tmp = 0x1CU;
 8001d46:	231c      	movs	r3, #28
 8001d48:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	3320      	adds	r3, #32
 8001d4e:	f107 0113 	add.w	r1, r7, #19
 8001d52:	2201      	movs	r2, #1
 8001d54:	4618      	mov	r0, r3
 8001d56:	f001 f8d8 	bl	8002f0a <st7735_send_data>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	4413      	add	r3, r2
 8001d60:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8001d62:	2307      	movs	r3, #7
 8001d64:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	3320      	adds	r3, #32
 8001d6a:	f107 0113 	add.w	r1, r7, #19
 8001d6e:	2201      	movs	r2, #1
 8001d70:	4618      	mov	r0, r3
 8001d72:	f001 f8ca 	bl	8002f0a <st7735_send_data>
 8001d76:	4602      	mov	r2, r0
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	617b      	str	r3, [r7, #20]
    tmp = 0x12U;
 8001d7e:	2312      	movs	r3, #18
 8001d80:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	3320      	adds	r3, #32
 8001d86:	f107 0113 	add.w	r1, r7, #19
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f001 f8bc 	bl	8002f0a <st7735_send_data>
 8001d92:	4602      	mov	r2, r0
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	4413      	add	r3, r2
 8001d98:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8001d9a:	2337      	movs	r3, #55	@ 0x37
 8001d9c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	3320      	adds	r3, #32
 8001da2:	f107 0113 	add.w	r1, r7, #19
 8001da6:	2201      	movs	r2, #1
 8001da8:	4618      	mov	r0, r3
 8001daa:	f001 f8ae 	bl	8002f0a <st7735_send_data>
 8001dae:	4602      	mov	r2, r0
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	4413      	add	r3, r2
 8001db4:	617b      	str	r3, [r7, #20]
    tmp = 0x32U;
 8001db6:	2332      	movs	r3, #50	@ 0x32
 8001db8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	3320      	adds	r3, #32
 8001dbe:	f107 0113 	add.w	r1, r7, #19
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f001 f8a0 	bl	8002f0a <st7735_send_data>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	4413      	add	r3, r2
 8001dd0:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001dd2:	2329      	movs	r3, #41	@ 0x29
 8001dd4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	3320      	adds	r3, #32
 8001dda:	f107 0113 	add.w	r1, r7, #19
 8001dde:	2201      	movs	r2, #1
 8001de0:	4618      	mov	r0, r3
 8001de2:	f001 f892 	bl	8002f0a <st7735_send_data>
 8001de6:	4602      	mov	r2, r0
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	4413      	add	r3, r2
 8001dec:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001dee:	232d      	movs	r3, #45	@ 0x2d
 8001df0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	3320      	adds	r3, #32
 8001df6:	f107 0113 	add.w	r1, r7, #19
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f001 f884 	bl	8002f0a <st7735_send_data>
 8001e02:	4602      	mov	r2, r0
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	4413      	add	r3, r2
 8001e08:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001e0a:	2329      	movs	r3, #41	@ 0x29
 8001e0c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	3320      	adds	r3, #32
 8001e12:	f107 0113 	add.w	r1, r7, #19
 8001e16:	2201      	movs	r2, #1
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f001 f876 	bl	8002f0a <st7735_send_data>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	4413      	add	r3, r2
 8001e24:	617b      	str	r3, [r7, #20]
    tmp = 0x25U;
 8001e26:	2325      	movs	r3, #37	@ 0x25
 8001e28:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	3320      	adds	r3, #32
 8001e2e:	f107 0113 	add.w	r1, r7, #19
 8001e32:	2201      	movs	r2, #1
 8001e34:	4618      	mov	r0, r3
 8001e36:	f001 f868 	bl	8002f0a <st7735_send_data>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	4413      	add	r3, r2
 8001e40:	617b      	str	r3, [r7, #20]
    tmp = 0x2BU;
 8001e42:	232b      	movs	r3, #43	@ 0x2b
 8001e44:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	3320      	adds	r3, #32
 8001e4a:	f107 0113 	add.w	r1, r7, #19
 8001e4e:	2201      	movs	r2, #1
 8001e50:	4618      	mov	r0, r3
 8001e52:	f001 f85a 	bl	8002f0a <st7735_send_data>
 8001e56:	4602      	mov	r2, r0
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	617b      	str	r3, [r7, #20]
    tmp = 0x39U;
 8001e5e:	2339      	movs	r3, #57	@ 0x39
 8001e60:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	3320      	adds	r3, #32
 8001e66:	f107 0113 	add.w	r1, r7, #19
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f001 f84c 	bl	8002f0a <st7735_send_data>
 8001e72:	4602      	mov	r2, r0
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	4413      	add	r3, r2
 8001e78:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	3320      	adds	r3, #32
 8001e82:	f107 0113 	add.w	r1, r7, #19
 8001e86:	2201      	movs	r2, #1
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f001 f83e 	bl	8002f0a <st7735_send_data>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	4413      	add	r3, r2
 8001e94:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8001e96:	2301      	movs	r3, #1
 8001e98:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	3320      	adds	r3, #32
 8001e9e:	f107 0113 	add.w	r1, r7, #19
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f001 f830 	bl	8002f0a <st7735_send_data>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	4413      	add	r3, r2
 8001eb0:	617b      	str	r3, [r7, #20]
    tmp = 0x03U;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	3320      	adds	r3, #32
 8001eba:	f107 0113 	add.w	r1, r7, #19
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f001 f822 	bl	8002f0a <st7735_send_data>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	4413      	add	r3, r2
 8001ecc:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8001ece:	2310      	movs	r3, #16
 8001ed0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	3320      	adds	r3, #32
 8001ed6:	f107 0113 	add.w	r1, r7, #19
 8001eda:	2201      	movs	r2, #1
 8001edc:	4618      	mov	r0, r3
 8001ede:	f001 f814 	bl	8002f0a <st7735_send_data>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	617b      	str	r3, [r7, #20]

    /* Sparkles and rainbows, 16 args, no delay */
    tmp = 0x03U;
 8001eea:	2303      	movs	r3, #3
 8001eec:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f103 0020 	add.w	r0, r3, #32
 8001ef4:	f107 0213 	add.w	r2, r7, #19
 8001ef8:	2301      	movs	r3, #1
 8001efa:	21e1      	movs	r1, #225	@ 0xe1
 8001efc:	f000 fff0 	bl	8002ee0 <st7735_write_reg>
 8001f00:	4602      	mov	r2, r0
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	4413      	add	r3, r2
 8001f06:	617b      	str	r3, [r7, #20]
    tmp = 0x1DU;
 8001f08:	231d      	movs	r3, #29
 8001f0a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	3320      	adds	r3, #32
 8001f10:	f107 0113 	add.w	r1, r7, #19
 8001f14:	2201      	movs	r2, #1
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 fff7 	bl	8002f0a <st7735_send_data>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	4413      	add	r3, r2
 8001f22:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8001f24:	2307      	movs	r3, #7
 8001f26:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	3320      	adds	r3, #32
 8001f2c:	f107 0113 	add.w	r1, r7, #19
 8001f30:	2201      	movs	r2, #1
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 ffe9 	bl	8002f0a <st7735_send_data>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	617b      	str	r3, [r7, #20]
    tmp = 0x06U;
 8001f40:	2306      	movs	r3, #6
 8001f42:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	3320      	adds	r3, #32
 8001f48:	f107 0113 	add.w	r1, r7, #19
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f000 ffdb 	bl	8002f0a <st7735_send_data>
 8001f54:	4602      	mov	r2, r0
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	4413      	add	r3, r2
 8001f5a:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001f5c:	232e      	movs	r3, #46	@ 0x2e
 8001f5e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	3320      	adds	r3, #32
 8001f64:	f107 0113 	add.w	r1, r7, #19
 8001f68:	2201      	movs	r2, #1
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 ffcd 	bl	8002f0a <st7735_send_data>
 8001f70:	4602      	mov	r2, r0
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	4413      	add	r3, r2
 8001f76:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001f78:	232c      	movs	r3, #44	@ 0x2c
 8001f7a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	3320      	adds	r3, #32
 8001f80:	f107 0113 	add.w	r1, r7, #19
 8001f84:	2201      	movs	r2, #1
 8001f86:	4618      	mov	r0, r3
 8001f88:	f000 ffbf 	bl	8002f0a <st7735_send_data>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	4413      	add	r3, r2
 8001f92:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001f94:	2329      	movs	r3, #41	@ 0x29
 8001f96:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	3320      	adds	r3, #32
 8001f9c:	f107 0113 	add.w	r1, r7, #19
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 ffb1 	bl	8002f0a <st7735_send_data>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	4413      	add	r3, r2
 8001fae:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001fb0:	232d      	movs	r3, #45	@ 0x2d
 8001fb2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	3320      	adds	r3, #32
 8001fb8:	f107 0113 	add.w	r1, r7, #19
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 ffa3 	bl	8002f0a <st7735_send_data>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	4413      	add	r3, r2
 8001fca:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001fcc:	232e      	movs	r3, #46	@ 0x2e
 8001fce:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	3320      	adds	r3, #32
 8001fd4:	f107 0113 	add.w	r1, r7, #19
 8001fd8:	2201      	movs	r2, #1
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f000 ff95 	bl	8002f0a <st7735_send_data>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001fe8:	232e      	movs	r3, #46	@ 0x2e
 8001fea:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	3320      	adds	r3, #32
 8001ff0:	f107 0113 	add.w	r1, r7, #19
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 ff87 	bl	8002f0a <st7735_send_data>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	4413      	add	r3, r2
 8002002:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8002004:	2337      	movs	r3, #55	@ 0x37
 8002006:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	3320      	adds	r3, #32
 800200c:	f107 0113 	add.w	r1, r7, #19
 8002010:	2201      	movs	r2, #1
 8002012:	4618      	mov	r0, r3
 8002014:	f000 ff79 	bl	8002f0a <st7735_send_data>
 8002018:	4602      	mov	r2, r0
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	4413      	add	r3, r2
 800201e:	617b      	str	r3, [r7, #20]
    tmp = 0x3FU;
 8002020:	233f      	movs	r3, #63	@ 0x3f
 8002022:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	3320      	adds	r3, #32
 8002028:	f107 0113 	add.w	r1, r7, #19
 800202c:	2201      	movs	r2, #1
 800202e:	4618      	mov	r0, r3
 8002030:	f000 ff6b 	bl	8002f0a <st7735_send_data>
 8002034:	4602      	mov	r2, r0
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	4413      	add	r3, r2
 800203a:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 800203c:	2300      	movs	r3, #0
 800203e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	3320      	adds	r3, #32
 8002044:	f107 0113 	add.w	r1, r7, #19
 8002048:	2201      	movs	r2, #1
 800204a:	4618      	mov	r0, r3
 800204c:	f000 ff5d 	bl	8002f0a <st7735_send_data>
 8002050:	4602      	mov	r2, r0
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	4413      	add	r3, r2
 8002056:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8002058:	2300      	movs	r3, #0
 800205a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	3320      	adds	r3, #32
 8002060:	f107 0113 	add.w	r1, r7, #19
 8002064:	2201      	movs	r2, #1
 8002066:	4618      	mov	r0, r3
 8002068:	f000 ff4f 	bl	8002f0a <st7735_send_data>
 800206c:	4602      	mov	r2, r0
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	4413      	add	r3, r2
 8002072:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8002074:	2302      	movs	r3, #2
 8002076:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	3320      	adds	r3, #32
 800207c:	f107 0113 	add.w	r1, r7, #19
 8002080:	2201      	movs	r2, #1
 8002082:	4618      	mov	r0, r3
 8002084:	f000 ff41 	bl	8002f0a <st7735_send_data>
 8002088:	4602      	mov	r2, r0
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	4413      	add	r3, r2
 800208e:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8002090:	2310      	movs	r3, #16
 8002092:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	3320      	adds	r3, #32
 8002098:	f107 0113 	add.w	r1, r7, #19
 800209c:	2201      	movs	r2, #1
 800209e:	4618      	mov	r0, r3
 80020a0:	f000 ff33 	bl	8002f0a <st7735_send_data>
 80020a4:	4602      	mov	r2, r0
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	4413      	add	r3, r2
 80020aa:	617b      	str	r3, [r7, #20]

    /* Normal display on, no args, no delay */
    tmp  = 0x00U;
 80020ac:	2300      	movs	r3, #0
 80020ae:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f103 0020 	add.w	r0, r3, #32
 80020b6:	f107 0213 	add.w	r2, r7, #19
 80020ba:	2301      	movs	r3, #1
 80020bc:	2113      	movs	r1, #19
 80020be:	f000 ff0f 	bl	8002ee0 <st7735_write_reg>
 80020c2:	4602      	mov	r2, r0
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	4413      	add	r3, r2
 80020c8:	617b      	str	r3, [r7, #20]

    /* Main screen turn on, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f103 0020 	add.w	r0, r3, #32
 80020d0:	f107 0213 	add.w	r2, r7, #19
 80020d4:	2301      	movs	r3, #1
 80020d6:	2129      	movs	r1, #41	@ 0x29
 80020d8:	f000 ff02 	bl	8002ee0 <st7735_write_reg>
 80020dc:	4602      	mov	r2, r0
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	4413      	add	r3, r2
 80020e2:	617b      	str	r3, [r7, #20]

    /* Set the display Orientation and the default display window */
    ret += ST7735_SetOrientation(pObj, pDriver);
 80020e4:	6879      	ldr	r1, [r7, #4]
 80020e6:	68f8      	ldr	r0, [r7, #12]
 80020e8:	f000 f944 	bl	8002374 <ST7735_SetOrientation>
 80020ec:	4602      	mov	r2, r0
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	4413      	add	r3, r2
 80020f2:	617b      	str	r3, [r7, #20]
  }

  if(ret != ST7735_OK)
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d002      	beq.n	8002100 <ST7735_Init+0x774>
  {
    ret = ST7735_ERROR;
 80020fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020fe:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002100:	697b      	ldr	r3, [r7, #20]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3718      	adds	r7, #24
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <ST7735_DeInit>:
  * @brief  De-Initialize the st7735 LCD Component.
  * @param  pObj Component object
  * @retval Component status
  */
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
 800210a:	b480      	push	{r7}
 800210c:	b083      	sub	sp, #12
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  (void)(pObj);

  return ST7735_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <ST7735_ReadID>:
  * @param  pObj Component object
  * @param  Id Component ID
  * @retval The component status
  */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp[3];

  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3320      	adds	r3, #32
 800212e:	f107 0208 	add.w	r2, r7, #8
 8002132:	21da      	movs	r1, #218	@ 0xda
 8002134:	4618      	mov	r0, r3
 8002136:	f000 fec0 	bl	8002eba <st7735_read_reg>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d003      	beq.n	8002148 <ST7735_ReadID+0x28>
  {
    ret = ST7735_ERROR;
 8002140:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	e02d      	b.n	80021a4 <ST7735_ReadID+0x84>
  }
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f103 0020 	add.w	r0, r3, #32
 800214e:	f107 0308 	add.w	r3, r7, #8
 8002152:	3301      	adds	r3, #1
 8002154:	461a      	mov	r2, r3
 8002156:	21db      	movs	r1, #219	@ 0xdb
 8002158:	f000 feaf 	bl	8002eba <st7735_read_reg>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <ST7735_ReadID+0x4a>
  {
    ret = ST7735_ERROR;
 8002162:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	e01c      	b.n	80021a4 <ST7735_ReadID+0x84>
  }	
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f103 0020 	add.w	r0, r3, #32
 8002170:	f107 0308 	add.w	r3, r7, #8
 8002174:	3302      	adds	r3, #2
 8002176:	461a      	mov	r2, r3
 8002178:	21dc      	movs	r1, #220	@ 0xdc
 800217a:	f000 fe9e 	bl	8002eba <st7735_read_reg>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <ST7735_ReadID+0x6c>
  {
    ret = ST7735_ERROR;
 8002184:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	e00b      	b.n	80021a4 <ST7735_ReadID+0x84>
  }	
  else
  {
		
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 800218c:	7abb      	ldrb	r3, [r7, #10]
 800218e:	461a      	mov	r2, r3
 8002190:	7a7b      	ldrb	r3, [r7, #9]
 8002192:	021b      	lsls	r3, r3, #8
 8002194:	431a      	orrs	r2, r3
 8002196:	7a3b      	ldrb	r3, [r7, #8]
 8002198:	041b      	lsls	r3, r3, #16
 800219a:	431a      	orrs	r2, r3
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
    ret = ST7735_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80021a4:	68fb      	ldr	r3, [r7, #12]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
	...

080021b0 <ST7735_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f103 0020 	add.w	r0, r3, #32
 80021c2:	f107 020b 	add.w	r2, r7, #11
 80021c6:	2300      	movs	r3, #0
 80021c8:	2113      	movs	r1, #19
 80021ca:	f000 fe89 	bl	8002ee0 <st7735_write_reg>
 80021ce:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80021d0:	210a      	movs	r1, #10
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 fe57 	bl	8002e86 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f103 0020 	add.w	r0, r3, #32
 80021de:	f107 020b 	add.w	r2, r7, #11
 80021e2:	2300      	movs	r3, #0
 80021e4:	2129      	movs	r1, #41	@ 0x29
 80021e6:	f000 fe7b 	bl	8002ee0 <st7735_write_reg>
 80021ea:	4602      	mov	r2, r0
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	4413      	add	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80021f2:	210a      	movs	r1, #10
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f000 fe46 	bl	8002e86 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f103 0020 	add.w	r0, r3, #32
 8002200:	f107 020b 	add.w	r2, r7, #11
 8002204:	2300      	movs	r3, #0
 8002206:	2136      	movs	r1, #54	@ 0x36
 8002208:	f000 fe6a 	bl	8002ee0 <st7735_write_reg>
 800220c:	4602      	mov	r2, r0
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	4413      	add	r3, r2
 8002212:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002214:	4b16      	ldr	r3, [pc, #88]	@ (8002270 <ST7735_DisplayOn+0xc0>)
 8002216:	7b1b      	ldrb	r3, [r3, #12]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d10a      	bne.n	8002232 <ST7735_DisplayOn+0x82>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 800221c:	4b14      	ldr	r3, [pc, #80]	@ (8002270 <ST7735_DisplayOn+0xc0>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	4a14      	ldr	r2, [pc, #80]	@ (8002274 <ST7735_DisplayOn+0xc4>)
 8002222:	00db      	lsls	r3, r3, #3
 8002224:	4413      	add	r3, r2
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800222a:	f043 0308 	orr.w	r3, r3, #8
 800222e:	b2db      	uxtb	r3, r3
 8002230:	e006      	b.n	8002240 <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002232:	4b0f      	ldr	r3, [pc, #60]	@ (8002270 <ST7735_DisplayOn+0xc0>)
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	4a0f      	ldr	r2, [pc, #60]	@ (8002274 <ST7735_DisplayOn+0xc4>)
 8002238:	00db      	lsls	r3, r3, #3
 800223a:	4413      	add	r3, r2
 800223c:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800223e:	b2db      	uxtb	r3, r3
 8002240:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	3320      	adds	r3, #32
 8002246:	f107 010b 	add.w	r1, r7, #11
 800224a:	2201      	movs	r2, #1
 800224c:	4618      	mov	r0, r3
 800224e:	f000 fe5c 	bl	8002f0a <st7735_send_data>
 8002252:	4602      	mov	r2, r0
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4413      	add	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d002      	beq.n	8002266 <ST7735_DisplayOn+0xb6>
  {
    ret = ST7735_ERROR;
 8002260:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002264:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002266:	68fb      	ldr	r3, [r7, #12]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3710      	adds	r7, #16
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	24000208 	.word	0x24000208
 8002274:	2400007c 	.word	0x2400007c

08002278 <ST7735_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8002280:	2300      	movs	r3, #0
 8002282:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f103 0020 	add.w	r0, r3, #32
 800228a:	f107 020b 	add.w	r2, r7, #11
 800228e:	2300      	movs	r3, #0
 8002290:	2113      	movs	r1, #19
 8002292:	f000 fe25 	bl	8002ee0 <st7735_write_reg>
 8002296:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8002298:	210a      	movs	r1, #10
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 fdf3 	bl	8002e86 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f103 0020 	add.w	r0, r3, #32
 80022a6:	f107 020b 	add.w	r2, r7, #11
 80022aa:	2300      	movs	r3, #0
 80022ac:	2128      	movs	r1, #40	@ 0x28
 80022ae:	f000 fe17 	bl	8002ee0 <st7735_write_reg>
 80022b2:	4602      	mov	r2, r0
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	4413      	add	r3, r2
 80022b8:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80022ba:	210a      	movs	r1, #10
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 fde2 	bl	8002e86 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f103 0020 	add.w	r0, r3, #32
 80022c8:	f107 020b 	add.w	r2, r7, #11
 80022cc:	2300      	movs	r3, #0
 80022ce:	2136      	movs	r1, #54	@ 0x36
 80022d0:	f000 fe06 	bl	8002ee0 <st7735_write_reg>
 80022d4:	4602      	mov	r2, r0
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	4413      	add	r3, r2
 80022da:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80022dc:	4b16      	ldr	r3, [pc, #88]	@ (8002338 <ST7735_DisplayOff+0xc0>)
 80022de:	7b1b      	ldrb	r3, [r3, #12]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d10a      	bne.n	80022fa <ST7735_DisplayOff+0x82>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80022e4:	4b14      	ldr	r3, [pc, #80]	@ (8002338 <ST7735_DisplayOff+0xc0>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	4a14      	ldr	r2, [pc, #80]	@ (800233c <ST7735_DisplayOff+0xc4>)
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	4413      	add	r3, r2
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80022f2:	f043 0308 	orr.w	r3, r3, #8
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	e006      	b.n	8002308 <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80022fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002338 <ST7735_DisplayOff+0xc0>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	4a0f      	ldr	r2, [pc, #60]	@ (800233c <ST7735_DisplayOff+0xc4>)
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	4413      	add	r3, r2
 8002304:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002306:	b2db      	uxtb	r3, r3
 8002308:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	3320      	adds	r3, #32
 800230e:	f107 010b 	add.w	r1, r7, #11
 8002312:	2201      	movs	r2, #1
 8002314:	4618      	mov	r0, r3
 8002316:	f000 fdf8 	bl	8002f0a <st7735_send_data>
 800231a:	4602      	mov	r2, r0
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	4413      	add	r3, r2
 8002320:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d002      	beq.n	800232e <ST7735_DisplayOff+0xb6>
  {
    ret = ST7735_ERROR;
 8002328:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800232c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800232e:	68fb      	ldr	r3, [r7, #12]
}
 8002330:	4618      	mov	r0, r3
 8002332:	3710      	adds	r7, #16
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	24000208 	.word	0x24000208
 800233c:	2400007c 	.word	0x2400007c

08002340 <ST7735_SetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be set
  * @retval Component status
  */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
 800234a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800234e:	4618      	mov	r0, r3
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <ST7735_GetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness)
{
 800235a:	b480      	push	{r7}
 800235c:	b083      	sub	sp, #12
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
 8002362:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
 8002364:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002368:	4618      	mov	r0, r3
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <ST7735_SetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
  *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af02      	add	r7, sp, #8
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d003      	beq.n	800238e <ST7735_SetOrientation+0x1a>
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d119      	bne.n	80023c2 <ST7735_SetOrientation+0x4e>
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	7b5b      	ldrb	r3, [r3, #13]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d106      	bne.n	80023a4 <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 8002396:	4b3c      	ldr	r3, [pc, #240]	@ (8002488 <ST7735_SetOrientation+0x114>)
 8002398:	2250      	movs	r2, #80	@ 0x50
 800239a:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 800239c:	4b3a      	ldr	r3, [pc, #232]	@ (8002488 <ST7735_SetOrientation+0x114>)
 800239e:	22a0      	movs	r2, #160	@ 0xa0
 80023a0:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80023a2:	e028      	b.n	80023f6 <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	7b5b      	ldrb	r3, [r3, #13]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <ST7735_SetOrientation+0x40>
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	7b5b      	ldrb	r3, [r3, #13]
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d120      	bne.n	80023f6 <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 80023b4:	4b34      	ldr	r3, [pc, #208]	@ (8002488 <ST7735_SetOrientation+0x114>)
 80023b6:	2280      	movs	r2, #128	@ 0x80
 80023b8:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 80023ba:	4b33      	ldr	r3, [pc, #204]	@ (8002488 <ST7735_SetOrientation+0x114>)
 80023bc:	22a0      	movs	r2, #160	@ 0xa0
 80023be:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80023c0:	e019      	b.n	80023f6 <ST7735_SetOrientation+0x82>
		}
  }
  else
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	7b5b      	ldrb	r3, [r3, #13]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d106      	bne.n	80023d8 <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 80023ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002488 <ST7735_SetOrientation+0x114>)
 80023cc:	22a0      	movs	r2, #160	@ 0xa0
 80023ce:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 80023d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002488 <ST7735_SetOrientation+0x114>)
 80023d2:	2250      	movs	r2, #80	@ 0x50
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	e00f      	b.n	80023f8 <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	7b5b      	ldrb	r3, [r3, #13]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d003      	beq.n	80023e8 <ST7735_SetOrientation+0x74>
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	7b5b      	ldrb	r3, [r3, #13]
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d107      	bne.n	80023f8 <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 80023e8:	4b27      	ldr	r3, [pc, #156]	@ (8002488 <ST7735_SetOrientation+0x114>)
 80023ea:	22a0      	movs	r2, #160	@ 0xa0
 80023ec:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 80023ee:	4b26      	ldr	r3, [pc, #152]	@ (8002488 <ST7735_SetOrientation+0x114>)
 80023f0:	2280      	movs	r2, #128	@ 0x80
 80023f2:	605a      	str	r2, [r3, #4]
 80023f4:	e000      	b.n	80023f8 <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80023f6:	bf00      	nop
		}
  }
	
	ST7735Ctx.Orientation = pDriver->Orientation;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	4a22      	ldr	r2, [pc, #136]	@ (8002488 <ST7735_SetOrientation+0x114>)
 80023fe:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	7b1a      	ldrb	r2, [r3, #12]
 8002404:	4b20      	ldr	r3, [pc, #128]	@ (8002488 <ST7735_SetOrientation+0x114>)
 8002406:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	7b5a      	ldrb	r2, [r3, #13]
 800240c:	4b1e      	ldr	r3, [pc, #120]	@ (8002488 <ST7735_SetOrientation+0x114>)
 800240e:	735a      	strb	r2, [r3, #13]
	
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002410:	4b1d      	ldr	r3, [pc, #116]	@ (8002488 <ST7735_SetOrientation+0x114>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4b1c      	ldr	r3, [pc, #112]	@ (8002488 <ST7735_SetOrientation+0x114>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	4613      	mov	r3, r2
 800241c:	2200      	movs	r2, #0
 800241e:	2100      	movs	r1, #0
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 fbdf 	bl	8002be4 <ST7735_SetDisplayWindow>
 8002426:	60f8      	str	r0, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002428:	4b17      	ldr	r3, [pc, #92]	@ (8002488 <ST7735_SetOrientation+0x114>)
 800242a:	7b1b      	ldrb	r3, [r3, #12]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d10a      	bne.n	8002446 <ST7735_SetOrientation+0xd2>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002430:	4b15      	ldr	r3, [pc, #84]	@ (8002488 <ST7735_SetOrientation+0x114>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	4a15      	ldr	r2, [pc, #84]	@ (800248c <ST7735_SetOrientation+0x118>)
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	4413      	add	r3, r2
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800243e:	f043 0308 	orr.w	r3, r3, #8
 8002442:	b2db      	uxtb	r3, r3
 8002444:	e006      	b.n	8002454 <ST7735_SetOrientation+0xe0>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002446:	4b10      	ldr	r3, [pc, #64]	@ (8002488 <ST7735_SetOrientation+0x114>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	4a10      	ldr	r2, [pc, #64]	@ (800248c <ST7735_SetOrientation+0x118>)
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	4413      	add	r3, r2
 8002450:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002452:	b2db      	uxtb	r3, r3
 8002454:	72fb      	strb	r3, [r7, #11]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f103 0020 	add.w	r0, r3, #32
 800245c:	f107 020b 	add.w	r2, r7, #11
 8002460:	2301      	movs	r3, #1
 8002462:	2136      	movs	r1, #54	@ 0x36
 8002464:	f000 fd3c 	bl	8002ee0 <st7735_write_reg>
 8002468:	4602      	mov	r2, r0
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4413      	add	r3, r2
 800246e:	60fb      	str	r3, [r7, #12]

  

  if(ret != ST7735_OK)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d002      	beq.n	800247c <ST7735_SetOrientation+0x108>
  {
    ret = ST7735_ERROR;
 8002476:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800247a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800247c:	68fb      	ldr	r3, [r7, #12]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	24000208 	.word	0x24000208
 800248c:	2400007c 	.word	0x2400007c

08002490 <ST7735_GetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
  *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]

  *Orientation = ST7735Ctx.Orientation;
 800249a:	4b05      	ldr	r3, [pc, #20]	@ (80024b0 <ST7735_GetOrientation+0x20>)
 800249c:	689a      	ldr	r2, [r3, #8]
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr
 80024b0:	24000208 	.word	0x24000208

080024b4 <ST7735_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status
  */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  int32_t ret;
  uint8_t tmp;
	
	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 80024c0:	4b59      	ldr	r3, [pc, #356]	@ (8002628 <ST7735_SetCursor+0x174>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d821      	bhi.n	800250c <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 80024c8:	4b57      	ldr	r3, [pc, #348]	@ (8002628 <ST7735_SetCursor+0x174>)
 80024ca:	7b5b      	ldrb	r3, [r3, #13]
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d10e      	bne.n	80024ee <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 80024d0:	4b55      	ldr	r3, [pc, #340]	@ (8002628 <ST7735_SetCursor+0x174>)
 80024d2:	7b1b      	ldrb	r3, [r3, #12]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d106      	bne.n	80024e6 <ST7735_SetCursor+0x32>
				Xpos += 26;
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	331a      	adds	r3, #26
 80024dc:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3301      	adds	r3, #1
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	e033      	b.n	800254e <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	3318      	adds	r3, #24
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	e02f      	b.n	800254e <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80024ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002628 <ST7735_SetCursor+0x174>)
 80024f0:	7b5b      	ldrb	r3, [r3, #13]
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d12b      	bne.n	800254e <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80024f6:	4b4c      	ldr	r3, [pc, #304]	@ (8002628 <ST7735_SetCursor+0x174>)
 80024f8:	7b1b      	ldrb	r3, [r3, #12]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d127      	bne.n	800254e <ST7735_SetCursor+0x9a>
				Xpos += 2;
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	3302      	adds	r3, #2
 8002502:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3301      	adds	r3, #1
 8002508:	607b      	str	r3, [r7, #4]
 800250a:	e020      	b.n	800254e <ST7735_SetCursor+0x9a>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 800250c:	4b46      	ldr	r3, [pc, #280]	@ (8002628 <ST7735_SetCursor+0x174>)
 800250e:	7b5b      	ldrb	r3, [r3, #13]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d10e      	bne.n	8002532 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8002514:	4b44      	ldr	r3, [pc, #272]	@ (8002628 <ST7735_SetCursor+0x174>)
 8002516:	7b1b      	ldrb	r3, [r3, #12]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d106      	bne.n	800252a <ST7735_SetCursor+0x76>
				Xpos += 1;
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	3301      	adds	r3, #1
 8002520:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	331a      	adds	r3, #26
 8002526:	607b      	str	r3, [r7, #4]
 8002528:	e011      	b.n	800254e <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	3318      	adds	r3, #24
 800252e:	607b      	str	r3, [r7, #4]
 8002530:	e00d      	b.n	800254e <ST7735_SetCursor+0x9a>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002532:	4b3d      	ldr	r3, [pc, #244]	@ (8002628 <ST7735_SetCursor+0x174>)
 8002534:	7b5b      	ldrb	r3, [r3, #13]
 8002536:	2b02      	cmp	r3, #2
 8002538:	d109      	bne.n	800254e <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 800253a:	4b3b      	ldr	r3, [pc, #236]	@ (8002628 <ST7735_SetCursor+0x174>)
 800253c:	7b1b      	ldrb	r3, [r3, #12]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d105      	bne.n	800254e <ST7735_SetCursor+0x9a>
				Xpos += 1;
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	3301      	adds	r3, #1
 8002546:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3302      	adds	r3, #2
 800254c:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f103 0020 	add.w	r0, r3, #32
 8002554:	f107 0213 	add.w	r2, r7, #19
 8002558:	2300      	movs	r3, #0
 800255a:	212a      	movs	r1, #42	@ 0x2a
 800255c:	f000 fcc0 	bl	8002ee0 <st7735_write_reg>
 8002560:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	0a1b      	lsrs	r3, r3, #8
 8002566:	b2db      	uxtb	r3, r3
 8002568:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	3320      	adds	r3, #32
 800256e:	f107 0113 	add.w	r1, r7, #19
 8002572:	2201      	movs	r2, #1
 8002574:	4618      	mov	r0, r3
 8002576:	f000 fcc8 	bl	8002f0a <st7735_send_data>
 800257a:	4602      	mov	r2, r0
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	4413      	add	r3, r2
 8002580:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	b2db      	uxtb	r3, r3
 8002586:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	3320      	adds	r3, #32
 800258c:	f107 0113 	add.w	r1, r7, #19
 8002590:	2201      	movs	r2, #1
 8002592:	4618      	mov	r0, r3
 8002594:	f000 fcb9 	bl	8002f0a <st7735_send_data>
 8002598:	4602      	mov	r2, r0
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	4413      	add	r3, r2
 800259e:	617b      	str	r3, [r7, #20]

  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f103 0020 	add.w	r0, r3, #32
 80025a6:	f107 0213 	add.w	r2, r7, #19
 80025aa:	2300      	movs	r3, #0
 80025ac:	212b      	movs	r1, #43	@ 0x2b
 80025ae:	f000 fc97 	bl	8002ee0 <st7735_write_reg>
 80025b2:	4602      	mov	r2, r0
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	4413      	add	r3, r2
 80025b8:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	0a1b      	lsrs	r3, r3, #8
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	3320      	adds	r3, #32
 80025c6:	f107 0113 	add.w	r1, r7, #19
 80025ca:	2201      	movs	r2, #1
 80025cc:	4618      	mov	r0, r3
 80025ce:	f000 fc9c 	bl	8002f0a <st7735_send_data>
 80025d2:	4602      	mov	r2, r0
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	4413      	add	r3, r2
 80025d8:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	3320      	adds	r3, #32
 80025e4:	f107 0113 	add.w	r1, r7, #19
 80025e8:	2201      	movs	r2, #1
 80025ea:	4618      	mov	r0, r3
 80025ec:	f000 fc8d 	bl	8002f0a <st7735_send_data>
 80025f0:	4602      	mov	r2, r0
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	4413      	add	r3, r2
 80025f6:	617b      	str	r3, [r7, #20]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f103 0020 	add.w	r0, r3, #32
 80025fe:	f107 0213 	add.w	r2, r7, #19
 8002602:	2300      	movs	r3, #0
 8002604:	212c      	movs	r1, #44	@ 0x2c
 8002606:	f000 fc6b 	bl	8002ee0 <st7735_write_reg>
 800260a:	4602      	mov	r2, r0
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	4413      	add	r3, r2
 8002610:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d002      	beq.n	800261e <ST7735_SetCursor+0x16a>
  {
    ret = ST7735_ERROR;
 8002618:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800261c:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800261e:	697b      	ldr	r3, [r7, #20]
}
 8002620:	4618      	mov	r0, r3
 8002622:	3718      	adds	r7, #24
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	24000208 	.word	0x24000208

0800262c <ST7735_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Bmp picture address.
  * @retval The component status
  */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b090      	sub	sp, #64	@ 0x40
 8002630:	af02      	add	r7, sp, #8
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
 8002638:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 800263a:	2300      	movs	r3, #0
 800263c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index, size, width, height, y_pos;
  uint8_t pixel_val[2], tmp;
  uint8_t *pbmp;
  uint32_t counter = 0;
 800263e:	2300      	movs	r3, #0
 8002640:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	330a      	adds	r3, #10
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	461a      	mov	r2, r3
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	330b      	adds	r3, #11
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	021b      	lsls	r3, r3, #8
 8002652:	441a      	add	r2, r3
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	330c      	adds	r3, #12
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	041b      	lsls	r3, r3, #16
 800265c:	441a      	add	r2, r3
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	330d      	adds	r3, #13
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	061b      	lsls	r3, r3, #24
 8002666:	4413      	add	r3, r2
 8002668:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	3312      	adds	r3, #18
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	461a      	mov	r2, r3
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	3313      	adds	r3, #19
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	021b      	lsls	r3, r3, #8
 800267a:	441a      	add	r2, r3
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	3314      	adds	r3, #20
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	041b      	lsls	r3, r3, #16
 8002684:	441a      	add	r2, r3
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	3315      	adds	r3, #21
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	061b      	lsls	r3, r3, #24
 800268e:	4413      	add	r3, r2
 8002690:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	3316      	adds	r3, #22
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	461a      	mov	r2, r3
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	3317      	adds	r3, #23
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	021b      	lsls	r3, r3, #8
 80026a2:	441a      	add	r2, r3
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	3318      	adds	r3, #24
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	041b      	lsls	r3, r3, #16
 80026ac:	441a      	add	r2, r3
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	3319      	adds	r3, #25
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	061b      	lsls	r3, r3, #24
 80026b6:	4413      	add	r3, r2
 80026b8:	623b      	str	r3, [r7, #32]

  /* Read bitmap size */
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	3302      	adds	r3, #2
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	461a      	mov	r2, r3
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	3303      	adds	r3, #3
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	021b      	lsls	r3, r3, #8
 80026ca:	441a      	add	r2, r3
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	3304      	adds	r3, #4
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	041b      	lsls	r3, r3, #16
 80026d4:	441a      	add	r2, r3
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	3305      	adds	r3, #5
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	061b      	lsls	r3, r3, #24
 80026de:	4413      	add	r3, r2
 80026e0:	61fb      	str	r3, [r7, #28]
  size = size - index;
 80026e2:	69fa      	ldr	r2, [r7, #28]
 80026e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	61fb      	str	r3, [r7, #28]

  pbmp = pBmp + index;
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ee:	4413      	add	r3, r2
 80026f0:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Remap Ypos, st7735 works with inverted X in case of bitmap */
  /* X = 0, cursor is on Top corner */
  y_pos = ST7735Ctx.Height - Ypos - height;
 80026f2:	4b51      	ldr	r3, [pc, #324]	@ (8002838 <ST7735_DrawBitmap+0x20c>)
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	1ad2      	subs	r2, r2, r3
 80026fa:	6a3b      	ldr	r3, [r7, #32]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	61bb      	str	r3, [r7, #24]

  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 8002700:	6a3b      	ldr	r3, [r7, #32]
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	68b9      	ldr	r1, [r7, #8]
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f000 fa6a 	bl	8002be4 <ST7735_SetDisplayWindow>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <ST7735_DrawBitmap+0xf2>
  {
    ret = ST7735_ERROR;
 8002716:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800271a:	637b      	str	r3, [r7, #52]	@ 0x34
 800271c:	e087      	b.n	800282e <ST7735_DrawBitmap+0x202>
  }
  else
  {
    /* Set GRAM write direction and BGR = 0 */
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800271e:	4b46      	ldr	r3, [pc, #280]	@ (8002838 <ST7735_DrawBitmap+0x20c>)
 8002720:	7b1b      	ldrb	r3, [r3, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d109      	bne.n	800273a <ST7735_DrawBitmap+0x10e>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 8002726:	4b44      	ldr	r3, [pc, #272]	@ (8002838 <ST7735_DrawBitmap+0x20c>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	4a44      	ldr	r2, [pc, #272]	@ (800283c <ST7735_DrawBitmap+0x210>)
 800272c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002730:	b2db      	uxtb	r3, r3
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002732:	f043 0308 	orr.w	r3, r3, #8
 8002736:	b2db      	uxtb	r3, r3
 8002738:	e005      	b.n	8002746 <ST7735_DrawBitmap+0x11a>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 800273a:	4b3f      	ldr	r3, [pc, #252]	@ (8002838 <ST7735_DrawBitmap+0x20c>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	4a3f      	ldr	r2, [pc, #252]	@ (800283c <ST7735_DrawBitmap+0x210>)
 8002740:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002744:	b2db      	uxtb	r3, r3
 8002746:	74fb      	strb	r3, [r7, #19]

    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f103 0020 	add.w	r0, r3, #32
 800274e:	f107 0213 	add.w	r2, r7, #19
 8002752:	2301      	movs	r3, #1
 8002754:	2136      	movs	r1, #54	@ 0x36
 8002756:	f000 fbc3 	bl	8002ee0 <st7735_write_reg>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <ST7735_DrawBitmap+0x13c>
    {
      ret = ST7735_ERROR;
 8002760:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002764:	637b      	str	r3, [r7, #52]	@ 0x34
 8002766:	e062      	b.n	800282e <ST7735_DrawBitmap+0x202>
    }/* Set Cursor */
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	68b9      	ldr	r1, [r7, #8]
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f7ff fea1 	bl	80024b4 <ST7735_SetCursor>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <ST7735_DrawBitmap+0x154>
    {
      ret = ST7735_ERROR;
 8002778:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800277c:	637b      	str	r3, [r7, #52]	@ 0x34
 800277e:	e056      	b.n	800282e <ST7735_DrawBitmap+0x202>
    }
    else
    {
      do
      {
        pixel_val[0] = *(pbmp + 1);
 8002780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002782:	785b      	ldrb	r3, [r3, #1]
 8002784:	753b      	strb	r3, [r7, #20]
        pixel_val[1] = *(pbmp);
 8002786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	757b      	strb	r3, [r7, #21]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	3320      	adds	r3, #32
 8002790:	f107 0114 	add.w	r1, r7, #20
 8002794:	2202      	movs	r2, #2
 8002796:	4618      	mov	r0, r3
 8002798:	f000 fbb7 	bl	8002f0a <st7735_send_data>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d003      	beq.n	80027aa <ST7735_DrawBitmap+0x17e>
        {
          ret = ST7735_ERROR;
 80027a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80027a6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80027a8:	e009      	b.n	80027be <ST7735_DrawBitmap+0x192>
        }
        counter +=2U;
 80027aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ac:	3302      	adds	r3, #2
 80027ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pbmp += 2;
 80027b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027b2:	3302      	adds	r3, #2
 80027b4:	633b      	str	r3, [r7, #48]	@ 0x30
      }while(counter < size);
 80027b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d3e0      	bcc.n	8002780 <ST7735_DrawBitmap+0x154>

			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027be:	4b1e      	ldr	r3, [pc, #120]	@ (8002838 <ST7735_DrawBitmap+0x20c>)
 80027c0:	7b1b      	ldrb	r3, [r3, #12]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10a      	bne.n	80027dc <ST7735_DrawBitmap+0x1b0>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80027c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002838 <ST7735_DrawBitmap+0x20c>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	4a1c      	ldr	r2, [pc, #112]	@ (800283c <ST7735_DrawBitmap+0x210>)
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	4413      	add	r3, r2
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	b2db      	uxtb	r3, r3
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027d4:	f043 0308 	orr.w	r3, r3, #8
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	e006      	b.n	80027ea <ST7735_DrawBitmap+0x1be>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80027dc:	4b16      	ldr	r3, [pc, #88]	@ (8002838 <ST7735_DrawBitmap+0x20c>)
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	4a16      	ldr	r2, [pc, #88]	@ (800283c <ST7735_DrawBitmap+0x210>)
 80027e2:	00db      	lsls	r3, r3, #3
 80027e4:	4413      	add	r3, r2
 80027e6:	685b      	ldr	r3, [r3, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	74fb      	strb	r3, [r7, #19]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f103 0020 	add.w	r0, r3, #32
 80027f2:	f107 0213 	add.w	r2, r7, #19
 80027f6:	2301      	movs	r3, #1
 80027f8:	2136      	movs	r1, #54	@ 0x36
 80027fa:	f000 fb71 	bl	8002ee0 <st7735_write_reg>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d003      	beq.n	800280c <ST7735_DrawBitmap+0x1e0>
      {
        ret = ST7735_ERROR;
 8002804:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002808:	637b      	str	r3, [r7, #52]	@ 0x34
 800280a:	e010      	b.n	800282e <ST7735_DrawBitmap+0x202>
      }
      else
      {
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 800280c:	4b0a      	ldr	r3, [pc, #40]	@ (8002838 <ST7735_DrawBitmap+0x20c>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	4b09      	ldr	r3, [pc, #36]	@ (8002838 <ST7735_DrawBitmap+0x20c>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	4613      	mov	r3, r2
 8002818:	2200      	movs	r2, #0
 800281a:	2100      	movs	r1, #0
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 f9e1 	bl	8002be4 <ST7735_SetDisplayWindow>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d002      	beq.n	800282e <ST7735_DrawBitmap+0x202>
        {
          ret = ST7735_ERROR;
 8002828:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800282c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
    }
  }

  return ret;
 800282e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8002830:	4618      	mov	r0, r3
 8002832:	3738      	adds	r7, #56	@ 0x38
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	24000208 	.word	0x24000208
 800283c:	2400007c 	.word	0x2400007c

08002840 <ST7735_FillRGBRect>:
  * @param  Width  specifies the rectangle width.
  * @param  Height Specifies the rectangle height
  * @retval The component status
  */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b088      	sub	sp, #32
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
 800284c:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
  static uint8_t pdata[640];
  uint8_t *rgb_data = pData;
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	61bb      	str	r3, [r7, #24]
  uint32_t i, j;

  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 8002856:	68ba      	ldr	r2, [r7, #8]
 8002858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800285a:	441a      	add	r2, r3
 800285c:	4b2b      	ldr	r3, [pc, #172]	@ (800290c <ST7735_FillRGBRect+0xcc>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	429a      	cmp	r2, r3
 8002862:	d806      	bhi.n	8002872 <ST7735_FillRGBRect+0x32>
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002868:	441a      	add	r2, r3
 800286a:	4b28      	ldr	r3, [pc, #160]	@ (800290c <ST7735_FillRGBRect+0xcc>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	429a      	cmp	r2, r3
 8002870:	d903      	bls.n	800287a <ST7735_FillRGBRect+0x3a>
  {
    ret = ST7735_ERROR;
 8002872:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002876:	61fb      	str	r3, [r7, #28]
 8002878:	e042      	b.n	8002900 <ST7735_FillRGBRect+0xc0>
  }/* Set Cursor */
  else
  {
    for(j = 0; j < Height; j++)
 800287a:	2300      	movs	r3, #0
 800287c:	613b      	str	r3, [r7, #16]
 800287e:	e03b      	b.n	80028f8 <ST7735_FillRGBRect+0xb8>
    {
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	4413      	add	r3, r2
 8002886:	461a      	mov	r2, r3
 8002888:	68b9      	ldr	r1, [r7, #8]
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f7ff fe12 	bl	80024b4 <ST7735_SetCursor>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <ST7735_FillRGBRect+0x5e>
      {
        ret = ST7735_ERROR;
 8002896:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800289a:	61fb      	str	r3, [r7, #28]
 800289c:	e029      	b.n	80028f2 <ST7735_FillRGBRect+0xb2>
      }
      else
      {
        for(i = 0; i < Width; i++)
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]
 80028a2:	e013      	b.n	80028cc <ST7735_FillRGBRect+0x8c>
        {
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	7811      	ldrb	r1, [r2, #0]
 80028ac:	4a18      	ldr	r2, [pc, #96]	@ (8002910 <ST7735_FillRGBRect+0xd0>)
 80028ae:	54d1      	strb	r1, [r2, r3]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	1c5a      	adds	r2, r3, #1
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	3301      	adds	r3, #1
 80028ba:	7811      	ldrb	r1, [r2, #0]
 80028bc:	4a14      	ldr	r2, [pc, #80]	@ (8002910 <ST7735_FillRGBRect+0xd0>)
 80028be:	54d1      	strb	r1, [r2, r3]
          rgb_data +=2;
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	3302      	adds	r3, #2
 80028c4:	61bb      	str	r3, [r7, #24]
        for(i = 0; i < Width; i++)
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	3301      	adds	r3, #1
 80028ca:	617b      	str	r3, [r7, #20]
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d3e7      	bcc.n	80028a4 <ST7735_FillRGBRect+0x64>
        }
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f103 0020 	add.w	r0, r3, #32
 80028da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	461a      	mov	r2, r3
 80028e0:	490b      	ldr	r1, [pc, #44]	@ (8002910 <ST7735_FillRGBRect+0xd0>)
 80028e2:	f000 fb12 	bl	8002f0a <st7735_send_data>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d002      	beq.n	80028f2 <ST7735_FillRGBRect+0xb2>
        {
          ret = ST7735_ERROR;
 80028ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80028f0:	61fb      	str	r3, [r7, #28]
    for(j = 0; j < Height; j++)
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	3301      	adds	r3, #1
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d3bf      	bcc.n	8002880 <ST7735_FillRGBRect+0x40>
        }
      }
    }
  }

  return ret;
 8002900:	69fb      	ldr	r3, [r7, #28]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3720      	adds	r7, #32
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	24000208 	.word	0x24000208
 8002910:	24000218 	.word	0x24000218

08002914 <ST7735_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color  Specifies the RGB color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
 8002920:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
  uint32_t i;
  static uint8_t pdata[640];
	
  if((Xpos + Length) > ST7735Ctx.Width)
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	441a      	add	r2, r3
 800292c:	4b1f      	ldr	r3, [pc, #124]	@ (80029ac <ST7735_DrawHLine+0x98>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	429a      	cmp	r2, r3
 8002932:	d903      	bls.n	800293c <ST7735_DrawHLine+0x28>
  {
    ret = ST7735_ERROR;
 8002934:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002938:	617b      	str	r3, [r7, #20]
 800293a:	e032      	b.n	80029a2 <ST7735_DrawHLine+0x8e>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	68b9      	ldr	r1, [r7, #8]
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f7ff fdb7 	bl	80024b4 <ST7735_SetCursor>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d003      	beq.n	8002954 <ST7735_DrawHLine+0x40>
  {
    ret = ST7735_ERROR;
 800294c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	e026      	b.n	80029a2 <ST7735_DrawHLine+0x8e>
  }
  else
  {
    for(i = 0; i < Length; i++)
 8002954:	2300      	movs	r3, #0
 8002956:	613b      	str	r3, [r7, #16]
 8002958:	e010      	b.n	800297c <ST7735_DrawHLine+0x68>
    {
      /* Exchange LSB and MSB to fit LCD specification */
      pdata[2U*i] = (uint8_t)(Color >> 8);
 800295a:	6a3b      	ldr	r3, [r7, #32]
 800295c:	0a1a      	lsrs	r2, r3, #8
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	b2d1      	uxtb	r1, r2
 8002964:	4a12      	ldr	r2, [pc, #72]	@ (80029b0 <ST7735_DrawHLine+0x9c>)
 8002966:	54d1      	strb	r1, [r2, r3]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	3301      	adds	r3, #1
 800296e:	6a3a      	ldr	r2, [r7, #32]
 8002970:	b2d1      	uxtb	r1, r2
 8002972:	4a0f      	ldr	r2, [pc, #60]	@ (80029b0 <ST7735_DrawHLine+0x9c>)
 8002974:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < Length; i++)
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	3301      	adds	r3, #1
 800297a:	613b      	str	r3, [r7, #16]
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	429a      	cmp	r2, r3
 8002982:	d3ea      	bcc.n	800295a <ST7735_DrawHLine+0x46>
			
//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
    }
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f103 0020 	add.w	r0, r3, #32
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	461a      	mov	r2, r3
 8002990:	4907      	ldr	r1, [pc, #28]	@ (80029b0 <ST7735_DrawHLine+0x9c>)
 8002992:	f000 faba 	bl	8002f0a <st7735_send_data>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d002      	beq.n	80029a2 <ST7735_DrawHLine+0x8e>
    {
      ret = ST7735_ERROR;
 800299c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80029a0:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80029a2:	697b      	ldr	r3, [r7, #20]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3718      	adds	r7, #24
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	24000208 	.word	0x24000208
 80029b0:	24000498 	.word	0x24000498

080029b4 <ST7735_DrawVLine>:
  * @param  Ypos     specifies the Y position.
  * @param  Length   specifies the Line length.
  * @retval The component status
  */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
 80029c0:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	617b      	str	r3, [r7, #20]
  uint32_t counter;

  if((Ypos + Length) > ST7735Ctx.Height)
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	441a      	add	r2, r3
 80029cc:	4b12      	ldr	r3, [pc, #72]	@ (8002a18 <ST7735_DrawVLine+0x64>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d903      	bls.n	80029dc <ST7735_DrawVLine+0x28>
  {
    ret = ST7735_ERROR;
 80029d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80029d8:	617b      	str	r3, [r7, #20]
 80029da:	e018      	b.n	8002a0e <ST7735_DrawVLine+0x5a>
  }
  else
  {
    for(counter = 0; counter < Length; counter++)
 80029dc:	2300      	movs	r3, #0
 80029de:	613b      	str	r3, [r7, #16]
 80029e0:	e011      	b.n	8002a06 <ST7735_DrawVLine+0x52>
    {
      if(ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK)
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	441a      	add	r2, r3
 80029e8:	6a3b      	ldr	r3, [r7, #32]
 80029ea:	68b9      	ldr	r1, [r7, #8]
 80029ec:	68f8      	ldr	r0, [r7, #12]
 80029ee:	f000 f841 	bl	8002a74 <ST7735_SetPixel>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d003      	beq.n	8002a00 <ST7735_DrawVLine+0x4c>
      {
        ret = ST7735_ERROR;
 80029f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80029fc:	617b      	str	r3, [r7, #20]
        break;
 80029fe:	e006      	b.n	8002a0e <ST7735_DrawVLine+0x5a>
    for(counter = 0; counter < Length; counter++)
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	3301      	adds	r3, #1
 8002a04:	613b      	str	r3, [r7, #16]
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d3e9      	bcc.n	80029e2 <ST7735_DrawVLine+0x2e>
      }
    }
  }

  return ret;
 8002a0e:	697b      	ldr	r3, [r7, #20]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3718      	adds	r7, #24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	24000208 	.word	0x24000208

08002a1c <ST7735_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Draw color
  * @retval Component status
  */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	@ 0x28
 8002a20:	af02      	add	r7, sp, #8
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
 8002a28:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61fb      	str	r3, [r7, #28]
  uint32_t i, y_pos = Ypos;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	617b      	str	r3, [r7, #20]

  for(i = 0; i < Height; i++)
 8002a32:	2300      	movs	r3, #0
 8002a34:	61bb      	str	r3, [r7, #24]
 8002a36:	e014      	b.n	8002a62 <ST7735_FillRect+0x46>
  {
    if(ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK)
 8002a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	68b9      	ldr	r1, [r7, #8]
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f7ff ff66 	bl	8002914 <ST7735_DrawHLine>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <ST7735_FillRect+0x3a>
    {
      ret = ST7735_ERROR;
 8002a4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002a52:	61fb      	str	r3, [r7, #28]
      break;
 8002a54:	e009      	b.n	8002a6a <ST7735_FillRect+0x4e>
    }
    y_pos++;
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	617b      	str	r3, [r7, #20]
  for(i = 0; i < Height; i++)
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	61bb      	str	r3, [r7, #24]
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d3e6      	bcc.n	8002a38 <ST7735_FillRect+0x1c>
  }

  return ret;
 8002a6a:	69fb      	ldr	r3, [r7, #28]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3720      	adds	r7, #32
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <ST7735_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
 8002a80:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002a82:	2300      	movs	r3, #0
 8002a84:	617b      	str	r3, [r7, #20]
  uint16_t color;

  /* Exchange LSB and MSB to fit LCD specification */
  color = (uint16_t)((uint16_t)Color << 8);
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	021b      	lsls	r3, r3, #8
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	827b      	strh	r3, [r7, #18]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	0a1b      	lsrs	r3, r3, #8
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	8a7b      	ldrh	r3, [r7, #18]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	827b      	strh	r3, [r7, #18]

  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8002a9e:	4b16      	ldr	r3, [pc, #88]	@ (8002af8 <ST7735_SetPixel+0x84>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d204      	bcs.n	8002ab2 <ST7735_SetPixel+0x3e>
 8002aa8:	4b13      	ldr	r3, [pc, #76]	@ (8002af8 <ST7735_SetPixel+0x84>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d303      	bcc.n	8002aba <ST7735_SetPixel+0x46>
  {
    ret = ST7735_ERROR;
 8002ab2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ab6:	617b      	str	r3, [r7, #20]
 8002ab8:	e019      	b.n	8002aee <ST7735_SetPixel+0x7a>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	68b9      	ldr	r1, [r7, #8]
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f7ff fcf8 	bl	80024b4 <ST7735_SetCursor>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <ST7735_SetPixel+0x5e>
  {
    ret = ST7735_ERROR;
 8002aca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	e00d      	b.n	8002aee <ST7735_SetPixel+0x7a>
  }
  else
  {
    /* Write RAM data */
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	3320      	adds	r3, #32
 8002ad6:	f107 0112 	add.w	r1, r7, #18
 8002ada:	2202      	movs	r2, #2
 8002adc:	4618      	mov	r0, r3
 8002ade:	f000 fa14 	bl	8002f0a <st7735_send_data>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d002      	beq.n	8002aee <ST7735_SetPixel+0x7a>
    {
      ret = ST7735_ERROR;
 8002ae8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002aec:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8002aee:	697b      	ldr	r3, [r7, #20]
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	24000208 	.word	0x24000208

08002afc <ST7735_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
 8002b08:	603b      	str	r3, [r7, #0]
  uint8_t pixel_lsb, pixel_msb;
  uint8_t tmp;


  /* Set Cursor */
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	68b9      	ldr	r1, [r7, #8]
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f7ff fcd0 	bl	80024b4 <ST7735_SetCursor>
 8002b14:	6178      	str	r0, [r7, #20]

  /* Prepare to read LCD RAM */
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	3320      	adds	r3, #32
 8002b1a:	f107 0211 	add.w	r2, r7, #17
 8002b1e:	212e      	movs	r1, #46	@ 0x2e
 8002b20:	4618      	mov	r0, r3
 8002b22:	f000 f9ca 	bl	8002eba <st7735_read_reg>
 8002b26:	4602      	mov	r2, r0
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	617b      	str	r3, [r7, #20]

  /* Dummy read */
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	3320      	adds	r3, #32
 8002b32:	f107 0111 	add.w	r1, r7, #17
 8002b36:	2201      	movs	r2, #1
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f000 f9f8 	bl	8002f2e <st7735_recv_data>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	4413      	add	r3, r2
 8002b44:	617b      	str	r3, [r7, #20]

  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	3320      	adds	r3, #32
 8002b4a:	f107 0113 	add.w	r1, r7, #19
 8002b4e:	2201      	movs	r2, #1
 8002b50:	4618      	mov	r0, r3
 8002b52:	f000 f9ec 	bl	8002f2e <st7735_recv_data>
 8002b56:	4602      	mov	r2, r0
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	617b      	str	r3, [r7, #20]
  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	3320      	adds	r3, #32
 8002b62:	f107 0112 	add.w	r1, r7, #18
 8002b66:	2201      	movs	r2, #1
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 f9e0 	bl	8002f2e <st7735_recv_data>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	4413      	add	r3, r2
 8002b74:	617b      	str	r3, [r7, #20]

  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8002b76:	7cfb      	ldrb	r3, [r7, #19]
 8002b78:	461a      	mov	r2, r3
 8002b7a:	7cbb      	ldrb	r3, [r7, #18]
 8002b7c:	021b      	lsls	r3, r3, #8
 8002b7e:	441a      	add	r2, r3
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	601a      	str	r2, [r3, #0]

  if(ret != ST7735_OK)
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d002      	beq.n	8002b90 <ST7735_GetPixel+0x94>
  {
    ret = ST7735_ERROR;
 8002b8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b8e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002b90:	697b      	ldr	r3, [r7, #20]
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3718      	adds	r7, #24
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
	...

08002b9c <ST7735_GetXSize>:
  * @brief  Get the LCD pixel Width.
  * @param  pObj Component object
  * @retval The Lcd Pixel Width
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 8002ba6:	4b05      	ldr	r3, [pc, #20]	@ (8002bbc <ST7735_GetXSize+0x20>)
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	24000208 	.word	0x24000208

08002bc0 <ST7735_GetYSize>:
  * @brief  Get the LCD pixel Height.
  * @param  pObj Component object
  * @retval The Lcd Pixel Height
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 8002bca:	4b05      	ldr	r3, [pc, #20]	@ (8002be0 <ST7735_GetYSize+0x20>)
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr
 8002be0:	24000208 	.word	0x24000208

08002be4 <ST7735_SetDisplayWindow>:
  * @param  Height display window height.
  * @param  Width  display window width.
  * @retval Component status
  */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	603b      	str	r3, [r7, #0]
  int32_t ret;
  uint8_t tmp;

	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8002bf2:	4b7d      	ldr	r3, [pc, #500]	@ (8002de8 <ST7735_SetDisplayWindow+0x204>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d821      	bhi.n	8002c3e <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8002bfa:	4b7b      	ldr	r3, [pc, #492]	@ (8002de8 <ST7735_SetDisplayWindow+0x204>)
 8002bfc:	7b5b      	ldrb	r3, [r3, #13]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d10e      	bne.n	8002c20 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8002c02:	4b79      	ldr	r3, [pc, #484]	@ (8002de8 <ST7735_SetDisplayWindow+0x204>)
 8002c04:	7b1b      	ldrb	r3, [r3, #12]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d106      	bne.n	8002c18 <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	331a      	adds	r3, #26
 8002c0e:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	3301      	adds	r3, #1
 8002c14:	607b      	str	r3, [r7, #4]
 8002c16:	e036      	b.n	8002c86 <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	3318      	adds	r3, #24
 8002c1c:	60bb      	str	r3, [r7, #8]
 8002c1e:	e032      	b.n	8002c86 <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002c20:	4b71      	ldr	r3, [pc, #452]	@ (8002de8 <ST7735_SetDisplayWindow+0x204>)
 8002c22:	7b5b      	ldrb	r3, [r3, #13]
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d12e      	bne.n	8002c86 <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002c28:	4b6f      	ldr	r3, [pc, #444]	@ (8002de8 <ST7735_SetDisplayWindow+0x204>)
 8002c2a:	7b1b      	ldrb	r3, [r3, #12]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d12a      	bne.n	8002c86 <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	3302      	adds	r3, #2
 8002c34:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	607b      	str	r3, [r7, #4]
 8002c3c:	e023      	b.n	8002c86 <ST7735_SetDisplayWindow+0xa2>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8002c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8002de8 <ST7735_SetDisplayWindow+0x204>)
 8002c40:	7b5b      	ldrb	r3, [r3, #13]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d111      	bne.n	8002c6a <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8002c46:	4b68      	ldr	r3, [pc, #416]	@ (8002de8 <ST7735_SetDisplayWindow+0x204>)
 8002c48:	7b1b      	ldrb	r3, [r3, #12]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d106      	bne.n	8002c5c <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	3301      	adds	r3, #1
 8002c52:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	331a      	adds	r3, #26
 8002c58:	607b      	str	r3, [r7, #4]
 8002c5a:	e014      	b.n	8002c86 <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	3318      	adds	r3, #24
 8002c66:	607b      	str	r3, [r7, #4]
 8002c68:	e00d      	b.n	8002c86 <ST7735_SetDisplayWindow+0xa2>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002c6a:	4b5f      	ldr	r3, [pc, #380]	@ (8002de8 <ST7735_SetDisplayWindow+0x204>)
 8002c6c:	7b5b      	ldrb	r3, [r3, #13]
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d109      	bne.n	8002c86 <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002c72:	4b5d      	ldr	r3, [pc, #372]	@ (8002de8 <ST7735_SetDisplayWindow+0x204>)
 8002c74:	7b1b      	ldrb	r3, [r3, #12]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d105      	bne.n	8002c86 <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3302      	adds	r3, #2
 8002c84:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  /* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f103 0020 	add.w	r0, r3, #32
 8002c8c:	f107 0213 	add.w	r2, r7, #19
 8002c90:	2300      	movs	r3, #0
 8002c92:	212a      	movs	r1, #42	@ 0x2a
 8002c94:	f000 f924 	bl	8002ee0 <st7735_write_reg>
 8002c98:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	0a1b      	lsrs	r3, r3, #8
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	3320      	adds	r3, #32
 8002ca6:	f107 0113 	add.w	r1, r7, #19
 8002caa:	2201      	movs	r2, #1
 8002cac:	4618      	mov	r0, r3
 8002cae:	f000 f92c 	bl	8002f0a <st7735_send_data>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	3320      	adds	r3, #32
 8002cc4:	f107 0113 	add.w	r1, r7, #19
 8002cc8:	2201      	movs	r2, #1
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f000 f91d 	bl	8002f0a <st7735_send_data>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	4413      	add	r3, r2
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	0a1b      	lsrs	r3, r3, #8
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	3320      	adds	r3, #32
 8002cea:	f107 0113 	add.w	r1, r7, #19
 8002cee:	2201      	movs	r2, #1
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f000 f90a 	bl	8002f0a <st7735_send_data>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	b2da      	uxtb	r2, r3
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	4413      	add	r3, r2
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	3320      	adds	r3, #32
 8002d14:	f107 0113 	add.w	r1, r7, #19
 8002d18:	2201      	movs	r2, #1
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f000 f8f5 	bl	8002f0a <st7735_send_data>
 8002d20:	4602      	mov	r2, r0
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	4413      	add	r3, r2
 8002d26:	617b      	str	r3, [r7, #20]

  /* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f103 0020 	add.w	r0, r3, #32
 8002d2e:	f107 0213 	add.w	r2, r7, #19
 8002d32:	2300      	movs	r3, #0
 8002d34:	212b      	movs	r1, #43	@ 0x2b
 8002d36:	f000 f8d3 	bl	8002ee0 <st7735_write_reg>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	4413      	add	r3, r2
 8002d40:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	0a1b      	lsrs	r3, r3, #8
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	3320      	adds	r3, #32
 8002d4e:	f107 0113 	add.w	r1, r7, #19
 8002d52:	2201      	movs	r2, #1
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 f8d8 	bl	8002f0a <st7735_send_data>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	4413      	add	r3, r2
 8002d60:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	3320      	adds	r3, #32
 8002d6c:	f107 0113 	add.w	r1, r7, #19
 8002d70:	2201      	movs	r2, #1
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 f8c9 	bl	8002f0a <st7735_send_data>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	6a3b      	ldr	r3, [r7, #32]
 8002d84:	4413      	add	r3, r2
 8002d86:	3b01      	subs	r3, #1
 8002d88:	0a1b      	lsrs	r3, r3, #8
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	3320      	adds	r3, #32
 8002d92:	f107 0113 	add.w	r1, r7, #19
 8002d96:	2201      	movs	r2, #1
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f000 f8b6 	bl	8002f0a <st7735_send_data>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	4413      	add	r3, r2
 8002da4:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	6a3b      	ldr	r3, [r7, #32]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	4413      	add	r3, r2
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	3b01      	subs	r3, #1
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	3320      	adds	r3, #32
 8002dbc:	f107 0113 	add.w	r1, r7, #19
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 f8a1 	bl	8002f0a <st7735_send_data>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	4413      	add	r3, r2
 8002dce:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d002      	beq.n	8002ddc <ST7735_SetDisplayWindow+0x1f8>
  {
    ret = ST7735_ERROR;
 8002dd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002dda:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002ddc:	697b      	ldr	r3, [r7, #20]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3718      	adds	r7, #24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	24000208 	.word	0x24000208

08002dec <ST7735_ReadRegWrap>:
  * @param  Reg  The target register address to write
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	460b      	mov	r3, r1
 8002df6:	607a      	str	r2, [r7, #4]
 8002df8:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData);
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	7afa      	ldrb	r2, [r7, #11]
 8002e04:	6879      	ldr	r1, [r7, #4]
 8002e06:	4610      	mov	r0, r2
 8002e08:	4798      	blx	r3
 8002e0a:	4603      	mov	r3, r0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	607a      	str	r2, [r7, #4]
 8002e1e:	603b      	str	r3, [r7, #0]
 8002e20:	460b      	mov	r3, r1
 8002e22:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	7af8      	ldrb	r0, [r7, #11]
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	4798      	blx	r3
 8002e34:	4603      	mov	r3, r0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3718      	adds	r7, #24
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <ST7735_SendDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b086      	sub	sp, #24
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	60f8      	str	r0, [r7, #12]
 8002e46:	60b9      	str	r1, [r7, #8]
 8002e48:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	68b8      	ldr	r0, [r7, #8]
 8002e56:	4798      	blx	r3
 8002e58:	4603      	mov	r3, r0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3718      	adds	r7, #24
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <ST7735_RecvDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b086      	sub	sp, #24
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	60f8      	str	r0, [r7, #12]
 8002e6a:	60b9      	str	r1, [r7, #8]
 8002e6c:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	617b      	str	r3, [r7, #20]

  return pObj->IO.RecvData(pData, Length);
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	68b8      	ldr	r0, [r7, #8]
 8002e7a:	4798      	blx	r3
 8002e7c:	4603      	mov	r3, r0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <ST7735_IO_Delay>:
  * @brief  ST7735 delay
  * @param  Delay  Delay in ms
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b084      	sub	sp, #16
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
 8002e8e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	4798      	blx	r3
 8002e96:	4603      	mov	r3, r0
 8002e98:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002e9a:	bf00      	nop
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	4798      	blx	r3
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d8f5      	bhi.n	8002e9c <ST7735_IO_Delay+0x16>
  {
  }
  return ST7735_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b084      	sub	sp, #16
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	60f8      	str	r0, [r7, #12]
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	607a      	str	r2, [r7, #4]
 8002ec6:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	6910      	ldr	r0, [r2, #16]
 8002ed0:	7af9      	ldrb	r1, [r7, #11]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	4798      	blx	r3
 8002ed6:	4603      	mov	r3, r0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3710      	adds	r7, #16
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8002ee0:	b590      	push	{r4, r7, lr}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	607a      	str	r2, [r7, #4]
 8002eea:	603b      	str	r3, [r7, #0]
 8002eec:	460b      	mov	r3, r1
 8002eee:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681c      	ldr	r4, [r3, #0]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6918      	ldr	r0, [r3, #16]
 8002ef8:	7af9      	ldrb	r1, [r7, #11]
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	47a0      	blx	r4
 8002f00:	4603      	mov	r3, r0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3714      	adds	r7, #20
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd90      	pop	{r4, r7, pc}

08002f0a <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b084      	sub	sp, #16
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	60f8      	str	r0, [r7, #12]
 8002f12:	60b9      	str	r1, [r7, #8]
 8002f14:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	6910      	ldr	r0, [r2, #16]
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	68b9      	ldr	r1, [r7, #8]
 8002f22:	4798      	blx	r3
 8002f24:	4603      	mov	r3, r0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b084      	sub	sp, #16
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	60f8      	str	r0, [r7, #12]
 8002f36:	60b9      	str	r1, [r7, #8]
 8002f38:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	6910      	ldr	r0, [r2, #16]
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	68b9      	ldr	r1, [r7, #8]
 8002f46:	4798      	blx	r3
 8002f48:	4603      	mov	r3, r0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
	...

08002f54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f84 <HAL_MspInit+0x30>)
 8002f5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f60:	4a08      	ldr	r2, [pc, #32]	@ (8002f84 <HAL_MspInit+0x30>)
 8002f62:	f043 0302 	orr.w	r3, r3, #2
 8002f66:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002f6a:	4b06      	ldr	r3, [pc, #24]	@ (8002f84 <HAL_MspInit+0x30>)
 8002f6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	607b      	str	r3, [r7, #4]
 8002f76:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	58024400 	.word	0x58024400

08002f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f8c:	bf00      	nop
 8002f8e:	e7fd      	b.n	8002f8c <NMI_Handler+0x4>

08002f90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f94:	bf00      	nop
 8002f96:	e7fd      	b.n	8002f94 <HardFault_Handler+0x4>

08002f98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f9c:	bf00      	nop
 8002f9e:	e7fd      	b.n	8002f9c <MemManage_Handler+0x4>

08002fa0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fa4:	bf00      	nop
 8002fa6:	e7fd      	b.n	8002fa4 <BusFault_Handler+0x4>

08002fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fac:	bf00      	nop
 8002fae:	e7fd      	b.n	8002fac <UsageFault_Handler+0x4>

08002fb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fb4:	bf00      	nop
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fc2:	bf00      	nop
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fd0:	bf00      	nop
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr

08002fda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fde:	f000 fa7d 	bl	80034dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	bd80      	pop	{r7, pc}
	...

08002fe8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ff0:	4a14      	ldr	r2, [pc, #80]	@ (8003044 <_sbrk+0x5c>)
 8002ff2:	4b15      	ldr	r3, [pc, #84]	@ (8003048 <_sbrk+0x60>)
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ffc:	4b13      	ldr	r3, [pc, #76]	@ (800304c <_sbrk+0x64>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d102      	bne.n	800300a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003004:	4b11      	ldr	r3, [pc, #68]	@ (800304c <_sbrk+0x64>)
 8003006:	4a12      	ldr	r2, [pc, #72]	@ (8003050 <_sbrk+0x68>)
 8003008:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800300a:	4b10      	ldr	r3, [pc, #64]	@ (800304c <_sbrk+0x64>)
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4413      	add	r3, r2
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	429a      	cmp	r2, r3
 8003016:	d207      	bcs.n	8003028 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003018:	f005 f906 	bl	8008228 <__errno>
 800301c:	4603      	mov	r3, r0
 800301e:	220c      	movs	r2, #12
 8003020:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003022:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003026:	e009      	b.n	800303c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003028:	4b08      	ldr	r3, [pc, #32]	@ (800304c <_sbrk+0x64>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800302e:	4b07      	ldr	r3, [pc, #28]	@ (800304c <_sbrk+0x64>)
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4413      	add	r3, r2
 8003036:	4a05      	ldr	r2, [pc, #20]	@ (800304c <_sbrk+0x64>)
 8003038:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800303a:	68fb      	ldr	r3, [r7, #12]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	24080000 	.word	0x24080000
 8003048:	00000400 	.word	0x00000400
 800304c:	24000718 	.word	0x24000718
 8003050:	240008b8 	.word	0x240008b8

08003054 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003058:	4b43      	ldr	r3, [pc, #268]	@ (8003168 <SystemInit+0x114>)
 800305a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305e:	4a42      	ldr	r2, [pc, #264]	@ (8003168 <SystemInit+0x114>)
 8003060:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003064:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003068:	4b40      	ldr	r3, [pc, #256]	@ (800316c <SystemInit+0x118>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 030f 	and.w	r3, r3, #15
 8003070:	2b06      	cmp	r3, #6
 8003072:	d807      	bhi.n	8003084 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003074:	4b3d      	ldr	r3, [pc, #244]	@ (800316c <SystemInit+0x118>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f023 030f 	bic.w	r3, r3, #15
 800307c:	4a3b      	ldr	r2, [pc, #236]	@ (800316c <SystemInit+0x118>)
 800307e:	f043 0307 	orr.w	r3, r3, #7
 8003082:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003084:	4b3a      	ldr	r3, [pc, #232]	@ (8003170 <SystemInit+0x11c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a39      	ldr	r2, [pc, #228]	@ (8003170 <SystemInit+0x11c>)
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003090:	4b37      	ldr	r3, [pc, #220]	@ (8003170 <SystemInit+0x11c>)
 8003092:	2200      	movs	r2, #0
 8003094:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003096:	4b36      	ldr	r3, [pc, #216]	@ (8003170 <SystemInit+0x11c>)
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	4935      	ldr	r1, [pc, #212]	@ (8003170 <SystemInit+0x11c>)
 800309c:	4b35      	ldr	r3, [pc, #212]	@ (8003174 <SystemInit+0x120>)
 800309e:	4013      	ands	r3, r2
 80030a0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80030a2:	4b32      	ldr	r3, [pc, #200]	@ (800316c <SystemInit+0x118>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d007      	beq.n	80030be <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80030ae:	4b2f      	ldr	r3, [pc, #188]	@ (800316c <SystemInit+0x118>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f023 030f 	bic.w	r3, r3, #15
 80030b6:	4a2d      	ldr	r2, [pc, #180]	@ (800316c <SystemInit+0x118>)
 80030b8:	f043 0307 	orr.w	r3, r3, #7
 80030bc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80030be:	4b2c      	ldr	r3, [pc, #176]	@ (8003170 <SystemInit+0x11c>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80030c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003170 <SystemInit+0x11c>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80030ca:	4b29      	ldr	r3, [pc, #164]	@ (8003170 <SystemInit+0x11c>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80030d0:	4b27      	ldr	r3, [pc, #156]	@ (8003170 <SystemInit+0x11c>)
 80030d2:	4a29      	ldr	r2, [pc, #164]	@ (8003178 <SystemInit+0x124>)
 80030d4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80030d6:	4b26      	ldr	r3, [pc, #152]	@ (8003170 <SystemInit+0x11c>)
 80030d8:	4a28      	ldr	r2, [pc, #160]	@ (800317c <SystemInit+0x128>)
 80030da:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80030dc:	4b24      	ldr	r3, [pc, #144]	@ (8003170 <SystemInit+0x11c>)
 80030de:	4a28      	ldr	r2, [pc, #160]	@ (8003180 <SystemInit+0x12c>)
 80030e0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80030e2:	4b23      	ldr	r3, [pc, #140]	@ (8003170 <SystemInit+0x11c>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80030e8:	4b21      	ldr	r3, [pc, #132]	@ (8003170 <SystemInit+0x11c>)
 80030ea:	4a25      	ldr	r2, [pc, #148]	@ (8003180 <SystemInit+0x12c>)
 80030ec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80030ee:	4b20      	ldr	r3, [pc, #128]	@ (8003170 <SystemInit+0x11c>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80030f4:	4b1e      	ldr	r3, [pc, #120]	@ (8003170 <SystemInit+0x11c>)
 80030f6:	4a22      	ldr	r2, [pc, #136]	@ (8003180 <SystemInit+0x12c>)
 80030f8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80030fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003170 <SystemInit+0x11c>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003100:	4b1b      	ldr	r3, [pc, #108]	@ (8003170 <SystemInit+0x11c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a1a      	ldr	r2, [pc, #104]	@ (8003170 <SystemInit+0x11c>)
 8003106:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800310a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800310c:	4b18      	ldr	r3, [pc, #96]	@ (8003170 <SystemInit+0x11c>)
 800310e:	2200      	movs	r2, #0
 8003110:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003112:	4b1c      	ldr	r3, [pc, #112]	@ (8003184 <SystemInit+0x130>)
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	4b1c      	ldr	r3, [pc, #112]	@ (8003188 <SystemInit+0x134>)
 8003118:	4013      	ands	r3, r2
 800311a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800311e:	d202      	bcs.n	8003126 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003120:	4b1a      	ldr	r3, [pc, #104]	@ (800318c <SystemInit+0x138>)
 8003122:	2201      	movs	r2, #1
 8003124:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8003126:	4b12      	ldr	r3, [pc, #72]	@ (8003170 <SystemInit+0x11c>)
 8003128:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800312c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d113      	bne.n	800315c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003134:	4b0e      	ldr	r3, [pc, #56]	@ (8003170 <SystemInit+0x11c>)
 8003136:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800313a:	4a0d      	ldr	r2, [pc, #52]	@ (8003170 <SystemInit+0x11c>)
 800313c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003140:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003144:	4b12      	ldr	r3, [pc, #72]	@ (8003190 <SystemInit+0x13c>)
 8003146:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800314a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800314c:	4b08      	ldr	r3, [pc, #32]	@ (8003170 <SystemInit+0x11c>)
 800314e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003152:	4a07      	ldr	r2, [pc, #28]	@ (8003170 <SystemInit+0x11c>)
 8003154:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003158:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800315c:	bf00      	nop
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	e000ed00 	.word	0xe000ed00
 800316c:	52002000 	.word	0x52002000
 8003170:	58024400 	.word	0x58024400
 8003174:	eaf6ed7f 	.word	0xeaf6ed7f
 8003178:	02020200 	.word	0x02020200
 800317c:	01ff0000 	.word	0x01ff0000
 8003180:	01010280 	.word	0x01010280
 8003184:	5c001000 	.word	0x5c001000
 8003188:	ffff0000 	.word	0xffff0000
 800318c:	51008108 	.word	0x51008108
 8003190:	52004000 	.word	0x52004000

08003194 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8003198:	4b09      	ldr	r3, [pc, #36]	@ (80031c0 <ExitRun0Mode+0x2c>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	4a08      	ldr	r2, [pc, #32]	@ (80031c0 <ExitRun0Mode+0x2c>)
 800319e:	f043 0302 	orr.w	r3, r3, #2
 80031a2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80031a4:	bf00      	nop
 80031a6:	4b06      	ldr	r3, [pc, #24]	@ (80031c0 <ExitRun0Mode+0x2c>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d0f9      	beq.n	80031a6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80031b2:	bf00      	nop
 80031b4:	bf00      	nop
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	58024800 	.word	0x58024800

080031c4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b096      	sub	sp, #88	@ 0x58
 80031c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031ca:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80031ce:	2200      	movs	r2, #0
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	605a      	str	r2, [r3, #4]
 80031d4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031d6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80031da:	2200      	movs	r2, #0
 80031dc:	601a      	str	r2, [r3, #0]
 80031de:	605a      	str	r2, [r3, #4]
 80031e0:	609a      	str	r2, [r3, #8]
 80031e2:	60da      	str	r2, [r3, #12]
 80031e4:	611a      	str	r2, [r3, #16]
 80031e6:	615a      	str	r2, [r3, #20]
 80031e8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80031ea:	1d3b      	adds	r3, r7, #4
 80031ec:	222c      	movs	r2, #44	@ 0x2c
 80031ee:	2100      	movs	r1, #0
 80031f0:	4618      	mov	r0, r3
 80031f2:	f005 f811 	bl	8008218 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80031f6:	4b39      	ldr	r3, [pc, #228]	@ (80032dc <MX_TIM1_Init+0x118>)
 80031f8:	4a39      	ldr	r2, [pc, #228]	@ (80032e0 <MX_TIM1_Init+0x11c>)
 80031fa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 12-1;
 80031fc:	4b37      	ldr	r3, [pc, #220]	@ (80032dc <MX_TIM1_Init+0x118>)
 80031fe:	220b      	movs	r2, #11
 8003200:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003202:	4b36      	ldr	r3, [pc, #216]	@ (80032dc <MX_TIM1_Init+0x118>)
 8003204:	2200      	movs	r2, #0
 8003206:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8003208:	4b34      	ldr	r3, [pc, #208]	@ (80032dc <MX_TIM1_Init+0x118>)
 800320a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800320e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003210:	4b32      	ldr	r3, [pc, #200]	@ (80032dc <MX_TIM1_Init+0x118>)
 8003212:	2200      	movs	r2, #0
 8003214:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003216:	4b31      	ldr	r3, [pc, #196]	@ (80032dc <MX_TIM1_Init+0x118>)
 8003218:	2200      	movs	r2, #0
 800321a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800321c:	4b2f      	ldr	r3, [pc, #188]	@ (80032dc <MX_TIM1_Init+0x118>)
 800321e:	2200      	movs	r2, #0
 8003220:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003222:	482e      	ldr	r0, [pc, #184]	@ (80032dc <MX_TIM1_Init+0x118>)
 8003224:	f004 f903 	bl	800742e <HAL_TIM_PWM_Init>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800322e:	f7fd ffeb 	bl	8001208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003232:	2300      	movs	r3, #0
 8003234:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003236:	2300      	movs	r3, #0
 8003238:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800323a:	2300      	movs	r3, #0
 800323c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800323e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003242:	4619      	mov	r1, r3
 8003244:	4825      	ldr	r0, [pc, #148]	@ (80032dc <MX_TIM1_Init+0x118>)
 8003246:	f004 fe95 	bl	8007f74 <HAL_TIMEx_MasterConfigSynchronization>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003250:	f7fd ffda 	bl	8001208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003254:	2360      	movs	r3, #96	@ 0x60
 8003256:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8003258:	2300      	movs	r3, #0
 800325a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800325c:	2300      	movs	r3, #0
 800325e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8003260:	2308      	movs	r3, #8
 8003262:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003264:	2300      	movs	r3, #0
 8003266:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003268:	2300      	movs	r3, #0
 800326a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800326c:	2300      	movs	r3, #0
 800326e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003270:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003274:	2204      	movs	r2, #4
 8003276:	4619      	mov	r1, r3
 8003278:	4818      	ldr	r0, [pc, #96]	@ (80032dc <MX_TIM1_Init+0x118>)
 800327a:	f004 f92f 	bl	80074dc <HAL_TIM_PWM_ConfigChannel>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003284:	f7fd ffc0 	bl	8001208 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003288:	2300      	movs	r3, #0
 800328a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800328c:	2300      	movs	r3, #0
 800328e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003290:	2300      	movs	r3, #0
 8003292:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003294:	2300      	movs	r3, #0
 8003296:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003298:	2300      	movs	r3, #0
 800329a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800329c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80032a0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80032a6:	2300      	movs	r3, #0
 80032a8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80032aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032ae:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80032b0:	2300      	movs	r3, #0
 80032b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80032b4:	2300      	movs	r3, #0
 80032b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80032b8:	1d3b      	adds	r3, r7, #4
 80032ba:	4619      	mov	r1, r3
 80032bc:	4807      	ldr	r0, [pc, #28]	@ (80032dc <MX_TIM1_Init+0x118>)
 80032be:	f004 fee7 	bl	8008090 <HAL_TIMEx_ConfigBreakDeadTime>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80032c8:	f7fd ff9e 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80032cc:	4803      	ldr	r0, [pc, #12]	@ (80032dc <MX_TIM1_Init+0x118>)
 80032ce:	f000 f82b 	bl	8003328 <HAL_TIM_MspPostInit>

}
 80032d2:	bf00      	nop
 80032d4:	3758      	adds	r7, #88	@ 0x58
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	2400071c 	.word	0x2400071c
 80032e0:	40010000 	.word	0x40010000

080032e4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a0b      	ldr	r2, [pc, #44]	@ (8003320 <HAL_TIM_PWM_MspInit+0x3c>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d10e      	bne.n	8003314 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003324 <HAL_TIM_PWM_MspInit+0x40>)
 80032f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032fc:	4a09      	ldr	r2, [pc, #36]	@ (8003324 <HAL_TIM_PWM_MspInit+0x40>)
 80032fe:	f043 0301 	orr.w	r3, r3, #1
 8003302:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003306:	4b07      	ldr	r3, [pc, #28]	@ (8003324 <HAL_TIM_PWM_MspInit+0x40>)
 8003308:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	60fb      	str	r3, [r7, #12]
 8003312:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003314:	bf00      	nop
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	40010000 	.word	0x40010000
 8003324:	58024400 	.word	0x58024400

08003328 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b088      	sub	sp, #32
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003330:	f107 030c 	add.w	r3, r7, #12
 8003334:	2200      	movs	r2, #0
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	609a      	str	r2, [r3, #8]
 800333c:	60da      	str	r2, [r3, #12]
 800333e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a13      	ldr	r2, [pc, #76]	@ (8003394 <HAL_TIM_MspPostInit+0x6c>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d11f      	bne.n	800338a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800334a:	4b13      	ldr	r3, [pc, #76]	@ (8003398 <HAL_TIM_MspPostInit+0x70>)
 800334c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003350:	4a11      	ldr	r2, [pc, #68]	@ (8003398 <HAL_TIM_MspPostInit+0x70>)
 8003352:	f043 0310 	orr.w	r3, r3, #16
 8003356:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800335a:	4b0f      	ldr	r3, [pc, #60]	@ (8003398 <HAL_TIM_MspPostInit+0x70>)
 800335c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003360:	f003 0310 	and.w	r3, r3, #16
 8003364:	60bb      	str	r3, [r7, #8]
 8003366:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003368:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800336c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336e:	2302      	movs	r3, #2
 8003370:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003372:	2300      	movs	r3, #0
 8003374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003376:	2300      	movs	r3, #0
 8003378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800337a:	2301      	movs	r3, #1
 800337c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800337e:	f107 030c 	add.w	r3, r7, #12
 8003382:	4619      	mov	r1, r3
 8003384:	4805      	ldr	r0, [pc, #20]	@ (800339c <HAL_TIM_MspPostInit+0x74>)
 8003386:	f000 fa63 	bl	8003850 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800338a:	bf00      	nop
 800338c:	3720      	adds	r7, #32
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40010000 	.word	0x40010000
 8003398:	58024400 	.word	0x58024400
 800339c:	58021000 	.word	0x58021000

080033a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80033a0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80033dc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80033a4:	f7ff fef6 	bl	8003194 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80033a8:	f7ff fe54 	bl	8003054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80033ac:	480c      	ldr	r0, [pc, #48]	@ (80033e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80033ae:	490d      	ldr	r1, [pc, #52]	@ (80033e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033b0:	4a0d      	ldr	r2, [pc, #52]	@ (80033e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033b4:	e002      	b.n	80033bc <LoopCopyDataInit>

080033b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033ba:	3304      	adds	r3, #4

080033bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033c0:	d3f9      	bcc.n	80033b6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033c2:	4a0a      	ldr	r2, [pc, #40]	@ (80033ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80033c4:	4c0a      	ldr	r4, [pc, #40]	@ (80033f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80033c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033c8:	e001      	b.n	80033ce <LoopFillZerobss>

080033ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033cc:	3204      	adds	r2, #4

080033ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033d0:	d3fb      	bcc.n	80033ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033d2:	f004 ff2f 	bl	8008234 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033d6:	f7fd fe39 	bl	800104c <main>
  bx  lr
 80033da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80033dc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80033e0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80033e4:	240000fc 	.word	0x240000fc
  ldr r2, =_sidata
 80033e8:	0800fa68 	.word	0x0800fa68
  ldr r2, =_sbss
 80033ec:	240000fc 	.word	0x240000fc
  ldr r4, =_ebss
 80033f0:	240008b4 	.word	0x240008b4

080033f4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033f4:	e7fe      	b.n	80033f4 <ADC3_IRQHandler>
	...

080033f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033fe:	2003      	movs	r0, #3
 8003400:	f000 f97c 	bl	80036fc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003404:	f001 fa60 	bl	80048c8 <HAL_RCC_GetSysClockFreq>
 8003408:	4602      	mov	r2, r0
 800340a:	4b15      	ldr	r3, [pc, #84]	@ (8003460 <HAL_Init+0x68>)
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	0a1b      	lsrs	r3, r3, #8
 8003410:	f003 030f 	and.w	r3, r3, #15
 8003414:	4913      	ldr	r1, [pc, #76]	@ (8003464 <HAL_Init+0x6c>)
 8003416:	5ccb      	ldrb	r3, [r1, r3]
 8003418:	f003 031f 	and.w	r3, r3, #31
 800341c:	fa22 f303 	lsr.w	r3, r2, r3
 8003420:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003422:	4b0f      	ldr	r3, [pc, #60]	@ (8003460 <HAL_Init+0x68>)
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	f003 030f 	and.w	r3, r3, #15
 800342a:	4a0e      	ldr	r2, [pc, #56]	@ (8003464 <HAL_Init+0x6c>)
 800342c:	5cd3      	ldrb	r3, [r2, r3]
 800342e:	f003 031f 	and.w	r3, r3, #31
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	fa22 f303 	lsr.w	r3, r2, r3
 8003438:	4a0b      	ldr	r2, [pc, #44]	@ (8003468 <HAL_Init+0x70>)
 800343a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800343c:	4a0b      	ldr	r2, [pc, #44]	@ (800346c <HAL_Init+0x74>)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003442:	2000      	movs	r0, #0
 8003444:	f000 f814 	bl	8003470 <HAL_InitTick>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e002      	b.n	8003458 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003452:	f7ff fd7f 	bl	8002f54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	3708      	adds	r7, #8
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	58024400 	.word	0x58024400
 8003464:	0800fa14 	.word	0x0800fa14
 8003468:	240000a0 	.word	0x240000a0
 800346c:	2400009c 	.word	0x2400009c

08003470 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003478:	4b15      	ldr	r3, [pc, #84]	@ (80034d0 <HAL_InitTick+0x60>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e021      	b.n	80034c8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003484:	4b13      	ldr	r3, [pc, #76]	@ (80034d4 <HAL_InitTick+0x64>)
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	4b11      	ldr	r3, [pc, #68]	@ (80034d0 <HAL_InitTick+0x60>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	4619      	mov	r1, r3
 800348e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003492:	fbb3 f3f1 	udiv	r3, r3, r1
 8003496:	fbb2 f3f3 	udiv	r3, r2, r3
 800349a:	4618      	mov	r0, r3
 800349c:	f000 f953 	bl	8003746 <HAL_SYSTICK_Config>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e00e      	b.n	80034c8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b0f      	cmp	r3, #15
 80034ae:	d80a      	bhi.n	80034c6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034b0:	2200      	movs	r2, #0
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80034b8:	f000 f92b 	bl	8003712 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034bc:	4a06      	ldr	r2, [pc, #24]	@ (80034d8 <HAL_InitTick+0x68>)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
 80034c4:	e000      	b.n	80034c8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	240000a8 	.word	0x240000a8
 80034d4:	2400009c 	.word	0x2400009c
 80034d8:	240000a4 	.word	0x240000a4

080034dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80034e0:	4b06      	ldr	r3, [pc, #24]	@ (80034fc <HAL_IncTick+0x20>)
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	461a      	mov	r2, r3
 80034e6:	4b06      	ldr	r3, [pc, #24]	@ (8003500 <HAL_IncTick+0x24>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4413      	add	r3, r2
 80034ec:	4a04      	ldr	r2, [pc, #16]	@ (8003500 <HAL_IncTick+0x24>)
 80034ee:	6013      	str	r3, [r2, #0]
}
 80034f0:	bf00      	nop
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	240000a8 	.word	0x240000a8
 8003500:	24000768 	.word	0x24000768

08003504 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  return uwTick;
 8003508:	4b03      	ldr	r3, [pc, #12]	@ (8003518 <HAL_GetTick+0x14>)
 800350a:	681b      	ldr	r3, [r3, #0]
}
 800350c:	4618      	mov	r0, r3
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	24000768 	.word	0x24000768

0800351c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003524:	f7ff ffee 	bl	8003504 <HAL_GetTick>
 8003528:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003534:	d005      	beq.n	8003542 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003536:	4b0a      	ldr	r3, [pc, #40]	@ (8003560 <HAL_Delay+0x44>)
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	461a      	mov	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	4413      	add	r3, r2
 8003540:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003542:	bf00      	nop
 8003544:	f7ff ffde 	bl	8003504 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	429a      	cmp	r2, r3
 8003552:	d8f7      	bhi.n	8003544 <HAL_Delay+0x28>
  {
  }
}
 8003554:	bf00      	nop
 8003556:	bf00      	nop
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	240000a8 	.word	0x240000a8

08003564 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003568:	4b03      	ldr	r3, [pc, #12]	@ (8003578 <HAL_GetREVID+0x14>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	0c1b      	lsrs	r3, r3, #16
}
 800356e:	4618      	mov	r0, r3
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	5c001000 	.word	0x5c001000

0800357c <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003580:	4b04      	ldr	r3, [pc, #16]	@ (8003594 <HAL_GetDEVID+0x18>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8003588:	4618      	mov	r0, r3
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	5c001000 	.word	0x5c001000

08003598 <__NVIC_SetPriorityGrouping>:
{
 8003598:	b480      	push	{r7}
 800359a:	b085      	sub	sp, #20
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f003 0307 	and.w	r3, r3, #7
 80035a6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035a8:	4b0b      	ldr	r3, [pc, #44]	@ (80035d8 <__NVIC_SetPriorityGrouping+0x40>)
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035ae:	68ba      	ldr	r2, [r7, #8]
 80035b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035b4:	4013      	ands	r3, r2
 80035b6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80035c0:	4b06      	ldr	r3, [pc, #24]	@ (80035dc <__NVIC_SetPriorityGrouping+0x44>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035c6:	4a04      	ldr	r2, [pc, #16]	@ (80035d8 <__NVIC_SetPriorityGrouping+0x40>)
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	60d3      	str	r3, [r2, #12]
}
 80035cc:	bf00      	nop
 80035ce:	3714      	adds	r7, #20
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr
 80035d8:	e000ed00 	.word	0xe000ed00
 80035dc:	05fa0000 	.word	0x05fa0000

080035e0 <__NVIC_GetPriorityGrouping>:
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035e4:	4b04      	ldr	r3, [pc, #16]	@ (80035f8 <__NVIC_GetPriorityGrouping+0x18>)
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	0a1b      	lsrs	r3, r3, #8
 80035ea:	f003 0307 	and.w	r3, r3, #7
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr
 80035f8:	e000ed00 	.word	0xe000ed00

080035fc <__NVIC_SetPriority>:
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	4603      	mov	r3, r0
 8003604:	6039      	str	r1, [r7, #0]
 8003606:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003608:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800360c:	2b00      	cmp	r3, #0
 800360e:	db0a      	blt.n	8003626 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	b2da      	uxtb	r2, r3
 8003614:	490c      	ldr	r1, [pc, #48]	@ (8003648 <__NVIC_SetPriority+0x4c>)
 8003616:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800361a:	0112      	lsls	r2, r2, #4
 800361c:	b2d2      	uxtb	r2, r2
 800361e:	440b      	add	r3, r1
 8003620:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003624:	e00a      	b.n	800363c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	b2da      	uxtb	r2, r3
 800362a:	4908      	ldr	r1, [pc, #32]	@ (800364c <__NVIC_SetPriority+0x50>)
 800362c:	88fb      	ldrh	r3, [r7, #6]
 800362e:	f003 030f 	and.w	r3, r3, #15
 8003632:	3b04      	subs	r3, #4
 8003634:	0112      	lsls	r2, r2, #4
 8003636:	b2d2      	uxtb	r2, r2
 8003638:	440b      	add	r3, r1
 800363a:	761a      	strb	r2, [r3, #24]
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr
 8003648:	e000e100 	.word	0xe000e100
 800364c:	e000ed00 	.word	0xe000ed00

08003650 <NVIC_EncodePriority>:
{
 8003650:	b480      	push	{r7}
 8003652:	b089      	sub	sp, #36	@ 0x24
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f003 0307 	and.w	r3, r3, #7
 8003662:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	f1c3 0307 	rsb	r3, r3, #7
 800366a:	2b04      	cmp	r3, #4
 800366c:	bf28      	it	cs
 800366e:	2304      	movcs	r3, #4
 8003670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	3304      	adds	r3, #4
 8003676:	2b06      	cmp	r3, #6
 8003678:	d902      	bls.n	8003680 <NVIC_EncodePriority+0x30>
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	3b03      	subs	r3, #3
 800367e:	e000      	b.n	8003682 <NVIC_EncodePriority+0x32>
 8003680:	2300      	movs	r3, #0
 8003682:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003684:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	43da      	mvns	r2, r3
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	401a      	ands	r2, r3
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003698:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	fa01 f303 	lsl.w	r3, r1, r3
 80036a2:	43d9      	mvns	r1, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036a8:	4313      	orrs	r3, r2
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3724      	adds	r7, #36	@ 0x24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
	...

080036b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	3b01      	subs	r3, #1
 80036c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036c8:	d301      	bcc.n	80036ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036ca:	2301      	movs	r3, #1
 80036cc:	e00f      	b.n	80036ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036ce:	4a0a      	ldr	r2, [pc, #40]	@ (80036f8 <SysTick_Config+0x40>)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3b01      	subs	r3, #1
 80036d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036d6:	210f      	movs	r1, #15
 80036d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036dc:	f7ff ff8e 	bl	80035fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036e0:	4b05      	ldr	r3, [pc, #20]	@ (80036f8 <SysTick_Config+0x40>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036e6:	4b04      	ldr	r3, [pc, #16]	@ (80036f8 <SysTick_Config+0x40>)
 80036e8:	2207      	movs	r2, #7
 80036ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	e000e010 	.word	0xe000e010

080036fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7ff ff47 	bl	8003598 <__NVIC_SetPriorityGrouping>
}
 800370a:	bf00      	nop
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b086      	sub	sp, #24
 8003716:	af00      	add	r7, sp, #0
 8003718:	4603      	mov	r3, r0
 800371a:	60b9      	str	r1, [r7, #8]
 800371c:	607a      	str	r2, [r7, #4]
 800371e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003720:	f7ff ff5e 	bl	80035e0 <__NVIC_GetPriorityGrouping>
 8003724:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	68b9      	ldr	r1, [r7, #8]
 800372a:	6978      	ldr	r0, [r7, #20]
 800372c:	f7ff ff90 	bl	8003650 <NVIC_EncodePriority>
 8003730:	4602      	mov	r2, r0
 8003732:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003736:	4611      	mov	r1, r2
 8003738:	4618      	mov	r0, r3
 800373a:	f7ff ff5f 	bl	80035fc <__NVIC_SetPriority>
}
 800373e:	bf00      	nop
 8003740:	3718      	adds	r7, #24
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b082      	sub	sp, #8
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7ff ffb2 	bl	80036b8 <SysTick_Config>
 8003754:	4603      	mov	r3, r0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
	...

08003760 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003764:	f3bf 8f5f 	dmb	sy
}
 8003768:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800376a:	4b07      	ldr	r3, [pc, #28]	@ (8003788 <HAL_MPU_Disable+0x28>)
 800376c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376e:	4a06      	ldr	r2, [pc, #24]	@ (8003788 <HAL_MPU_Disable+0x28>)
 8003770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003774:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003776:	4b05      	ldr	r3, [pc, #20]	@ (800378c <HAL_MPU_Disable+0x2c>)
 8003778:	2200      	movs	r2, #0
 800377a:	605a      	str	r2, [r3, #4]
}
 800377c:	bf00      	nop
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	e000ed00 	.word	0xe000ed00
 800378c:	e000ed90 	.word	0xe000ed90

08003790 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003798:	4a0b      	ldr	r2, [pc, #44]	@ (80037c8 <HAL_MPU_Enable+0x38>)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f043 0301 	orr.w	r3, r3, #1
 80037a0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80037a2:	4b0a      	ldr	r3, [pc, #40]	@ (80037cc <HAL_MPU_Enable+0x3c>)
 80037a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a6:	4a09      	ldr	r2, [pc, #36]	@ (80037cc <HAL_MPU_Enable+0x3c>)
 80037a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037ac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80037ae:	f3bf 8f4f 	dsb	sy
}
 80037b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80037b4:	f3bf 8f6f 	isb	sy
}
 80037b8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80037ba:	bf00      	nop
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	e000ed90 	.word	0xe000ed90
 80037cc:	e000ed00 	.word	0xe000ed00

080037d0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	785a      	ldrb	r2, [r3, #1]
 80037dc:	4b1b      	ldr	r3, [pc, #108]	@ (800384c <HAL_MPU_ConfigRegion+0x7c>)
 80037de:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80037e0:	4b1a      	ldr	r3, [pc, #104]	@ (800384c <HAL_MPU_ConfigRegion+0x7c>)
 80037e2:	691b      	ldr	r3, [r3, #16]
 80037e4:	4a19      	ldr	r2, [pc, #100]	@ (800384c <HAL_MPU_ConfigRegion+0x7c>)
 80037e6:	f023 0301 	bic.w	r3, r3, #1
 80037ea:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80037ec:	4a17      	ldr	r2, [pc, #92]	@ (800384c <HAL_MPU_ConfigRegion+0x7c>)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	7b1b      	ldrb	r3, [r3, #12]
 80037f8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	7adb      	ldrb	r3, [r3, #11]
 80037fe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003800:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	7a9b      	ldrb	r3, [r3, #10]
 8003806:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003808:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	7b5b      	ldrb	r3, [r3, #13]
 800380e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003810:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	7b9b      	ldrb	r3, [r3, #14]
 8003816:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003818:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	7bdb      	ldrb	r3, [r3, #15]
 800381e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003820:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	7a5b      	ldrb	r3, [r3, #9]
 8003826:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003828:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	7a1b      	ldrb	r3, [r3, #8]
 800382e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003830:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	7812      	ldrb	r2, [r2, #0]
 8003836:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003838:	4a04      	ldr	r2, [pc, #16]	@ (800384c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800383a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800383c:	6113      	str	r3, [r2, #16]
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	e000ed90 	.word	0xe000ed90

08003850 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003850:	b480      	push	{r7}
 8003852:	b089      	sub	sp, #36	@ 0x24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800385a:	2300      	movs	r3, #0
 800385c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800385e:	4b89      	ldr	r3, [pc, #548]	@ (8003a84 <HAL_GPIO_Init+0x234>)
 8003860:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003862:	e194      	b.n	8003b8e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	2101      	movs	r1, #1
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	fa01 f303 	lsl.w	r3, r1, r3
 8003870:	4013      	ands	r3, r2
 8003872:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	2b00      	cmp	r3, #0
 8003878:	f000 8186 	beq.w	8003b88 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f003 0303 	and.w	r3, r3, #3
 8003884:	2b01      	cmp	r3, #1
 8003886:	d005      	beq.n	8003894 <HAL_GPIO_Init+0x44>
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f003 0303 	and.w	r3, r3, #3
 8003890:	2b02      	cmp	r3, #2
 8003892:	d130      	bne.n	80038f6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	2203      	movs	r2, #3
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	43db      	mvns	r3, r3
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4013      	ands	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	68da      	ldr	r2, [r3, #12]
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	fa02 f303 	lsl.w	r3, r2, r3
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038ca:	2201      	movs	r2, #1
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	fa02 f303 	lsl.w	r3, r2, r3
 80038d2:	43db      	mvns	r3, r3
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	4013      	ands	r3, r2
 80038d8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	091b      	lsrs	r3, r3, #4
 80038e0:	f003 0201 	and.w	r2, r3, #1
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f003 0303 	and.w	r3, r3, #3
 80038fe:	2b03      	cmp	r3, #3
 8003900:	d017      	beq.n	8003932 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	2203      	movs	r2, #3
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	43db      	mvns	r3, r3
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	4013      	ands	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	689a      	ldr	r2, [r3, #8]
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	4313      	orrs	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d123      	bne.n	8003986 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	08da      	lsrs	r2, r3, #3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	3208      	adds	r2, #8
 8003946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800394a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	f003 0307 	and.w	r3, r3, #7
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	220f      	movs	r2, #15
 8003956:	fa02 f303 	lsl.w	r3, r2, r3
 800395a:	43db      	mvns	r3, r3
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	4013      	ands	r3, r2
 8003960:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	691a      	ldr	r2, [r3, #16]
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	4313      	orrs	r3, r2
 8003976:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	08da      	lsrs	r2, r3, #3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3208      	adds	r2, #8
 8003980:	69b9      	ldr	r1, [r7, #24]
 8003982:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	2203      	movs	r2, #3
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	43db      	mvns	r3, r3
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4013      	ands	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f003 0203 	and.w	r2, r3, #3
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	69ba      	ldr	r2, [r7, #24]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f000 80e0 	beq.w	8003b88 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039c8:	4b2f      	ldr	r3, [pc, #188]	@ (8003a88 <HAL_GPIO_Init+0x238>)
 80039ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80039ce:	4a2e      	ldr	r2, [pc, #184]	@ (8003a88 <HAL_GPIO_Init+0x238>)
 80039d0:	f043 0302 	orr.w	r3, r3, #2
 80039d4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80039d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003a88 <HAL_GPIO_Init+0x238>)
 80039da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	60fb      	str	r3, [r7, #12]
 80039e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039e6:	4a29      	ldr	r2, [pc, #164]	@ (8003a8c <HAL_GPIO_Init+0x23c>)
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	089b      	lsrs	r3, r3, #2
 80039ec:	3302      	adds	r3, #2
 80039ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	f003 0303 	and.w	r3, r3, #3
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	220f      	movs	r2, #15
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	43db      	mvns	r3, r3
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	4013      	ands	r3, r2
 8003a08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a20      	ldr	r2, [pc, #128]	@ (8003a90 <HAL_GPIO_Init+0x240>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d052      	beq.n	8003ab8 <HAL_GPIO_Init+0x268>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a1f      	ldr	r2, [pc, #124]	@ (8003a94 <HAL_GPIO_Init+0x244>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d031      	beq.n	8003a7e <HAL_GPIO_Init+0x22e>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a1e      	ldr	r2, [pc, #120]	@ (8003a98 <HAL_GPIO_Init+0x248>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d02b      	beq.n	8003a7a <HAL_GPIO_Init+0x22a>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a1d      	ldr	r2, [pc, #116]	@ (8003a9c <HAL_GPIO_Init+0x24c>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d025      	beq.n	8003a76 <HAL_GPIO_Init+0x226>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8003aa0 <HAL_GPIO_Init+0x250>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d01f      	beq.n	8003a72 <HAL_GPIO_Init+0x222>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a1b      	ldr	r2, [pc, #108]	@ (8003aa4 <HAL_GPIO_Init+0x254>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d019      	beq.n	8003a6e <HAL_GPIO_Init+0x21e>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8003aa8 <HAL_GPIO_Init+0x258>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d013      	beq.n	8003a6a <HAL_GPIO_Init+0x21a>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a19      	ldr	r2, [pc, #100]	@ (8003aac <HAL_GPIO_Init+0x25c>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d00d      	beq.n	8003a66 <HAL_GPIO_Init+0x216>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a18      	ldr	r2, [pc, #96]	@ (8003ab0 <HAL_GPIO_Init+0x260>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d007      	beq.n	8003a62 <HAL_GPIO_Init+0x212>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a17      	ldr	r2, [pc, #92]	@ (8003ab4 <HAL_GPIO_Init+0x264>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d101      	bne.n	8003a5e <HAL_GPIO_Init+0x20e>
 8003a5a:	2309      	movs	r3, #9
 8003a5c:	e02d      	b.n	8003aba <HAL_GPIO_Init+0x26a>
 8003a5e:	230a      	movs	r3, #10
 8003a60:	e02b      	b.n	8003aba <HAL_GPIO_Init+0x26a>
 8003a62:	2308      	movs	r3, #8
 8003a64:	e029      	b.n	8003aba <HAL_GPIO_Init+0x26a>
 8003a66:	2307      	movs	r3, #7
 8003a68:	e027      	b.n	8003aba <HAL_GPIO_Init+0x26a>
 8003a6a:	2306      	movs	r3, #6
 8003a6c:	e025      	b.n	8003aba <HAL_GPIO_Init+0x26a>
 8003a6e:	2305      	movs	r3, #5
 8003a70:	e023      	b.n	8003aba <HAL_GPIO_Init+0x26a>
 8003a72:	2304      	movs	r3, #4
 8003a74:	e021      	b.n	8003aba <HAL_GPIO_Init+0x26a>
 8003a76:	2303      	movs	r3, #3
 8003a78:	e01f      	b.n	8003aba <HAL_GPIO_Init+0x26a>
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e01d      	b.n	8003aba <HAL_GPIO_Init+0x26a>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e01b      	b.n	8003aba <HAL_GPIO_Init+0x26a>
 8003a82:	bf00      	nop
 8003a84:	58000080 	.word	0x58000080
 8003a88:	58024400 	.word	0x58024400
 8003a8c:	58000400 	.word	0x58000400
 8003a90:	58020000 	.word	0x58020000
 8003a94:	58020400 	.word	0x58020400
 8003a98:	58020800 	.word	0x58020800
 8003a9c:	58020c00 	.word	0x58020c00
 8003aa0:	58021000 	.word	0x58021000
 8003aa4:	58021400 	.word	0x58021400
 8003aa8:	58021800 	.word	0x58021800
 8003aac:	58021c00 	.word	0x58021c00
 8003ab0:	58022000 	.word	0x58022000
 8003ab4:	58022400 	.word	0x58022400
 8003ab8:	2300      	movs	r3, #0
 8003aba:	69fa      	ldr	r2, [r7, #28]
 8003abc:	f002 0203 	and.w	r2, r2, #3
 8003ac0:	0092      	lsls	r2, r2, #2
 8003ac2:	4093      	lsls	r3, r2
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003aca:	4938      	ldr	r1, [pc, #224]	@ (8003bac <HAL_GPIO_Init+0x35c>)
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	089b      	lsrs	r3, r3, #2
 8003ad0:	3302      	adds	r3, #2
 8003ad2:	69ba      	ldr	r2, [r7, #24]
 8003ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ad8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003afe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003b06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	43db      	mvns	r3, r3
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	4013      	ands	r3, r2
 8003b16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d003      	beq.n	8003b2c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003b2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b30:	69bb      	ldr	r3, [r7, #24]
 8003b32:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4013      	ands	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	43db      	mvns	r3, r3
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	fa22 f303 	lsr.w	r3, r2, r3
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f47f ae63 	bne.w	8003864 <HAL_GPIO_Init+0x14>
  }
}
 8003b9e:	bf00      	nop
 8003ba0:	bf00      	nop
 8003ba2:	3724      	adds	r7, #36	@ 0x24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	58000400 	.word	0x58000400

08003bb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	460b      	mov	r3, r1
 8003bba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	691a      	ldr	r2, [r3, #16]
 8003bc0:	887b      	ldrh	r3, [r7, #2]
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d002      	beq.n	8003bce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	73fb      	strb	r3, [r7, #15]
 8003bcc:	e001      	b.n	8003bd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3714      	adds	r7, #20
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	460b      	mov	r3, r1
 8003bea:	807b      	strh	r3, [r7, #2]
 8003bec:	4613      	mov	r3, r2
 8003bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bf0:	787b      	ldrb	r3, [r7, #1]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d003      	beq.n	8003bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bf6:	887a      	ldrh	r2, [r7, #2]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003bfc:	e003      	b.n	8003c06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003bfe:	887b      	ldrh	r3, [r7, #2]
 8003c00:	041a      	lsls	r2, r3, #16
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	619a      	str	r2, [r3, #24]
}
 8003c06:	bf00      	nop
 8003c08:	370c      	adds	r7, #12
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
	...

08003c14 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8003c18:	4b05      	ldr	r3, [pc, #20]	@ (8003c30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a04      	ldr	r2, [pc, #16]	@ (8003c30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c22:	6013      	str	r3, [r2, #0]
}
 8003c24:	bf00      	nop
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	58024800 	.word	0x58024800

08003c34 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003c3c:	4b19      	ldr	r3, [pc, #100]	@ (8003ca4 <HAL_PWREx_ConfigSupply+0x70>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	f003 0304 	and.w	r3, r3, #4
 8003c44:	2b04      	cmp	r3, #4
 8003c46:	d00a      	beq.n	8003c5e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003c48:	4b16      	ldr	r3, [pc, #88]	@ (8003ca4 <HAL_PWREx_ConfigSupply+0x70>)
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f003 0307 	and.w	r3, r3, #7
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d001      	beq.n	8003c5a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e01f      	b.n	8003c9a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	e01d      	b.n	8003c9a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003c5e:	4b11      	ldr	r3, [pc, #68]	@ (8003ca4 <HAL_PWREx_ConfigSupply+0x70>)
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	f023 0207 	bic.w	r2, r3, #7
 8003c66:	490f      	ldr	r1, [pc, #60]	@ (8003ca4 <HAL_PWREx_ConfigSupply+0x70>)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003c6e:	f7ff fc49 	bl	8003504 <HAL_GetTick>
 8003c72:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003c74:	e009      	b.n	8003c8a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003c76:	f7ff fc45 	bl	8003504 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c84:	d901      	bls.n	8003c8a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e007      	b.n	8003c9a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003c8a:	4b06      	ldr	r3, [pc, #24]	@ (8003ca4 <HAL_PWREx_ConfigSupply+0x70>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c96:	d1ee      	bne.n	8003c76 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	58024800 	.word	0x58024800

08003ca8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b08c      	sub	sp, #48	@ 0x30
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d102      	bne.n	8003cbc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	f000 bc48 	b.w	800454c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	f000 8088 	beq.w	8003dda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cca:	4b99      	ldr	r3, [pc, #612]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003cd4:	4b96      	ldr	r3, [pc, #600]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cdc:	2b10      	cmp	r3, #16
 8003cde:	d007      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x48>
 8003ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ce2:	2b18      	cmp	r3, #24
 8003ce4:	d111      	bne.n	8003d0a <HAL_RCC_OscConfig+0x62>
 8003ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce8:	f003 0303 	and.w	r3, r3, #3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d10c      	bne.n	8003d0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf0:	4b8f      	ldr	r3, [pc, #572]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d06d      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x130>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d169      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	f000 bc21 	b.w	800454c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d12:	d106      	bne.n	8003d22 <HAL_RCC_OscConfig+0x7a>
 8003d14:	4b86      	ldr	r3, [pc, #536]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a85      	ldr	r2, [pc, #532]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d1e:	6013      	str	r3, [r2, #0]
 8003d20:	e02e      	b.n	8003d80 <HAL_RCC_OscConfig+0xd8>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10c      	bne.n	8003d44 <HAL_RCC_OscConfig+0x9c>
 8003d2a:	4b81      	ldr	r3, [pc, #516]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a80      	ldr	r2, [pc, #512]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d34:	6013      	str	r3, [r2, #0]
 8003d36:	4b7e      	ldr	r3, [pc, #504]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a7d      	ldr	r2, [pc, #500]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	e01d      	b.n	8003d80 <HAL_RCC_OscConfig+0xd8>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d4c:	d10c      	bne.n	8003d68 <HAL_RCC_OscConfig+0xc0>
 8003d4e:	4b78      	ldr	r3, [pc, #480]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a77      	ldr	r2, [pc, #476]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d58:	6013      	str	r3, [r2, #0]
 8003d5a:	4b75      	ldr	r3, [pc, #468]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a74      	ldr	r2, [pc, #464]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d64:	6013      	str	r3, [r2, #0]
 8003d66:	e00b      	b.n	8003d80 <HAL_RCC_OscConfig+0xd8>
 8003d68:	4b71      	ldr	r3, [pc, #452]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a70      	ldr	r2, [pc, #448]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d72:	6013      	str	r3, [r2, #0]
 8003d74:	4b6e      	ldr	r3, [pc, #440]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a6d      	ldr	r2, [pc, #436]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003d7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d013      	beq.n	8003db0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d88:	f7ff fbbc 	bl	8003504 <HAL_GetTick>
 8003d8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d8e:	e008      	b.n	8003da2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d90:	f7ff fbb8 	bl	8003504 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b64      	cmp	r3, #100	@ 0x64
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e3d4      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003da2:	4b63      	ldr	r3, [pc, #396]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d0f0      	beq.n	8003d90 <HAL_RCC_OscConfig+0xe8>
 8003dae:	e014      	b.n	8003dda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db0:	f7ff fba8 	bl	8003504 <HAL_GetTick>
 8003db4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003db8:	f7ff fba4 	bl	8003504 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b64      	cmp	r3, #100	@ 0x64
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e3c0      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003dca:	4b59      	ldr	r3, [pc, #356]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1f0      	bne.n	8003db8 <HAL_RCC_OscConfig+0x110>
 8003dd6:	e000      	b.n	8003dda <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 80ca 	beq.w	8003f7c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003de8:	4b51      	ldr	r3, [pc, #324]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003df0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003df2:	4b4f      	ldr	r3, [pc, #316]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003df8:	6a3b      	ldr	r3, [r7, #32]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d007      	beq.n	8003e0e <HAL_RCC_OscConfig+0x166>
 8003dfe:	6a3b      	ldr	r3, [r7, #32]
 8003e00:	2b18      	cmp	r3, #24
 8003e02:	d156      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x20a>
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	f003 0303 	and.w	r3, r3, #3
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d151      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e0e:	4b48      	ldr	r3, [pc, #288]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d005      	beq.n	8003e26 <HAL_RCC_OscConfig+0x17e>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e392      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003e26:	4b42      	ldr	r3, [pc, #264]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f023 0219 	bic.w	r2, r3, #25
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	493f      	ldr	r1, [pc, #252]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e38:	f7ff fb64 	bl	8003504 <HAL_GetTick>
 8003e3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e40:	f7ff fb60 	bl	8003504 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e37c      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e52:	4b37      	ldr	r3, [pc, #220]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0304 	and.w	r3, r3, #4
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0f0      	beq.n	8003e40 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e5e:	f7ff fb81 	bl	8003564 <HAL_GetREVID>
 8003e62:	4603      	mov	r3, r0
 8003e64:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d817      	bhi.n	8003e9c <HAL_RCC_OscConfig+0x1f4>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	2b40      	cmp	r3, #64	@ 0x40
 8003e72:	d108      	bne.n	8003e86 <HAL_RCC_OscConfig+0x1de>
 8003e74:	4b2e      	ldr	r3, [pc, #184]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003e7c:	4a2c      	ldr	r2, [pc, #176]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003e7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e82:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e84:	e07a      	b.n	8003f7c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e86:	4b2a      	ldr	r3, [pc, #168]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	031b      	lsls	r3, r3, #12
 8003e94:	4926      	ldr	r1, [pc, #152]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e9a:	e06f      	b.n	8003f7c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e9c:	4b24      	ldr	r3, [pc, #144]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	061b      	lsls	r3, r3, #24
 8003eaa:	4921      	ldr	r1, [pc, #132]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003eb0:	e064      	b.n	8003f7c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d047      	beq.n	8003f4a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003eba:	4b1d      	ldr	r3, [pc, #116]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f023 0219 	bic.w	r2, r3, #25
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	491a      	ldr	r1, [pc, #104]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ecc:	f7ff fb1a 	bl	8003504 <HAL_GetTick>
 8003ed0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ed4:	f7ff fb16 	bl	8003504 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e332      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ee6:	4b12      	ldr	r3, [pc, #72]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0304 	and.w	r3, r3, #4
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d0f0      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef2:	f7ff fb37 	bl	8003564 <HAL_GetREVID>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d819      	bhi.n	8003f34 <HAL_RCC_OscConfig+0x28c>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	2b40      	cmp	r3, #64	@ 0x40
 8003f06:	d108      	bne.n	8003f1a <HAL_RCC_OscConfig+0x272>
 8003f08:	4b09      	ldr	r3, [pc, #36]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003f10:	4a07      	ldr	r2, [pc, #28]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003f12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f16:	6053      	str	r3, [r2, #4]
 8003f18:	e030      	b.n	8003f7c <HAL_RCC_OscConfig+0x2d4>
 8003f1a:	4b05      	ldr	r3, [pc, #20]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	031b      	lsls	r3, r3, #12
 8003f28:	4901      	ldr	r1, [pc, #4]	@ (8003f30 <HAL_RCC_OscConfig+0x288>)
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	604b      	str	r3, [r1, #4]
 8003f2e:	e025      	b.n	8003f7c <HAL_RCC_OscConfig+0x2d4>
 8003f30:	58024400 	.word	0x58024400
 8003f34:	4b9a      	ldr	r3, [pc, #616]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	691b      	ldr	r3, [r3, #16]
 8003f40:	061b      	lsls	r3, r3, #24
 8003f42:	4997      	ldr	r1, [pc, #604]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	604b      	str	r3, [r1, #4]
 8003f48:	e018      	b.n	8003f7c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f4a:	4b95      	ldr	r3, [pc, #596]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a94      	ldr	r2, [pc, #592]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003f50:	f023 0301 	bic.w	r3, r3, #1
 8003f54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f56:	f7ff fad5 	bl	8003504 <HAL_GetTick>
 8003f5a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f5e:	f7ff fad1 	bl	8003504 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e2ed      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003f70:	4b8b      	ldr	r3, [pc, #556]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1f0      	bne.n	8003f5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0310 	and.w	r3, r3, #16
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 80a9 	beq.w	80040dc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f8a:	4b85      	ldr	r3, [pc, #532]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f92:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003f94:	4b82      	ldr	r3, [pc, #520]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f98:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	d007      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x308>
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	2b18      	cmp	r3, #24
 8003fa4:	d13a      	bne.n	800401c <HAL_RCC_OscConfig+0x374>
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f003 0303 	and.w	r3, r3, #3
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d135      	bne.n	800401c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003fb0:	4b7b      	ldr	r3, [pc, #492]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x320>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	69db      	ldr	r3, [r3, #28]
 8003fc0:	2b80      	cmp	r3, #128	@ 0x80
 8003fc2:	d001      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e2c1      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003fc8:	f7ff facc 	bl	8003564 <HAL_GetREVID>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d817      	bhi.n	8004006 <HAL_RCC_OscConfig+0x35e>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	2b20      	cmp	r3, #32
 8003fdc:	d108      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x348>
 8003fde:	4b70      	ldr	r3, [pc, #448]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003fe6:	4a6e      	ldr	r2, [pc, #440]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003fe8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003fec:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003fee:	e075      	b.n	80040dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ff0:	4b6b      	ldr	r3, [pc, #428]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	069b      	lsls	r3, r3, #26
 8003ffe:	4968      	ldr	r1, [pc, #416]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004000:	4313      	orrs	r3, r2
 8004002:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004004:	e06a      	b.n	80040dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004006:	4b66      	ldr	r3, [pc, #408]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	061b      	lsls	r3, r3, #24
 8004014:	4962      	ldr	r1, [pc, #392]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004016:	4313      	orrs	r3, r2
 8004018:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800401a:	e05f      	b.n	80040dc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	69db      	ldr	r3, [r3, #28]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d042      	beq.n	80040aa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004024:	4b5e      	ldr	r3, [pc, #376]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a5d      	ldr	r2, [pc, #372]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 800402a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800402e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004030:	f7ff fa68 	bl	8003504 <HAL_GetTick>
 8004034:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004038:	f7ff fa64 	bl	8003504 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e280      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800404a:	4b55      	ldr	r3, [pc, #340]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0f0      	beq.n	8004038 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004056:	f7ff fa85 	bl	8003564 <HAL_GetREVID>
 800405a:	4603      	mov	r3, r0
 800405c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004060:	4293      	cmp	r3, r2
 8004062:	d817      	bhi.n	8004094 <HAL_RCC_OscConfig+0x3ec>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a1b      	ldr	r3, [r3, #32]
 8004068:	2b20      	cmp	r3, #32
 800406a:	d108      	bne.n	800407e <HAL_RCC_OscConfig+0x3d6>
 800406c:	4b4c      	ldr	r3, [pc, #304]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004074:	4a4a      	ldr	r2, [pc, #296]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004076:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800407a:	6053      	str	r3, [r2, #4]
 800407c:	e02e      	b.n	80040dc <HAL_RCC_OscConfig+0x434>
 800407e:	4b48      	ldr	r3, [pc, #288]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	069b      	lsls	r3, r3, #26
 800408c:	4944      	ldr	r1, [pc, #272]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 800408e:	4313      	orrs	r3, r2
 8004090:	604b      	str	r3, [r1, #4]
 8004092:	e023      	b.n	80040dc <HAL_RCC_OscConfig+0x434>
 8004094:	4b42      	ldr	r3, [pc, #264]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	061b      	lsls	r3, r3, #24
 80040a2:	493f      	ldr	r1, [pc, #252]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	60cb      	str	r3, [r1, #12]
 80040a8:	e018      	b.n	80040dc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80040aa:	4b3d      	ldr	r3, [pc, #244]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a3c      	ldr	r2, [pc, #240]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 80040b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b6:	f7ff fa25 	bl	8003504 <HAL_GetTick>
 80040ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80040bc:	e008      	b.n	80040d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80040be:	f7ff fa21 	bl	8003504 <HAL_GetTick>
 80040c2:	4602      	mov	r2, r0
 80040c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d901      	bls.n	80040d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80040cc:	2303      	movs	r3, #3
 80040ce:	e23d      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80040d0:	4b33      	ldr	r3, [pc, #204]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1f0      	bne.n	80040be <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0308 	and.w	r3, r3, #8
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d036      	beq.n	8004156 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	695b      	ldr	r3, [r3, #20]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d019      	beq.n	8004124 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040f0:	4b2b      	ldr	r3, [pc, #172]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 80040f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040f4:	4a2a      	ldr	r2, [pc, #168]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 80040f6:	f043 0301 	orr.w	r3, r3, #1
 80040fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040fc:	f7ff fa02 	bl	8003504 <HAL_GetTick>
 8004100:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004102:	e008      	b.n	8004116 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004104:	f7ff f9fe 	bl	8003504 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e21a      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004116:	4b22      	ldr	r3, [pc, #136]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d0f0      	beq.n	8004104 <HAL_RCC_OscConfig+0x45c>
 8004122:	e018      	b.n	8004156 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004124:	4b1e      	ldr	r3, [pc, #120]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004126:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004128:	4a1d      	ldr	r2, [pc, #116]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 800412a:	f023 0301 	bic.w	r3, r3, #1
 800412e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004130:	f7ff f9e8 	bl	8003504 <HAL_GetTick>
 8004134:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004138:	f7ff f9e4 	bl	8003504 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e200      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800414a:	4b15      	ldr	r3, [pc, #84]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 800414c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1f0      	bne.n	8004138 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0320 	and.w	r3, r3, #32
 800415e:	2b00      	cmp	r3, #0
 8004160:	d039      	beq.n	80041d6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d01c      	beq.n	80041a4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800416a:	4b0d      	ldr	r3, [pc, #52]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a0c      	ldr	r2, [pc, #48]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004170:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004174:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004176:	f7ff f9c5 	bl	8003504 <HAL_GetTick>
 800417a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800417c:	e008      	b.n	8004190 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800417e:	f7ff f9c1 	bl	8003504 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e1dd      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004190:	4b03      	ldr	r3, [pc, #12]	@ (80041a0 <HAL_RCC_OscConfig+0x4f8>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d0f0      	beq.n	800417e <HAL_RCC_OscConfig+0x4d6>
 800419c:	e01b      	b.n	80041d6 <HAL_RCC_OscConfig+0x52e>
 800419e:	bf00      	nop
 80041a0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80041a4:	4b9b      	ldr	r3, [pc, #620]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a9a      	ldr	r2, [pc, #616]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80041aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041ae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80041b0:	f7ff f9a8 	bl	8003504 <HAL_GetTick>
 80041b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80041b6:	e008      	b.n	80041ca <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041b8:	f7ff f9a4 	bl	8003504 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e1c0      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80041ca:	4b92      	ldr	r3, [pc, #584]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1f0      	bne.n	80041b8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 8081 	beq.w	80042e6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80041e4:	4b8c      	ldr	r3, [pc, #560]	@ (8004418 <HAL_RCC_OscConfig+0x770>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a8b      	ldr	r2, [pc, #556]	@ (8004418 <HAL_RCC_OscConfig+0x770>)
 80041ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041f0:	f7ff f988 	bl	8003504 <HAL_GetTick>
 80041f4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041f6:	e008      	b.n	800420a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041f8:	f7ff f984 	bl	8003504 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b64      	cmp	r3, #100	@ 0x64
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e1a0      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800420a:	4b83      	ldr	r3, [pc, #524]	@ (8004418 <HAL_RCC_OscConfig+0x770>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0f0      	beq.n	80041f8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d106      	bne.n	800422c <HAL_RCC_OscConfig+0x584>
 800421e:	4b7d      	ldr	r3, [pc, #500]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004222:	4a7c      	ldr	r2, [pc, #496]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004224:	f043 0301 	orr.w	r3, r3, #1
 8004228:	6713      	str	r3, [r2, #112]	@ 0x70
 800422a:	e02d      	b.n	8004288 <HAL_RCC_OscConfig+0x5e0>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d10c      	bne.n	800424e <HAL_RCC_OscConfig+0x5a6>
 8004234:	4b77      	ldr	r3, [pc, #476]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004238:	4a76      	ldr	r2, [pc, #472]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 800423a:	f023 0301 	bic.w	r3, r3, #1
 800423e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004240:	4b74      	ldr	r3, [pc, #464]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004244:	4a73      	ldr	r2, [pc, #460]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004246:	f023 0304 	bic.w	r3, r3, #4
 800424a:	6713      	str	r3, [r2, #112]	@ 0x70
 800424c:	e01c      	b.n	8004288 <HAL_RCC_OscConfig+0x5e0>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	2b05      	cmp	r3, #5
 8004254:	d10c      	bne.n	8004270 <HAL_RCC_OscConfig+0x5c8>
 8004256:	4b6f      	ldr	r3, [pc, #444]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800425a:	4a6e      	ldr	r2, [pc, #440]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 800425c:	f043 0304 	orr.w	r3, r3, #4
 8004260:	6713      	str	r3, [r2, #112]	@ 0x70
 8004262:	4b6c      	ldr	r3, [pc, #432]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004266:	4a6b      	ldr	r2, [pc, #428]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004268:	f043 0301 	orr.w	r3, r3, #1
 800426c:	6713      	str	r3, [r2, #112]	@ 0x70
 800426e:	e00b      	b.n	8004288 <HAL_RCC_OscConfig+0x5e0>
 8004270:	4b68      	ldr	r3, [pc, #416]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004274:	4a67      	ldr	r2, [pc, #412]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004276:	f023 0301 	bic.w	r3, r3, #1
 800427a:	6713      	str	r3, [r2, #112]	@ 0x70
 800427c:	4b65      	ldr	r3, [pc, #404]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 800427e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004280:	4a64      	ldr	r2, [pc, #400]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004282:	f023 0304 	bic.w	r3, r3, #4
 8004286:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d015      	beq.n	80042bc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004290:	f7ff f938 	bl	8003504 <HAL_GetTick>
 8004294:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004296:	e00a      	b.n	80042ae <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004298:	f7ff f934 	bl	8003504 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e14e      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80042ae:	4b59      	ldr	r3, [pc, #356]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80042b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d0ee      	beq.n	8004298 <HAL_RCC_OscConfig+0x5f0>
 80042ba:	e014      	b.n	80042e6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042bc:	f7ff f922 	bl	8003504 <HAL_GetTick>
 80042c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80042c2:	e00a      	b.n	80042da <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042c4:	f7ff f91e 	bl	8003504 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d901      	bls.n	80042da <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e138      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80042da:	4b4e      	ldr	r3, [pc, #312]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80042dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1ee      	bne.n	80042c4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	f000 812d 	beq.w	800454a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80042f0:	4b48      	ldr	r3, [pc, #288]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80042f2:	691b      	ldr	r3, [r3, #16]
 80042f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042f8:	2b18      	cmp	r3, #24
 80042fa:	f000 80bd 	beq.w	8004478 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004302:	2b02      	cmp	r3, #2
 8004304:	f040 809e 	bne.w	8004444 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004308:	4b42      	ldr	r3, [pc, #264]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a41      	ldr	r2, [pc, #260]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 800430e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004314:	f7ff f8f6 	bl	8003504 <HAL_GetTick>
 8004318:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800431a:	e008      	b.n	800432e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800431c:	f7ff f8f2 	bl	8003504 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e10e      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800432e:	4b39      	ldr	r3, [pc, #228]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1f0      	bne.n	800431c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800433a:	4b36      	ldr	r3, [pc, #216]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 800433c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800433e:	4b37      	ldr	r3, [pc, #220]	@ (800441c <HAL_RCC_OscConfig+0x774>)
 8004340:	4013      	ands	r3, r2
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800434a:	0112      	lsls	r2, r2, #4
 800434c:	430a      	orrs	r2, r1
 800434e:	4931      	ldr	r1, [pc, #196]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004350:	4313      	orrs	r3, r2
 8004352:	628b      	str	r3, [r1, #40]	@ 0x28
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004358:	3b01      	subs	r3, #1
 800435a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004362:	3b01      	subs	r3, #1
 8004364:	025b      	lsls	r3, r3, #9
 8004366:	b29b      	uxth	r3, r3
 8004368:	431a      	orrs	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800436e:	3b01      	subs	r3, #1
 8004370:	041b      	lsls	r3, r3, #16
 8004372:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004376:	431a      	orrs	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800437c:	3b01      	subs	r3, #1
 800437e:	061b      	lsls	r3, r3, #24
 8004380:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004384:	4923      	ldr	r1, [pc, #140]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004386:	4313      	orrs	r3, r2
 8004388:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800438a:	4b22      	ldr	r3, [pc, #136]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 800438c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800438e:	4a21      	ldr	r2, [pc, #132]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004390:	f023 0301 	bic.w	r3, r3, #1
 8004394:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004396:	4b1f      	ldr	r3, [pc, #124]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004398:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800439a:	4b21      	ldr	r3, [pc, #132]	@ (8004420 <HAL_RCC_OscConfig+0x778>)
 800439c:	4013      	ands	r3, r2
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80043a2:	00d2      	lsls	r2, r2, #3
 80043a4:	491b      	ldr	r1, [pc, #108]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80043aa:	4b1a      	ldr	r3, [pc, #104]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ae:	f023 020c 	bic.w	r2, r3, #12
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b6:	4917      	ldr	r1, [pc, #92]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80043bc:	4b15      	ldr	r3, [pc, #84]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c0:	f023 0202 	bic.w	r2, r3, #2
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c8:	4912      	ldr	r1, [pc, #72]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80043ce:	4b11      	ldr	r3, [pc, #68]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d2:	4a10      	ldr	r2, [pc, #64]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043da:	4b0e      	ldr	r3, [pc, #56]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043de:	4a0d      	ldr	r2, [pc, #52]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80043e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80043f2:	4b08      	ldr	r3, [pc, #32]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f6:	4a07      	ldr	r2, [pc, #28]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 80043f8:	f043 0301 	orr.w	r3, r3, #1
 80043fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043fe:	4b05      	ldr	r3, [pc, #20]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a04      	ldr	r2, [pc, #16]	@ (8004414 <HAL_RCC_OscConfig+0x76c>)
 8004404:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004408:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440a:	f7ff f87b 	bl	8003504 <HAL_GetTick>
 800440e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004410:	e011      	b.n	8004436 <HAL_RCC_OscConfig+0x78e>
 8004412:	bf00      	nop
 8004414:	58024400 	.word	0x58024400
 8004418:	58024800 	.word	0x58024800
 800441c:	fffffc0c 	.word	0xfffffc0c
 8004420:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004424:	f7ff f86e 	bl	8003504 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	2b02      	cmp	r3, #2
 8004430:	d901      	bls.n	8004436 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e08a      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004436:	4b47      	ldr	r3, [pc, #284]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d0f0      	beq.n	8004424 <HAL_RCC_OscConfig+0x77c>
 8004442:	e082      	b.n	800454a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004444:	4b43      	ldr	r3, [pc, #268]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a42      	ldr	r2, [pc, #264]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 800444a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800444e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004450:	f7ff f858 	bl	8003504 <HAL_GetTick>
 8004454:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004456:	e008      	b.n	800446a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004458:	f7ff f854 	bl	8003504 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	2b02      	cmp	r3, #2
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e070      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800446a:	4b3a      	ldr	r3, [pc, #232]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1f0      	bne.n	8004458 <HAL_RCC_OscConfig+0x7b0>
 8004476:	e068      	b.n	800454a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004478:	4b36      	ldr	r3, [pc, #216]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 800447a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800447c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800447e:	4b35      	ldr	r3, [pc, #212]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 8004480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004482:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004488:	2b01      	cmp	r3, #1
 800448a:	d031      	beq.n	80044f0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	f003 0203 	and.w	r2, r3, #3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004496:	429a      	cmp	r2, r3
 8004498:	d12a      	bne.n	80044f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	091b      	lsrs	r3, r3, #4
 800449e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d122      	bne.n	80044f0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d11a      	bne.n	80044f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	0a5b      	lsrs	r3, r3, #9
 80044be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044c6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d111      	bne.n	80044f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	0c1b      	lsrs	r3, r3, #16
 80044d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80044da:	429a      	cmp	r2, r3
 80044dc:	d108      	bne.n	80044f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	0e1b      	lsrs	r3, r3, #24
 80044e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ea:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d001      	beq.n	80044f4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e02b      	b.n	800454c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80044f4:	4b17      	ldr	r3, [pc, #92]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 80044f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044f8:	08db      	lsrs	r3, r3, #3
 80044fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80044fe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	429a      	cmp	r2, r3
 8004508:	d01f      	beq.n	800454a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800450a:	4b12      	ldr	r3, [pc, #72]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 800450c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450e:	4a11      	ldr	r2, [pc, #68]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 8004510:	f023 0301 	bic.w	r3, r3, #1
 8004514:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004516:	f7fe fff5 	bl	8003504 <HAL_GetTick>
 800451a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800451c:	bf00      	nop
 800451e:	f7fe fff1 	bl	8003504 <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004526:	4293      	cmp	r3, r2
 8004528:	d0f9      	beq.n	800451e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800452a:	4b0a      	ldr	r3, [pc, #40]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 800452c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800452e:	4b0a      	ldr	r3, [pc, #40]	@ (8004558 <HAL_RCC_OscConfig+0x8b0>)
 8004530:	4013      	ands	r3, r2
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004536:	00d2      	lsls	r2, r2, #3
 8004538:	4906      	ldr	r1, [pc, #24]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 800453a:	4313      	orrs	r3, r2
 800453c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800453e:	4b05      	ldr	r3, [pc, #20]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 8004540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004542:	4a04      	ldr	r2, [pc, #16]	@ (8004554 <HAL_RCC_OscConfig+0x8ac>)
 8004544:	f043 0301 	orr.w	r3, r3, #1
 8004548:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3730      	adds	r7, #48	@ 0x30
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	58024400 	.word	0x58024400
 8004558:	ffff0007 	.word	0xffff0007

0800455c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d101      	bne.n	8004570 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e19c      	b.n	80048aa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004570:	4b8a      	ldr	r3, [pc, #552]	@ (800479c <HAL_RCC_ClockConfig+0x240>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 030f 	and.w	r3, r3, #15
 8004578:	683a      	ldr	r2, [r7, #0]
 800457a:	429a      	cmp	r2, r3
 800457c:	d910      	bls.n	80045a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800457e:	4b87      	ldr	r3, [pc, #540]	@ (800479c <HAL_RCC_ClockConfig+0x240>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f023 020f 	bic.w	r2, r3, #15
 8004586:	4985      	ldr	r1, [pc, #532]	@ (800479c <HAL_RCC_ClockConfig+0x240>)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	4313      	orrs	r3, r2
 800458c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800458e:	4b83      	ldr	r3, [pc, #524]	@ (800479c <HAL_RCC_ClockConfig+0x240>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 030f 	and.w	r3, r3, #15
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	429a      	cmp	r2, r3
 800459a:	d001      	beq.n	80045a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e184      	b.n	80048aa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0304 	and.w	r3, r3, #4
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d010      	beq.n	80045ce <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691a      	ldr	r2, [r3, #16]
 80045b0:	4b7b      	ldr	r3, [pc, #492]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80045b2:	699b      	ldr	r3, [r3, #24]
 80045b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d908      	bls.n	80045ce <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80045bc:	4b78      	ldr	r3, [pc, #480]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	4975      	ldr	r1, [pc, #468]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80045ca:	4313      	orrs	r3, r2
 80045cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0308 	and.w	r3, r3, #8
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d010      	beq.n	80045fc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	695a      	ldr	r2, [r3, #20]
 80045de:	4b70      	ldr	r3, [pc, #448]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d908      	bls.n	80045fc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80045ea:	4b6d      	ldr	r3, [pc, #436]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80045ec:	69db      	ldr	r3, [r3, #28]
 80045ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	496a      	ldr	r1, [pc, #424]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0310 	and.w	r3, r3, #16
 8004604:	2b00      	cmp	r3, #0
 8004606:	d010      	beq.n	800462a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	699a      	ldr	r2, [r3, #24]
 800460c:	4b64      	ldr	r3, [pc, #400]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 800460e:	69db      	ldr	r3, [r3, #28]
 8004610:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004614:	429a      	cmp	r2, r3
 8004616:	d908      	bls.n	800462a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004618:	4b61      	ldr	r3, [pc, #388]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 800461a:	69db      	ldr	r3, [r3, #28]
 800461c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	495e      	ldr	r1, [pc, #376]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 8004626:	4313      	orrs	r3, r2
 8004628:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0320 	and.w	r3, r3, #32
 8004632:	2b00      	cmp	r3, #0
 8004634:	d010      	beq.n	8004658 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	69da      	ldr	r2, [r3, #28]
 800463a:	4b59      	ldr	r3, [pc, #356]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 800463c:	6a1b      	ldr	r3, [r3, #32]
 800463e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004642:	429a      	cmp	r2, r3
 8004644:	d908      	bls.n	8004658 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004646:	4b56      	ldr	r3, [pc, #344]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 8004648:	6a1b      	ldr	r3, [r3, #32]
 800464a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	4953      	ldr	r1, [pc, #332]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 8004654:	4313      	orrs	r3, r2
 8004656:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d010      	beq.n	8004686 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68da      	ldr	r2, [r3, #12]
 8004668:	4b4d      	ldr	r3, [pc, #308]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	f003 030f 	and.w	r3, r3, #15
 8004670:	429a      	cmp	r2, r3
 8004672:	d908      	bls.n	8004686 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004674:	4b4a      	ldr	r3, [pc, #296]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	f023 020f 	bic.w	r2, r3, #15
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	4947      	ldr	r1, [pc, #284]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 8004682:	4313      	orrs	r3, r2
 8004684:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d055      	beq.n	800473e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004692:	4b43      	ldr	r3, [pc, #268]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 8004694:	699b      	ldr	r3, [r3, #24]
 8004696:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	4940      	ldr	r1, [pc, #256]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d107      	bne.n	80046bc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046ac:	4b3c      	ldr	r3, [pc, #240]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d121      	bne.n	80046fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e0f6      	b.n	80048aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	2b03      	cmp	r3, #3
 80046c2:	d107      	bne.n	80046d4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80046c4:	4b36      	ldr	r3, [pc, #216]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d115      	bne.n	80046fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e0ea      	b.n	80048aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d107      	bne.n	80046ec <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80046dc:	4b30      	ldr	r3, [pc, #192]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d109      	bne.n	80046fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e0de      	b.n	80048aa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80046ec:	4b2c      	ldr	r3, [pc, #176]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d101      	bne.n	80046fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e0d6      	b.n	80048aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046fc:	4b28      	ldr	r3, [pc, #160]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	f023 0207 	bic.w	r2, r3, #7
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	4925      	ldr	r1, [pc, #148]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 800470a:	4313      	orrs	r3, r2
 800470c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800470e:	f7fe fef9 	bl	8003504 <HAL_GetTick>
 8004712:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004714:	e00a      	b.n	800472c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004716:	f7fe fef5 	bl	8003504 <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004724:	4293      	cmp	r3, r2
 8004726:	d901      	bls.n	800472c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e0be      	b.n	80048aa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800472c:	4b1c      	ldr	r3, [pc, #112]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	00db      	lsls	r3, r3, #3
 800473a:	429a      	cmp	r2, r3
 800473c:	d1eb      	bne.n	8004716 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d010      	beq.n	800476c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	4b14      	ldr	r3, [pc, #80]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	f003 030f 	and.w	r3, r3, #15
 8004756:	429a      	cmp	r2, r3
 8004758:	d208      	bcs.n	800476c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800475a:	4b11      	ldr	r3, [pc, #68]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	f023 020f 	bic.w	r2, r3, #15
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	490e      	ldr	r1, [pc, #56]	@ (80047a0 <HAL_RCC_ClockConfig+0x244>)
 8004768:	4313      	orrs	r3, r2
 800476a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800476c:	4b0b      	ldr	r3, [pc, #44]	@ (800479c <HAL_RCC_ClockConfig+0x240>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 030f 	and.w	r3, r3, #15
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	429a      	cmp	r2, r3
 8004778:	d214      	bcs.n	80047a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800477a:	4b08      	ldr	r3, [pc, #32]	@ (800479c <HAL_RCC_ClockConfig+0x240>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f023 020f 	bic.w	r2, r3, #15
 8004782:	4906      	ldr	r1, [pc, #24]	@ (800479c <HAL_RCC_ClockConfig+0x240>)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	4313      	orrs	r3, r2
 8004788:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800478a:	4b04      	ldr	r3, [pc, #16]	@ (800479c <HAL_RCC_ClockConfig+0x240>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 030f 	and.w	r3, r3, #15
 8004792:	683a      	ldr	r2, [r7, #0]
 8004794:	429a      	cmp	r2, r3
 8004796:	d005      	beq.n	80047a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e086      	b.n	80048aa <HAL_RCC_ClockConfig+0x34e>
 800479c:	52002000 	.word	0x52002000
 80047a0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0304 	and.w	r3, r3, #4
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d010      	beq.n	80047d2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	691a      	ldr	r2, [r3, #16]
 80047b4:	4b3f      	ldr	r3, [pc, #252]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047bc:	429a      	cmp	r2, r3
 80047be:	d208      	bcs.n	80047d2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80047c0:	4b3c      	ldr	r3, [pc, #240]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	4939      	ldr	r1, [pc, #228]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0308 	and.w	r3, r3, #8
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d010      	beq.n	8004800 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	695a      	ldr	r2, [r3, #20]
 80047e2:	4b34      	ldr	r3, [pc, #208]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 80047e4:	69db      	ldr	r3, [r3, #28]
 80047e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d208      	bcs.n	8004800 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80047ee:	4b31      	ldr	r3, [pc, #196]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 80047f0:	69db      	ldr	r3, [r3, #28]
 80047f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	492e      	ldr	r1, [pc, #184]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 80047fc:	4313      	orrs	r3, r2
 80047fe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0310 	and.w	r3, r3, #16
 8004808:	2b00      	cmp	r3, #0
 800480a:	d010      	beq.n	800482e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	699a      	ldr	r2, [r3, #24]
 8004810:	4b28      	ldr	r3, [pc, #160]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004818:	429a      	cmp	r2, r3
 800481a:	d208      	bcs.n	800482e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800481c:	4b25      	ldr	r3, [pc, #148]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 800481e:	69db      	ldr	r3, [r3, #28]
 8004820:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	699b      	ldr	r3, [r3, #24]
 8004828:	4922      	ldr	r1, [pc, #136]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 800482a:	4313      	orrs	r3, r2
 800482c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0320 	and.w	r3, r3, #32
 8004836:	2b00      	cmp	r3, #0
 8004838:	d010      	beq.n	800485c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69da      	ldr	r2, [r3, #28]
 800483e:	4b1d      	ldr	r3, [pc, #116]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004846:	429a      	cmp	r2, r3
 8004848:	d208      	bcs.n	800485c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800484a:	4b1a      	ldr	r3, [pc, #104]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	69db      	ldr	r3, [r3, #28]
 8004856:	4917      	ldr	r1, [pc, #92]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 8004858:	4313      	orrs	r3, r2
 800485a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800485c:	f000 f834 	bl	80048c8 <HAL_RCC_GetSysClockFreq>
 8004860:	4602      	mov	r2, r0
 8004862:	4b14      	ldr	r3, [pc, #80]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	0a1b      	lsrs	r3, r3, #8
 8004868:	f003 030f 	and.w	r3, r3, #15
 800486c:	4912      	ldr	r1, [pc, #72]	@ (80048b8 <HAL_RCC_ClockConfig+0x35c>)
 800486e:	5ccb      	ldrb	r3, [r1, r3]
 8004870:	f003 031f 	and.w	r3, r3, #31
 8004874:	fa22 f303 	lsr.w	r3, r2, r3
 8004878:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800487a:	4b0e      	ldr	r3, [pc, #56]	@ (80048b4 <HAL_RCC_ClockConfig+0x358>)
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	f003 030f 	and.w	r3, r3, #15
 8004882:	4a0d      	ldr	r2, [pc, #52]	@ (80048b8 <HAL_RCC_ClockConfig+0x35c>)
 8004884:	5cd3      	ldrb	r3, [r2, r3]
 8004886:	f003 031f 	and.w	r3, r3, #31
 800488a:	693a      	ldr	r2, [r7, #16]
 800488c:	fa22 f303 	lsr.w	r3, r2, r3
 8004890:	4a0a      	ldr	r2, [pc, #40]	@ (80048bc <HAL_RCC_ClockConfig+0x360>)
 8004892:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004894:	4a0a      	ldr	r2, [pc, #40]	@ (80048c0 <HAL_RCC_ClockConfig+0x364>)
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800489a:	4b0a      	ldr	r3, [pc, #40]	@ (80048c4 <HAL_RCC_ClockConfig+0x368>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4618      	mov	r0, r3
 80048a0:	f7fe fde6 	bl	8003470 <HAL_InitTick>
 80048a4:	4603      	mov	r3, r0
 80048a6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80048a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3718      	adds	r7, #24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	58024400 	.word	0x58024400
 80048b8:	0800fa14 	.word	0x0800fa14
 80048bc:	240000a0 	.word	0x240000a0
 80048c0:	2400009c 	.word	0x2400009c
 80048c4:	240000a4 	.word	0x240000a4

080048c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b089      	sub	sp, #36	@ 0x24
 80048cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048ce:	4bb3      	ldr	r3, [pc, #716]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048d6:	2b18      	cmp	r3, #24
 80048d8:	f200 8155 	bhi.w	8004b86 <HAL_RCC_GetSysClockFreq+0x2be>
 80048dc:	a201      	add	r2, pc, #4	@ (adr r2, 80048e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80048de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e2:	bf00      	nop
 80048e4:	08004949 	.word	0x08004949
 80048e8:	08004b87 	.word	0x08004b87
 80048ec:	08004b87 	.word	0x08004b87
 80048f0:	08004b87 	.word	0x08004b87
 80048f4:	08004b87 	.word	0x08004b87
 80048f8:	08004b87 	.word	0x08004b87
 80048fc:	08004b87 	.word	0x08004b87
 8004900:	08004b87 	.word	0x08004b87
 8004904:	0800496f 	.word	0x0800496f
 8004908:	08004b87 	.word	0x08004b87
 800490c:	08004b87 	.word	0x08004b87
 8004910:	08004b87 	.word	0x08004b87
 8004914:	08004b87 	.word	0x08004b87
 8004918:	08004b87 	.word	0x08004b87
 800491c:	08004b87 	.word	0x08004b87
 8004920:	08004b87 	.word	0x08004b87
 8004924:	08004975 	.word	0x08004975
 8004928:	08004b87 	.word	0x08004b87
 800492c:	08004b87 	.word	0x08004b87
 8004930:	08004b87 	.word	0x08004b87
 8004934:	08004b87 	.word	0x08004b87
 8004938:	08004b87 	.word	0x08004b87
 800493c:	08004b87 	.word	0x08004b87
 8004940:	08004b87 	.word	0x08004b87
 8004944:	0800497b 	.word	0x0800497b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004948:	4b94      	ldr	r3, [pc, #592]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0320 	and.w	r3, r3, #32
 8004950:	2b00      	cmp	r3, #0
 8004952:	d009      	beq.n	8004968 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004954:	4b91      	ldr	r3, [pc, #580]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	08db      	lsrs	r3, r3, #3
 800495a:	f003 0303 	and.w	r3, r3, #3
 800495e:	4a90      	ldr	r2, [pc, #576]	@ (8004ba0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004960:	fa22 f303 	lsr.w	r3, r2, r3
 8004964:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004966:	e111      	b.n	8004b8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004968:	4b8d      	ldr	r3, [pc, #564]	@ (8004ba0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800496a:	61bb      	str	r3, [r7, #24]
      break;
 800496c:	e10e      	b.n	8004b8c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800496e:	4b8d      	ldr	r3, [pc, #564]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004970:	61bb      	str	r3, [r7, #24]
      break;
 8004972:	e10b      	b.n	8004b8c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004974:	4b8c      	ldr	r3, [pc, #560]	@ (8004ba8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004976:	61bb      	str	r3, [r7, #24]
      break;
 8004978:	e108      	b.n	8004b8c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800497a:	4b88      	ldr	r3, [pc, #544]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800497c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497e:	f003 0303 	and.w	r3, r3, #3
 8004982:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004984:	4b85      	ldr	r3, [pc, #532]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004988:	091b      	lsrs	r3, r3, #4
 800498a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800498e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004990:	4b82      	ldr	r3, [pc, #520]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004994:	f003 0301 	and.w	r3, r3, #1
 8004998:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800499a:	4b80      	ldr	r3, [pc, #512]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800499c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800499e:	08db      	lsrs	r3, r3, #3
 80049a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	fb02 f303 	mul.w	r3, r2, r3
 80049aa:	ee07 3a90 	vmov	s15, r3
 80049ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049b2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f000 80e1 	beq.w	8004b80 <HAL_RCC_GetSysClockFreq+0x2b8>
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	f000 8083 	beq.w	8004acc <HAL_RCC_GetSysClockFreq+0x204>
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	f200 80a1 	bhi.w	8004b10 <HAL_RCC_GetSysClockFreq+0x248>
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d003      	beq.n	80049dc <HAL_RCC_GetSysClockFreq+0x114>
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d056      	beq.n	8004a88 <HAL_RCC_GetSysClockFreq+0x1c0>
 80049da:	e099      	b.n	8004b10 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049dc:	4b6f      	ldr	r3, [pc, #444]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0320 	and.w	r3, r3, #32
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d02d      	beq.n	8004a44 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80049e8:	4b6c      	ldr	r3, [pc, #432]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	08db      	lsrs	r3, r3, #3
 80049ee:	f003 0303 	and.w	r3, r3, #3
 80049f2:	4a6b      	ldr	r2, [pc, #428]	@ (8004ba0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80049f4:	fa22 f303 	lsr.w	r3, r2, r3
 80049f8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	ee07 3a90 	vmov	s15, r3
 8004a00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	ee07 3a90 	vmov	s15, r3
 8004a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a12:	4b62      	ldr	r3, [pc, #392]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a1a:	ee07 3a90 	vmov	s15, r3
 8004a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a22:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a26:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004bac <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a3e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004a42:	e087      	b.n	8004b54 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	ee07 3a90 	vmov	s15, r3
 8004a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a4e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004bb0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a56:	4b51      	ldr	r3, [pc, #324]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a5e:	ee07 3a90 	vmov	s15, r3
 8004a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a66:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a6a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004bac <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004a86:	e065      	b.n	8004b54 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	ee07 3a90 	vmov	s15, r3
 8004a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a92:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004bb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a9a:	4b40      	ldr	r3, [pc, #256]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aa2:	ee07 3a90 	vmov	s15, r3
 8004aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8004aae:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004bac <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004aca:	e043      	b.n	8004b54 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	ee07 3a90 	vmov	s15, r3
 8004ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004bb8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ade:	4b2f      	ldr	r3, [pc, #188]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae6:	ee07 3a90 	vmov	s15, r3
 8004aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aee:	ed97 6a02 	vldr	s12, [r7, #8]
 8004af2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004bac <HAL_RCC_GetSysClockFreq+0x2e4>
 8004af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b0e:	e021      	b.n	8004b54 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	ee07 3a90 	vmov	s15, r3
 8004b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b1a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004bb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004b1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b22:	4b1e      	ldr	r3, [pc, #120]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b2a:	ee07 3a90 	vmov	s15, r3
 8004b2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b32:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b36:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004bac <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b52:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004b54:	4b11      	ldr	r3, [pc, #68]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b58:	0a5b      	lsrs	r3, r3, #9
 8004b5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b5e:	3301      	adds	r3, #1
 8004b60:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	ee07 3a90 	vmov	s15, r3
 8004b68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b78:	ee17 3a90 	vmov	r3, s15
 8004b7c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004b7e:	e005      	b.n	8004b8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	61bb      	str	r3, [r7, #24]
      break;
 8004b84:	e002      	b.n	8004b8c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004b86:	4b07      	ldr	r3, [pc, #28]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004b88:	61bb      	str	r3, [r7, #24]
      break;
 8004b8a:	bf00      	nop
  }

  return sysclockfreq;
 8004b8c:	69bb      	ldr	r3, [r7, #24]
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3724      	adds	r7, #36	@ 0x24
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	58024400 	.word	0x58024400
 8004ba0:	03d09000 	.word	0x03d09000
 8004ba4:	003d0900 	.word	0x003d0900
 8004ba8:	017d7840 	.word	0x017d7840
 8004bac:	46000000 	.word	0x46000000
 8004bb0:	4c742400 	.word	0x4c742400
 8004bb4:	4a742400 	.word	0x4a742400
 8004bb8:	4bbebc20 	.word	0x4bbebc20

08004bbc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bc0:	b0ca      	sub	sp, #296	@ 0x128
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004bc8:	2300      	movs	r3, #0
 8004bca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bce:	2300      	movs	r3, #0
 8004bd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bdc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004be0:	2500      	movs	r5, #0
 8004be2:	ea54 0305 	orrs.w	r3, r4, r5
 8004be6:	d049      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bf2:	d02f      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004bf4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bf8:	d828      	bhi.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004bfa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bfe:	d01a      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004c00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c04:	d822      	bhi.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004c0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c0e:	d007      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004c10:	e01c      	b.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c12:	4bb8      	ldr	r3, [pc, #736]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c16:	4ab7      	ldr	r2, [pc, #732]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004c1e:	e01a      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c24:	3308      	adds	r3, #8
 8004c26:	2102      	movs	r1, #2
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f001 f9d1 	bl	8005fd0 <RCCEx_PLL2_Config>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004c34:	e00f      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c3a:	3328      	adds	r3, #40	@ 0x28
 8004c3c:	2102      	movs	r1, #2
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f001 fa78 	bl	8006134 <RCCEx_PLL3_Config>
 8004c44:	4603      	mov	r3, r0
 8004c46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004c4a:	e004      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c52:	e000      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10a      	bne.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004c5e:	4ba5      	ldr	r3, [pc, #660]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c62:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c6c:	4aa1      	ldr	r2, [pc, #644]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c6e:	430b      	orrs	r3, r1
 8004c70:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c72:	e003      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c84:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004c88:	f04f 0900 	mov.w	r9, #0
 8004c8c:	ea58 0309 	orrs.w	r3, r8, r9
 8004c90:	d047      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	d82a      	bhi.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca2:	bf00      	nop
 8004ca4:	08004cb9 	.word	0x08004cb9
 8004ca8:	08004cc7 	.word	0x08004cc7
 8004cac:	08004cdd 	.word	0x08004cdd
 8004cb0:	08004cfb 	.word	0x08004cfb
 8004cb4:	08004cfb 	.word	0x08004cfb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cb8:	4b8e      	ldr	r3, [pc, #568]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cbc:	4a8d      	ldr	r2, [pc, #564]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cc4:	e01a      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cca:	3308      	adds	r3, #8
 8004ccc:	2100      	movs	r1, #0
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f001 f97e 	bl	8005fd0 <RCCEx_PLL2_Config>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cda:	e00f      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce0:	3328      	adds	r3, #40	@ 0x28
 8004ce2:	2100      	movs	r1, #0
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f001 fa25 	bl	8006134 <RCCEx_PLL3_Config>
 8004cea:	4603      	mov	r3, r0
 8004cec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cf0:	e004      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cf8:	e000      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004cfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d10a      	bne.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d04:	4b7b      	ldr	r3, [pc, #492]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d08:	f023 0107 	bic.w	r1, r3, #7
 8004d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d12:	4a78      	ldr	r2, [pc, #480]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d14:	430b      	orrs	r3, r1
 8004d16:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d18:	e003      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004d2e:	f04f 0b00 	mov.w	fp, #0
 8004d32:	ea5a 030b 	orrs.w	r3, sl, fp
 8004d36:	d04c      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d42:	d030      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d48:	d829      	bhi.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004d4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d4c:	d02d      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004d4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d50:	d825      	bhi.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004d52:	2b80      	cmp	r3, #128	@ 0x80
 8004d54:	d018      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004d56:	2b80      	cmp	r3, #128	@ 0x80
 8004d58:	d821      	bhi.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d002      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004d5e:	2b40      	cmp	r3, #64	@ 0x40
 8004d60:	d007      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004d62:	e01c      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d64:	4b63      	ldr	r3, [pc, #396]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d68:	4a62      	ldr	r2, [pc, #392]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004d70:	e01c      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d76:	3308      	adds	r3, #8
 8004d78:	2100      	movs	r1, #0
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f001 f928 	bl	8005fd0 <RCCEx_PLL2_Config>
 8004d80:	4603      	mov	r3, r0
 8004d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004d86:	e011      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d8c:	3328      	adds	r3, #40	@ 0x28
 8004d8e:	2100      	movs	r1, #0
 8004d90:	4618      	mov	r0, r3
 8004d92:	f001 f9cf 	bl	8006134 <RCCEx_PLL3_Config>
 8004d96:	4603      	mov	r3, r0
 8004d98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004d9c:	e006      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004da4:	e002      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004da6:	bf00      	nop
 8004da8:	e000      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004daa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d10a      	bne.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004db4:	4b4f      	ldr	r3, [pc, #316]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004db8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dc2:	4a4c      	ldr	r2, [pc, #304]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dc4:	430b      	orrs	r3, r1
 8004dc6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004dc8:	e003      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dda:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004dde:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004de2:	2300      	movs	r3, #0
 8004de4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004de8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004dec:	460b      	mov	r3, r1
 8004dee:	4313      	orrs	r3, r2
 8004df0:	d053      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004dfa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004dfe:	d035      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004e00:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e04:	d82e      	bhi.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004e06:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004e0a:	d031      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004e0c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004e10:	d828      	bhi.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004e12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e16:	d01a      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004e18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e1c:	d822      	bhi.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d003      	beq.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004e22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e26:	d007      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004e28:	e01c      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e2a:	4b32      	ldr	r3, [pc, #200]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e2e:	4a31      	ldr	r2, [pc, #196]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e36:	e01c      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3c:	3308      	adds	r3, #8
 8004e3e:	2100      	movs	r1, #0
 8004e40:	4618      	mov	r0, r3
 8004e42:	f001 f8c5 	bl	8005fd0 <RCCEx_PLL2_Config>
 8004e46:	4603      	mov	r3, r0
 8004e48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004e4c:	e011      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e52:	3328      	adds	r3, #40	@ 0x28
 8004e54:	2100      	movs	r1, #0
 8004e56:	4618      	mov	r0, r3
 8004e58:	f001 f96c 	bl	8006134 <RCCEx_PLL3_Config>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e62:	e006      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e6a:	e002      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004e6c:	bf00      	nop
 8004e6e:	e000      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004e70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10b      	bne.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e7e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e86:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004e8a:	4a1a      	ldr	r2, [pc, #104]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e8c:	430b      	orrs	r3, r1
 8004e8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e90:	e003      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004ea6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004eaa:	2300      	movs	r3, #0
 8004eac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004eb0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	d056      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ebe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004ec2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ec6:	d038      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004ec8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ecc:	d831      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004ece:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ed2:	d034      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004ed4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ed8:	d82b      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004eda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ede:	d01d      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004ee0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ee4:	d825      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d006      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004eea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004eee:	d00a      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004ef0:	e01f      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004ef2:	bf00      	nop
 8004ef4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ef8:	4ba2      	ldr	r3, [pc, #648]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004efc:	4aa1      	ldr	r2, [pc, #644]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004efe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f04:	e01c      	b.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f0a:	3308      	adds	r3, #8
 8004f0c:	2100      	movs	r1, #0
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f001 f85e 	bl	8005fd0 <RCCEx_PLL2_Config>
 8004f14:	4603      	mov	r3, r0
 8004f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004f1a:	e011      	b.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f20:	3328      	adds	r3, #40	@ 0x28
 8004f22:	2100      	movs	r1, #0
 8004f24:	4618      	mov	r0, r3
 8004f26:	f001 f905 	bl	8006134 <RCCEx_PLL3_Config>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f30:	e006      	b.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f38:	e002      	b.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004f3a:	bf00      	nop
 8004f3c:	e000      	b.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004f3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d10b      	bne.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004f48:	4b8e      	ldr	r3, [pc, #568]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f4c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f54:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004f58:	4a8a      	ldr	r2, [pc, #552]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f5a:	430b      	orrs	r3, r1
 8004f5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f5e:	e003      	b.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f70:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004f74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004f78:	2300      	movs	r3, #0
 8004f7a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004f7e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004f82:	460b      	mov	r3, r1
 8004f84:	4313      	orrs	r3, r2
 8004f86:	d03a      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f8e:	2b30      	cmp	r3, #48	@ 0x30
 8004f90:	d01f      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004f92:	2b30      	cmp	r3, #48	@ 0x30
 8004f94:	d819      	bhi.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004f96:	2b20      	cmp	r3, #32
 8004f98:	d00c      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004f9a:	2b20      	cmp	r3, #32
 8004f9c:	d815      	bhi.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d019      	beq.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004fa2:	2b10      	cmp	r3, #16
 8004fa4:	d111      	bne.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fa6:	4b77      	ldr	r3, [pc, #476]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004faa:	4a76      	ldr	r2, [pc, #472]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004fb2:	e011      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb8:	3308      	adds	r3, #8
 8004fba:	2102      	movs	r1, #2
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f001 f807 	bl	8005fd0 <RCCEx_PLL2_Config>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004fc8:	e006      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fd0:	e002      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004fd2:	bf00      	nop
 8004fd4:	e000      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004fd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10a      	bne.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004fe0:	4b68      	ldr	r3, [pc, #416]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fe4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fee:	4a65      	ldr	r2, [pc, #404]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ff0:	430b      	orrs	r3, r1
 8004ff2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ff4:	e003      	b.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ffa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005006:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800500a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800500e:	2300      	movs	r3, #0
 8005010:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005014:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005018:	460b      	mov	r3, r1
 800501a:	4313      	orrs	r3, r2
 800501c:	d051      	beq.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800501e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005024:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005028:	d035      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800502a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800502e:	d82e      	bhi.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005030:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005034:	d031      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005036:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800503a:	d828      	bhi.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800503c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005040:	d01a      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005042:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005046:	d822      	bhi.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005048:	2b00      	cmp	r3, #0
 800504a:	d003      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800504c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005050:	d007      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005052:	e01c      	b.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005054:	4b4b      	ldr	r3, [pc, #300]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005058:	4a4a      	ldr	r2, [pc, #296]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800505a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800505e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005060:	e01c      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005066:	3308      	adds	r3, #8
 8005068:	2100      	movs	r1, #0
 800506a:	4618      	mov	r0, r3
 800506c:	f000 ffb0 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005070:	4603      	mov	r3, r0
 8005072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005076:	e011      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800507c:	3328      	adds	r3, #40	@ 0x28
 800507e:	2100      	movs	r1, #0
 8005080:	4618      	mov	r0, r3
 8005082:	f001 f857 	bl	8006134 <RCCEx_PLL3_Config>
 8005086:	4603      	mov	r3, r0
 8005088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800508c:	e006      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005094:	e002      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005096:	bf00      	nop
 8005098:	e000      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800509a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800509c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d10a      	bne.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80050a4:	4b37      	ldr	r3, [pc, #220]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050a8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80050ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b2:	4a34      	ldr	r2, [pc, #208]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050b4:	430b      	orrs	r3, r1
 80050b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80050b8:	e003      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80050c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ca:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80050ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80050d2:	2300      	movs	r3, #0
 80050d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80050d8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80050dc:	460b      	mov	r3, r1
 80050de:	4313      	orrs	r3, r2
 80050e0:	d056      	beq.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80050e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050ec:	d033      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80050ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050f2:	d82c      	bhi.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80050f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050f8:	d02f      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80050fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050fe:	d826      	bhi.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005100:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005104:	d02b      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005106:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800510a:	d820      	bhi.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800510c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005110:	d012      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005112:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005116:	d81a      	bhi.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005118:	2b00      	cmp	r3, #0
 800511a:	d022      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800511c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005120:	d115      	bne.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005126:	3308      	adds	r3, #8
 8005128:	2101      	movs	r1, #1
 800512a:	4618      	mov	r0, r3
 800512c:	f000 ff50 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005130:	4603      	mov	r3, r0
 8005132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005136:	e015      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513c:	3328      	adds	r3, #40	@ 0x28
 800513e:	2101      	movs	r1, #1
 8005140:	4618      	mov	r0, r3
 8005142:	f000 fff7 	bl	8006134 <RCCEx_PLL3_Config>
 8005146:	4603      	mov	r3, r0
 8005148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800514c:	e00a      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005154:	e006      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005156:	bf00      	nop
 8005158:	e004      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800515a:	bf00      	nop
 800515c:	e002      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800515e:	bf00      	nop
 8005160:	e000      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005162:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005164:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10d      	bne.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800516c:	4b05      	ldr	r3, [pc, #20]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800516e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005170:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005178:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800517a:	4a02      	ldr	r2, [pc, #8]	@ (8005184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800517c:	430b      	orrs	r3, r1
 800517e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005180:	e006      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005182:	bf00      	nop
 8005184:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005188:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800518c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005198:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800519c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80051a0:	2300      	movs	r3, #0
 80051a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80051a6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80051aa:	460b      	mov	r3, r1
 80051ac:	4313      	orrs	r3, r2
 80051ae:	d055      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80051b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051bc:	d033      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80051be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051c2:	d82c      	bhi.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051c8:	d02f      	beq.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80051ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051ce:	d826      	bhi.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051d4:	d02b      	beq.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80051d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051da:	d820      	bhi.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051e0:	d012      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80051e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051e6:	d81a      	bhi.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d022      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80051ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051f0:	d115      	bne.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f6:	3308      	adds	r3, #8
 80051f8:	2101      	movs	r1, #1
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 fee8 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005200:	4603      	mov	r3, r0
 8005202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005206:	e015      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520c:	3328      	adds	r3, #40	@ 0x28
 800520e:	2101      	movs	r1, #1
 8005210:	4618      	mov	r0, r3
 8005212:	f000 ff8f 	bl	8006134 <RCCEx_PLL3_Config>
 8005216:	4603      	mov	r3, r0
 8005218:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800521c:	e00a      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005224:	e006      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005226:	bf00      	nop
 8005228:	e004      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800522a:	bf00      	nop
 800522c:	e002      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800522e:	bf00      	nop
 8005230:	e000      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005232:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005234:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10b      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800523c:	4ba3      	ldr	r3, [pc, #652]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800523e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005240:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005248:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800524c:	4a9f      	ldr	r2, [pc, #636]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800524e:	430b      	orrs	r3, r1
 8005250:	6593      	str	r3, [r2, #88]	@ 0x58
 8005252:	e003      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005254:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005258:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800525c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005264:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005268:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800526c:	2300      	movs	r3, #0
 800526e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005272:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005276:	460b      	mov	r3, r1
 8005278:	4313      	orrs	r3, r2
 800527a:	d037      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800527c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005286:	d00e      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005288:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800528c:	d816      	bhi.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x700>
 800528e:	2b00      	cmp	r3, #0
 8005290:	d018      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005292:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005296:	d111      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005298:	4b8c      	ldr	r3, [pc, #560]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800529a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529c:	4a8b      	ldr	r2, [pc, #556]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800529e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80052a4:	e00f      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80052a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052aa:	3308      	adds	r3, #8
 80052ac:	2101      	movs	r1, #1
 80052ae:	4618      	mov	r0, r3
 80052b0:	f000 fe8e 	bl	8005fd0 <RCCEx_PLL2_Config>
 80052b4:	4603      	mov	r3, r0
 80052b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80052ba:	e004      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052c2:	e000      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80052c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d10a      	bne.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80052ce:	4b7f      	ldr	r3, [pc, #508]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052d2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80052d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052dc:	4a7b      	ldr	r2, [pc, #492]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052de:	430b      	orrs	r3, r1
 80052e0:	6513      	str	r3, [r2, #80]	@ 0x50
 80052e2:	e003      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80052ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80052f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052fc:	2300      	movs	r3, #0
 80052fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005302:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005306:	460b      	mov	r3, r1
 8005308:	4313      	orrs	r3, r2
 800530a:	d039      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800530c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005310:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005312:	2b03      	cmp	r3, #3
 8005314:	d81c      	bhi.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005316:	a201      	add	r2, pc, #4	@ (adr r2, 800531c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800531c:	08005359 	.word	0x08005359
 8005320:	0800532d 	.word	0x0800532d
 8005324:	0800533b 	.word	0x0800533b
 8005328:	08005359 	.word	0x08005359
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800532c:	4b67      	ldr	r3, [pc, #412]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800532e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005330:	4a66      	ldr	r2, [pc, #408]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005336:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005338:	e00f      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800533a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800533e:	3308      	adds	r3, #8
 8005340:	2102      	movs	r1, #2
 8005342:	4618      	mov	r0, r3
 8005344:	f000 fe44 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005348:	4603      	mov	r3, r0
 800534a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800534e:	e004      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005356:	e000      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800535a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800535e:	2b00      	cmp	r3, #0
 8005360:	d10a      	bne.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005362:	4b5a      	ldr	r3, [pc, #360]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005366:	f023 0103 	bic.w	r1, r3, #3
 800536a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005370:	4a56      	ldr	r2, [pc, #344]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005372:	430b      	orrs	r3, r1
 8005374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005376:	e003      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005378:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800537c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005388:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800538c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005390:	2300      	movs	r3, #0
 8005392:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005396:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800539a:	460b      	mov	r3, r1
 800539c:	4313      	orrs	r3, r2
 800539e:	f000 809f 	beq.w	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053a2:	4b4b      	ldr	r3, [pc, #300]	@ (80054d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a4a      	ldr	r2, [pc, #296]	@ (80054d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80053a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053ae:	f7fe f8a9 	bl	8003504 <HAL_GetTick>
 80053b2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053b6:	e00b      	b.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053b8:	f7fe f8a4 	bl	8003504 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	2b64      	cmp	r3, #100	@ 0x64
 80053c6:	d903      	bls.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053ce:	e005      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053d0:	4b3f      	ldr	r3, [pc, #252]	@ (80054d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d0ed      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80053dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d179      	bne.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80053e4:	4b39      	ldr	r3, [pc, #228]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80053e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80053f0:	4053      	eors	r3, r2
 80053f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d015      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053fa:	4b34      	ldr	r3, [pc, #208]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005402:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005406:	4b31      	ldr	r3, [pc, #196]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800540a:	4a30      	ldr	r2, [pc, #192]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800540c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005410:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005412:	4b2e      	ldr	r3, [pc, #184]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005416:	4a2d      	ldr	r2, [pc, #180]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005418:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800541c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800541e:	4a2b      	ldr	r2, [pc, #172]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005420:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005424:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800542e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005432:	d118      	bne.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005434:	f7fe f866 	bl	8003504 <HAL_GetTick>
 8005438:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800543c:	e00d      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800543e:	f7fe f861 	bl	8003504 <HAL_GetTick>
 8005442:	4602      	mov	r2, r0
 8005444:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005448:	1ad2      	subs	r2, r2, r3
 800544a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800544e:	429a      	cmp	r2, r3
 8005450:	d903      	bls.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005458:	e005      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800545a:	4b1c      	ldr	r3, [pc, #112]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800545c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b00      	cmp	r3, #0
 8005464:	d0eb      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800546a:	2b00      	cmp	r3, #0
 800546c:	d129      	bne.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800546e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005472:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005476:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800547a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800547e:	d10e      	bne.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005480:	4b12      	ldr	r3, [pc, #72]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005490:	091a      	lsrs	r2, r3, #4
 8005492:	4b10      	ldr	r3, [pc, #64]	@ (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005494:	4013      	ands	r3, r2
 8005496:	4a0d      	ldr	r2, [pc, #52]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005498:	430b      	orrs	r3, r1
 800549a:	6113      	str	r3, [r2, #16]
 800549c:	e005      	b.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800549e:	4b0b      	ldr	r3, [pc, #44]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	4a0a      	ldr	r2, [pc, #40]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80054a8:	6113      	str	r3, [r2, #16]
 80054aa:	4b08      	ldr	r3, [pc, #32]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054ac:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80054ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80054b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054ba:	4a04      	ldr	r2, [pc, #16]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054bc:	430b      	orrs	r3, r1
 80054be:	6713      	str	r3, [r2, #112]	@ 0x70
 80054c0:	e00e      	b.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80054c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80054ca:	e009      	b.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80054cc:	58024400 	.word	0x58024400
 80054d0:	58024800 	.word	0x58024800
 80054d4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80054e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e8:	f002 0301 	and.w	r3, r2, #1
 80054ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054f0:	2300      	movs	r3, #0
 80054f2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80054f6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80054fa:	460b      	mov	r3, r1
 80054fc:	4313      	orrs	r3, r2
 80054fe:	f000 8089 	beq.w	8005614 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005506:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005508:	2b28      	cmp	r3, #40	@ 0x28
 800550a:	d86b      	bhi.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800550c:	a201      	add	r2, pc, #4	@ (adr r2, 8005514 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800550e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005512:	bf00      	nop
 8005514:	080055ed 	.word	0x080055ed
 8005518:	080055e5 	.word	0x080055e5
 800551c:	080055e5 	.word	0x080055e5
 8005520:	080055e5 	.word	0x080055e5
 8005524:	080055e5 	.word	0x080055e5
 8005528:	080055e5 	.word	0x080055e5
 800552c:	080055e5 	.word	0x080055e5
 8005530:	080055e5 	.word	0x080055e5
 8005534:	080055b9 	.word	0x080055b9
 8005538:	080055e5 	.word	0x080055e5
 800553c:	080055e5 	.word	0x080055e5
 8005540:	080055e5 	.word	0x080055e5
 8005544:	080055e5 	.word	0x080055e5
 8005548:	080055e5 	.word	0x080055e5
 800554c:	080055e5 	.word	0x080055e5
 8005550:	080055e5 	.word	0x080055e5
 8005554:	080055cf 	.word	0x080055cf
 8005558:	080055e5 	.word	0x080055e5
 800555c:	080055e5 	.word	0x080055e5
 8005560:	080055e5 	.word	0x080055e5
 8005564:	080055e5 	.word	0x080055e5
 8005568:	080055e5 	.word	0x080055e5
 800556c:	080055e5 	.word	0x080055e5
 8005570:	080055e5 	.word	0x080055e5
 8005574:	080055ed 	.word	0x080055ed
 8005578:	080055e5 	.word	0x080055e5
 800557c:	080055e5 	.word	0x080055e5
 8005580:	080055e5 	.word	0x080055e5
 8005584:	080055e5 	.word	0x080055e5
 8005588:	080055e5 	.word	0x080055e5
 800558c:	080055e5 	.word	0x080055e5
 8005590:	080055e5 	.word	0x080055e5
 8005594:	080055ed 	.word	0x080055ed
 8005598:	080055e5 	.word	0x080055e5
 800559c:	080055e5 	.word	0x080055e5
 80055a0:	080055e5 	.word	0x080055e5
 80055a4:	080055e5 	.word	0x080055e5
 80055a8:	080055e5 	.word	0x080055e5
 80055ac:	080055e5 	.word	0x080055e5
 80055b0:	080055e5 	.word	0x080055e5
 80055b4:	080055ed 	.word	0x080055ed
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055bc:	3308      	adds	r3, #8
 80055be:	2101      	movs	r1, #1
 80055c0:	4618      	mov	r0, r3
 80055c2:	f000 fd05 	bl	8005fd0 <RCCEx_PLL2_Config>
 80055c6:	4603      	mov	r3, r0
 80055c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80055cc:	e00f      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d2:	3328      	adds	r3, #40	@ 0x28
 80055d4:	2101      	movs	r1, #1
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 fdac 	bl	8006134 <RCCEx_PLL3_Config>
 80055dc:	4603      	mov	r3, r0
 80055de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80055e2:	e004      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055ea:	e000      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80055ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10a      	bne.n	800560c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80055f6:	4bbf      	ldr	r3, [pc, #764]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055fa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80055fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005602:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005604:	4abb      	ldr	r2, [pc, #748]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005606:	430b      	orrs	r3, r1
 8005608:	6553      	str	r3, [r2, #84]	@ 0x54
 800560a:	e003      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800560c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005610:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561c:	f002 0302 	and.w	r3, r2, #2
 8005620:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005624:	2300      	movs	r3, #0
 8005626:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800562a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800562e:	460b      	mov	r3, r1
 8005630:	4313      	orrs	r3, r2
 8005632:	d041      	beq.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005638:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800563a:	2b05      	cmp	r3, #5
 800563c:	d824      	bhi.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800563e:	a201      	add	r2, pc, #4	@ (adr r2, 8005644 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005644:	08005691 	.word	0x08005691
 8005648:	0800565d 	.word	0x0800565d
 800564c:	08005673 	.word	0x08005673
 8005650:	08005691 	.word	0x08005691
 8005654:	08005691 	.word	0x08005691
 8005658:	08005691 	.word	0x08005691
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800565c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005660:	3308      	adds	r3, #8
 8005662:	2101      	movs	r1, #1
 8005664:	4618      	mov	r0, r3
 8005666:	f000 fcb3 	bl	8005fd0 <RCCEx_PLL2_Config>
 800566a:	4603      	mov	r3, r0
 800566c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005670:	e00f      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005676:	3328      	adds	r3, #40	@ 0x28
 8005678:	2101      	movs	r1, #1
 800567a:	4618      	mov	r0, r3
 800567c:	f000 fd5a 	bl	8006134 <RCCEx_PLL3_Config>
 8005680:	4603      	mov	r3, r0
 8005682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005686:	e004      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800568e:	e000      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005690:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005692:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005696:	2b00      	cmp	r3, #0
 8005698:	d10a      	bne.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800569a:	4b96      	ldr	r3, [pc, #600]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800569c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800569e:	f023 0107 	bic.w	r1, r3, #7
 80056a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056a8:	4a92      	ldr	r2, [pc, #584]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056aa:	430b      	orrs	r3, r1
 80056ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80056ae:	e003      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c0:	f002 0304 	and.w	r3, r2, #4
 80056c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056c8:	2300      	movs	r3, #0
 80056ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056ce:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80056d2:	460b      	mov	r3, r1
 80056d4:	4313      	orrs	r3, r2
 80056d6:	d044      	beq.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80056d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80056e0:	2b05      	cmp	r3, #5
 80056e2:	d825      	bhi.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80056e4:	a201      	add	r2, pc, #4	@ (adr r2, 80056ec <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80056e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ea:	bf00      	nop
 80056ec:	08005739 	.word	0x08005739
 80056f0:	08005705 	.word	0x08005705
 80056f4:	0800571b 	.word	0x0800571b
 80056f8:	08005739 	.word	0x08005739
 80056fc:	08005739 	.word	0x08005739
 8005700:	08005739 	.word	0x08005739
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005708:	3308      	adds	r3, #8
 800570a:	2101      	movs	r1, #1
 800570c:	4618      	mov	r0, r3
 800570e:	f000 fc5f 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005712:	4603      	mov	r3, r0
 8005714:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005718:	e00f      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800571a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800571e:	3328      	adds	r3, #40	@ 0x28
 8005720:	2101      	movs	r1, #1
 8005722:	4618      	mov	r0, r3
 8005724:	f000 fd06 	bl	8006134 <RCCEx_PLL3_Config>
 8005728:	4603      	mov	r3, r0
 800572a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800572e:	e004      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005736:	e000      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800573a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10b      	bne.n	800575a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005742:	4b6c      	ldr	r3, [pc, #432]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005746:	f023 0107 	bic.w	r1, r3, #7
 800574a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800574e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005752:	4a68      	ldr	r2, [pc, #416]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005754:	430b      	orrs	r3, r1
 8005756:	6593      	str	r3, [r2, #88]	@ 0x58
 8005758:	e003      	b.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800575a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800575e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576a:	f002 0320 	and.w	r3, r2, #32
 800576e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005772:	2300      	movs	r3, #0
 8005774:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005778:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800577c:	460b      	mov	r3, r1
 800577e:	4313      	orrs	r3, r2
 8005780:	d055      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800578a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800578e:	d033      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005790:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005794:	d82c      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005796:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800579a:	d02f      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800579c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057a0:	d826      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80057a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057a6:	d02b      	beq.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80057a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057ac:	d820      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80057ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057b2:	d012      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80057b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057b8:	d81a      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d022      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80057be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057c2:	d115      	bne.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057c8:	3308      	adds	r3, #8
 80057ca:	2100      	movs	r1, #0
 80057cc:	4618      	mov	r0, r3
 80057ce:	f000 fbff 	bl	8005fd0 <RCCEx_PLL2_Config>
 80057d2:	4603      	mov	r3, r0
 80057d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80057d8:	e015      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057de:	3328      	adds	r3, #40	@ 0x28
 80057e0:	2102      	movs	r1, #2
 80057e2:	4618      	mov	r0, r3
 80057e4:	f000 fca6 	bl	8006134 <RCCEx_PLL3_Config>
 80057e8:	4603      	mov	r3, r0
 80057ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80057ee:	e00a      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057f6:	e006      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80057f8:	bf00      	nop
 80057fa:	e004      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80057fc:	bf00      	nop
 80057fe:	e002      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005800:	bf00      	nop
 8005802:	e000      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005804:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005806:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800580a:	2b00      	cmp	r3, #0
 800580c:	d10b      	bne.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800580e:	4b39      	ldr	r3, [pc, #228]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005812:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800581a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800581e:	4a35      	ldr	r2, [pc, #212]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005820:	430b      	orrs	r3, r1
 8005822:	6553      	str	r3, [r2, #84]	@ 0x54
 8005824:	e003      	b.n	800582e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800582a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800582e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800583a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800583e:	2300      	movs	r3, #0
 8005840:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005844:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005848:	460b      	mov	r3, r1
 800584a:	4313      	orrs	r3, r2
 800584c:	d058      	beq.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800584e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005852:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005856:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800585a:	d033      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800585c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005860:	d82c      	bhi.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005866:	d02f      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800586c:	d826      	bhi.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800586e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005872:	d02b      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005874:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005878:	d820      	bhi.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800587a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800587e:	d012      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005880:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005884:	d81a      	bhi.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005886:	2b00      	cmp	r3, #0
 8005888:	d022      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800588a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800588e:	d115      	bne.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005894:	3308      	adds	r3, #8
 8005896:	2100      	movs	r1, #0
 8005898:	4618      	mov	r0, r3
 800589a:	f000 fb99 	bl	8005fd0 <RCCEx_PLL2_Config>
 800589e:	4603      	mov	r3, r0
 80058a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80058a4:	e015      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80058a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058aa:	3328      	adds	r3, #40	@ 0x28
 80058ac:	2102      	movs	r1, #2
 80058ae:	4618      	mov	r0, r3
 80058b0:	f000 fc40 	bl	8006134 <RCCEx_PLL3_Config>
 80058b4:	4603      	mov	r3, r0
 80058b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80058ba:	e00a      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058c2:	e006      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058c4:	bf00      	nop
 80058c6:	e004      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058c8:	bf00      	nop
 80058ca:	e002      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058cc:	bf00      	nop
 80058ce:	e000      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10e      	bne.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80058da:	4b06      	ldr	r3, [pc, #24]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058de:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80058e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058ea:	4a02      	ldr	r2, [pc, #8]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058ec:	430b      	orrs	r3, r1
 80058ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80058f0:	e006      	b.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80058f2:	bf00      	nop
 80058f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005908:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800590c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005910:	2300      	movs	r3, #0
 8005912:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005916:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800591a:	460b      	mov	r3, r1
 800591c:	4313      	orrs	r3, r2
 800591e:	d055      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005924:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005928:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800592c:	d033      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800592e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005932:	d82c      	bhi.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005934:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005938:	d02f      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800593a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800593e:	d826      	bhi.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005940:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005944:	d02b      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005946:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800594a:	d820      	bhi.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800594c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005950:	d012      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005952:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005956:	d81a      	bhi.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005958:	2b00      	cmp	r3, #0
 800595a:	d022      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800595c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005960:	d115      	bne.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005966:	3308      	adds	r3, #8
 8005968:	2100      	movs	r1, #0
 800596a:	4618      	mov	r0, r3
 800596c:	f000 fb30 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005970:	4603      	mov	r3, r0
 8005972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005976:	e015      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800597c:	3328      	adds	r3, #40	@ 0x28
 800597e:	2102      	movs	r1, #2
 8005980:	4618      	mov	r0, r3
 8005982:	f000 fbd7 	bl	8006134 <RCCEx_PLL3_Config>
 8005986:	4603      	mov	r3, r0
 8005988:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800598c:	e00a      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005994:	e006      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005996:	bf00      	nop
 8005998:	e004      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800599a:	bf00      	nop
 800599c:	e002      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800599e:	bf00      	nop
 80059a0:	e000      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80059a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d10b      	bne.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80059ac:	4ba1      	ldr	r3, [pc, #644]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059b0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80059b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80059bc:	4a9d      	ldr	r2, [pc, #628]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059be:	430b      	orrs	r3, r1
 80059c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80059c2:	e003      	b.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80059cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d4:	f002 0308 	and.w	r3, r2, #8
 80059d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80059dc:	2300      	movs	r3, #0
 80059de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80059e2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80059e6:	460b      	mov	r3, r1
 80059e8:	4313      	orrs	r3, r2
 80059ea:	d01e      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80059ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059f8:	d10c      	bne.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80059fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fe:	3328      	adds	r3, #40	@ 0x28
 8005a00:	2102      	movs	r1, #2
 8005a02:	4618      	mov	r0, r3
 8005a04:	f000 fb96 	bl	8006134 <RCCEx_PLL3_Config>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d002      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005a14:	4b87      	ldr	r3, [pc, #540]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a18:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a24:	4a83      	ldr	r2, [pc, #524]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a26:	430b      	orrs	r3, r1
 8005a28:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a32:	f002 0310 	and.w	r3, r2, #16
 8005a36:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005a40:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005a44:	460b      	mov	r3, r1
 8005a46:	4313      	orrs	r3, r2
 8005a48:	d01e      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a56:	d10c      	bne.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a5c:	3328      	adds	r3, #40	@ 0x28
 8005a5e:	2102      	movs	r1, #2
 8005a60:	4618      	mov	r0, r3
 8005a62:	f000 fb67 	bl	8006134 <RCCEx_PLL3_Config>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d002      	beq.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005a72:	4b70      	ldr	r3, [pc, #448]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a76:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a82:	4a6c      	ldr	r2, [pc, #432]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a84:	430b      	orrs	r3, r1
 8005a86:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a90:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005a94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005a98:	2300      	movs	r3, #0
 8005a9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005a9e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	d03e      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005ab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ab4:	d022      	beq.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005ab6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005aba:	d81b      	bhi.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d003      	beq.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005ac0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ac4:	d00b      	beq.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005ac6:	e015      	b.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005acc:	3308      	adds	r3, #8
 8005ace:	2100      	movs	r1, #0
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f000 fa7d 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005adc:	e00f      	b.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ae2:	3328      	adds	r3, #40	@ 0x28
 8005ae4:	2102      	movs	r1, #2
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f000 fb24 	bl	8006134 <RCCEx_PLL3_Config>
 8005aec:	4603      	mov	r3, r0
 8005aee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005af2:	e004      	b.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005afa:	e000      	b.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005afc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005afe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d10b      	bne.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b06:	4b4b      	ldr	r3, [pc, #300]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b0a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b12:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005b16:	4a47      	ldr	r2, [pc, #284]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b18:	430b      	orrs	r3, r1
 8005b1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b1c:	e003      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005b32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b34:	2300      	movs	r3, #0
 8005b36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b38:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	d03b      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b4a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b4e:	d01f      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005b50:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b54:	d818      	bhi.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005b56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b5a:	d003      	beq.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005b5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b60:	d007      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005b62:	e011      	b.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b64:	4b33      	ldr	r3, [pc, #204]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b68:	4a32      	ldr	r2, [pc, #200]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005b70:	e00f      	b.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b76:	3328      	adds	r3, #40	@ 0x28
 8005b78:	2101      	movs	r1, #1
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f000 fada 	bl	8006134 <RCCEx_PLL3_Config>
 8005b80:	4603      	mov	r3, r0
 8005b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005b86:	e004      	b.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b8e:	e000      	b.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d10b      	bne.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b9a:	4b26      	ldr	r3, [pc, #152]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b9e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005baa:	4a22      	ldr	r2, [pc, #136]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bac:	430b      	orrs	r3, r1
 8005bae:	6553      	str	r3, [r2, #84]	@ 0x54
 8005bb0:	e003      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005bc6:	673b      	str	r3, [r7, #112]	@ 0x70
 8005bc8:	2300      	movs	r3, #0
 8005bca:	677b      	str	r3, [r7, #116]	@ 0x74
 8005bcc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	d034      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005be4:	d007      	beq.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005be6:	e011      	b.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005be8:	4b12      	ldr	r3, [pc, #72]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bec:	4a11      	ldr	r2, [pc, #68]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005bf4:	e00e      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bfa:	3308      	adds	r3, #8
 8005bfc:	2102      	movs	r1, #2
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f000 f9e6 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005c04:	4603      	mov	r3, r0
 8005c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005c0a:	e003      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d10d      	bne.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005c1c:	4b05      	ldr	r3, [pc, #20]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c20:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c2a:	4a02      	ldr	r2, [pc, #8]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c2c:	430b      	orrs	r3, r1
 8005c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c30:	e006      	b.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005c32:	bf00      	nop
 8005c34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c48:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005c4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c4e:	2300      	movs	r3, #0
 8005c50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c52:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005c56:	460b      	mov	r3, r1
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	d00c      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c60:	3328      	adds	r3, #40	@ 0x28
 8005c62:	2102      	movs	r1, #2
 8005c64:	4618      	mov	r0, r3
 8005c66:	f000 fa65 	bl	8006134 <RCCEx_PLL3_Config>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d002      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c7e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005c82:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c84:	2300      	movs	r3, #0
 8005c86:	667b      	str	r3, [r7, #100]	@ 0x64
 8005c88:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005c8c:	460b      	mov	r3, r1
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	d038      	beq.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c9e:	d018      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005ca0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ca4:	d811      	bhi.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005ca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005caa:	d014      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cb0:	d80b      	bhi.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d011      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005cb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cba:	d106      	bne.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cbc:	4bc3      	ldr	r3, [pc, #780]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc0:	4ac2      	ldr	r2, [pc, #776]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005cc8:	e008      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cd0:	e004      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005cd2:	bf00      	nop
 8005cd4:	e002      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005cd6:	bf00      	nop
 8005cd8:	e000      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005cda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10b      	bne.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ce4:	4bb9      	ldr	r3, [pc, #740]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ce8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cf4:	4ab5      	ldr	r2, [pc, #724]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cf6:	430b      	orrs	r3, r1
 8005cf8:	6553      	str	r3, [r2, #84]	@ 0x54
 8005cfa:	e003      	b.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d0c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005d10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d12:	2300      	movs	r3, #0
 8005d14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d16:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005d1a:	460b      	mov	r3, r1
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	d009      	beq.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005d20:	4baa      	ldr	r3, [pc, #680]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d24:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d2e:	4aa7      	ldr	r2, [pc, #668]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d30:	430b      	orrs	r3, r1
 8005d32:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d3c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005d40:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d42:	2300      	movs	r3, #0
 8005d44:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d46:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	d00a      	beq.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005d50:	4b9e      	ldr	r3, [pc, #632]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d5c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005d60:	4a9a      	ldr	r2, [pc, #616]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d62:	430b      	orrs	r3, r1
 8005d64:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d6e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005d72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d74:	2300      	movs	r3, #0
 8005d76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d78:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	d009      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d82:	4b92      	ldr	r3, [pc, #584]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d86:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d90:	4a8e      	ldr	r2, [pc, #568]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d92:	430b      	orrs	r3, r1
 8005d94:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005da2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005da4:	2300      	movs	r3, #0
 8005da6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005da8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005dac:	460b      	mov	r3, r1
 8005dae:	4313      	orrs	r3, r2
 8005db0:	d00e      	beq.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005db2:	4b86      	ldr	r3, [pc, #536]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	4a85      	ldr	r2, [pc, #532]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005db8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005dbc:	6113      	str	r3, [r2, #16]
 8005dbe:	4b83      	ldr	r3, [pc, #524]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005dc0:	6919      	ldr	r1, [r3, #16]
 8005dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dc6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005dca:	4a80      	ldr	r2, [pc, #512]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005dcc:	430b      	orrs	r3, r1
 8005dce:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005dde:	2300      	movs	r3, #0
 8005de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005de2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005de6:	460b      	mov	r3, r1
 8005de8:	4313      	orrs	r3, r2
 8005dea:	d009      	beq.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005dec:	4b77      	ldr	r3, [pc, #476]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005dee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dfa:	4a74      	ldr	r2, [pc, #464]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005dfc:	430b      	orrs	r3, r1
 8005dfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e08:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005e0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e0e:	2300      	movs	r3, #0
 8005e10:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e12:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005e16:	460b      	mov	r3, r1
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	d00a      	beq.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005e1c:	4b6b      	ldr	r3, [pc, #428]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e20:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e2c:	4a67      	ldr	r2, [pc, #412]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e2e:	430b      	orrs	r3, r1
 8005e30:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005e3e:	f003 0301 	and.w	r3, r3, #1
 8005e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e44:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005e48:	460b      	mov	r3, r1
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	d011      	beq.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e52:	3308      	adds	r3, #8
 8005e54:	2100      	movs	r1, #0
 8005e56:	4618      	mov	r0, r3
 8005e58:	f000 f8ba 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d003      	beq.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	6239      	str	r1, [r7, #32]
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e84:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005e88:	460b      	mov	r3, r1
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	d011      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e92:	3308      	adds	r3, #8
 8005e94:	2101      	movs	r1, #1
 8005e96:	4618      	mov	r0, r3
 8005e98:	f000 f89a 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eba:	2100      	movs	r1, #0
 8005ebc:	61b9      	str	r1, [r7, #24]
 8005ebe:	f003 0304 	and.w	r3, r3, #4
 8005ec2:	61fb      	str	r3, [r7, #28]
 8005ec4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005ec8:	460b      	mov	r3, r1
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	d011      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ed2:	3308      	adds	r3, #8
 8005ed4:	2102      	movs	r1, #2
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 f87a 	bl	8005fd0 <RCCEx_PLL2_Config>
 8005edc:	4603      	mov	r3, r0
 8005ede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005ee2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d003      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efa:	2100      	movs	r1, #0
 8005efc:	6139      	str	r1, [r7, #16]
 8005efe:	f003 0308 	and.w	r3, r3, #8
 8005f02:	617b      	str	r3, [r7, #20]
 8005f04:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005f08:	460b      	mov	r3, r1
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	d011      	beq.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f12:	3328      	adds	r3, #40	@ 0x28
 8005f14:	2100      	movs	r1, #0
 8005f16:	4618      	mov	r0, r3
 8005f18:	f000 f90c 	bl	8006134 <RCCEx_PLL3_Config>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005f22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d003      	beq.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	f003 0310 	and.w	r3, r3, #16
 8005f42:	60fb      	str	r3, [r7, #12]
 8005f44:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005f48:	460b      	mov	r3, r1
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	d011      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f52:	3328      	adds	r3, #40	@ 0x28
 8005f54:	2101      	movs	r1, #1
 8005f56:	4618      	mov	r0, r3
 8005f58:	f000 f8ec 	bl	8006134 <RCCEx_PLL3_Config>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005f62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d003      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	6039      	str	r1, [r7, #0]
 8005f7e:	f003 0320 	and.w	r3, r3, #32
 8005f82:	607b      	str	r3, [r7, #4]
 8005f84:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	d011      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f92:	3328      	adds	r3, #40	@ 0x28
 8005f94:	2102      	movs	r1, #2
 8005f96:	4618      	mov	r0, r3
 8005f98:	f000 f8cc 	bl	8006134 <RCCEx_PLL3_Config>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d003      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005faa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005fb2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d101      	bne.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	e000      	b.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fcc:	58024400 	.word	0x58024400

08005fd0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005fde:	4b53      	ldr	r3, [pc, #332]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8005fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fe2:	f003 0303 	and.w	r3, r3, #3
 8005fe6:	2b03      	cmp	r3, #3
 8005fe8:	d101      	bne.n	8005fee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e099      	b.n	8006122 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005fee:	4b4f      	ldr	r3, [pc, #316]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a4e      	ldr	r2, [pc, #312]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8005ff4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005ff8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ffa:	f7fd fa83 	bl	8003504 <HAL_GetTick>
 8005ffe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006000:	e008      	b.n	8006014 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006002:	f7fd fa7f 	bl	8003504 <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	2b02      	cmp	r3, #2
 800600e:	d901      	bls.n	8006014 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e086      	b.n	8006122 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006014:	4b45      	ldr	r3, [pc, #276]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800601c:	2b00      	cmp	r3, #0
 800601e:	d1f0      	bne.n	8006002 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006020:	4b42      	ldr	r3, [pc, #264]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8006022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006024:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	031b      	lsls	r3, r3, #12
 800602e:	493f      	ldr	r1, [pc, #252]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8006030:	4313      	orrs	r3, r2
 8006032:	628b      	str	r3, [r1, #40]	@ 0x28
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	3b01      	subs	r3, #1
 800603a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	3b01      	subs	r3, #1
 8006044:	025b      	lsls	r3, r3, #9
 8006046:	b29b      	uxth	r3, r3
 8006048:	431a      	orrs	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	3b01      	subs	r3, #1
 8006050:	041b      	lsls	r3, r3, #16
 8006052:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006056:	431a      	orrs	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	691b      	ldr	r3, [r3, #16]
 800605c:	3b01      	subs	r3, #1
 800605e:	061b      	lsls	r3, r3, #24
 8006060:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006064:	4931      	ldr	r1, [pc, #196]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8006066:	4313      	orrs	r3, r2
 8006068:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800606a:	4b30      	ldr	r3, [pc, #192]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 800606c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800606e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	695b      	ldr	r3, [r3, #20]
 8006076:	492d      	ldr	r1, [pc, #180]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8006078:	4313      	orrs	r3, r2
 800607a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800607c:	4b2b      	ldr	r3, [pc, #172]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 800607e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006080:	f023 0220 	bic.w	r2, r3, #32
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	4928      	ldr	r1, [pc, #160]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 800608a:	4313      	orrs	r3, r2
 800608c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800608e:	4b27      	ldr	r3, [pc, #156]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8006090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006092:	4a26      	ldr	r2, [pc, #152]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8006094:	f023 0310 	bic.w	r3, r3, #16
 8006098:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800609a:	4b24      	ldr	r3, [pc, #144]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 800609c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800609e:	4b24      	ldr	r3, [pc, #144]	@ (8006130 <RCCEx_PLL2_Config+0x160>)
 80060a0:	4013      	ands	r3, r2
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	69d2      	ldr	r2, [r2, #28]
 80060a6:	00d2      	lsls	r2, r2, #3
 80060a8:	4920      	ldr	r1, [pc, #128]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060aa:	4313      	orrs	r3, r2
 80060ac:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80060ae:	4b1f      	ldr	r3, [pc, #124]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b2:	4a1e      	ldr	r2, [pc, #120]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060b4:	f043 0310 	orr.w	r3, r3, #16
 80060b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d106      	bne.n	80060ce <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80060c0:	4b1a      	ldr	r3, [pc, #104]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c4:	4a19      	ldr	r2, [pc, #100]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80060ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80060cc:	e00f      	b.n	80060ee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d106      	bne.n	80060e2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80060d4:	4b15      	ldr	r3, [pc, #84]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060d8:	4a14      	ldr	r2, [pc, #80]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80060e0:	e005      	b.n	80060ee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80060e2:	4b12      	ldr	r3, [pc, #72]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e6:	4a11      	ldr	r2, [pc, #68]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80060ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80060ee:	4b0f      	ldr	r3, [pc, #60]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a0e      	ldr	r2, [pc, #56]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 80060f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80060f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060fa:	f7fd fa03 	bl	8003504 <HAL_GetTick>
 80060fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006100:	e008      	b.n	8006114 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006102:	f7fd f9ff 	bl	8003504 <HAL_GetTick>
 8006106:	4602      	mov	r2, r0
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	2b02      	cmp	r3, #2
 800610e:	d901      	bls.n	8006114 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e006      	b.n	8006122 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006114:	4b05      	ldr	r3, [pc, #20]	@ (800612c <RCCEx_PLL2_Config+0x15c>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800611c:	2b00      	cmp	r3, #0
 800611e:	d0f0      	beq.n	8006102 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006120:	7bfb      	ldrb	r3, [r7, #15]
}
 8006122:	4618      	mov	r0, r3
 8006124:	3710      	adds	r7, #16
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	58024400 	.word	0x58024400
 8006130:	ffff0007 	.word	0xffff0007

08006134 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006142:	4b53      	ldr	r3, [pc, #332]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006146:	f003 0303 	and.w	r3, r3, #3
 800614a:	2b03      	cmp	r3, #3
 800614c:	d101      	bne.n	8006152 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e099      	b.n	8006286 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006152:	4b4f      	ldr	r3, [pc, #316]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a4e      	ldr	r2, [pc, #312]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006158:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800615c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800615e:	f7fd f9d1 	bl	8003504 <HAL_GetTick>
 8006162:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006164:	e008      	b.n	8006178 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006166:	f7fd f9cd 	bl	8003504 <HAL_GetTick>
 800616a:	4602      	mov	r2, r0
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	1ad3      	subs	r3, r2, r3
 8006170:	2b02      	cmp	r3, #2
 8006172:	d901      	bls.n	8006178 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006174:	2303      	movs	r3, #3
 8006176:	e086      	b.n	8006286 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006178:	4b45      	ldr	r3, [pc, #276]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1f0      	bne.n	8006166 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006184:	4b42      	ldr	r3, [pc, #264]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006188:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	051b      	lsls	r3, r3, #20
 8006192:	493f      	ldr	r1, [pc, #252]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006194:	4313      	orrs	r3, r2
 8006196:	628b      	str	r3, [r1, #40]	@ 0x28
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	3b01      	subs	r3, #1
 800619e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	3b01      	subs	r3, #1
 80061a8:	025b      	lsls	r3, r3, #9
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	431a      	orrs	r2, r3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	3b01      	subs	r3, #1
 80061b4:	041b      	lsls	r3, r3, #16
 80061b6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80061ba:	431a      	orrs	r2, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	3b01      	subs	r3, #1
 80061c2:	061b      	lsls	r3, r3, #24
 80061c4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80061c8:	4931      	ldr	r1, [pc, #196]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80061ce:	4b30      	ldr	r3, [pc, #192]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 80061d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	695b      	ldr	r3, [r3, #20]
 80061da:	492d      	ldr	r1, [pc, #180]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80061e0:	4b2b      	ldr	r3, [pc, #172]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 80061e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061e4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	4928      	ldr	r1, [pc, #160]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 80061ee:	4313      	orrs	r3, r2
 80061f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80061f2:	4b27      	ldr	r3, [pc, #156]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 80061f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f6:	4a26      	ldr	r2, [pc, #152]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 80061f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80061fe:	4b24      	ldr	r3, [pc, #144]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006200:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006202:	4b24      	ldr	r3, [pc, #144]	@ (8006294 <RCCEx_PLL3_Config+0x160>)
 8006204:	4013      	ands	r3, r2
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	69d2      	ldr	r2, [r2, #28]
 800620a:	00d2      	lsls	r2, r2, #3
 800620c:	4920      	ldr	r1, [pc, #128]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 800620e:	4313      	orrs	r3, r2
 8006210:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006212:	4b1f      	ldr	r3, [pc, #124]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006216:	4a1e      	ldr	r2, [pc, #120]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800621c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d106      	bne.n	8006232 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006224:	4b1a      	ldr	r3, [pc, #104]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006228:	4a19      	ldr	r2, [pc, #100]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 800622a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800622e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006230:	e00f      	b.n	8006252 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d106      	bne.n	8006246 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006238:	4b15      	ldr	r3, [pc, #84]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 800623a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800623c:	4a14      	ldr	r2, [pc, #80]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 800623e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006242:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006244:	e005      	b.n	8006252 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006246:	4b12      	ldr	r3, [pc, #72]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800624a:	4a11      	ldr	r2, [pc, #68]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 800624c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006250:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006252:	4b0f      	ldr	r3, [pc, #60]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a0e      	ldr	r2, [pc, #56]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 8006258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800625c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800625e:	f7fd f951 	bl	8003504 <HAL_GetTick>
 8006262:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006264:	e008      	b.n	8006278 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006266:	f7fd f94d 	bl	8003504 <HAL_GetTick>
 800626a:	4602      	mov	r2, r0
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	2b02      	cmp	r3, #2
 8006272:	d901      	bls.n	8006278 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	e006      	b.n	8006286 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006278:	4b05      	ldr	r3, [pc, #20]	@ (8006290 <RCCEx_PLL3_Config+0x15c>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006280:	2b00      	cmp	r3, #0
 8006282:	d0f0      	beq.n	8006266 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006284:	7bfb      	ldrb	r3, [r7, #15]
}
 8006286:	4618      	mov	r0, r3
 8006288:	3710      	adds	r7, #16
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	58024400 	.word	0x58024400
 8006294:	ffff0007 	.word	0xffff0007

08006298 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d071      	beq.n	800638e <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d106      	bne.n	80062c4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f7fb fa1e 	bl	8001700 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2202      	movs	r2, #2
 80062c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	f003 0310 	and.w	r3, r3, #16
 80062d6:	2b10      	cmp	r3, #16
 80062d8:	d050      	beq.n	800637c <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	22ca      	movs	r2, #202	@ 0xca
 80062e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	2253      	movs	r2, #83	@ 0x53
 80062e8:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 f9a0 	bl	8006630 <RTC_EnterInitMode>
 80062f0:	4603      	mov	r3, r0
 80062f2:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80062f4:	7bfb      	ldrb	r3, [r7, #15]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d124      	bne.n	8006344 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	6899      	ldr	r1, [r3, #8]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	4b24      	ldr	r3, [pc, #144]	@ (8006398 <HAL_RTC_Init+0x100>)
 8006306:	400b      	ands	r3, r1
 8006308:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	6899      	ldr	r1, [r3, #8]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	431a      	orrs	r2, r3
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	431a      	orrs	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	430a      	orrs	r2, r1
 8006326:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	0419      	lsls	r1, r3, #16
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	68da      	ldr	r2, [r3, #12]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	430a      	orrs	r2, r1
 8006338:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 f9ac 	bl	8006698 <RTC_ExitInitMode>
 8006340:	4603      	mov	r3, r0
 8006342:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8006344:	7bfb      	ldrb	r3, [r7, #15]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d113      	bne.n	8006372 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f022 0203 	bic.w	r2, r2, #3
 8006358:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	69da      	ldr	r2, [r3, #28]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	695b      	ldr	r3, [r3, #20]
 8006368:	431a      	orrs	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	430a      	orrs	r2, r1
 8006370:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	22ff      	movs	r2, #255	@ 0xff
 8006378:	625a      	str	r2, [r3, #36]	@ 0x24
 800637a:	e001      	b.n	8006380 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800637c:	2300      	movs	r3, #0
 800637e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006380:	7bfb      	ldrb	r3, [r7, #15]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d103      	bne.n	800638e <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2201      	movs	r2, #1
 800638a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 800638e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006390:	4618      	mov	r0, r3
 8006392:	3710      	adds	r7, #16
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	ff8fffbf 	.word	0xff8fffbf

0800639c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800639c:	b590      	push	{r4, r7, lr}
 800639e:	b087      	sub	sp, #28
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d101      	bne.n	80063b6 <HAL_RTC_SetTime+0x1a>
 80063b2:	2302      	movs	r3, #2
 80063b4:	e089      	b.n	80064ca <HAL_RTC_SetTime+0x12e>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2201      	movs	r2, #1
 80063ba:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2202      	movs	r2, #2
 80063c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	22ca      	movs	r2, #202	@ 0xca
 80063cc:	625a      	str	r2, [r3, #36]	@ 0x24
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2253      	movs	r2, #83	@ 0x53
 80063d4:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f000 f92a 	bl	8006630 <RTC_EnterInitMode>
 80063dc:	4603      	mov	r3, r0
 80063de:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80063e0:	7cfb      	ldrb	r3, [r7, #19]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d161      	bne.n	80064aa <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d126      	bne.n	800643a <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d102      	bne.n	8006400 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	2200      	movs	r2, #0
 80063fe:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	4618      	mov	r0, r3
 8006406:	f000 f985 	bl	8006714 <RTC_ByteToBcd2>
 800640a:	4603      	mov	r3, r0
 800640c:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	785b      	ldrb	r3, [r3, #1]
 8006412:	4618      	mov	r0, r3
 8006414:	f000 f97e 	bl	8006714 <RTC_ByteToBcd2>
 8006418:	4603      	mov	r3, r0
 800641a:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800641c:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	789b      	ldrb	r3, [r3, #2]
 8006422:	4618      	mov	r0, r3
 8006424:	f000 f976 	bl	8006714 <RTC_ByteToBcd2>
 8006428:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800642a:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	78db      	ldrb	r3, [r3, #3]
 8006432:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006434:	4313      	orrs	r3, r2
 8006436:	617b      	str	r3, [r7, #20]
 8006438:	e018      	b.n	800646c <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006444:	2b00      	cmp	r3, #0
 8006446:	d102      	bne.n	800644e <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	2200      	movs	r2, #0
 800644c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	781b      	ldrb	r3, [r3, #0]
 8006452:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	785b      	ldrb	r3, [r3, #1]
 8006458:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800645a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800645c:	68ba      	ldr	r2, [r7, #8]
 800645e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006460:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	78db      	ldrb	r3, [r3, #3]
 8006466:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006468:	4313      	orrs	r3, r2
 800646a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	6979      	ldr	r1, [r7, #20]
 8006472:	4b18      	ldr	r3, [pc, #96]	@ (80064d4 <HAL_RTC_SetTime+0x138>)
 8006474:	400b      	ands	r3, r1
 8006476:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	689a      	ldr	r2, [r3, #8]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006486:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	6899      	ldr	r1, [r3, #8]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	68da      	ldr	r2, [r3, #12]
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	431a      	orrs	r2, r3
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	430a      	orrs	r2, r1
 800649e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f000 f8f9 	bl	8006698 <RTC_ExitInitMode>
 80064a6:	4603      	mov	r3, r0
 80064a8:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	22ff      	movs	r2, #255	@ 0xff
 80064b0:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80064b2:	7cfb      	ldrb	r3, [r7, #19]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d103      	bne.n	80064c0 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80064c8:	7cfb      	ldrb	r3, [r7, #19]
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	371c      	adds	r7, #28
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd90      	pop	{r4, r7, pc}
 80064d2:	bf00      	nop
 80064d4:	007f7f7f 	.word	0x007f7f7f

080064d8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80064d8:	b590      	push	{r4, r7, lr}
 80064da:	b087      	sub	sp, #28
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d101      	bne.n	80064f2 <HAL_RTC_SetDate+0x1a>
 80064ee:	2302      	movs	r3, #2
 80064f0:	e073      	b.n	80065da <HAL_RTC_SetDate+0x102>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2202      	movs	r2, #2
 80064fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d10e      	bne.n	8006526 <HAL_RTC_SetDate+0x4e>
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	785b      	ldrb	r3, [r3, #1]
 800650c:	f003 0310 	and.w	r3, r3, #16
 8006510:	2b00      	cmp	r3, #0
 8006512:	d008      	beq.n	8006526 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	785b      	ldrb	r3, [r3, #1]
 8006518:	f023 0310 	bic.w	r3, r3, #16
 800651c:	b2db      	uxtb	r3, r3
 800651e:	330a      	adds	r3, #10
 8006520:	b2da      	uxtb	r2, r3
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d11c      	bne.n	8006566 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	78db      	ldrb	r3, [r3, #3]
 8006530:	4618      	mov	r0, r3
 8006532:	f000 f8ef 	bl	8006714 <RTC_ByteToBcd2>
 8006536:	4603      	mov	r3, r0
 8006538:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	785b      	ldrb	r3, [r3, #1]
 800653e:	4618      	mov	r0, r3
 8006540:	f000 f8e8 	bl	8006714 <RTC_ByteToBcd2>
 8006544:	4603      	mov	r3, r0
 8006546:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006548:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	789b      	ldrb	r3, [r3, #2]
 800654e:	4618      	mov	r0, r3
 8006550:	f000 f8e0 	bl	8006714 <RTC_ByteToBcd2>
 8006554:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006556:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	781b      	ldrb	r3, [r3, #0]
 800655e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006560:	4313      	orrs	r3, r2
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	e00e      	b.n	8006584 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	78db      	ldrb	r3, [r3, #3]
 800656a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	785b      	ldrb	r3, [r3, #1]
 8006570:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006572:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8006574:	68ba      	ldr	r2, [r7, #8]
 8006576:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006578:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	781b      	ldrb	r3, [r3, #0]
 800657e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006580:	4313      	orrs	r3, r2
 8006582:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	22ca      	movs	r2, #202	@ 0xca
 800658a:	625a      	str	r2, [r3, #36]	@ 0x24
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2253      	movs	r2, #83	@ 0x53
 8006592:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006594:	68f8      	ldr	r0, [r7, #12]
 8006596:	f000 f84b 	bl	8006630 <RTC_EnterInitMode>
 800659a:	4603      	mov	r3, r0
 800659c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800659e:	7cfb      	ldrb	r3, [r7, #19]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d10a      	bne.n	80065ba <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	6979      	ldr	r1, [r7, #20]
 80065aa:	4b0e      	ldr	r3, [pc, #56]	@ (80065e4 <HAL_RTC_SetDate+0x10c>)
 80065ac:	400b      	ands	r3, r1
 80065ae:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80065b0:	68f8      	ldr	r0, [r7, #12]
 80065b2:	f000 f871 	bl	8006698 <RTC_ExitInitMode>
 80065b6:	4603      	mov	r3, r0
 80065b8:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	22ff      	movs	r2, #255	@ 0xff
 80065c0:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80065c2:	7cfb      	ldrb	r3, [r7, #19]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d103      	bne.n	80065d0 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80065d8:	7cfb      	ldrb	r3, [r7, #19]


}
 80065da:	4618      	mov	r0, r3
 80065dc:	371c      	adds	r7, #28
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd90      	pop	{r4, r7, pc}
 80065e2:	bf00      	nop
 80065e4:	00ffff3f 	.word	0x00ffff3f

080065e8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a0d      	ldr	r2, [pc, #52]	@ (800662c <HAL_RTC_WaitForSynchro+0x44>)
 80065f6:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 80065f8:	f7fc ff84 	bl	8003504 <HAL_GetTick>
 80065fc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80065fe:	e009      	b.n	8006614 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006600:	f7fc ff80 	bl	8003504 <HAL_GetTick>
 8006604:	4602      	mov	r2, r0
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800660e:	d901      	bls.n	8006614 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8006610:	2303      	movs	r3, #3
 8006612:	e007      	b.n	8006624 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	f003 0320 	and.w	r3, r3, #32
 800661e:	2b00      	cmp	r3, #0
 8006620:	d0ee      	beq.n	8006600 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 8006622:	2300      	movs	r3, #0
}
 8006624:	4618      	mov	r0, r3
 8006626:	3710      	adds	r7, #16
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}
 800662c:	0003ff5f 	.word	0x0003ff5f

08006630 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006638:	2300      	movs	r3, #0
 800663a:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006646:	2b00      	cmp	r3, #0
 8006648:	d120      	bne.n	800668c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006652:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006654:	f7fc ff56 	bl	8003504 <HAL_GetTick>
 8006658:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800665a:	e00d      	b.n	8006678 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800665c:	f7fc ff52 	bl	8003504 <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800666a:	d905      	bls.n	8006678 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800666c:	2303      	movs	r3, #3
 800666e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2203      	movs	r2, #3
 8006674:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006682:	2b00      	cmp	r3, #0
 8006684:	d102      	bne.n	800668c <RTC_EnterInitMode+0x5c>
 8006686:	7bfb      	ldrb	r3, [r7, #15]
 8006688:	2b03      	cmp	r3, #3
 800668a:	d1e7      	bne.n	800665c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800668c:	7bfb      	ldrb	r3, [r7, #15]
}
 800668e:	4618      	mov	r0, r3
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
	...

08006698 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b084      	sub	sp, #16
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066a0:	2300      	movs	r3, #0
 80066a2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80066a4:	4b1a      	ldr	r3, [pc, #104]	@ (8006710 <RTC_ExitInitMode+0x78>)
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	4a19      	ldr	r2, [pc, #100]	@ (8006710 <RTC_ExitInitMode+0x78>)
 80066aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066ae:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80066b0:	4b17      	ldr	r3, [pc, #92]	@ (8006710 <RTC_ExitInitMode+0x78>)
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f003 0320 	and.w	r3, r3, #32
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d10c      	bne.n	80066d6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f7ff ff93 	bl	80065e8 <HAL_RTC_WaitForSynchro>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d01e      	beq.n	8006706 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2203      	movs	r2, #3
 80066cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80066d0:	2303      	movs	r3, #3
 80066d2:	73fb      	strb	r3, [r7, #15]
 80066d4:	e017      	b.n	8006706 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80066d6:	4b0e      	ldr	r3, [pc, #56]	@ (8006710 <RTC_ExitInitMode+0x78>)
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	4a0d      	ldr	r2, [pc, #52]	@ (8006710 <RTC_ExitInitMode+0x78>)
 80066dc:	f023 0320 	bic.w	r3, r3, #32
 80066e0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f7ff ff80 	bl	80065e8 <HAL_RTC_WaitForSynchro>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d005      	beq.n	80066fa <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2203      	movs	r2, #3
 80066f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80066f6:	2303      	movs	r3, #3
 80066f8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80066fa:	4b05      	ldr	r3, [pc, #20]	@ (8006710 <RTC_ExitInitMode+0x78>)
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	4a04      	ldr	r2, [pc, #16]	@ (8006710 <RTC_ExitInitMode+0x78>)
 8006700:	f043 0320 	orr.w	r3, r3, #32
 8006704:	6093      	str	r3, [r2, #8]
  }

  return status;
 8006706:	7bfb      	ldrb	r3, [r7, #15]
}
 8006708:	4618      	mov	r0, r3
 800670a:	3710      	adds	r7, #16
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	58004000 	.word	0x58004000

08006714 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	4603      	mov	r3, r0
 800671c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800671e:	2300      	movs	r3, #0
 8006720:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 8006722:	79fb      	ldrb	r3, [r7, #7]
 8006724:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 8006726:	e005      	b.n	8006734 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	3301      	adds	r3, #1
 800672c:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800672e:	7afb      	ldrb	r3, [r7, #11]
 8006730:	3b0a      	subs	r3, #10
 8006732:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8006734:	7afb      	ldrb	r3, [r7, #11]
 8006736:	2b09      	cmp	r3, #9
 8006738:	d8f6      	bhi.n	8006728 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	b2db      	uxtb	r3, r3
 800673e:	011b      	lsls	r3, r3, #4
 8006740:	b2da      	uxtb	r2, r3
 8006742:	7afb      	ldrb	r3, [r7, #11]
 8006744:	4313      	orrs	r3, r2
 8006746:	b2db      	uxtb	r3, r3
}
 8006748:	4618      	mov	r0, r3
 800674a:	3714      	adds	r7, #20
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr

08006754 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d101      	bne.n	8006766 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e10f      	b.n	8006986 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a87      	ldr	r2, [pc, #540]	@ (8006990 <HAL_SPI_Init+0x23c>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d00f      	beq.n	8006796 <HAL_SPI_Init+0x42>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a86      	ldr	r2, [pc, #536]	@ (8006994 <HAL_SPI_Init+0x240>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d00a      	beq.n	8006796 <HAL_SPI_Init+0x42>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a84      	ldr	r2, [pc, #528]	@ (8006998 <HAL_SPI_Init+0x244>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d005      	beq.n	8006796 <HAL_SPI_Init+0x42>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	2b0f      	cmp	r3, #15
 8006790:	d901      	bls.n	8006796 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e0f7      	b.n	8006986 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 fe2e 	bl	80073f8 <SPI_GetPacketSize>
 800679c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a7b      	ldr	r2, [pc, #492]	@ (8006990 <HAL_SPI_Init+0x23c>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d00c      	beq.n	80067c2 <HAL_SPI_Init+0x6e>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a79      	ldr	r2, [pc, #484]	@ (8006994 <HAL_SPI_Init+0x240>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d007      	beq.n	80067c2 <HAL_SPI_Init+0x6e>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a78      	ldr	r2, [pc, #480]	@ (8006998 <HAL_SPI_Init+0x244>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d002      	beq.n	80067c2 <HAL_SPI_Init+0x6e>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2b08      	cmp	r3, #8
 80067c0:	d811      	bhi.n	80067e6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80067c6:	4a72      	ldr	r2, [pc, #456]	@ (8006990 <HAL_SPI_Init+0x23c>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d009      	beq.n	80067e0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a70      	ldr	r2, [pc, #448]	@ (8006994 <HAL_SPI_Init+0x240>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d004      	beq.n	80067e0 <HAL_SPI_Init+0x8c>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a6f      	ldr	r2, [pc, #444]	@ (8006998 <HAL_SPI_Init+0x244>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d104      	bne.n	80067ea <HAL_SPI_Init+0x96>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2b10      	cmp	r3, #16
 80067e4:	d901      	bls.n	80067ea <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e0cd      	b.n	8006986 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d106      	bne.n	8006804 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f7fb f808 	bl	8001814 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2202      	movs	r2, #2
 8006808:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f022 0201 	bic.w	r2, r2, #1
 800681a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006826:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006830:	d119      	bne.n	8006866 <HAL_SPI_Init+0x112>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800683a:	d103      	bne.n	8006844 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006840:	2b00      	cmp	r3, #0
 8006842:	d008      	beq.n	8006856 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006848:	2b00      	cmp	r3, #0
 800684a:	d10c      	bne.n	8006866 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006850:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006854:	d107      	bne.n	8006866 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006864:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00f      	beq.n	8006892 <HAL_SPI_Init+0x13e>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	2b06      	cmp	r3, #6
 8006878:	d90b      	bls.n	8006892 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	430a      	orrs	r2, r1
 800688e:	601a      	str	r2, [r3, #0]
 8006890:	e007      	b.n	80068a2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068a0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	69da      	ldr	r2, [r3, #28]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068aa:	431a      	orrs	r2, r3
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	431a      	orrs	r2, r3
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068b4:	ea42 0103 	orr.w	r1, r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	68da      	ldr	r2, [r3, #12]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	430a      	orrs	r2, r1
 80068c2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068cc:	431a      	orrs	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	699b      	ldr	r3, [r3, #24]
 80068d8:	431a      	orrs	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	431a      	orrs	r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	695b      	ldr	r3, [r3, #20]
 80068e4:	431a      	orrs	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	431a      	orrs	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	431a      	orrs	r2, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068f6:	431a      	orrs	r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	431a      	orrs	r2, r3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006902:	ea42 0103 	orr.w	r1, r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	430a      	orrs	r2, r1
 8006910:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d113      	bne.n	8006942 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800692c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006940:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f022 0201 	bic.w	r2, r2, #1
 8006950:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00a      	beq.n	8006974 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	430a      	orrs	r2, r1
 8006972:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2200      	movs	r2, #0
 8006978:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006984:	2300      	movs	r3, #0
}
 8006986:	4618      	mov	r0, r3
 8006988:	3710      	adds	r7, #16
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}
 800698e:	bf00      	nop
 8006990:	40013000 	.word	0x40013000
 8006994:	40003800 	.word	0x40003800
 8006998:	40003c00 	.word	0x40003c00

0800699c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b088      	sub	sp, #32
 80069a0:	af02      	add	r7, sp, #8
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	603b      	str	r3, [r7, #0]
 80069a8:	4613      	mov	r3, r2
 80069aa:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	3320      	adds	r3, #32
 80069b2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069b4:	f7fc fda6 	bl	8003504 <HAL_GetTick>
 80069b8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d001      	beq.n	80069ca <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80069c6:	2302      	movs	r3, #2
 80069c8:	e1d1      	b.n	8006d6e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d002      	beq.n	80069d6 <HAL_SPI_Transmit+0x3a>
 80069d0:	88fb      	ldrh	r3, [r7, #6]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d101      	bne.n	80069da <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e1c9      	b.n	8006d6e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d101      	bne.n	80069e8 <HAL_SPI_Transmit+0x4c>
 80069e4:	2302      	movs	r3, #2
 80069e6:	e1c2      	b.n	8006d6e <HAL_SPI_Transmit+0x3d2>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2203      	movs	r2, #3
 80069f4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	88fa      	ldrh	r2, [r7, #6]
 8006a0a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	88fa      	ldrh	r2, [r7, #6]
 8006a12:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2200      	movs	r2, #0
 8006a28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006a40:	d108      	bne.n	8006a54 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	e009      	b.n	8006a68 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006a66:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685a      	ldr	r2, [r3, #4]
 8006a6e:	4b96      	ldr	r3, [pc, #600]	@ (8006cc8 <HAL_SPI_Transmit+0x32c>)
 8006a70:	4013      	ands	r3, r2
 8006a72:	88f9      	ldrh	r1, [r7, #6]
 8006a74:	68fa      	ldr	r2, [r7, #12]
 8006a76:	6812      	ldr	r2, [r2, #0]
 8006a78:	430b      	orrs	r3, r1
 8006a7a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f042 0201 	orr.w	r2, r2, #1
 8006a8a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a94:	d107      	bne.n	8006aa6 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006aa4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	2b0f      	cmp	r3, #15
 8006aac:	d947      	bls.n	8006b3e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006aae:	e03f      	b.n	8006b30 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	695b      	ldr	r3, [r3, #20]
 8006ab6:	f003 0302 	and.w	r3, r3, #2
 8006aba:	2b02      	cmp	r3, #2
 8006abc:	d114      	bne.n	8006ae8 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	6812      	ldr	r2, [r2, #0]
 8006ac8:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ace:	1d1a      	adds	r2, r3, #4
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	3b01      	subs	r3, #1
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006ae6:	e023      	b.n	8006b30 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ae8:	f7fc fd0c 	bl	8003504 <HAL_GetTick>
 8006aec:	4602      	mov	r2, r0
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	683a      	ldr	r2, [r7, #0]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d803      	bhi.n	8006b00 <HAL_SPI_Transmit+0x164>
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006afe:	d102      	bne.n	8006b06 <HAL_SPI_Transmit+0x16a>
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d114      	bne.n	8006b30 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	f000 fba8 	bl	800725c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b12:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	e11e      	b.n	8006d6e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d1b9      	bne.n	8006ab0 <HAL_SPI_Transmit+0x114>
 8006b3c:	e0f1      	b.n	8006d22 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	2b07      	cmp	r3, #7
 8006b44:	f240 80e6 	bls.w	8006d14 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006b48:	e05d      	b.n	8006c06 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	695b      	ldr	r3, [r3, #20]
 8006b50:	f003 0302 	and.w	r3, r3, #2
 8006b54:	2b02      	cmp	r3, #2
 8006b56:	d132      	bne.n	8006bbe <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d918      	bls.n	8006b96 <HAL_SPI_Transmit+0x1fa>
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d014      	beq.n	8006b96 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6812      	ldr	r2, [r2, #0]
 8006b76:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b7c:	1d1a      	adds	r2, r3, #4
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	3b02      	subs	r3, #2
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006b94:	e037      	b.n	8006c06 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b9a:	881a      	ldrh	r2, [r3, #0]
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ba4:	1c9a      	adds	r2, r3, #2
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	b29a      	uxth	r2, r3
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006bbc:	e023      	b.n	8006c06 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bbe:	f7fc fca1 	bl	8003504 <HAL_GetTick>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	1ad3      	subs	r3, r2, r3
 8006bc8:	683a      	ldr	r2, [r7, #0]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d803      	bhi.n	8006bd6 <HAL_SPI_Transmit+0x23a>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bd4:	d102      	bne.n	8006bdc <HAL_SPI_Transmit+0x240>
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d114      	bne.n	8006c06 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f000 fb3d 	bl	800725c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006be8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e0b3      	b.n	8006d6e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d19b      	bne.n	8006b4a <HAL_SPI_Transmit+0x1ae>
 8006c12:	e086      	b.n	8006d22 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	f003 0302 	and.w	r3, r3, #2
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d154      	bne.n	8006ccc <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	2b03      	cmp	r3, #3
 8006c2c:	d918      	bls.n	8006c60 <HAL_SPI_Transmit+0x2c4>
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c32:	2b40      	cmp	r3, #64	@ 0x40
 8006c34:	d914      	bls.n	8006c60 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	6812      	ldr	r2, [r2, #0]
 8006c40:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c46:	1d1a      	adds	r2, r3, #4
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	3b04      	subs	r3, #4
 8006c56:	b29a      	uxth	r2, r3
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006c5e:	e059      	b.n	8006d14 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d917      	bls.n	8006c9c <HAL_SPI_Transmit+0x300>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d013      	beq.n	8006c9c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c78:	881a      	ldrh	r2, [r3, #0]
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c82:	1c9a      	adds	r2, r3, #2
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	3b02      	subs	r3, #2
 8006c92:	b29a      	uxth	r2, r3
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006c9a:	e03b      	b.n	8006d14 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3320      	adds	r3, #32
 8006ca6:	7812      	ldrb	r2, [r2, #0]
 8006ca8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cae:	1c5a      	adds	r2, r3, #1
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	3b01      	subs	r3, #1
 8006cbe:	b29a      	uxth	r2, r3
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006cc6:	e025      	b.n	8006d14 <HAL_SPI_Transmit+0x378>
 8006cc8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ccc:	f7fc fc1a 	bl	8003504 <HAL_GetTick>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	1ad3      	subs	r3, r2, r3
 8006cd6:	683a      	ldr	r2, [r7, #0]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d803      	bhi.n	8006ce4 <HAL_SPI_Transmit+0x348>
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ce2:	d102      	bne.n	8006cea <HAL_SPI_Transmit+0x34e>
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d114      	bne.n	8006d14 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006cea:	68f8      	ldr	r0, [r7, #12]
 8006cec:	f000 fab6 	bl	800725c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cf6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e02c      	b.n	8006d6e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f47f af79 	bne.w	8006c14 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	9300      	str	r3, [sp, #0]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2108      	movs	r1, #8
 8006d2c:	68f8      	ldr	r0, [r7, #12]
 8006d2e:	f000 fb35 	bl	800739c <SPI_WaitOnFlagUntilTimeout>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d007      	beq.n	8006d48 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d3e:	f043 0220 	orr.w	r2, r3, #32
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006d48:	68f8      	ldr	r0, [r7, #12]
 8006d4a:	f000 fa87 	bl	800725c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d001      	beq.n	8006d6c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e000      	b.n	8006d6e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8006d6c:	2300      	movs	r3, #0
  }
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3718      	adds	r7, #24
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop

08006d78 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b088      	sub	sp, #32
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	60b9      	str	r1, [r7, #8]
 8006d82:	603b      	str	r3, [r7, #0]
 8006d84:	4613      	mov	r3, r2
 8006d86:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d8c:	095b      	lsrs	r3, r3, #5
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	3301      	adds	r3, #1
 8006d92:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	3330      	adds	r3, #48	@ 0x30
 8006d9a:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d9c:	f7fc fbb2 	bl	8003504 <HAL_GetTick>
 8006da0:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d001      	beq.n	8006db2 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8006dae:	2302      	movs	r3, #2
 8006db0:	e250      	b.n	8007254 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d002      	beq.n	8006dbe <HAL_SPI_Receive+0x46>
 8006db8:	88fb      	ldrh	r3, [r7, #6]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e248      	b.n	8007254 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d101      	bne.n	8006dd0 <HAL_SPI_Receive+0x58>
 8006dcc:	2302      	movs	r3, #2
 8006dce:	e241      	b.n	8007254 <HAL_SPI_Receive+0x4dc>
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2204      	movs	r2, #4
 8006ddc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2200      	movs	r2, #0
 8006de4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	68ba      	ldr	r2, [r7, #8]
 8006dec:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	88fa      	ldrh	r2, [r7, #6]
 8006df2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	88fa      	ldrh	r2, [r7, #6]
 8006dfa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2200      	movs	r2, #0
 8006e18:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006e28:	d108      	bne.n	8006e3c <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e38:	601a      	str	r2, [r3, #0]
 8006e3a:	e009      	b.n	8006e50 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	68db      	ldr	r3, [r3, #12]
 8006e42:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006e4e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	685a      	ldr	r2, [r3, #4]
 8006e56:	4b95      	ldr	r3, [pc, #596]	@ (80070ac <HAL_SPI_Receive+0x334>)
 8006e58:	4013      	ands	r3, r2
 8006e5a:	88f9      	ldrh	r1, [r7, #6]
 8006e5c:	68fa      	ldr	r2, [r7, #12]
 8006e5e:	6812      	ldr	r2, [r2, #0]
 8006e60:	430b      	orrs	r3, r1
 8006e62:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f042 0201 	orr.w	r2, r2, #1
 8006e72:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e7c:	d107      	bne.n	8006e8e <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e8c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	2b0f      	cmp	r3, #15
 8006e94:	d96c      	bls.n	8006f70 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006e96:	e064      	b.n	8006f62 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	695b      	ldr	r3, [r3, #20]
 8006ea6:	f003 0301 	and.w	r3, r3, #1
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d114      	bne.n	8006ed8 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006eb6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006eb8:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ebe:	1d1a      	adds	r2, r3, #4
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	b29a      	uxth	r2, r3
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006ed6:	e044      	b.n	8006f62 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	8bfa      	ldrh	r2, [r7, #30]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d919      	bls.n	8006f1a <HAL_SPI_Receive+0x1a2>
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d014      	beq.n	8006f1a <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ef8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006efa:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f00:	1d1a      	adds	r2, r3, #4
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	3b01      	subs	r3, #1
 8006f10:	b29a      	uxth	r2, r3
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006f18:	e023      	b.n	8006f62 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f1a:	f7fc faf3 	bl	8003504 <HAL_GetTick>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	1ad3      	subs	r3, r2, r3
 8006f24:	683a      	ldr	r2, [r7, #0]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d803      	bhi.n	8006f32 <HAL_SPI_Receive+0x1ba>
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f30:	d102      	bne.n	8006f38 <HAL_SPI_Receive+0x1c0>
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d114      	bne.n	8006f62 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f000 f98f 	bl	800725c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f44:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e178      	b.n	8007254 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d194      	bne.n	8006e98 <HAL_SPI_Receive+0x120>
 8006f6e:	e15e      	b.n	800722e <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	2b07      	cmp	r3, #7
 8006f76:	f240 8153 	bls.w	8007220 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006f7a:	e08f      	b.n	800709c <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	695b      	ldr	r3, [r3, #20]
 8006f82:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	695b      	ldr	r3, [r3, #20]
 8006f8a:	f003 0301 	and.w	r3, r3, #1
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d114      	bne.n	8006fbc <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f96:	69ba      	ldr	r2, [r7, #24]
 8006f98:	8812      	ldrh	r2, [r2, #0]
 8006f9a:	b292      	uxth	r2, r2
 8006f9c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fa2:	1c9a      	adds	r2, r3, #2
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	b29a      	uxth	r2, r3
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006fba:	e06f      	b.n	800709c <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	8bfa      	ldrh	r2, [r7, #30]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d924      	bls.n	8007014 <HAL_SPI_Receive+0x29c>
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d01f      	beq.n	8007014 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fd8:	69ba      	ldr	r2, [r7, #24]
 8006fda:	8812      	ldrh	r2, [r2, #0]
 8006fdc:	b292      	uxth	r2, r2
 8006fde:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fe4:	1c9a      	adds	r2, r3, #2
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fee:	69ba      	ldr	r2, [r7, #24]
 8006ff0:	8812      	ldrh	r2, [r2, #0]
 8006ff2:	b292      	uxth	r2, r2
 8006ff4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ffa:	1c9a      	adds	r2, r3, #2
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007006:	b29b      	uxth	r3, r3
 8007008:	3b02      	subs	r3, #2
 800700a:	b29a      	uxth	r2, r3
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007012:	e043      	b.n	800709c <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800701a:	b29b      	uxth	r3, r3
 800701c:	2b01      	cmp	r3, #1
 800701e:	d119      	bne.n	8007054 <HAL_SPI_Receive+0x2dc>
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007026:	2b00      	cmp	r3, #0
 8007028:	d014      	beq.n	8007054 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800702e:	69ba      	ldr	r2, [r7, #24]
 8007030:	8812      	ldrh	r2, [r2, #0]
 8007032:	b292      	uxth	r2, r2
 8007034:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800703a:	1c9a      	adds	r2, r3, #2
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007046:	b29b      	uxth	r3, r3
 8007048:	3b01      	subs	r3, #1
 800704a:	b29a      	uxth	r2, r3
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007052:	e023      	b.n	800709c <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007054:	f7fc fa56 	bl	8003504 <HAL_GetTick>
 8007058:	4602      	mov	r2, r0
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	683a      	ldr	r2, [r7, #0]
 8007060:	429a      	cmp	r2, r3
 8007062:	d803      	bhi.n	800706c <HAL_SPI_Receive+0x2f4>
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800706a:	d102      	bne.n	8007072 <HAL_SPI_Receive+0x2fa>
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d114      	bne.n	800709c <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007072:	68f8      	ldr	r0, [r7, #12]
 8007074:	f000 f8f2 	bl	800725c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800707e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2200      	movs	r2, #0
 8007094:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007098:	2303      	movs	r3, #3
 800709a:	e0db      	b.n	8007254 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f47f af69 	bne.w	8006f7c <HAL_SPI_Receive+0x204>
 80070aa:	e0c0      	b.n	800722e <HAL_SPI_Receive+0x4b6>
 80070ac:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	695b      	ldr	r3, [r3, #20]
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d117      	bne.n	80070f6 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070d2:	7812      	ldrb	r2, [r2, #0]
 80070d4:	b2d2      	uxtb	r2, r2
 80070d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070dc:	1c5a      	adds	r2, r3, #1
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	3b01      	subs	r3, #1
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80070f4:	e094      	b.n	8007220 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	8bfa      	ldrh	r2, [r7, #30]
 8007100:	429a      	cmp	r2, r3
 8007102:	d946      	bls.n	8007192 <HAL_SPI_Receive+0x41a>
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800710a:	2b00      	cmp	r3, #0
 800710c:	d041      	beq.n	8007192 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800711a:	7812      	ldrb	r2, [r2, #0]
 800711c:	b2d2      	uxtb	r2, r2
 800711e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007124:	1c5a      	adds	r2, r3, #1
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007136:	7812      	ldrb	r2, [r2, #0]
 8007138:	b2d2      	uxtb	r2, r2
 800713a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007140:	1c5a      	adds	r2, r3, #1
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007152:	7812      	ldrb	r2, [r2, #0]
 8007154:	b2d2      	uxtb	r2, r2
 8007156:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800715c:	1c5a      	adds	r2, r3, #1
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800716e:	7812      	ldrb	r2, [r2, #0]
 8007170:	b2d2      	uxtb	r2, r2
 8007172:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007178:	1c5a      	adds	r2, r3, #1
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007184:	b29b      	uxth	r3, r3
 8007186:	3b04      	subs	r3, #4
 8007188:	b29a      	uxth	r2, r3
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007190:	e046      	b.n	8007220 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007198:	b29b      	uxth	r3, r3
 800719a:	2b03      	cmp	r3, #3
 800719c:	d81c      	bhi.n	80071d8 <HAL_SPI_Receive+0x460>
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d017      	beq.n	80071d8 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071b4:	7812      	ldrb	r2, [r2, #0]
 80071b6:	b2d2      	uxtb	r2, r2
 80071b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071be:	1c5a      	adds	r2, r3, #1
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	3b01      	subs	r3, #1
 80071ce:	b29a      	uxth	r2, r3
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80071d6:	e023      	b.n	8007220 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071d8:	f7fc f994 	bl	8003504 <HAL_GetTick>
 80071dc:	4602      	mov	r2, r0
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	683a      	ldr	r2, [r7, #0]
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d803      	bhi.n	80071f0 <HAL_SPI_Receive+0x478>
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071ee:	d102      	bne.n	80071f6 <HAL_SPI_Receive+0x47e>
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d114      	bne.n	8007220 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80071f6:	68f8      	ldr	r0, [r7, #12]
 80071f8:	f000 f830 	bl	800725c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007202:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2200      	movs	r2, #0
 8007218:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e019      	b.n	8007254 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007226:	b29b      	uxth	r3, r3
 8007228:	2b00      	cmp	r3, #0
 800722a:	f47f af41 	bne.w	80070b0 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f000 f814 	bl	800725c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2200      	movs	r2, #0
 8007240:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800724a:	2b00      	cmp	r3, #0
 800724c:	d001      	beq.n	8007252 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e000      	b.n	8007254 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8007252:	2300      	movs	r3, #0
  }
}
 8007254:	4618      	mov	r0, r3
 8007256:	3720      	adds	r7, #32
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800725c:	b480      	push	{r7}
 800725e:	b085      	sub	sp, #20
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	695b      	ldr	r3, [r3, #20]
 800726a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	699a      	ldr	r2, [r3, #24]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f042 0208 	orr.w	r2, r2, #8
 800727a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	699a      	ldr	r2, [r3, #24]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f042 0210 	orr.w	r2, r2, #16
 800728a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f022 0201 	bic.w	r2, r2, #1
 800729a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	6919      	ldr	r1, [r3, #16]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	4b3c      	ldr	r3, [pc, #240]	@ (8007398 <SPI_CloseTransfer+0x13c>)
 80072a8:	400b      	ands	r3, r1
 80072aa:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	689a      	ldr	r2, [r3, #8]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80072ba:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	2b04      	cmp	r3, #4
 80072c6:	d014      	beq.n	80072f2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f003 0320 	and.w	r3, r3, #32
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d00f      	beq.n	80072f2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072d8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	699a      	ldr	r2, [r3, #24]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f042 0220 	orr.w	r2, r2, #32
 80072f0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b03      	cmp	r3, #3
 80072fc:	d014      	beq.n	8007328 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007304:	2b00      	cmp	r3, #0
 8007306:	d00f      	beq.n	8007328 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800730e:	f043 0204 	orr.w	r2, r3, #4
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	699a      	ldr	r2, [r3, #24]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007326:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00f      	beq.n	8007352 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007338:	f043 0201 	orr.w	r2, r3, #1
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	699a      	ldr	r2, [r3, #24]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007350:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007358:	2b00      	cmp	r3, #0
 800735a:	d00f      	beq.n	800737c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007362:	f043 0208 	orr.w	r2, r3, #8
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	699a      	ldr	r2, [r3, #24]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800737a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800738c:	bf00      	nop
 800738e:	3714      	adds	r7, #20
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr
 8007398:	fffffc90 	.word	0xfffffc90

0800739c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b084      	sub	sp, #16
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	603b      	str	r3, [r7, #0]
 80073a8:	4613      	mov	r3, r2
 80073aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80073ac:	e010      	b.n	80073d0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073ae:	f7fc f8a9 	bl	8003504 <HAL_GetTick>
 80073b2:	4602      	mov	r2, r0
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	683a      	ldr	r2, [r7, #0]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d803      	bhi.n	80073c6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073c4:	d102      	bne.n	80073cc <SPI_WaitOnFlagUntilTimeout+0x30>
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d101      	bne.n	80073d0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80073cc:	2303      	movs	r3, #3
 80073ce:	e00f      	b.n	80073f0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	695a      	ldr	r2, [r3, #20]
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	4013      	ands	r3, r2
 80073da:	68ba      	ldr	r2, [r7, #8]
 80073dc:	429a      	cmp	r2, r3
 80073de:	bf0c      	ite	eq
 80073e0:	2301      	moveq	r3, #1
 80073e2:	2300      	movne	r3, #0
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	461a      	mov	r2, r3
 80073e8:	79fb      	ldrb	r3, [r7, #7]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d0df      	beq.n	80073ae <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3710      	adds	r7, #16
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}

080073f8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b085      	sub	sp, #20
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007404:	095b      	lsrs	r3, r3, #5
 8007406:	3301      	adds	r3, #1
 8007408:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	3301      	adds	r3, #1
 8007410:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	3307      	adds	r3, #7
 8007416:	08db      	lsrs	r3, r3, #3
 8007418:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	fb02 f303 	mul.w	r3, r2, r3
}
 8007422:	4618      	mov	r0, r3
 8007424:	3714      	adds	r7, #20
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr

0800742e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800742e:	b580      	push	{r7, lr}
 8007430:	b082      	sub	sp, #8
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d101      	bne.n	8007440 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	e049      	b.n	80074d4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007446:	b2db      	uxtb	r3, r3
 8007448:	2b00      	cmp	r3, #0
 800744a:	d106      	bne.n	800745a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2200      	movs	r2, #0
 8007450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f7fb ff45 	bl	80032e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2202      	movs	r2, #2
 800745e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	3304      	adds	r3, #4
 800746a:	4619      	mov	r1, r3
 800746c:	4610      	mov	r0, r2
 800746e:	f000 f949 	bl	8007704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2201      	movs	r2, #1
 8007486:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2201      	movs	r2, #1
 800748e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2201      	movs	r2, #1
 8007496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2201      	movs	r2, #1
 80074a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2201      	movs	r2, #1
 80074ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2201      	movs	r2, #1
 80074b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2201      	movs	r2, #1
 80074be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2201      	movs	r2, #1
 80074ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3708      	adds	r7, #8
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b086      	sub	sp, #24
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074e8:	2300      	movs	r3, #0
 80074ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d101      	bne.n	80074fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80074f6:	2302      	movs	r3, #2
 80074f8:	e0ff      	b.n	80076fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2b14      	cmp	r3, #20
 8007506:	f200 80f0 	bhi.w	80076ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800750a:	a201      	add	r2, pc, #4	@ (adr r2, 8007510 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800750c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007510:	08007565 	.word	0x08007565
 8007514:	080076eb 	.word	0x080076eb
 8007518:	080076eb 	.word	0x080076eb
 800751c:	080076eb 	.word	0x080076eb
 8007520:	080075a5 	.word	0x080075a5
 8007524:	080076eb 	.word	0x080076eb
 8007528:	080076eb 	.word	0x080076eb
 800752c:	080076eb 	.word	0x080076eb
 8007530:	080075e7 	.word	0x080075e7
 8007534:	080076eb 	.word	0x080076eb
 8007538:	080076eb 	.word	0x080076eb
 800753c:	080076eb 	.word	0x080076eb
 8007540:	08007627 	.word	0x08007627
 8007544:	080076eb 	.word	0x080076eb
 8007548:	080076eb 	.word	0x080076eb
 800754c:	080076eb 	.word	0x080076eb
 8007550:	08007669 	.word	0x08007669
 8007554:	080076eb 	.word	0x080076eb
 8007558:	080076eb 	.word	0x080076eb
 800755c:	080076eb 	.word	0x080076eb
 8007560:	080076a9 	.word	0x080076a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68b9      	ldr	r1, [r7, #8]
 800756a:	4618      	mov	r0, r3
 800756c:	f000 f96a 	bl	8007844 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	699a      	ldr	r2, [r3, #24]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f042 0208 	orr.w	r2, r2, #8
 800757e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	699a      	ldr	r2, [r3, #24]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f022 0204 	bic.w	r2, r2, #4
 800758e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	6999      	ldr	r1, [r3, #24]
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	691a      	ldr	r2, [r3, #16]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	430a      	orrs	r2, r1
 80075a0:	619a      	str	r2, [r3, #24]
      break;
 80075a2:	e0a5      	b.n	80076f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	68b9      	ldr	r1, [r7, #8]
 80075aa:	4618      	mov	r0, r3
 80075ac:	f000 f9da 	bl	8007964 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	699a      	ldr	r2, [r3, #24]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80075be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	699a      	ldr	r2, [r3, #24]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	6999      	ldr	r1, [r3, #24]
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	691b      	ldr	r3, [r3, #16]
 80075da:	021a      	lsls	r2, r3, #8
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	430a      	orrs	r2, r1
 80075e2:	619a      	str	r2, [r3, #24]
      break;
 80075e4:	e084      	b.n	80076f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	68b9      	ldr	r1, [r7, #8]
 80075ec:	4618      	mov	r0, r3
 80075ee:	f000 fa43 	bl	8007a78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	69da      	ldr	r2, [r3, #28]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f042 0208 	orr.w	r2, r2, #8
 8007600:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	69da      	ldr	r2, [r3, #28]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f022 0204 	bic.w	r2, r2, #4
 8007610:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	69d9      	ldr	r1, [r3, #28]
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	691a      	ldr	r2, [r3, #16]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	430a      	orrs	r2, r1
 8007622:	61da      	str	r2, [r3, #28]
      break;
 8007624:	e064      	b.n	80076f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	68b9      	ldr	r1, [r7, #8]
 800762c:	4618      	mov	r0, r3
 800762e:	f000 faab 	bl	8007b88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	69da      	ldr	r2, [r3, #28]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007640:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	69da      	ldr	r2, [r3, #28]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007650:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	69d9      	ldr	r1, [r3, #28]
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	691b      	ldr	r3, [r3, #16]
 800765c:	021a      	lsls	r2, r3, #8
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	430a      	orrs	r2, r1
 8007664:	61da      	str	r2, [r3, #28]
      break;
 8007666:	e043      	b.n	80076f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	68b9      	ldr	r1, [r7, #8]
 800766e:	4618      	mov	r0, r3
 8007670:	f000 faf4 	bl	8007c5c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f042 0208 	orr.w	r2, r2, #8
 8007682:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f022 0204 	bic.w	r2, r2, #4
 8007692:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	691a      	ldr	r2, [r3, #16]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	430a      	orrs	r2, r1
 80076a4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80076a6:	e023      	b.n	80076f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68b9      	ldr	r1, [r7, #8]
 80076ae:	4618      	mov	r0, r3
 80076b0:	f000 fb38 	bl	8007d24 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80076c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	691b      	ldr	r3, [r3, #16]
 80076de:	021a      	lsls	r2, r3, #8
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	430a      	orrs	r2, r1
 80076e6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80076e8:	e002      	b.n	80076f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	75fb      	strb	r3, [r7, #23]
      break;
 80076ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80076f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3718      	adds	r7, #24
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}
 8007702:	bf00      	nop

08007704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007704:	b480      	push	{r7}
 8007706:	b085      	sub	sp, #20
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a43      	ldr	r2, [pc, #268]	@ (8007824 <TIM_Base_SetConfig+0x120>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d013      	beq.n	8007744 <TIM_Base_SetConfig+0x40>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007722:	d00f      	beq.n	8007744 <TIM_Base_SetConfig+0x40>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a40      	ldr	r2, [pc, #256]	@ (8007828 <TIM_Base_SetConfig+0x124>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d00b      	beq.n	8007744 <TIM_Base_SetConfig+0x40>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a3f      	ldr	r2, [pc, #252]	@ (800782c <TIM_Base_SetConfig+0x128>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d007      	beq.n	8007744 <TIM_Base_SetConfig+0x40>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a3e      	ldr	r2, [pc, #248]	@ (8007830 <TIM_Base_SetConfig+0x12c>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d003      	beq.n	8007744 <TIM_Base_SetConfig+0x40>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a3d      	ldr	r2, [pc, #244]	@ (8007834 <TIM_Base_SetConfig+0x130>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d108      	bne.n	8007756 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800774a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	4313      	orrs	r3, r2
 8007754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a32      	ldr	r2, [pc, #200]	@ (8007824 <TIM_Base_SetConfig+0x120>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d01f      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007764:	d01b      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4a2f      	ldr	r2, [pc, #188]	@ (8007828 <TIM_Base_SetConfig+0x124>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d017      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a2e      	ldr	r2, [pc, #184]	@ (800782c <TIM_Base_SetConfig+0x128>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d013      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	4a2d      	ldr	r2, [pc, #180]	@ (8007830 <TIM_Base_SetConfig+0x12c>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d00f      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4a2c      	ldr	r2, [pc, #176]	@ (8007834 <TIM_Base_SetConfig+0x130>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d00b      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a2b      	ldr	r2, [pc, #172]	@ (8007838 <TIM_Base_SetConfig+0x134>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d007      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a2a      	ldr	r2, [pc, #168]	@ (800783c <TIM_Base_SetConfig+0x138>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d003      	beq.n	800779e <TIM_Base_SetConfig+0x9a>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a29      	ldr	r2, [pc, #164]	@ (8007840 <TIM_Base_SetConfig+0x13c>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d108      	bne.n	80077b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	68db      	ldr	r3, [r3, #12]
 80077aa:	68fa      	ldr	r2, [r7, #12]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	695b      	ldr	r3, [r3, #20]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	689a      	ldr	r2, [r3, #8]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4a14      	ldr	r2, [pc, #80]	@ (8007824 <TIM_Base_SetConfig+0x120>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d00f      	beq.n	80077f6 <TIM_Base_SetConfig+0xf2>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a16      	ldr	r2, [pc, #88]	@ (8007834 <TIM_Base_SetConfig+0x130>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d00b      	beq.n	80077f6 <TIM_Base_SetConfig+0xf2>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a15      	ldr	r2, [pc, #84]	@ (8007838 <TIM_Base_SetConfig+0x134>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d007      	beq.n	80077f6 <TIM_Base_SetConfig+0xf2>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a14      	ldr	r2, [pc, #80]	@ (800783c <TIM_Base_SetConfig+0x138>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d003      	beq.n	80077f6 <TIM_Base_SetConfig+0xf2>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a13      	ldr	r2, [pc, #76]	@ (8007840 <TIM_Base_SetConfig+0x13c>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d103      	bne.n	80077fe <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	691a      	ldr	r2, [r3, #16]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f043 0204 	orr.w	r2, r3, #4
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2201      	movs	r2, #1
 800780e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	601a      	str	r2, [r3, #0]
}
 8007816:	bf00      	nop
 8007818:	3714      	adds	r7, #20
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	40010000 	.word	0x40010000
 8007828:	40000400 	.word	0x40000400
 800782c:	40000800 	.word	0x40000800
 8007830:	40000c00 	.word	0x40000c00
 8007834:	40010400 	.word	0x40010400
 8007838:	40014000 	.word	0x40014000
 800783c:	40014400 	.word	0x40014400
 8007840:	40014800 	.word	0x40014800

08007844 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007844:	b480      	push	{r7}
 8007846:	b087      	sub	sp, #28
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
 800784c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a1b      	ldr	r3, [r3, #32]
 8007852:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6a1b      	ldr	r3, [r3, #32]
 8007858:	f023 0201 	bic.w	r2, r3, #1
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	4b37      	ldr	r3, [pc, #220]	@ (800794c <TIM_OC1_SetConfig+0x108>)
 8007870:	4013      	ands	r3, r2
 8007872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f023 0303 	bic.w	r3, r3, #3
 800787a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	4313      	orrs	r3, r2
 8007884:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	f023 0302 	bic.w	r3, r3, #2
 800788c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	697a      	ldr	r2, [r7, #20]
 8007894:	4313      	orrs	r3, r2
 8007896:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a2d      	ldr	r2, [pc, #180]	@ (8007950 <TIM_OC1_SetConfig+0x10c>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d00f      	beq.n	80078c0 <TIM_OC1_SetConfig+0x7c>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a2c      	ldr	r2, [pc, #176]	@ (8007954 <TIM_OC1_SetConfig+0x110>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d00b      	beq.n	80078c0 <TIM_OC1_SetConfig+0x7c>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a2b      	ldr	r2, [pc, #172]	@ (8007958 <TIM_OC1_SetConfig+0x114>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d007      	beq.n	80078c0 <TIM_OC1_SetConfig+0x7c>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a2a      	ldr	r2, [pc, #168]	@ (800795c <TIM_OC1_SetConfig+0x118>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d003      	beq.n	80078c0 <TIM_OC1_SetConfig+0x7c>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a29      	ldr	r2, [pc, #164]	@ (8007960 <TIM_OC1_SetConfig+0x11c>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d10c      	bne.n	80078da <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	f023 0308 	bic.w	r3, r3, #8
 80078c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	697a      	ldr	r2, [r7, #20]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	f023 0304 	bic.w	r3, r3, #4
 80078d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a1c      	ldr	r2, [pc, #112]	@ (8007950 <TIM_OC1_SetConfig+0x10c>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d00f      	beq.n	8007902 <TIM_OC1_SetConfig+0xbe>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a1b      	ldr	r2, [pc, #108]	@ (8007954 <TIM_OC1_SetConfig+0x110>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d00b      	beq.n	8007902 <TIM_OC1_SetConfig+0xbe>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a1a      	ldr	r2, [pc, #104]	@ (8007958 <TIM_OC1_SetConfig+0x114>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d007      	beq.n	8007902 <TIM_OC1_SetConfig+0xbe>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a19      	ldr	r2, [pc, #100]	@ (800795c <TIM_OC1_SetConfig+0x118>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d003      	beq.n	8007902 <TIM_OC1_SetConfig+0xbe>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a18      	ldr	r2, [pc, #96]	@ (8007960 <TIM_OC1_SetConfig+0x11c>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d111      	bne.n	8007926 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007908:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007910:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	693a      	ldr	r2, [r7, #16]
 8007918:	4313      	orrs	r3, r2
 800791a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	693a      	ldr	r2, [r7, #16]
 8007922:	4313      	orrs	r3, r2
 8007924:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	685a      	ldr	r2, [r3, #4]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	621a      	str	r2, [r3, #32]
}
 8007940:	bf00      	nop
 8007942:	371c      	adds	r7, #28
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr
 800794c:	fffeff8f 	.word	0xfffeff8f
 8007950:	40010000 	.word	0x40010000
 8007954:	40010400 	.word	0x40010400
 8007958:	40014000 	.word	0x40014000
 800795c:	40014400 	.word	0x40014400
 8007960:	40014800 	.word	0x40014800

08007964 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007964:	b480      	push	{r7}
 8007966:	b087      	sub	sp, #28
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6a1b      	ldr	r3, [r3, #32]
 8007978:	f023 0210 	bic.w	r2, r3, #16
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	699b      	ldr	r3, [r3, #24]
 800798a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800798c:	68fa      	ldr	r2, [r7, #12]
 800798e:	4b34      	ldr	r3, [pc, #208]	@ (8007a60 <TIM_OC2_SetConfig+0xfc>)
 8007990:	4013      	ands	r3, r2
 8007992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800799a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	021b      	lsls	r3, r3, #8
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	f023 0320 	bic.w	r3, r3, #32
 80079ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	011b      	lsls	r3, r3, #4
 80079b6:	697a      	ldr	r2, [r7, #20]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a29      	ldr	r2, [pc, #164]	@ (8007a64 <TIM_OC2_SetConfig+0x100>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d003      	beq.n	80079cc <TIM_OC2_SetConfig+0x68>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	4a28      	ldr	r2, [pc, #160]	@ (8007a68 <TIM_OC2_SetConfig+0x104>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d10d      	bne.n	80079e8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	011b      	lsls	r3, r3, #4
 80079da:	697a      	ldr	r2, [r7, #20]
 80079dc:	4313      	orrs	r3, r2
 80079de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	4a1e      	ldr	r2, [pc, #120]	@ (8007a64 <TIM_OC2_SetConfig+0x100>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d00f      	beq.n	8007a10 <TIM_OC2_SetConfig+0xac>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a1d      	ldr	r2, [pc, #116]	@ (8007a68 <TIM_OC2_SetConfig+0x104>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d00b      	beq.n	8007a10 <TIM_OC2_SetConfig+0xac>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	4a1c      	ldr	r2, [pc, #112]	@ (8007a6c <TIM_OC2_SetConfig+0x108>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d007      	beq.n	8007a10 <TIM_OC2_SetConfig+0xac>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	4a1b      	ldr	r2, [pc, #108]	@ (8007a70 <TIM_OC2_SetConfig+0x10c>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d003      	beq.n	8007a10 <TIM_OC2_SetConfig+0xac>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4a1a      	ldr	r2, [pc, #104]	@ (8007a74 <TIM_OC2_SetConfig+0x110>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d113      	bne.n	8007a38 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	695b      	ldr	r3, [r3, #20]
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	693a      	ldr	r2, [r7, #16]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	699b      	ldr	r3, [r3, #24]
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	693a      	ldr	r2, [r7, #16]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	693a      	ldr	r2, [r7, #16]
 8007a3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	68fa      	ldr	r2, [r7, #12]
 8007a42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	685a      	ldr	r2, [r3, #4]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	697a      	ldr	r2, [r7, #20]
 8007a50:	621a      	str	r2, [r3, #32]
}
 8007a52:	bf00      	nop
 8007a54:	371c      	adds	r7, #28
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr
 8007a5e:	bf00      	nop
 8007a60:	feff8fff 	.word	0xfeff8fff
 8007a64:	40010000 	.word	0x40010000
 8007a68:	40010400 	.word	0x40010400
 8007a6c:	40014000 	.word	0x40014000
 8007a70:	40014400 	.word	0x40014400
 8007a74:	40014800 	.word	0x40014800

08007a78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b087      	sub	sp, #28
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6a1b      	ldr	r3, [r3, #32]
 8007a86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6a1b      	ldr	r3, [r3, #32]
 8007a8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	69db      	ldr	r3, [r3, #28]
 8007a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	4b33      	ldr	r3, [pc, #204]	@ (8007b70 <TIM_OC3_SetConfig+0xf8>)
 8007aa4:	4013      	ands	r3, r2
 8007aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f023 0303 	bic.w	r3, r3, #3
 8007aae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007ac0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	021b      	lsls	r3, r3, #8
 8007ac8:	697a      	ldr	r2, [r7, #20]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a28      	ldr	r2, [pc, #160]	@ (8007b74 <TIM_OC3_SetConfig+0xfc>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d003      	beq.n	8007ade <TIM_OC3_SetConfig+0x66>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a27      	ldr	r2, [pc, #156]	@ (8007b78 <TIM_OC3_SetConfig+0x100>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d10d      	bne.n	8007afa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007ae4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	021b      	lsls	r3, r3, #8
 8007aec:	697a      	ldr	r2, [r7, #20]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007af8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a1d      	ldr	r2, [pc, #116]	@ (8007b74 <TIM_OC3_SetConfig+0xfc>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d00f      	beq.n	8007b22 <TIM_OC3_SetConfig+0xaa>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a1c      	ldr	r2, [pc, #112]	@ (8007b78 <TIM_OC3_SetConfig+0x100>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d00b      	beq.n	8007b22 <TIM_OC3_SetConfig+0xaa>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8007b7c <TIM_OC3_SetConfig+0x104>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d007      	beq.n	8007b22 <TIM_OC3_SetConfig+0xaa>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a1a      	ldr	r2, [pc, #104]	@ (8007b80 <TIM_OC3_SetConfig+0x108>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d003      	beq.n	8007b22 <TIM_OC3_SetConfig+0xaa>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a19      	ldr	r2, [pc, #100]	@ (8007b84 <TIM_OC3_SetConfig+0x10c>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d113      	bne.n	8007b4a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	695b      	ldr	r3, [r3, #20]
 8007b36:	011b      	lsls	r3, r3, #4
 8007b38:	693a      	ldr	r2, [r7, #16]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	699b      	ldr	r3, [r3, #24]
 8007b42:	011b      	lsls	r3, r3, #4
 8007b44:	693a      	ldr	r2, [r7, #16]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	693a      	ldr	r2, [r7, #16]
 8007b4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	68fa      	ldr	r2, [r7, #12]
 8007b54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	685a      	ldr	r2, [r3, #4]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	621a      	str	r2, [r3, #32]
}
 8007b64:	bf00      	nop
 8007b66:	371c      	adds	r7, #28
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr
 8007b70:	fffeff8f 	.word	0xfffeff8f
 8007b74:	40010000 	.word	0x40010000
 8007b78:	40010400 	.word	0x40010400
 8007b7c:	40014000 	.word	0x40014000
 8007b80:	40014400 	.word	0x40014400
 8007b84:	40014800 	.word	0x40014800

08007b88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b087      	sub	sp, #28
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6a1b      	ldr	r3, [r3, #32]
 8007b96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6a1b      	ldr	r3, [r3, #32]
 8007b9c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	69db      	ldr	r3, [r3, #28]
 8007bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007bb0:	68fa      	ldr	r2, [r7, #12]
 8007bb2:	4b24      	ldr	r3, [pc, #144]	@ (8007c44 <TIM_OC4_SetConfig+0xbc>)
 8007bb4:	4013      	ands	r3, r2
 8007bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	021b      	lsls	r3, r3, #8
 8007bc6:	68fa      	ldr	r2, [r7, #12]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007bd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	031b      	lsls	r3, r3, #12
 8007bda:	693a      	ldr	r2, [r7, #16]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a19      	ldr	r2, [pc, #100]	@ (8007c48 <TIM_OC4_SetConfig+0xc0>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d00f      	beq.n	8007c08 <TIM_OC4_SetConfig+0x80>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4a18      	ldr	r2, [pc, #96]	@ (8007c4c <TIM_OC4_SetConfig+0xc4>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d00b      	beq.n	8007c08 <TIM_OC4_SetConfig+0x80>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4a17      	ldr	r2, [pc, #92]	@ (8007c50 <TIM_OC4_SetConfig+0xc8>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d007      	beq.n	8007c08 <TIM_OC4_SetConfig+0x80>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a16      	ldr	r2, [pc, #88]	@ (8007c54 <TIM_OC4_SetConfig+0xcc>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d003      	beq.n	8007c08 <TIM_OC4_SetConfig+0x80>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a15      	ldr	r2, [pc, #84]	@ (8007c58 <TIM_OC4_SetConfig+0xd0>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d109      	bne.n	8007c1c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	695b      	ldr	r3, [r3, #20]
 8007c14:	019b      	lsls	r3, r3, #6
 8007c16:	697a      	ldr	r2, [r7, #20]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	68fa      	ldr	r2, [r7, #12]
 8007c26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	685a      	ldr	r2, [r3, #4]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	693a      	ldr	r2, [r7, #16]
 8007c34:	621a      	str	r2, [r3, #32]
}
 8007c36:	bf00      	nop
 8007c38:	371c      	adds	r7, #28
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop
 8007c44:	feff8fff 	.word	0xfeff8fff
 8007c48:	40010000 	.word	0x40010000
 8007c4c:	40010400 	.word	0x40010400
 8007c50:	40014000 	.word	0x40014000
 8007c54:	40014400 	.word	0x40014400
 8007c58:	40014800 	.word	0x40014800

08007c5c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b087      	sub	sp, #28
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6a1b      	ldr	r3, [r3, #32]
 8007c6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a1b      	ldr	r3, [r3, #32]
 8007c70:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	4b21      	ldr	r3, [pc, #132]	@ (8007d0c <TIM_OC5_SetConfig+0xb0>)
 8007c88:	4013      	ands	r3, r2
 8007c8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	68fa      	ldr	r2, [r7, #12]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007c9c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	041b      	lsls	r3, r3, #16
 8007ca4:	693a      	ldr	r2, [r7, #16]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	4a18      	ldr	r2, [pc, #96]	@ (8007d10 <TIM_OC5_SetConfig+0xb4>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d00f      	beq.n	8007cd2 <TIM_OC5_SetConfig+0x76>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	4a17      	ldr	r2, [pc, #92]	@ (8007d14 <TIM_OC5_SetConfig+0xb8>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d00b      	beq.n	8007cd2 <TIM_OC5_SetConfig+0x76>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4a16      	ldr	r2, [pc, #88]	@ (8007d18 <TIM_OC5_SetConfig+0xbc>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d007      	beq.n	8007cd2 <TIM_OC5_SetConfig+0x76>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	4a15      	ldr	r2, [pc, #84]	@ (8007d1c <TIM_OC5_SetConfig+0xc0>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d003      	beq.n	8007cd2 <TIM_OC5_SetConfig+0x76>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	4a14      	ldr	r2, [pc, #80]	@ (8007d20 <TIM_OC5_SetConfig+0xc4>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d109      	bne.n	8007ce6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007cd8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	695b      	ldr	r3, [r3, #20]
 8007cde:	021b      	lsls	r3, r3, #8
 8007ce0:	697a      	ldr	r2, [r7, #20]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	697a      	ldr	r2, [r7, #20]
 8007cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	685a      	ldr	r2, [r3, #4]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	693a      	ldr	r2, [r7, #16]
 8007cfe:	621a      	str	r2, [r3, #32]
}
 8007d00:	bf00      	nop
 8007d02:	371c      	adds	r7, #28
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr
 8007d0c:	fffeff8f 	.word	0xfffeff8f
 8007d10:	40010000 	.word	0x40010000
 8007d14:	40010400 	.word	0x40010400
 8007d18:	40014000 	.word	0x40014000
 8007d1c:	40014400 	.word	0x40014400
 8007d20:	40014800 	.word	0x40014800

08007d24 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b087      	sub	sp, #28
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6a1b      	ldr	r3, [r3, #32]
 8007d32:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6a1b      	ldr	r3, [r3, #32]
 8007d38:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d4c:	68fa      	ldr	r2, [r7, #12]
 8007d4e:	4b22      	ldr	r3, [pc, #136]	@ (8007dd8 <TIM_OC6_SetConfig+0xb4>)
 8007d50:	4013      	ands	r3, r2
 8007d52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	021b      	lsls	r3, r3, #8
 8007d5a:	68fa      	ldr	r2, [r7, #12]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007d66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	051b      	lsls	r3, r3, #20
 8007d6e:	693a      	ldr	r2, [r7, #16]
 8007d70:	4313      	orrs	r3, r2
 8007d72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	4a19      	ldr	r2, [pc, #100]	@ (8007ddc <TIM_OC6_SetConfig+0xb8>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d00f      	beq.n	8007d9c <TIM_OC6_SetConfig+0x78>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4a18      	ldr	r2, [pc, #96]	@ (8007de0 <TIM_OC6_SetConfig+0xbc>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d00b      	beq.n	8007d9c <TIM_OC6_SetConfig+0x78>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	4a17      	ldr	r2, [pc, #92]	@ (8007de4 <TIM_OC6_SetConfig+0xc0>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d007      	beq.n	8007d9c <TIM_OC6_SetConfig+0x78>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	4a16      	ldr	r2, [pc, #88]	@ (8007de8 <TIM_OC6_SetConfig+0xc4>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d003      	beq.n	8007d9c <TIM_OC6_SetConfig+0x78>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	4a15      	ldr	r2, [pc, #84]	@ (8007dec <TIM_OC6_SetConfig+0xc8>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d109      	bne.n	8007db0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007da2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	695b      	ldr	r3, [r3, #20]
 8007da8:	029b      	lsls	r3, r3, #10
 8007daa:	697a      	ldr	r2, [r7, #20]
 8007dac:	4313      	orrs	r3, r2
 8007dae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	697a      	ldr	r2, [r7, #20]
 8007db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	685a      	ldr	r2, [r3, #4]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	693a      	ldr	r2, [r7, #16]
 8007dc8:	621a      	str	r2, [r3, #32]
}
 8007dca:	bf00      	nop
 8007dcc:	371c      	adds	r7, #28
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	feff8fff 	.word	0xfeff8fff
 8007ddc:	40010000 	.word	0x40010000
 8007de0:	40010400 	.word	0x40010400
 8007de4:	40014000 	.word	0x40014000
 8007de8:	40014400 	.word	0x40014400
 8007dec:	40014800 	.word	0x40014800

08007df0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d109      	bne.n	8007e14 <HAL_TIMEx_PWMN_Start+0x24>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	bf14      	ite	ne
 8007e0c:	2301      	movne	r3, #1
 8007e0e:	2300      	moveq	r3, #0
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	e022      	b.n	8007e5a <HAL_TIMEx_PWMN_Start+0x6a>
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	2b04      	cmp	r3, #4
 8007e18:	d109      	bne.n	8007e2e <HAL_TIMEx_PWMN_Start+0x3e>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	bf14      	ite	ne
 8007e26:	2301      	movne	r3, #1
 8007e28:	2300      	moveq	r3, #0
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	e015      	b.n	8007e5a <HAL_TIMEx_PWMN_Start+0x6a>
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	2b08      	cmp	r3, #8
 8007e32:	d109      	bne.n	8007e48 <HAL_TIMEx_PWMN_Start+0x58>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	bf14      	ite	ne
 8007e40:	2301      	movne	r3, #1
 8007e42:	2300      	moveq	r3, #0
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	e008      	b.n	8007e5a <HAL_TIMEx_PWMN_Start+0x6a>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	bf14      	ite	ne
 8007e54:	2301      	movne	r3, #1
 8007e56:	2300      	moveq	r3, #0
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d001      	beq.n	8007e62 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	e073      	b.n	8007f4a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d104      	bne.n	8007e72 <HAL_TIMEx_PWMN_Start+0x82>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e70:	e013      	b.n	8007e9a <HAL_TIMEx_PWMN_Start+0xaa>
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	2b04      	cmp	r3, #4
 8007e76:	d104      	bne.n	8007e82 <HAL_TIMEx_PWMN_Start+0x92>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2202      	movs	r2, #2
 8007e7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e80:	e00b      	b.n	8007e9a <HAL_TIMEx_PWMN_Start+0xaa>
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	2b08      	cmp	r3, #8
 8007e86:	d104      	bne.n	8007e92 <HAL_TIMEx_PWMN_Start+0xa2>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2202      	movs	r2, #2
 8007e8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007e90:	e003      	b.n	8007e9a <HAL_TIMEx_PWMN_Start+0xaa>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2202      	movs	r2, #2
 8007e96:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	2204      	movs	r2, #4
 8007ea0:	6839      	ldr	r1, [r7, #0]
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f000 f972 	bl	800818c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007eb6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a25      	ldr	r2, [pc, #148]	@ (8007f54 <HAL_TIMEx_PWMN_Start+0x164>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d022      	beq.n	8007f08 <HAL_TIMEx_PWMN_Start+0x118>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007eca:	d01d      	beq.n	8007f08 <HAL_TIMEx_PWMN_Start+0x118>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a21      	ldr	r2, [pc, #132]	@ (8007f58 <HAL_TIMEx_PWMN_Start+0x168>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d018      	beq.n	8007f08 <HAL_TIMEx_PWMN_Start+0x118>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a20      	ldr	r2, [pc, #128]	@ (8007f5c <HAL_TIMEx_PWMN_Start+0x16c>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d013      	beq.n	8007f08 <HAL_TIMEx_PWMN_Start+0x118>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a1e      	ldr	r2, [pc, #120]	@ (8007f60 <HAL_TIMEx_PWMN_Start+0x170>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d00e      	beq.n	8007f08 <HAL_TIMEx_PWMN_Start+0x118>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a1d      	ldr	r2, [pc, #116]	@ (8007f64 <HAL_TIMEx_PWMN_Start+0x174>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d009      	beq.n	8007f08 <HAL_TIMEx_PWMN_Start+0x118>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a1b      	ldr	r2, [pc, #108]	@ (8007f68 <HAL_TIMEx_PWMN_Start+0x178>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d004      	beq.n	8007f08 <HAL_TIMEx_PWMN_Start+0x118>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a1a      	ldr	r2, [pc, #104]	@ (8007f6c <HAL_TIMEx_PWMN_Start+0x17c>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d115      	bne.n	8007f34 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	689a      	ldr	r2, [r3, #8]
 8007f0e:	4b18      	ldr	r3, [pc, #96]	@ (8007f70 <HAL_TIMEx_PWMN_Start+0x180>)
 8007f10:	4013      	ands	r3, r2
 8007f12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2b06      	cmp	r3, #6
 8007f18:	d015      	beq.n	8007f46 <HAL_TIMEx_PWMN_Start+0x156>
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f20:	d011      	beq.n	8007f46 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f042 0201 	orr.w	r2, r2, #1
 8007f30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f32:	e008      	b.n	8007f46 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	681a      	ldr	r2, [r3, #0]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f042 0201 	orr.w	r2, r2, #1
 8007f42:	601a      	str	r2, [r3, #0]
 8007f44:	e000      	b.n	8007f48 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007f48:	2300      	movs	r3, #0
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3710      	adds	r7, #16
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}
 8007f52:	bf00      	nop
 8007f54:	40010000 	.word	0x40010000
 8007f58:	40000400 	.word	0x40000400
 8007f5c:	40000800 	.word	0x40000800
 8007f60:	40000c00 	.word	0x40000c00
 8007f64:	40010400 	.word	0x40010400
 8007f68:	40001800 	.word	0x40001800
 8007f6c:	40014000 	.word	0x40014000
 8007f70:	00010007 	.word	0x00010007

08007f74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b085      	sub	sp, #20
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d101      	bne.n	8007f8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f88:	2302      	movs	r3, #2
 8007f8a:	e06d      	b.n	8008068 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2202      	movs	r2, #2
 8007f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a30      	ldr	r2, [pc, #192]	@ (8008074 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d004      	beq.n	8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a2f      	ldr	r2, [pc, #188]	@ (8008078 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d108      	bne.n	8007fd2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007fc6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	68fa      	ldr	r2, [r7, #12]
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fd8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	68fa      	ldr	r2, [r7, #12]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68fa      	ldr	r2, [r7, #12]
 8007fea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a20      	ldr	r2, [pc, #128]	@ (8008074 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d022      	beq.n	800803c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ffe:	d01d      	beq.n	800803c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a1d      	ldr	r2, [pc, #116]	@ (800807c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d018      	beq.n	800803c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a1c      	ldr	r2, [pc, #112]	@ (8008080 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d013      	beq.n	800803c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a1a      	ldr	r2, [pc, #104]	@ (8008084 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d00e      	beq.n	800803c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a15      	ldr	r2, [pc, #84]	@ (8008078 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d009      	beq.n	800803c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a16      	ldr	r2, [pc, #88]	@ (8008088 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d004      	beq.n	800803c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a15      	ldr	r2, [pc, #84]	@ (800808c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d10c      	bne.n	8008056 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008042:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	68ba      	ldr	r2, [r7, #8]
 800804a:	4313      	orrs	r3, r2
 800804c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	68ba      	ldr	r2, [r7, #8]
 8008054:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2201      	movs	r2, #1
 800805a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008066:	2300      	movs	r3, #0
}
 8008068:	4618      	mov	r0, r3
 800806a:	3714      	adds	r7, #20
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr
 8008074:	40010000 	.word	0x40010000
 8008078:	40010400 	.word	0x40010400
 800807c:	40000400 	.word	0x40000400
 8008080:	40000800 	.word	0x40000800
 8008084:	40000c00 	.word	0x40000c00
 8008088:	40001800 	.word	0x40001800
 800808c:	40014000 	.word	0x40014000

08008090 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008090:	b480      	push	{r7}
 8008092:	b085      	sub	sp, #20
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800809a:	2300      	movs	r3, #0
 800809c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d101      	bne.n	80080ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80080a8:	2302      	movs	r3, #2
 80080aa:	e065      	b.n	8008178 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	4313      	orrs	r3, r2
 80080c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	4313      	orrs	r3, r2
 80080dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4313      	orrs	r3, r2
 80080ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	691b      	ldr	r3, [r3, #16]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	695b      	ldr	r3, [r3, #20]
 8008104:	4313      	orrs	r3, r2
 8008106:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008112:	4313      	orrs	r3, r2
 8008114:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	699b      	ldr	r3, [r3, #24]
 8008120:	041b      	lsls	r3, r3, #16
 8008122:	4313      	orrs	r3, r2
 8008124:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a16      	ldr	r2, [pc, #88]	@ (8008184 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d004      	beq.n	800813a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a14      	ldr	r2, [pc, #80]	@ (8008188 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d115      	bne.n	8008166 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008144:	051b      	lsls	r3, r3, #20
 8008146:	4313      	orrs	r3, r2
 8008148:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	69db      	ldr	r3, [r3, #28]
 8008154:	4313      	orrs	r3, r2
 8008156:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	6a1b      	ldr	r3, [r3, #32]
 8008162:	4313      	orrs	r3, r2
 8008164:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3714      	adds	r7, #20
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr
 8008184:	40010000 	.word	0x40010000
 8008188:	40010400 	.word	0x40010400

0800818c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800818c:	b480      	push	{r7}
 800818e:	b087      	sub	sp, #28
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	f003 030f 	and.w	r3, r3, #15
 800819e:	2204      	movs	r2, #4
 80081a0:	fa02 f303 	lsl.w	r3, r2, r3
 80081a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	6a1a      	ldr	r2, [r3, #32]
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	43db      	mvns	r3, r3
 80081ae:	401a      	ands	r2, r3
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	6a1a      	ldr	r2, [r3, #32]
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	f003 030f 	and.w	r3, r3, #15
 80081be:	6879      	ldr	r1, [r7, #4]
 80081c0:	fa01 f303 	lsl.w	r3, r1, r3
 80081c4:	431a      	orrs	r2, r3
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	621a      	str	r2, [r3, #32]
}
 80081ca:	bf00      	nop
 80081cc:	371c      	adds	r7, #28
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
	...

080081d8 <siprintf>:
 80081d8:	b40e      	push	{r1, r2, r3}
 80081da:	b500      	push	{lr}
 80081dc:	b09c      	sub	sp, #112	@ 0x70
 80081de:	ab1d      	add	r3, sp, #116	@ 0x74
 80081e0:	9002      	str	r0, [sp, #8]
 80081e2:	9006      	str	r0, [sp, #24]
 80081e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80081e8:	4809      	ldr	r0, [pc, #36]	@ (8008210 <siprintf+0x38>)
 80081ea:	9107      	str	r1, [sp, #28]
 80081ec:	9104      	str	r1, [sp, #16]
 80081ee:	4909      	ldr	r1, [pc, #36]	@ (8008214 <siprintf+0x3c>)
 80081f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80081f4:	9105      	str	r1, [sp, #20]
 80081f6:	6800      	ldr	r0, [r0, #0]
 80081f8:	9301      	str	r3, [sp, #4]
 80081fa:	a902      	add	r1, sp, #8
 80081fc:	f000 f994 	bl	8008528 <_svfiprintf_r>
 8008200:	9b02      	ldr	r3, [sp, #8]
 8008202:	2200      	movs	r2, #0
 8008204:	701a      	strb	r2, [r3, #0]
 8008206:	b01c      	add	sp, #112	@ 0x70
 8008208:	f85d eb04 	ldr.w	lr, [sp], #4
 800820c:	b003      	add	sp, #12
 800820e:	4770      	bx	lr
 8008210:	240000ac 	.word	0x240000ac
 8008214:	ffff0208 	.word	0xffff0208

08008218 <memset>:
 8008218:	4402      	add	r2, r0
 800821a:	4603      	mov	r3, r0
 800821c:	4293      	cmp	r3, r2
 800821e:	d100      	bne.n	8008222 <memset+0xa>
 8008220:	4770      	bx	lr
 8008222:	f803 1b01 	strb.w	r1, [r3], #1
 8008226:	e7f9      	b.n	800821c <memset+0x4>

08008228 <__errno>:
 8008228:	4b01      	ldr	r3, [pc, #4]	@ (8008230 <__errno+0x8>)
 800822a:	6818      	ldr	r0, [r3, #0]
 800822c:	4770      	bx	lr
 800822e:	bf00      	nop
 8008230:	240000ac 	.word	0x240000ac

08008234 <__libc_init_array>:
 8008234:	b570      	push	{r4, r5, r6, lr}
 8008236:	4d0d      	ldr	r5, [pc, #52]	@ (800826c <__libc_init_array+0x38>)
 8008238:	4c0d      	ldr	r4, [pc, #52]	@ (8008270 <__libc_init_array+0x3c>)
 800823a:	1b64      	subs	r4, r4, r5
 800823c:	10a4      	asrs	r4, r4, #2
 800823e:	2600      	movs	r6, #0
 8008240:	42a6      	cmp	r6, r4
 8008242:	d109      	bne.n	8008258 <__libc_init_array+0x24>
 8008244:	4d0b      	ldr	r5, [pc, #44]	@ (8008274 <__libc_init_array+0x40>)
 8008246:	4c0c      	ldr	r4, [pc, #48]	@ (8008278 <__libc_init_array+0x44>)
 8008248:	f000 fc66 	bl	8008b18 <_init>
 800824c:	1b64      	subs	r4, r4, r5
 800824e:	10a4      	asrs	r4, r4, #2
 8008250:	2600      	movs	r6, #0
 8008252:	42a6      	cmp	r6, r4
 8008254:	d105      	bne.n	8008262 <__libc_init_array+0x2e>
 8008256:	bd70      	pop	{r4, r5, r6, pc}
 8008258:	f855 3b04 	ldr.w	r3, [r5], #4
 800825c:	4798      	blx	r3
 800825e:	3601      	adds	r6, #1
 8008260:	e7ee      	b.n	8008240 <__libc_init_array+0xc>
 8008262:	f855 3b04 	ldr.w	r3, [r5], #4
 8008266:	4798      	blx	r3
 8008268:	3601      	adds	r6, #1
 800826a:	e7f2      	b.n	8008252 <__libc_init_array+0x1e>
 800826c:	0800fa60 	.word	0x0800fa60
 8008270:	0800fa60 	.word	0x0800fa60
 8008274:	0800fa60 	.word	0x0800fa60
 8008278:	0800fa64 	.word	0x0800fa64

0800827c <__retarget_lock_acquire_recursive>:
 800827c:	4770      	bx	lr

0800827e <__retarget_lock_release_recursive>:
 800827e:	4770      	bx	lr

08008280 <_free_r>:
 8008280:	b538      	push	{r3, r4, r5, lr}
 8008282:	4605      	mov	r5, r0
 8008284:	2900      	cmp	r1, #0
 8008286:	d041      	beq.n	800830c <_free_r+0x8c>
 8008288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800828c:	1f0c      	subs	r4, r1, #4
 800828e:	2b00      	cmp	r3, #0
 8008290:	bfb8      	it	lt
 8008292:	18e4      	addlt	r4, r4, r3
 8008294:	f000 f8e0 	bl	8008458 <__malloc_lock>
 8008298:	4a1d      	ldr	r2, [pc, #116]	@ (8008310 <_free_r+0x90>)
 800829a:	6813      	ldr	r3, [r2, #0]
 800829c:	b933      	cbnz	r3, 80082ac <_free_r+0x2c>
 800829e:	6063      	str	r3, [r4, #4]
 80082a0:	6014      	str	r4, [r2, #0]
 80082a2:	4628      	mov	r0, r5
 80082a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082a8:	f000 b8dc 	b.w	8008464 <__malloc_unlock>
 80082ac:	42a3      	cmp	r3, r4
 80082ae:	d908      	bls.n	80082c2 <_free_r+0x42>
 80082b0:	6820      	ldr	r0, [r4, #0]
 80082b2:	1821      	adds	r1, r4, r0
 80082b4:	428b      	cmp	r3, r1
 80082b6:	bf01      	itttt	eq
 80082b8:	6819      	ldreq	r1, [r3, #0]
 80082ba:	685b      	ldreq	r3, [r3, #4]
 80082bc:	1809      	addeq	r1, r1, r0
 80082be:	6021      	streq	r1, [r4, #0]
 80082c0:	e7ed      	b.n	800829e <_free_r+0x1e>
 80082c2:	461a      	mov	r2, r3
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	b10b      	cbz	r3, 80082cc <_free_r+0x4c>
 80082c8:	42a3      	cmp	r3, r4
 80082ca:	d9fa      	bls.n	80082c2 <_free_r+0x42>
 80082cc:	6811      	ldr	r1, [r2, #0]
 80082ce:	1850      	adds	r0, r2, r1
 80082d0:	42a0      	cmp	r0, r4
 80082d2:	d10b      	bne.n	80082ec <_free_r+0x6c>
 80082d4:	6820      	ldr	r0, [r4, #0]
 80082d6:	4401      	add	r1, r0
 80082d8:	1850      	adds	r0, r2, r1
 80082da:	4283      	cmp	r3, r0
 80082dc:	6011      	str	r1, [r2, #0]
 80082de:	d1e0      	bne.n	80082a2 <_free_r+0x22>
 80082e0:	6818      	ldr	r0, [r3, #0]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	6053      	str	r3, [r2, #4]
 80082e6:	4408      	add	r0, r1
 80082e8:	6010      	str	r0, [r2, #0]
 80082ea:	e7da      	b.n	80082a2 <_free_r+0x22>
 80082ec:	d902      	bls.n	80082f4 <_free_r+0x74>
 80082ee:	230c      	movs	r3, #12
 80082f0:	602b      	str	r3, [r5, #0]
 80082f2:	e7d6      	b.n	80082a2 <_free_r+0x22>
 80082f4:	6820      	ldr	r0, [r4, #0]
 80082f6:	1821      	adds	r1, r4, r0
 80082f8:	428b      	cmp	r3, r1
 80082fa:	bf04      	itt	eq
 80082fc:	6819      	ldreq	r1, [r3, #0]
 80082fe:	685b      	ldreq	r3, [r3, #4]
 8008300:	6063      	str	r3, [r4, #4]
 8008302:	bf04      	itt	eq
 8008304:	1809      	addeq	r1, r1, r0
 8008306:	6021      	streq	r1, [r4, #0]
 8008308:	6054      	str	r4, [r2, #4]
 800830a:	e7ca      	b.n	80082a2 <_free_r+0x22>
 800830c:	bd38      	pop	{r3, r4, r5, pc}
 800830e:	bf00      	nop
 8008310:	240008b0 	.word	0x240008b0

08008314 <sbrk_aligned>:
 8008314:	b570      	push	{r4, r5, r6, lr}
 8008316:	4e0f      	ldr	r6, [pc, #60]	@ (8008354 <sbrk_aligned+0x40>)
 8008318:	460c      	mov	r4, r1
 800831a:	6831      	ldr	r1, [r6, #0]
 800831c:	4605      	mov	r5, r0
 800831e:	b911      	cbnz	r1, 8008326 <sbrk_aligned+0x12>
 8008320:	f000 fba6 	bl	8008a70 <_sbrk_r>
 8008324:	6030      	str	r0, [r6, #0]
 8008326:	4621      	mov	r1, r4
 8008328:	4628      	mov	r0, r5
 800832a:	f000 fba1 	bl	8008a70 <_sbrk_r>
 800832e:	1c43      	adds	r3, r0, #1
 8008330:	d103      	bne.n	800833a <sbrk_aligned+0x26>
 8008332:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008336:	4620      	mov	r0, r4
 8008338:	bd70      	pop	{r4, r5, r6, pc}
 800833a:	1cc4      	adds	r4, r0, #3
 800833c:	f024 0403 	bic.w	r4, r4, #3
 8008340:	42a0      	cmp	r0, r4
 8008342:	d0f8      	beq.n	8008336 <sbrk_aligned+0x22>
 8008344:	1a21      	subs	r1, r4, r0
 8008346:	4628      	mov	r0, r5
 8008348:	f000 fb92 	bl	8008a70 <_sbrk_r>
 800834c:	3001      	adds	r0, #1
 800834e:	d1f2      	bne.n	8008336 <sbrk_aligned+0x22>
 8008350:	e7ef      	b.n	8008332 <sbrk_aligned+0x1e>
 8008352:	bf00      	nop
 8008354:	240008ac 	.word	0x240008ac

08008358 <_malloc_r>:
 8008358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800835c:	1ccd      	adds	r5, r1, #3
 800835e:	f025 0503 	bic.w	r5, r5, #3
 8008362:	3508      	adds	r5, #8
 8008364:	2d0c      	cmp	r5, #12
 8008366:	bf38      	it	cc
 8008368:	250c      	movcc	r5, #12
 800836a:	2d00      	cmp	r5, #0
 800836c:	4606      	mov	r6, r0
 800836e:	db01      	blt.n	8008374 <_malloc_r+0x1c>
 8008370:	42a9      	cmp	r1, r5
 8008372:	d904      	bls.n	800837e <_malloc_r+0x26>
 8008374:	230c      	movs	r3, #12
 8008376:	6033      	str	r3, [r6, #0]
 8008378:	2000      	movs	r0, #0
 800837a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800837e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008454 <_malloc_r+0xfc>
 8008382:	f000 f869 	bl	8008458 <__malloc_lock>
 8008386:	f8d8 3000 	ldr.w	r3, [r8]
 800838a:	461c      	mov	r4, r3
 800838c:	bb44      	cbnz	r4, 80083e0 <_malloc_r+0x88>
 800838e:	4629      	mov	r1, r5
 8008390:	4630      	mov	r0, r6
 8008392:	f7ff ffbf 	bl	8008314 <sbrk_aligned>
 8008396:	1c43      	adds	r3, r0, #1
 8008398:	4604      	mov	r4, r0
 800839a:	d158      	bne.n	800844e <_malloc_r+0xf6>
 800839c:	f8d8 4000 	ldr.w	r4, [r8]
 80083a0:	4627      	mov	r7, r4
 80083a2:	2f00      	cmp	r7, #0
 80083a4:	d143      	bne.n	800842e <_malloc_r+0xd6>
 80083a6:	2c00      	cmp	r4, #0
 80083a8:	d04b      	beq.n	8008442 <_malloc_r+0xea>
 80083aa:	6823      	ldr	r3, [r4, #0]
 80083ac:	4639      	mov	r1, r7
 80083ae:	4630      	mov	r0, r6
 80083b0:	eb04 0903 	add.w	r9, r4, r3
 80083b4:	f000 fb5c 	bl	8008a70 <_sbrk_r>
 80083b8:	4581      	cmp	r9, r0
 80083ba:	d142      	bne.n	8008442 <_malloc_r+0xea>
 80083bc:	6821      	ldr	r1, [r4, #0]
 80083be:	1a6d      	subs	r5, r5, r1
 80083c0:	4629      	mov	r1, r5
 80083c2:	4630      	mov	r0, r6
 80083c4:	f7ff ffa6 	bl	8008314 <sbrk_aligned>
 80083c8:	3001      	adds	r0, #1
 80083ca:	d03a      	beq.n	8008442 <_malloc_r+0xea>
 80083cc:	6823      	ldr	r3, [r4, #0]
 80083ce:	442b      	add	r3, r5
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	f8d8 3000 	ldr.w	r3, [r8]
 80083d6:	685a      	ldr	r2, [r3, #4]
 80083d8:	bb62      	cbnz	r2, 8008434 <_malloc_r+0xdc>
 80083da:	f8c8 7000 	str.w	r7, [r8]
 80083de:	e00f      	b.n	8008400 <_malloc_r+0xa8>
 80083e0:	6822      	ldr	r2, [r4, #0]
 80083e2:	1b52      	subs	r2, r2, r5
 80083e4:	d420      	bmi.n	8008428 <_malloc_r+0xd0>
 80083e6:	2a0b      	cmp	r2, #11
 80083e8:	d917      	bls.n	800841a <_malloc_r+0xc2>
 80083ea:	1961      	adds	r1, r4, r5
 80083ec:	42a3      	cmp	r3, r4
 80083ee:	6025      	str	r5, [r4, #0]
 80083f0:	bf18      	it	ne
 80083f2:	6059      	strne	r1, [r3, #4]
 80083f4:	6863      	ldr	r3, [r4, #4]
 80083f6:	bf08      	it	eq
 80083f8:	f8c8 1000 	streq.w	r1, [r8]
 80083fc:	5162      	str	r2, [r4, r5]
 80083fe:	604b      	str	r3, [r1, #4]
 8008400:	4630      	mov	r0, r6
 8008402:	f000 f82f 	bl	8008464 <__malloc_unlock>
 8008406:	f104 000b 	add.w	r0, r4, #11
 800840a:	1d23      	adds	r3, r4, #4
 800840c:	f020 0007 	bic.w	r0, r0, #7
 8008410:	1ac2      	subs	r2, r0, r3
 8008412:	bf1c      	itt	ne
 8008414:	1a1b      	subne	r3, r3, r0
 8008416:	50a3      	strne	r3, [r4, r2]
 8008418:	e7af      	b.n	800837a <_malloc_r+0x22>
 800841a:	6862      	ldr	r2, [r4, #4]
 800841c:	42a3      	cmp	r3, r4
 800841e:	bf0c      	ite	eq
 8008420:	f8c8 2000 	streq.w	r2, [r8]
 8008424:	605a      	strne	r2, [r3, #4]
 8008426:	e7eb      	b.n	8008400 <_malloc_r+0xa8>
 8008428:	4623      	mov	r3, r4
 800842a:	6864      	ldr	r4, [r4, #4]
 800842c:	e7ae      	b.n	800838c <_malloc_r+0x34>
 800842e:	463c      	mov	r4, r7
 8008430:	687f      	ldr	r7, [r7, #4]
 8008432:	e7b6      	b.n	80083a2 <_malloc_r+0x4a>
 8008434:	461a      	mov	r2, r3
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	42a3      	cmp	r3, r4
 800843a:	d1fb      	bne.n	8008434 <_malloc_r+0xdc>
 800843c:	2300      	movs	r3, #0
 800843e:	6053      	str	r3, [r2, #4]
 8008440:	e7de      	b.n	8008400 <_malloc_r+0xa8>
 8008442:	230c      	movs	r3, #12
 8008444:	6033      	str	r3, [r6, #0]
 8008446:	4630      	mov	r0, r6
 8008448:	f000 f80c 	bl	8008464 <__malloc_unlock>
 800844c:	e794      	b.n	8008378 <_malloc_r+0x20>
 800844e:	6005      	str	r5, [r0, #0]
 8008450:	e7d6      	b.n	8008400 <_malloc_r+0xa8>
 8008452:	bf00      	nop
 8008454:	240008b0 	.word	0x240008b0

08008458 <__malloc_lock>:
 8008458:	4801      	ldr	r0, [pc, #4]	@ (8008460 <__malloc_lock+0x8>)
 800845a:	f7ff bf0f 	b.w	800827c <__retarget_lock_acquire_recursive>
 800845e:	bf00      	nop
 8008460:	240008a8 	.word	0x240008a8

08008464 <__malloc_unlock>:
 8008464:	4801      	ldr	r0, [pc, #4]	@ (800846c <__malloc_unlock+0x8>)
 8008466:	f7ff bf0a 	b.w	800827e <__retarget_lock_release_recursive>
 800846a:	bf00      	nop
 800846c:	240008a8 	.word	0x240008a8

08008470 <__ssputs_r>:
 8008470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008474:	688e      	ldr	r6, [r1, #8]
 8008476:	461f      	mov	r7, r3
 8008478:	42be      	cmp	r6, r7
 800847a:	680b      	ldr	r3, [r1, #0]
 800847c:	4682      	mov	sl, r0
 800847e:	460c      	mov	r4, r1
 8008480:	4690      	mov	r8, r2
 8008482:	d82d      	bhi.n	80084e0 <__ssputs_r+0x70>
 8008484:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008488:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800848c:	d026      	beq.n	80084dc <__ssputs_r+0x6c>
 800848e:	6965      	ldr	r5, [r4, #20]
 8008490:	6909      	ldr	r1, [r1, #16]
 8008492:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008496:	eba3 0901 	sub.w	r9, r3, r1
 800849a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800849e:	1c7b      	adds	r3, r7, #1
 80084a0:	444b      	add	r3, r9
 80084a2:	106d      	asrs	r5, r5, #1
 80084a4:	429d      	cmp	r5, r3
 80084a6:	bf38      	it	cc
 80084a8:	461d      	movcc	r5, r3
 80084aa:	0553      	lsls	r3, r2, #21
 80084ac:	d527      	bpl.n	80084fe <__ssputs_r+0x8e>
 80084ae:	4629      	mov	r1, r5
 80084b0:	f7ff ff52 	bl	8008358 <_malloc_r>
 80084b4:	4606      	mov	r6, r0
 80084b6:	b360      	cbz	r0, 8008512 <__ssputs_r+0xa2>
 80084b8:	6921      	ldr	r1, [r4, #16]
 80084ba:	464a      	mov	r2, r9
 80084bc:	f000 fae8 	bl	8008a90 <memcpy>
 80084c0:	89a3      	ldrh	r3, [r4, #12]
 80084c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80084c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084ca:	81a3      	strh	r3, [r4, #12]
 80084cc:	6126      	str	r6, [r4, #16]
 80084ce:	6165      	str	r5, [r4, #20]
 80084d0:	444e      	add	r6, r9
 80084d2:	eba5 0509 	sub.w	r5, r5, r9
 80084d6:	6026      	str	r6, [r4, #0]
 80084d8:	60a5      	str	r5, [r4, #8]
 80084da:	463e      	mov	r6, r7
 80084dc:	42be      	cmp	r6, r7
 80084de:	d900      	bls.n	80084e2 <__ssputs_r+0x72>
 80084e0:	463e      	mov	r6, r7
 80084e2:	6820      	ldr	r0, [r4, #0]
 80084e4:	4632      	mov	r2, r6
 80084e6:	4641      	mov	r1, r8
 80084e8:	f000 faa8 	bl	8008a3c <memmove>
 80084ec:	68a3      	ldr	r3, [r4, #8]
 80084ee:	1b9b      	subs	r3, r3, r6
 80084f0:	60a3      	str	r3, [r4, #8]
 80084f2:	6823      	ldr	r3, [r4, #0]
 80084f4:	4433      	add	r3, r6
 80084f6:	6023      	str	r3, [r4, #0]
 80084f8:	2000      	movs	r0, #0
 80084fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084fe:	462a      	mov	r2, r5
 8008500:	f000 fad4 	bl	8008aac <_realloc_r>
 8008504:	4606      	mov	r6, r0
 8008506:	2800      	cmp	r0, #0
 8008508:	d1e0      	bne.n	80084cc <__ssputs_r+0x5c>
 800850a:	6921      	ldr	r1, [r4, #16]
 800850c:	4650      	mov	r0, sl
 800850e:	f7ff feb7 	bl	8008280 <_free_r>
 8008512:	230c      	movs	r3, #12
 8008514:	f8ca 3000 	str.w	r3, [sl]
 8008518:	89a3      	ldrh	r3, [r4, #12]
 800851a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800851e:	81a3      	strh	r3, [r4, #12]
 8008520:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008524:	e7e9      	b.n	80084fa <__ssputs_r+0x8a>
	...

08008528 <_svfiprintf_r>:
 8008528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800852c:	4698      	mov	r8, r3
 800852e:	898b      	ldrh	r3, [r1, #12]
 8008530:	061b      	lsls	r3, r3, #24
 8008532:	b09d      	sub	sp, #116	@ 0x74
 8008534:	4607      	mov	r7, r0
 8008536:	460d      	mov	r5, r1
 8008538:	4614      	mov	r4, r2
 800853a:	d510      	bpl.n	800855e <_svfiprintf_r+0x36>
 800853c:	690b      	ldr	r3, [r1, #16]
 800853e:	b973      	cbnz	r3, 800855e <_svfiprintf_r+0x36>
 8008540:	2140      	movs	r1, #64	@ 0x40
 8008542:	f7ff ff09 	bl	8008358 <_malloc_r>
 8008546:	6028      	str	r0, [r5, #0]
 8008548:	6128      	str	r0, [r5, #16]
 800854a:	b930      	cbnz	r0, 800855a <_svfiprintf_r+0x32>
 800854c:	230c      	movs	r3, #12
 800854e:	603b      	str	r3, [r7, #0]
 8008550:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008554:	b01d      	add	sp, #116	@ 0x74
 8008556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800855a:	2340      	movs	r3, #64	@ 0x40
 800855c:	616b      	str	r3, [r5, #20]
 800855e:	2300      	movs	r3, #0
 8008560:	9309      	str	r3, [sp, #36]	@ 0x24
 8008562:	2320      	movs	r3, #32
 8008564:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008568:	f8cd 800c 	str.w	r8, [sp, #12]
 800856c:	2330      	movs	r3, #48	@ 0x30
 800856e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800870c <_svfiprintf_r+0x1e4>
 8008572:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008576:	f04f 0901 	mov.w	r9, #1
 800857a:	4623      	mov	r3, r4
 800857c:	469a      	mov	sl, r3
 800857e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008582:	b10a      	cbz	r2, 8008588 <_svfiprintf_r+0x60>
 8008584:	2a25      	cmp	r2, #37	@ 0x25
 8008586:	d1f9      	bne.n	800857c <_svfiprintf_r+0x54>
 8008588:	ebba 0b04 	subs.w	fp, sl, r4
 800858c:	d00b      	beq.n	80085a6 <_svfiprintf_r+0x7e>
 800858e:	465b      	mov	r3, fp
 8008590:	4622      	mov	r2, r4
 8008592:	4629      	mov	r1, r5
 8008594:	4638      	mov	r0, r7
 8008596:	f7ff ff6b 	bl	8008470 <__ssputs_r>
 800859a:	3001      	adds	r0, #1
 800859c:	f000 80a7 	beq.w	80086ee <_svfiprintf_r+0x1c6>
 80085a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085a2:	445a      	add	r2, fp
 80085a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80085a6:	f89a 3000 	ldrb.w	r3, [sl]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	f000 809f 	beq.w	80086ee <_svfiprintf_r+0x1c6>
 80085b0:	2300      	movs	r3, #0
 80085b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80085b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085ba:	f10a 0a01 	add.w	sl, sl, #1
 80085be:	9304      	str	r3, [sp, #16]
 80085c0:	9307      	str	r3, [sp, #28]
 80085c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80085c8:	4654      	mov	r4, sl
 80085ca:	2205      	movs	r2, #5
 80085cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085d0:	484e      	ldr	r0, [pc, #312]	@ (800870c <_svfiprintf_r+0x1e4>)
 80085d2:	f7f7 fe85 	bl	80002e0 <memchr>
 80085d6:	9a04      	ldr	r2, [sp, #16]
 80085d8:	b9d8      	cbnz	r0, 8008612 <_svfiprintf_r+0xea>
 80085da:	06d0      	lsls	r0, r2, #27
 80085dc:	bf44      	itt	mi
 80085de:	2320      	movmi	r3, #32
 80085e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085e4:	0711      	lsls	r1, r2, #28
 80085e6:	bf44      	itt	mi
 80085e8:	232b      	movmi	r3, #43	@ 0x2b
 80085ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085ee:	f89a 3000 	ldrb.w	r3, [sl]
 80085f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80085f4:	d015      	beq.n	8008622 <_svfiprintf_r+0xfa>
 80085f6:	9a07      	ldr	r2, [sp, #28]
 80085f8:	4654      	mov	r4, sl
 80085fa:	2000      	movs	r0, #0
 80085fc:	f04f 0c0a 	mov.w	ip, #10
 8008600:	4621      	mov	r1, r4
 8008602:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008606:	3b30      	subs	r3, #48	@ 0x30
 8008608:	2b09      	cmp	r3, #9
 800860a:	d94b      	bls.n	80086a4 <_svfiprintf_r+0x17c>
 800860c:	b1b0      	cbz	r0, 800863c <_svfiprintf_r+0x114>
 800860e:	9207      	str	r2, [sp, #28]
 8008610:	e014      	b.n	800863c <_svfiprintf_r+0x114>
 8008612:	eba0 0308 	sub.w	r3, r0, r8
 8008616:	fa09 f303 	lsl.w	r3, r9, r3
 800861a:	4313      	orrs	r3, r2
 800861c:	9304      	str	r3, [sp, #16]
 800861e:	46a2      	mov	sl, r4
 8008620:	e7d2      	b.n	80085c8 <_svfiprintf_r+0xa0>
 8008622:	9b03      	ldr	r3, [sp, #12]
 8008624:	1d19      	adds	r1, r3, #4
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	9103      	str	r1, [sp, #12]
 800862a:	2b00      	cmp	r3, #0
 800862c:	bfbb      	ittet	lt
 800862e:	425b      	neglt	r3, r3
 8008630:	f042 0202 	orrlt.w	r2, r2, #2
 8008634:	9307      	strge	r3, [sp, #28]
 8008636:	9307      	strlt	r3, [sp, #28]
 8008638:	bfb8      	it	lt
 800863a:	9204      	strlt	r2, [sp, #16]
 800863c:	7823      	ldrb	r3, [r4, #0]
 800863e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008640:	d10a      	bne.n	8008658 <_svfiprintf_r+0x130>
 8008642:	7863      	ldrb	r3, [r4, #1]
 8008644:	2b2a      	cmp	r3, #42	@ 0x2a
 8008646:	d132      	bne.n	80086ae <_svfiprintf_r+0x186>
 8008648:	9b03      	ldr	r3, [sp, #12]
 800864a:	1d1a      	adds	r2, r3, #4
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	9203      	str	r2, [sp, #12]
 8008650:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008654:	3402      	adds	r4, #2
 8008656:	9305      	str	r3, [sp, #20]
 8008658:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800871c <_svfiprintf_r+0x1f4>
 800865c:	7821      	ldrb	r1, [r4, #0]
 800865e:	2203      	movs	r2, #3
 8008660:	4650      	mov	r0, sl
 8008662:	f7f7 fe3d 	bl	80002e0 <memchr>
 8008666:	b138      	cbz	r0, 8008678 <_svfiprintf_r+0x150>
 8008668:	9b04      	ldr	r3, [sp, #16]
 800866a:	eba0 000a 	sub.w	r0, r0, sl
 800866e:	2240      	movs	r2, #64	@ 0x40
 8008670:	4082      	lsls	r2, r0
 8008672:	4313      	orrs	r3, r2
 8008674:	3401      	adds	r4, #1
 8008676:	9304      	str	r3, [sp, #16]
 8008678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800867c:	4824      	ldr	r0, [pc, #144]	@ (8008710 <_svfiprintf_r+0x1e8>)
 800867e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008682:	2206      	movs	r2, #6
 8008684:	f7f7 fe2c 	bl	80002e0 <memchr>
 8008688:	2800      	cmp	r0, #0
 800868a:	d036      	beq.n	80086fa <_svfiprintf_r+0x1d2>
 800868c:	4b21      	ldr	r3, [pc, #132]	@ (8008714 <_svfiprintf_r+0x1ec>)
 800868e:	bb1b      	cbnz	r3, 80086d8 <_svfiprintf_r+0x1b0>
 8008690:	9b03      	ldr	r3, [sp, #12]
 8008692:	3307      	adds	r3, #7
 8008694:	f023 0307 	bic.w	r3, r3, #7
 8008698:	3308      	adds	r3, #8
 800869a:	9303      	str	r3, [sp, #12]
 800869c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800869e:	4433      	add	r3, r6
 80086a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80086a2:	e76a      	b.n	800857a <_svfiprintf_r+0x52>
 80086a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80086a8:	460c      	mov	r4, r1
 80086aa:	2001      	movs	r0, #1
 80086ac:	e7a8      	b.n	8008600 <_svfiprintf_r+0xd8>
 80086ae:	2300      	movs	r3, #0
 80086b0:	3401      	adds	r4, #1
 80086b2:	9305      	str	r3, [sp, #20]
 80086b4:	4619      	mov	r1, r3
 80086b6:	f04f 0c0a 	mov.w	ip, #10
 80086ba:	4620      	mov	r0, r4
 80086bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086c0:	3a30      	subs	r2, #48	@ 0x30
 80086c2:	2a09      	cmp	r2, #9
 80086c4:	d903      	bls.n	80086ce <_svfiprintf_r+0x1a6>
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d0c6      	beq.n	8008658 <_svfiprintf_r+0x130>
 80086ca:	9105      	str	r1, [sp, #20]
 80086cc:	e7c4      	b.n	8008658 <_svfiprintf_r+0x130>
 80086ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80086d2:	4604      	mov	r4, r0
 80086d4:	2301      	movs	r3, #1
 80086d6:	e7f0      	b.n	80086ba <_svfiprintf_r+0x192>
 80086d8:	ab03      	add	r3, sp, #12
 80086da:	9300      	str	r3, [sp, #0]
 80086dc:	462a      	mov	r2, r5
 80086de:	4b0e      	ldr	r3, [pc, #56]	@ (8008718 <_svfiprintf_r+0x1f0>)
 80086e0:	a904      	add	r1, sp, #16
 80086e2:	4638      	mov	r0, r7
 80086e4:	f3af 8000 	nop.w
 80086e8:	1c42      	adds	r2, r0, #1
 80086ea:	4606      	mov	r6, r0
 80086ec:	d1d6      	bne.n	800869c <_svfiprintf_r+0x174>
 80086ee:	89ab      	ldrh	r3, [r5, #12]
 80086f0:	065b      	lsls	r3, r3, #25
 80086f2:	f53f af2d 	bmi.w	8008550 <_svfiprintf_r+0x28>
 80086f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086f8:	e72c      	b.n	8008554 <_svfiprintf_r+0x2c>
 80086fa:	ab03      	add	r3, sp, #12
 80086fc:	9300      	str	r3, [sp, #0]
 80086fe:	462a      	mov	r2, r5
 8008700:	4b05      	ldr	r3, [pc, #20]	@ (8008718 <_svfiprintf_r+0x1f0>)
 8008702:	a904      	add	r1, sp, #16
 8008704:	4638      	mov	r0, r7
 8008706:	f000 f879 	bl	80087fc <_printf_i>
 800870a:	e7ed      	b.n	80086e8 <_svfiprintf_r+0x1c0>
 800870c:	0800fa24 	.word	0x0800fa24
 8008710:	0800fa2e 	.word	0x0800fa2e
 8008714:	00000000 	.word	0x00000000
 8008718:	08008471 	.word	0x08008471
 800871c:	0800fa2a 	.word	0x0800fa2a

08008720 <_printf_common>:
 8008720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008724:	4616      	mov	r6, r2
 8008726:	4698      	mov	r8, r3
 8008728:	688a      	ldr	r2, [r1, #8]
 800872a:	690b      	ldr	r3, [r1, #16]
 800872c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008730:	4293      	cmp	r3, r2
 8008732:	bfb8      	it	lt
 8008734:	4613      	movlt	r3, r2
 8008736:	6033      	str	r3, [r6, #0]
 8008738:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800873c:	4607      	mov	r7, r0
 800873e:	460c      	mov	r4, r1
 8008740:	b10a      	cbz	r2, 8008746 <_printf_common+0x26>
 8008742:	3301      	adds	r3, #1
 8008744:	6033      	str	r3, [r6, #0]
 8008746:	6823      	ldr	r3, [r4, #0]
 8008748:	0699      	lsls	r1, r3, #26
 800874a:	bf42      	ittt	mi
 800874c:	6833      	ldrmi	r3, [r6, #0]
 800874e:	3302      	addmi	r3, #2
 8008750:	6033      	strmi	r3, [r6, #0]
 8008752:	6825      	ldr	r5, [r4, #0]
 8008754:	f015 0506 	ands.w	r5, r5, #6
 8008758:	d106      	bne.n	8008768 <_printf_common+0x48>
 800875a:	f104 0a19 	add.w	sl, r4, #25
 800875e:	68e3      	ldr	r3, [r4, #12]
 8008760:	6832      	ldr	r2, [r6, #0]
 8008762:	1a9b      	subs	r3, r3, r2
 8008764:	42ab      	cmp	r3, r5
 8008766:	dc26      	bgt.n	80087b6 <_printf_common+0x96>
 8008768:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800876c:	6822      	ldr	r2, [r4, #0]
 800876e:	3b00      	subs	r3, #0
 8008770:	bf18      	it	ne
 8008772:	2301      	movne	r3, #1
 8008774:	0692      	lsls	r2, r2, #26
 8008776:	d42b      	bmi.n	80087d0 <_printf_common+0xb0>
 8008778:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800877c:	4641      	mov	r1, r8
 800877e:	4638      	mov	r0, r7
 8008780:	47c8      	blx	r9
 8008782:	3001      	adds	r0, #1
 8008784:	d01e      	beq.n	80087c4 <_printf_common+0xa4>
 8008786:	6823      	ldr	r3, [r4, #0]
 8008788:	6922      	ldr	r2, [r4, #16]
 800878a:	f003 0306 	and.w	r3, r3, #6
 800878e:	2b04      	cmp	r3, #4
 8008790:	bf02      	ittt	eq
 8008792:	68e5      	ldreq	r5, [r4, #12]
 8008794:	6833      	ldreq	r3, [r6, #0]
 8008796:	1aed      	subeq	r5, r5, r3
 8008798:	68a3      	ldr	r3, [r4, #8]
 800879a:	bf0c      	ite	eq
 800879c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087a0:	2500      	movne	r5, #0
 80087a2:	4293      	cmp	r3, r2
 80087a4:	bfc4      	itt	gt
 80087a6:	1a9b      	subgt	r3, r3, r2
 80087a8:	18ed      	addgt	r5, r5, r3
 80087aa:	2600      	movs	r6, #0
 80087ac:	341a      	adds	r4, #26
 80087ae:	42b5      	cmp	r5, r6
 80087b0:	d11a      	bne.n	80087e8 <_printf_common+0xc8>
 80087b2:	2000      	movs	r0, #0
 80087b4:	e008      	b.n	80087c8 <_printf_common+0xa8>
 80087b6:	2301      	movs	r3, #1
 80087b8:	4652      	mov	r2, sl
 80087ba:	4641      	mov	r1, r8
 80087bc:	4638      	mov	r0, r7
 80087be:	47c8      	blx	r9
 80087c0:	3001      	adds	r0, #1
 80087c2:	d103      	bne.n	80087cc <_printf_common+0xac>
 80087c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087cc:	3501      	adds	r5, #1
 80087ce:	e7c6      	b.n	800875e <_printf_common+0x3e>
 80087d0:	18e1      	adds	r1, r4, r3
 80087d2:	1c5a      	adds	r2, r3, #1
 80087d4:	2030      	movs	r0, #48	@ 0x30
 80087d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80087da:	4422      	add	r2, r4
 80087dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80087e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80087e4:	3302      	adds	r3, #2
 80087e6:	e7c7      	b.n	8008778 <_printf_common+0x58>
 80087e8:	2301      	movs	r3, #1
 80087ea:	4622      	mov	r2, r4
 80087ec:	4641      	mov	r1, r8
 80087ee:	4638      	mov	r0, r7
 80087f0:	47c8      	blx	r9
 80087f2:	3001      	adds	r0, #1
 80087f4:	d0e6      	beq.n	80087c4 <_printf_common+0xa4>
 80087f6:	3601      	adds	r6, #1
 80087f8:	e7d9      	b.n	80087ae <_printf_common+0x8e>
	...

080087fc <_printf_i>:
 80087fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008800:	7e0f      	ldrb	r7, [r1, #24]
 8008802:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008804:	2f78      	cmp	r7, #120	@ 0x78
 8008806:	4691      	mov	r9, r2
 8008808:	4680      	mov	r8, r0
 800880a:	460c      	mov	r4, r1
 800880c:	469a      	mov	sl, r3
 800880e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008812:	d807      	bhi.n	8008824 <_printf_i+0x28>
 8008814:	2f62      	cmp	r7, #98	@ 0x62
 8008816:	d80a      	bhi.n	800882e <_printf_i+0x32>
 8008818:	2f00      	cmp	r7, #0
 800881a:	f000 80d2 	beq.w	80089c2 <_printf_i+0x1c6>
 800881e:	2f58      	cmp	r7, #88	@ 0x58
 8008820:	f000 80b9 	beq.w	8008996 <_printf_i+0x19a>
 8008824:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008828:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800882c:	e03a      	b.n	80088a4 <_printf_i+0xa8>
 800882e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008832:	2b15      	cmp	r3, #21
 8008834:	d8f6      	bhi.n	8008824 <_printf_i+0x28>
 8008836:	a101      	add	r1, pc, #4	@ (adr r1, 800883c <_printf_i+0x40>)
 8008838:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800883c:	08008895 	.word	0x08008895
 8008840:	080088a9 	.word	0x080088a9
 8008844:	08008825 	.word	0x08008825
 8008848:	08008825 	.word	0x08008825
 800884c:	08008825 	.word	0x08008825
 8008850:	08008825 	.word	0x08008825
 8008854:	080088a9 	.word	0x080088a9
 8008858:	08008825 	.word	0x08008825
 800885c:	08008825 	.word	0x08008825
 8008860:	08008825 	.word	0x08008825
 8008864:	08008825 	.word	0x08008825
 8008868:	080089a9 	.word	0x080089a9
 800886c:	080088d3 	.word	0x080088d3
 8008870:	08008963 	.word	0x08008963
 8008874:	08008825 	.word	0x08008825
 8008878:	08008825 	.word	0x08008825
 800887c:	080089cb 	.word	0x080089cb
 8008880:	08008825 	.word	0x08008825
 8008884:	080088d3 	.word	0x080088d3
 8008888:	08008825 	.word	0x08008825
 800888c:	08008825 	.word	0x08008825
 8008890:	0800896b 	.word	0x0800896b
 8008894:	6833      	ldr	r3, [r6, #0]
 8008896:	1d1a      	adds	r2, r3, #4
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	6032      	str	r2, [r6, #0]
 800889c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80088a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80088a4:	2301      	movs	r3, #1
 80088a6:	e09d      	b.n	80089e4 <_printf_i+0x1e8>
 80088a8:	6833      	ldr	r3, [r6, #0]
 80088aa:	6820      	ldr	r0, [r4, #0]
 80088ac:	1d19      	adds	r1, r3, #4
 80088ae:	6031      	str	r1, [r6, #0]
 80088b0:	0606      	lsls	r6, r0, #24
 80088b2:	d501      	bpl.n	80088b8 <_printf_i+0xbc>
 80088b4:	681d      	ldr	r5, [r3, #0]
 80088b6:	e003      	b.n	80088c0 <_printf_i+0xc4>
 80088b8:	0645      	lsls	r5, r0, #25
 80088ba:	d5fb      	bpl.n	80088b4 <_printf_i+0xb8>
 80088bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80088c0:	2d00      	cmp	r5, #0
 80088c2:	da03      	bge.n	80088cc <_printf_i+0xd0>
 80088c4:	232d      	movs	r3, #45	@ 0x2d
 80088c6:	426d      	negs	r5, r5
 80088c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088cc:	4859      	ldr	r0, [pc, #356]	@ (8008a34 <_printf_i+0x238>)
 80088ce:	230a      	movs	r3, #10
 80088d0:	e011      	b.n	80088f6 <_printf_i+0xfa>
 80088d2:	6821      	ldr	r1, [r4, #0]
 80088d4:	6833      	ldr	r3, [r6, #0]
 80088d6:	0608      	lsls	r0, r1, #24
 80088d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80088dc:	d402      	bmi.n	80088e4 <_printf_i+0xe8>
 80088de:	0649      	lsls	r1, r1, #25
 80088e0:	bf48      	it	mi
 80088e2:	b2ad      	uxthmi	r5, r5
 80088e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80088e6:	4853      	ldr	r0, [pc, #332]	@ (8008a34 <_printf_i+0x238>)
 80088e8:	6033      	str	r3, [r6, #0]
 80088ea:	bf14      	ite	ne
 80088ec:	230a      	movne	r3, #10
 80088ee:	2308      	moveq	r3, #8
 80088f0:	2100      	movs	r1, #0
 80088f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80088f6:	6866      	ldr	r6, [r4, #4]
 80088f8:	60a6      	str	r6, [r4, #8]
 80088fa:	2e00      	cmp	r6, #0
 80088fc:	bfa2      	ittt	ge
 80088fe:	6821      	ldrge	r1, [r4, #0]
 8008900:	f021 0104 	bicge.w	r1, r1, #4
 8008904:	6021      	strge	r1, [r4, #0]
 8008906:	b90d      	cbnz	r5, 800890c <_printf_i+0x110>
 8008908:	2e00      	cmp	r6, #0
 800890a:	d04b      	beq.n	80089a4 <_printf_i+0x1a8>
 800890c:	4616      	mov	r6, r2
 800890e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008912:	fb03 5711 	mls	r7, r3, r1, r5
 8008916:	5dc7      	ldrb	r7, [r0, r7]
 8008918:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800891c:	462f      	mov	r7, r5
 800891e:	42bb      	cmp	r3, r7
 8008920:	460d      	mov	r5, r1
 8008922:	d9f4      	bls.n	800890e <_printf_i+0x112>
 8008924:	2b08      	cmp	r3, #8
 8008926:	d10b      	bne.n	8008940 <_printf_i+0x144>
 8008928:	6823      	ldr	r3, [r4, #0]
 800892a:	07df      	lsls	r7, r3, #31
 800892c:	d508      	bpl.n	8008940 <_printf_i+0x144>
 800892e:	6923      	ldr	r3, [r4, #16]
 8008930:	6861      	ldr	r1, [r4, #4]
 8008932:	4299      	cmp	r1, r3
 8008934:	bfde      	ittt	le
 8008936:	2330      	movle	r3, #48	@ 0x30
 8008938:	f806 3c01 	strble.w	r3, [r6, #-1]
 800893c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008940:	1b92      	subs	r2, r2, r6
 8008942:	6122      	str	r2, [r4, #16]
 8008944:	f8cd a000 	str.w	sl, [sp]
 8008948:	464b      	mov	r3, r9
 800894a:	aa03      	add	r2, sp, #12
 800894c:	4621      	mov	r1, r4
 800894e:	4640      	mov	r0, r8
 8008950:	f7ff fee6 	bl	8008720 <_printf_common>
 8008954:	3001      	adds	r0, #1
 8008956:	d14a      	bne.n	80089ee <_printf_i+0x1f2>
 8008958:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800895c:	b004      	add	sp, #16
 800895e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008962:	6823      	ldr	r3, [r4, #0]
 8008964:	f043 0320 	orr.w	r3, r3, #32
 8008968:	6023      	str	r3, [r4, #0]
 800896a:	4833      	ldr	r0, [pc, #204]	@ (8008a38 <_printf_i+0x23c>)
 800896c:	2778      	movs	r7, #120	@ 0x78
 800896e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008972:	6823      	ldr	r3, [r4, #0]
 8008974:	6831      	ldr	r1, [r6, #0]
 8008976:	061f      	lsls	r7, r3, #24
 8008978:	f851 5b04 	ldr.w	r5, [r1], #4
 800897c:	d402      	bmi.n	8008984 <_printf_i+0x188>
 800897e:	065f      	lsls	r7, r3, #25
 8008980:	bf48      	it	mi
 8008982:	b2ad      	uxthmi	r5, r5
 8008984:	6031      	str	r1, [r6, #0]
 8008986:	07d9      	lsls	r1, r3, #31
 8008988:	bf44      	itt	mi
 800898a:	f043 0320 	orrmi.w	r3, r3, #32
 800898e:	6023      	strmi	r3, [r4, #0]
 8008990:	b11d      	cbz	r5, 800899a <_printf_i+0x19e>
 8008992:	2310      	movs	r3, #16
 8008994:	e7ac      	b.n	80088f0 <_printf_i+0xf4>
 8008996:	4827      	ldr	r0, [pc, #156]	@ (8008a34 <_printf_i+0x238>)
 8008998:	e7e9      	b.n	800896e <_printf_i+0x172>
 800899a:	6823      	ldr	r3, [r4, #0]
 800899c:	f023 0320 	bic.w	r3, r3, #32
 80089a0:	6023      	str	r3, [r4, #0]
 80089a2:	e7f6      	b.n	8008992 <_printf_i+0x196>
 80089a4:	4616      	mov	r6, r2
 80089a6:	e7bd      	b.n	8008924 <_printf_i+0x128>
 80089a8:	6833      	ldr	r3, [r6, #0]
 80089aa:	6825      	ldr	r5, [r4, #0]
 80089ac:	6961      	ldr	r1, [r4, #20]
 80089ae:	1d18      	adds	r0, r3, #4
 80089b0:	6030      	str	r0, [r6, #0]
 80089b2:	062e      	lsls	r6, r5, #24
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	d501      	bpl.n	80089bc <_printf_i+0x1c0>
 80089b8:	6019      	str	r1, [r3, #0]
 80089ba:	e002      	b.n	80089c2 <_printf_i+0x1c6>
 80089bc:	0668      	lsls	r0, r5, #25
 80089be:	d5fb      	bpl.n	80089b8 <_printf_i+0x1bc>
 80089c0:	8019      	strh	r1, [r3, #0]
 80089c2:	2300      	movs	r3, #0
 80089c4:	6123      	str	r3, [r4, #16]
 80089c6:	4616      	mov	r6, r2
 80089c8:	e7bc      	b.n	8008944 <_printf_i+0x148>
 80089ca:	6833      	ldr	r3, [r6, #0]
 80089cc:	1d1a      	adds	r2, r3, #4
 80089ce:	6032      	str	r2, [r6, #0]
 80089d0:	681e      	ldr	r6, [r3, #0]
 80089d2:	6862      	ldr	r2, [r4, #4]
 80089d4:	2100      	movs	r1, #0
 80089d6:	4630      	mov	r0, r6
 80089d8:	f7f7 fc82 	bl	80002e0 <memchr>
 80089dc:	b108      	cbz	r0, 80089e2 <_printf_i+0x1e6>
 80089de:	1b80      	subs	r0, r0, r6
 80089e0:	6060      	str	r0, [r4, #4]
 80089e2:	6863      	ldr	r3, [r4, #4]
 80089e4:	6123      	str	r3, [r4, #16]
 80089e6:	2300      	movs	r3, #0
 80089e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089ec:	e7aa      	b.n	8008944 <_printf_i+0x148>
 80089ee:	6923      	ldr	r3, [r4, #16]
 80089f0:	4632      	mov	r2, r6
 80089f2:	4649      	mov	r1, r9
 80089f4:	4640      	mov	r0, r8
 80089f6:	47d0      	blx	sl
 80089f8:	3001      	adds	r0, #1
 80089fa:	d0ad      	beq.n	8008958 <_printf_i+0x15c>
 80089fc:	6823      	ldr	r3, [r4, #0]
 80089fe:	079b      	lsls	r3, r3, #30
 8008a00:	d413      	bmi.n	8008a2a <_printf_i+0x22e>
 8008a02:	68e0      	ldr	r0, [r4, #12]
 8008a04:	9b03      	ldr	r3, [sp, #12]
 8008a06:	4298      	cmp	r0, r3
 8008a08:	bfb8      	it	lt
 8008a0a:	4618      	movlt	r0, r3
 8008a0c:	e7a6      	b.n	800895c <_printf_i+0x160>
 8008a0e:	2301      	movs	r3, #1
 8008a10:	4632      	mov	r2, r6
 8008a12:	4649      	mov	r1, r9
 8008a14:	4640      	mov	r0, r8
 8008a16:	47d0      	blx	sl
 8008a18:	3001      	adds	r0, #1
 8008a1a:	d09d      	beq.n	8008958 <_printf_i+0x15c>
 8008a1c:	3501      	adds	r5, #1
 8008a1e:	68e3      	ldr	r3, [r4, #12]
 8008a20:	9903      	ldr	r1, [sp, #12]
 8008a22:	1a5b      	subs	r3, r3, r1
 8008a24:	42ab      	cmp	r3, r5
 8008a26:	dcf2      	bgt.n	8008a0e <_printf_i+0x212>
 8008a28:	e7eb      	b.n	8008a02 <_printf_i+0x206>
 8008a2a:	2500      	movs	r5, #0
 8008a2c:	f104 0619 	add.w	r6, r4, #25
 8008a30:	e7f5      	b.n	8008a1e <_printf_i+0x222>
 8008a32:	bf00      	nop
 8008a34:	0800fa35 	.word	0x0800fa35
 8008a38:	0800fa46 	.word	0x0800fa46

08008a3c <memmove>:
 8008a3c:	4288      	cmp	r0, r1
 8008a3e:	b510      	push	{r4, lr}
 8008a40:	eb01 0402 	add.w	r4, r1, r2
 8008a44:	d902      	bls.n	8008a4c <memmove+0x10>
 8008a46:	4284      	cmp	r4, r0
 8008a48:	4623      	mov	r3, r4
 8008a4a:	d807      	bhi.n	8008a5c <memmove+0x20>
 8008a4c:	1e43      	subs	r3, r0, #1
 8008a4e:	42a1      	cmp	r1, r4
 8008a50:	d008      	beq.n	8008a64 <memmove+0x28>
 8008a52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a5a:	e7f8      	b.n	8008a4e <memmove+0x12>
 8008a5c:	4402      	add	r2, r0
 8008a5e:	4601      	mov	r1, r0
 8008a60:	428a      	cmp	r2, r1
 8008a62:	d100      	bne.n	8008a66 <memmove+0x2a>
 8008a64:	bd10      	pop	{r4, pc}
 8008a66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a6e:	e7f7      	b.n	8008a60 <memmove+0x24>

08008a70 <_sbrk_r>:
 8008a70:	b538      	push	{r3, r4, r5, lr}
 8008a72:	4d06      	ldr	r5, [pc, #24]	@ (8008a8c <_sbrk_r+0x1c>)
 8008a74:	2300      	movs	r3, #0
 8008a76:	4604      	mov	r4, r0
 8008a78:	4608      	mov	r0, r1
 8008a7a:	602b      	str	r3, [r5, #0]
 8008a7c:	f7fa fab4 	bl	8002fe8 <_sbrk>
 8008a80:	1c43      	adds	r3, r0, #1
 8008a82:	d102      	bne.n	8008a8a <_sbrk_r+0x1a>
 8008a84:	682b      	ldr	r3, [r5, #0]
 8008a86:	b103      	cbz	r3, 8008a8a <_sbrk_r+0x1a>
 8008a88:	6023      	str	r3, [r4, #0]
 8008a8a:	bd38      	pop	{r3, r4, r5, pc}
 8008a8c:	240008a4 	.word	0x240008a4

08008a90 <memcpy>:
 8008a90:	440a      	add	r2, r1
 8008a92:	4291      	cmp	r1, r2
 8008a94:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008a98:	d100      	bne.n	8008a9c <memcpy+0xc>
 8008a9a:	4770      	bx	lr
 8008a9c:	b510      	push	{r4, lr}
 8008a9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008aa2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008aa6:	4291      	cmp	r1, r2
 8008aa8:	d1f9      	bne.n	8008a9e <memcpy+0xe>
 8008aaa:	bd10      	pop	{r4, pc}

08008aac <_realloc_r>:
 8008aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ab0:	4680      	mov	r8, r0
 8008ab2:	4615      	mov	r5, r2
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	b921      	cbnz	r1, 8008ac2 <_realloc_r+0x16>
 8008ab8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008abc:	4611      	mov	r1, r2
 8008abe:	f7ff bc4b 	b.w	8008358 <_malloc_r>
 8008ac2:	b92a      	cbnz	r2, 8008ad0 <_realloc_r+0x24>
 8008ac4:	f7ff fbdc 	bl	8008280 <_free_r>
 8008ac8:	2400      	movs	r4, #0
 8008aca:	4620      	mov	r0, r4
 8008acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ad0:	f000 f81a 	bl	8008b08 <_malloc_usable_size_r>
 8008ad4:	4285      	cmp	r5, r0
 8008ad6:	4606      	mov	r6, r0
 8008ad8:	d802      	bhi.n	8008ae0 <_realloc_r+0x34>
 8008ada:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008ade:	d8f4      	bhi.n	8008aca <_realloc_r+0x1e>
 8008ae0:	4629      	mov	r1, r5
 8008ae2:	4640      	mov	r0, r8
 8008ae4:	f7ff fc38 	bl	8008358 <_malloc_r>
 8008ae8:	4607      	mov	r7, r0
 8008aea:	2800      	cmp	r0, #0
 8008aec:	d0ec      	beq.n	8008ac8 <_realloc_r+0x1c>
 8008aee:	42b5      	cmp	r5, r6
 8008af0:	462a      	mov	r2, r5
 8008af2:	4621      	mov	r1, r4
 8008af4:	bf28      	it	cs
 8008af6:	4632      	movcs	r2, r6
 8008af8:	f7ff ffca 	bl	8008a90 <memcpy>
 8008afc:	4621      	mov	r1, r4
 8008afe:	4640      	mov	r0, r8
 8008b00:	f7ff fbbe 	bl	8008280 <_free_r>
 8008b04:	463c      	mov	r4, r7
 8008b06:	e7e0      	b.n	8008aca <_realloc_r+0x1e>

08008b08 <_malloc_usable_size_r>:
 8008b08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b0c:	1f18      	subs	r0, r3, #4
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	bfbc      	itt	lt
 8008b12:	580b      	ldrlt	r3, [r1, r0]
 8008b14:	18c0      	addlt	r0, r0, r3
 8008b16:	4770      	bx	lr

08008b18 <_init>:
 8008b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1a:	bf00      	nop
 8008b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b1e:	bc08      	pop	{r3}
 8008b20:	469e      	mov	lr, r3
 8008b22:	4770      	bx	lr

08008b24 <_fini>:
 8008b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b26:	bf00      	nop
 8008b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b2a:	bc08      	pop	{r3}
 8008b2c:	469e      	mov	lr, r3
 8008b2e:	4770      	bx	lr
