Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 22 18:57:00 2022
| Host         : DESKTOP-864GRHJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_1hz/clk_1hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.594        0.000                      0                  796        0.080        0.000                      0                  796       41.160        0.000                       0                   313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        76.594        0.000                      0                  796        0.080        0.000                      0                  796       41.160        0.000                       0                   313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.594ns  (required time - arrival time)
  Source:                 ECG_Read/adc_related/ADC/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/adc_related/output_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.710ns (25.714%)  route 4.940ns (74.286%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.534     5.078    ECG_Read/adc_related/ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ECG_Read/adc_related/ADC/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.292 r  ECG_Read/adc_related/ADC/inst/DO[10]
                         net (fo=12, routed)          1.679     7.971    ECG_Read/adc_related/data[10]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.095 r  ECG_Read/adc_related/output_hundreds[0]_i_8/O
                         net (fo=4, routed)           0.827     8.922    ECG_Read/adc_related/output_hundreds[0]_i_8_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.046 r  ECG_Read/adc_related/output_hundreds[0]_i_4/O
                         net (fo=8, routed)           0.595     9.641    ECG_Read/adc_related/output_hundreds[0]_i_4_n_0
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.765 r  ECG_Read/adc_related/output_ones[3]_i_2/O
                         net (fo=3, routed)           0.689    10.454    ECG_Read/adc_related/output_ones[3]_i_2_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  ECG_Read/adc_related/output_tens[0]_i_2/O
                         net (fo=3, routed)           1.150    11.728    ECG_Read/adc_related/output_tens[0]_i_1_n_0
    SLICE_X8Y62          FDRE                                         r  ECG_Read/adc_related/output_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.436    88.130    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  ECG_Read/adc_related/output_tens_reg[0]/C
                         clock pessimism              0.257    88.388    
                         clock uncertainty           -0.035    88.352    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)       -0.031    88.321    ECG_Read/adc_related/output_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         88.321    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                 76.594    

Slack (MET) :             76.994ns  (required time - arrival time)
  Source:                 ECG_Read/adc_related/ADC/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/adc_related/output_tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 1.936ns (30.461%)  route 4.420ns (69.539%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.534     5.078    ECG_Read/adc_related/ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ECG_Read/adc_related/ADC/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.292 f  ECG_Read/adc_related/ADC/inst/DO[11]
                         net (fo=13, routed)          1.882     8.174    ECG_Read/adc_related/data[11]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.146     8.320 r  ECG_Read/adc_related/output_thousands[2]_i_8/O
                         net (fo=4, routed)           0.617     8.936    ECG_Read/adc_related/output_thousands[2]_i_8_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.328     9.264 r  ECG_Read/adc_related/output_thousands[2]_i_5/O
                         net (fo=5, routed)           0.473     9.737    ECG_Read/adc_related/output_thousands[2]_i_5_n_0
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.861 r  ECG_Read/adc_related/output_thousands[1]_i_2/O
                         net (fo=9, routed)           1.448    11.309    ECG_Read/adc_related/output_thousands[1]_i_2_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.433 r  ECG_Read/adc_related/output_tens[1]_i_1/O
                         net (fo=1, routed)           0.000    11.433    ECG_Read/adc_related/bcd1_out[5]
    SLICE_X12Y65         FDRE                                         r  ECG_Read/adc_related/output_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.434    88.128    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  ECG_Read/adc_related/output_tens_reg[1]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)        0.077    88.427    ECG_Read/adc_related/output_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         88.427    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                 76.994    

Slack (MET) :             77.008ns  (required time - arrival time)
  Source:                 ECG_Read/adc_related/ADC/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/adc_related/output_tens_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 1.936ns (30.509%)  route 4.410ns (69.491%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.534     5.078    ECG_Read/adc_related/ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ECG_Read/adc_related/ADC/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.292 f  ECG_Read/adc_related/ADC/inst/DO[11]
                         net (fo=13, routed)          1.882     8.174    ECG_Read/adc_related/data[11]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.146     8.320 r  ECG_Read/adc_related/output_thousands[2]_i_8/O
                         net (fo=4, routed)           0.617     8.936    ECG_Read/adc_related/output_thousands[2]_i_8_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.328     9.264 r  ECG_Read/adc_related/output_thousands[2]_i_5/O
                         net (fo=5, routed)           0.473     9.737    ECG_Read/adc_related/output_thousands[2]_i_5_n_0
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.861 r  ECG_Read/adc_related/output_thousands[1]_i_2/O
                         net (fo=9, routed)           1.438    11.299    ECG_Read/adc_related/output_thousands[1]_i_2_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I3_O)        0.124    11.423 r  ECG_Read/adc_related/output_tens[2]_i_1/O
                         net (fo=1, routed)           0.000    11.423    ECG_Read/adc_related/bcd1_out[6]
    SLICE_X12Y65         FDRE                                         r  ECG_Read/adc_related/output_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.434    88.128    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  ECG_Read/adc_related/output_tens_reg[2]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)        0.081    88.431    ECG_Read/adc_related/output_tens_reg[2]
  -------------------------------------------------------------------
                         required time                         88.431    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                 77.008    

Slack (MET) :             77.024ns  (required time - arrival time)
  Source:                 ECG_Read/adc_related/ADC/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/adc_related/output_tens_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 1.936ns (30.597%)  route 4.392ns (69.403%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.534     5.078    ECG_Read/adc_related/ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ECG_Read/adc_related/ADC/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.292 f  ECG_Read/adc_related/ADC/inst/DO[11]
                         net (fo=13, routed)          1.882     8.174    ECG_Read/adc_related/data[11]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.146     8.320 r  ECG_Read/adc_related/output_thousands[2]_i_8/O
                         net (fo=4, routed)           0.617     8.936    ECG_Read/adc_related/output_thousands[2]_i_8_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.328     9.264 r  ECG_Read/adc_related/output_thousands[2]_i_5/O
                         net (fo=5, routed)           0.861    10.125    ECG_Read/adc_related/output_thousands[2]_i_5_n_0
    SLICE_X12Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  ECG_Read/adc_related/output_hundreds[0]_i_5/O
                         net (fo=4, routed)           1.032    11.281    ECG_Read/adc_related/output_hundreds[0]_i_5_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.405 r  ECG_Read/adc_related/output_tens[3]_i_1/O
                         net (fo=1, routed)           0.000    11.405    ECG_Read/adc_related/bcd1_out[7]
    SLICE_X12Y65         FDRE                                         r  ECG_Read/adc_related/output_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.434    88.128    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  ECG_Read/adc_related/output_tens_reg[3]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)        0.079    88.429    ECG_Read/adc_related/output_tens_reg[3]
  -------------------------------------------------------------------
                         required time                         88.429    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 77.024    

Slack (MET) :             77.069ns  (required time - arrival time)
  Source:                 ECG_Read/adc_related/ADC/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/adc_related/output_hundreds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 2.060ns (32.803%)  route 4.220ns (67.197%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.534     5.078    ECG_Read/adc_related/ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ECG_Read/adc_related/ADC/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.292 f  ECG_Read/adc_related/ADC/inst/DO[11]
                         net (fo=13, routed)          1.882     8.174    ECG_Read/adc_related/data[11]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.146     8.320 r  ECG_Read/adc_related/output_thousands[2]_i_8/O
                         net (fo=4, routed)           0.617     8.936    ECG_Read/adc_related/output_thousands[2]_i_8_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.328     9.264 r  ECG_Read/adc_related/output_thousands[2]_i_5/O
                         net (fo=5, routed)           0.305     9.569    ECG_Read/adc_related/output_thousands[2]_i_5_n_0
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.124     9.693 r  ECG_Read/adc_related/output_thousands[2]_i_4/O
                         net (fo=7, routed)           0.332    10.025    ECG_Read/adc_related/output_thousands[2]_i_4_n_0
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.124    10.149 r  ECG_Read/adc_related/output_hundreds[0]_i_2/O
                         net (fo=4, routed)           1.084    11.233    ECG_Read/adc_related/output_hundreds[0]_i_2_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.357 r  ECG_Read/adc_related/output_hundreds[0]_i_1/O
                         net (fo=1, routed)           0.000    11.357    ECG_Read/adc_related/bcd1_out[8]
    SLICE_X12Y66         FDRE                                         r  ECG_Read/adc_related/output_hundreds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.433    88.127    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  ECG_Read/adc_related/output_hundreds_reg[0]/C
                         clock pessimism              0.257    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)        0.077    88.426    ECG_Read/adc_related/output_hundreds_reg[0]
  -------------------------------------------------------------------
                         required time                         88.426    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                 77.069    

Slack (MET) :             77.073ns  (required time - arrival time)
  Source:                 ECG_Read/adc_related/ADC/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/adc_related/output_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.862ns (29.700%)  route 4.407ns (70.300%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.534     5.078    ECG_Read/adc_related/ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ECG_Read/adc_related/ADC/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.292 r  ECG_Read/adc_related/ADC/inst/DO[10]
                         net (fo=12, routed)          1.679     7.971    ECG_Read/adc_related/data[10]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.095 r  ECG_Read/adc_related/output_hundreds[0]_i_8/O
                         net (fo=4, routed)           0.827     8.922    ECG_Read/adc_related/output_hundreds[0]_i_8_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.046 r  ECG_Read/adc_related/output_hundreds[0]_i_4/O
                         net (fo=8, routed)           0.595     9.641    ECG_Read/adc_related/output_hundreds[0]_i_4_n_0
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.765 r  ECG_Read/adc_related/output_ones[3]_i_2/O
                         net (fo=3, routed)           0.285    10.050    ECG_Read/adc_related/output_ones[3]_i_2_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.174 r  ECG_Read/adc_related/output_hundreds[0]_i_6/O
                         net (fo=5, routed)           1.021    11.195    ECG_Read/adc_related/output_hundreds[0]_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I2_O)        0.152    11.347 r  ECG_Read/adc_related/output_ones[2]_i_1/O
                         net (fo=1, routed)           0.000    11.347    ECG_Read/adc_related/output_ones[2]_i_1_n_0
    SLICE_X13Y70         FDRE                                         r  ECG_Read/adc_related/output_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.429    88.123    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  ECG_Read/adc_related/output_ones_reg[2]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.075    88.420    ECG_Read/adc_related/output_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         88.420    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 77.073    

Slack (MET) :             77.121ns  (required time - arrival time)
  Source:                 ECG_Read/adc_related/ADC/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/adc_related/output_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 1.834ns (29.695%)  route 4.342ns (70.305%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.534     5.078    ECG_Read/adc_related/ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ECG_Read/adc_related/ADC/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.292 r  ECG_Read/adc_related/ADC/inst/DO[10]
                         net (fo=12, routed)          1.679     7.971    ECG_Read/adc_related/data[10]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.095 r  ECG_Read/adc_related/output_hundreds[0]_i_8/O
                         net (fo=4, routed)           0.827     8.922    ECG_Read/adc_related/output_hundreds[0]_i_8_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.046 r  ECG_Read/adc_related/output_hundreds[0]_i_4/O
                         net (fo=8, routed)           0.595     9.641    ECG_Read/adc_related/output_hundreds[0]_i_4_n_0
    SLICE_X13Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.765 r  ECG_Read/adc_related/output_ones[3]_i_2/O
                         net (fo=3, routed)           0.689    10.454    ECG_Read/adc_related/output_ones[3]_i_2_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  ECG_Read/adc_related/output_tens[0]_i_2/O
                         net (fo=3, routed)           0.552    11.130    ECG_Read/adc_related/output_tens[0]_i_1_n_0
    SLICE_X13Y70         LUT2 (Prop_lut2_I1_O)        0.124    11.254 r  ECG_Read/adc_related/output_ones[1]_i_1/O
                         net (fo=1, routed)           0.000    11.254    ECG_Read/adc_related/output_ones[1]_i_1_n_0
    SLICE_X13Y70         FDRE                                         r  ECG_Read/adc_related/output_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.429    88.123    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  ECG_Read/adc_related/output_ones_reg[1]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.029    88.374    ECG_Read/adc_related/output_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         88.374    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                 77.121    

Slack (MET) :             77.268ns  (required time - arrival time)
  Source:                 ECG_Read/adc_related/ADC/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/adc_related/output_thousands_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.936ns (31.860%)  route 4.141ns (68.140%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.534     5.078    ECG_Read/adc_related/ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ECG_Read/adc_related/ADC/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.292 f  ECG_Read/adc_related/ADC/inst/DO[11]
                         net (fo=13, routed)          1.882     8.174    ECG_Read/adc_related/data[11]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.146     8.320 r  ECG_Read/adc_related/output_thousands[2]_i_8/O
                         net (fo=4, routed)           0.617     8.936    ECG_Read/adc_related/output_thousands[2]_i_8_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.328     9.264 r  ECG_Read/adc_related/output_thousands[2]_i_5/O
                         net (fo=5, routed)           0.473     9.737    ECG_Read/adc_related/output_thousands[2]_i_5_n_0
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.861 f  ECG_Read/adc_related/output_thousands[1]_i_2/O
                         net (fo=9, routed)           1.169    11.030    ECG_Read/adc_related/output_thousands[1]_i_2_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.154 r  ECG_Read/adc_related/output_thousands[1]_i_1/O
                         net (fo=1, routed)           0.000    11.154    ECG_Read/adc_related/output_thousands[1]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  ECG_Read/adc_related/output_thousands_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.429    88.123    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  ECG_Read/adc_related/output_thousands_reg[1]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X12Y70         FDRE (Setup_fdre_C_D)        0.077    88.422    ECG_Read/adc_related/output_thousands_reg[1]
  -------------------------------------------------------------------
                         required time                         88.422    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                 77.268    

Slack (MET) :             77.299ns  (required time - arrival time)
  Source:                 delay_5_seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_5_seconds_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 1.076ns (19.435%)  route 4.460ns (80.565%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 88.191 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.163    sysclk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  delay_5_seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     5.619 f  delay_5_seconds_reg[3]/Q
                         net (fo=3, routed)           0.809     6.427    delay_5_seconds_reg_n_0_[3]
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.551 f  UART_Send_Enable_i_8/O
                         net (fo=1, routed)           0.832     7.383    UART_Send_Enable_i_8_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.124     7.507 f  UART_Send_Enable_i_4/O
                         net (fo=1, routed)           0.410     7.917    UART_Send_Enable_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     8.041 f  UART_Send_Enable_i_2/O
                         net (fo=6, routed)           0.318     8.358    BCC_Ctrl/delay_5_seconds_reg[0]
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.124     8.482 r  BCC_Ctrl/delay_5_seconds[25]_i_2/O
                         net (fo=27, routed)          0.697     9.179    BCC_Ctrl/delay_5_seconds
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.303 r  BCC_Ctrl/delay_5_seconds[25]_i_1/O
                         net (fo=25, routed)          1.396    10.699    BCC_Ctrl_n_13
    SLICE_X1Y71          FDRE                                         r  delay_5_seconds_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.497    88.191    sysclk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  delay_5_seconds_reg[25]/C
                         clock pessimism              0.271    88.463    
                         clock uncertainty           -0.035    88.427    
    SLICE_X1Y71          FDRE (Setup_fdre_C_R)       -0.429    87.998    delay_5_seconds_reg[25]
  -------------------------------------------------------------------
                         required time                         87.998    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                 77.299    

Slack (MET) :             77.439ns  (required time - arrival time)
  Source:                 delay_5_seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_5_seconds_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 1.076ns (19.933%)  route 4.322ns (80.067%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.163    sysclk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  delay_5_seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     5.619 f  delay_5_seconds_reg[3]/Q
                         net (fo=3, routed)           0.809     6.427    delay_5_seconds_reg_n_0_[3]
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.551 f  UART_Send_Enable_i_8/O
                         net (fo=1, routed)           0.832     7.383    UART_Send_Enable_i_8_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.124     7.507 f  UART_Send_Enable_i_4/O
                         net (fo=1, routed)           0.410     7.917    UART_Send_Enable_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     8.041 f  UART_Send_Enable_i_2/O
                         net (fo=6, routed)           0.318     8.358    BCC_Ctrl/delay_5_seconds_reg[0]
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.124     8.482 r  BCC_Ctrl/delay_5_seconds[25]_i_2/O
                         net (fo=27, routed)          0.697     9.179    BCC_Ctrl/delay_5_seconds
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.303 r  BCC_Ctrl/delay_5_seconds[25]_i_1/O
                         net (fo=25, routed)          1.257    10.561    BCC_Ctrl_n_13
    SLICE_X1Y70          FDRE                                         r  delay_5_seconds_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.498    88.192    sysclk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  delay_5_seconds_reg[21]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.429    87.999    delay_5_seconds_reg[21]
  -------------------------------------------------------------------
                         required time                         87.999    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                 77.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ECG_Read/adc_related/output_thousands_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/buff_one_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.312%)  route 0.127ns (43.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.461    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  ECG_Read/adc_related/output_thousands_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.625 r  ECG_Read/adc_related/output_thousands_reg[5]/Q
                         net (fo=8, routed)           0.127     1.752    ECG_Read/ASCII_thousand[5]
    RAMB18_X0Y27         RAMB18E1                                     r  ECG_Read/buff_one_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.867     2.016    ECG_Read/sysclk_IBUF_BUFG
    RAMB18_X0Y27         RAMB18E1                                     r  ECG_Read/buff_one_reg/CLKARDCLK
                         clock pessimism             -0.499     1.517    
    RAMB18_X0Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.672    ECG_Read/buff_one_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ECG_Read/buff_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/buff_ten_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.268%)  route 0.193ns (57.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.562     1.466    ECG_Read/sysclk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  ECG_Read/buff_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ECG_Read/buff_counter_reg[3]/Q
                         net (fo=8, routed)           0.193     1.799    ECG_Read/buff_counter_reg[3]
    RAMB18_X0Y24         RAMB18E1                                     r  ECG_Read/buff_ten_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.871     2.020    ECG_Read/sysclk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  ECG_Read/buff_ten_reg/CLKARDCLK
                         clock pessimism             -0.499     1.521    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.704    ECG_Read/buff_ten_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ECG_Read/buff_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/buff_thousand_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.268%)  route 0.193ns (57.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.562     1.466    ECG_Read/sysclk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  ECG_Read/buff_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ECG_Read/buff_counter_reg[3]/Q
                         net (fo=8, routed)           0.193     1.799    ECG_Read/buff_counter_reg[3]
    RAMB18_X0Y25         RAMB18E1                                     r  ECG_Read/buff_thousand_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.871     2.020    ECG_Read/sysclk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  ECG_Read/buff_thousand_reg/CLKARDCLK
                         clock pessimism             -0.499     1.521    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.704    ECG_Read/buff_thousand_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ECG_Read/buff_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/buff_ten_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.856%)  route 0.179ns (52.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.562     1.466    ECG_Read/sysclk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  ECG_Read/buff_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ECG_Read/buff_counter_reg[6]/Q
                         net (fo=7, routed)           0.179     1.808    ECG_Read/buff_counter_reg[6]
    RAMB18_X0Y24         RAMB18E1                                     r  ECG_Read/buff_ten_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.871     2.020    ECG_Read/sysclk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  ECG_Read/buff_ten_reg/CLKARDCLK
                         clock pessimism             -0.499     1.521    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.704    ECG_Read/buff_ten_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ECG_Read/buff_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/buff_thousand_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.856%)  route 0.179ns (52.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.562     1.466    ECG_Read/sysclk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  ECG_Read/buff_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ECG_Read/buff_counter_reg[6]/Q
                         net (fo=7, routed)           0.179     1.808    ECG_Read/buff_counter_reg[6]
    RAMB18_X0Y25         RAMB18E1                                     r  ECG_Read/buff_thousand_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.871     2.020    ECG_Read/sysclk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  ECG_Read/buff_thousand_reg/CLKARDCLK
                         clock pessimism             -0.499     1.521    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.704    ECG_Read/buff_thousand_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BCC_Ctrl/BCC_out/r_Clock_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            BCC_Ctrl/BCC_out/r_Clock_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.455    BCC_Ctrl/BCC_out/sysclk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  BCC_Ctrl/BCC_out/r_Clock_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  BCC_Ctrl/BCC_out/r_Clock_Count_reg[5]/Q
                         net (fo=6, routed)           0.087     1.683    BCC_Ctrl/BCC_out/r_Clock_Count_reg[5]
    SLICE_X12Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.728 r  BCC_Ctrl/BCC_out/r_Clock_Count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.728    BCC_Ctrl/BCC_out/r_Clock_Count__0[8]
    SLICE_X12Y74         FDRE                                         r  BCC_Ctrl/BCC_out/r_Clock_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.817     1.967    BCC_Ctrl/BCC_out/sysclk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  BCC_Ctrl/BCC_out/r_Clock_Count_reg[8]/C
                         clock pessimism             -0.499     1.468    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.121     1.589    BCC_Ctrl/BCC_out/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ECG_Read/adc_related/output_thousands_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/buff_one_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.629%)  route 0.188ns (53.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.461    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  ECG_Read/adc_related/output_thousands_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.625 r  ECG_Read/adc_related/output_thousands_reg[5]/Q
                         net (fo=8, routed)           0.188     1.812    ECG_Read/ASCII_thousand[5]
    RAMB18_X0Y27         RAMB18E1                                     r  ECG_Read/buff_one_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.867     2.016    ECG_Read/sysclk_IBUF_BUFG
    RAMB18_X0Y27         RAMB18E1                                     r  ECG_Read/buff_one_reg/CLKARDCLK
                         clock pessimism             -0.499     1.517    
    RAMB18_X0Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.672    ECG_Read/buff_one_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ECG_Read/adc_related/output_tens_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/buff_ten_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.191%)  route 0.191ns (53.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.561     1.465    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  ECG_Read/adc_related/output_tens_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  ECG_Read/adc_related/output_tens_reg[0]/Q
                         net (fo=1, routed)           0.191     1.820    ECG_Read/ASCII_ten[0]
    RAMB18_X0Y24         RAMB18E1                                     r  ECG_Read/buff_ten_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.871     2.020    ECG_Read/sysclk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  ECG_Read/buff_ten_reg/CLKARDCLK
                         clock pessimism             -0.499     1.521    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.676    ECG_Read/buff_ten_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ECG_Read/adc_related/output_thousands_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ECG_Read/buff_hundred_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.908%)  route 0.193ns (54.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.461    ECG_Read/adc_related/sysclk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  ECG_Read/adc_related/output_thousands_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.625 r  ECG_Read/adc_related/output_thousands_reg[5]/Q
                         net (fo=8, routed)           0.193     1.818    ECG_Read/ASCII_thousand[5]
    RAMB18_X0Y26         RAMB18E1                                     r  ECG_Read/buff_hundred_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.867     2.016    ECG_Read/sysclk_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  ECG_Read/buff_hundred_reg/CLKARDCLK
                         clock pessimism             -0.499     1.517    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.672    ECG_Read/buff_hundred_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 UART_Ctrl/o_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_Ctrl/tx_out/r_Tx_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.489    UART_Ctrl/sysclk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  UART_Ctrl/o_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  UART_Ctrl/o_Byte_reg[5]/Q
                         net (fo=1, routed)           0.100     1.730    UART_Ctrl/tx_out/r_Tx_Data_reg[6]_0[5]
    SLICE_X0Y69          FDRE                                         r  UART_Ctrl/tx_out/r_Tx_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.853     2.003    UART_Ctrl/tx_out/sysclk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  UART_Ctrl/tx_out/r_Tx_Data_reg[5]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.076     1.579    UART_Ctrl/tx_out/r_Tx_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         83.330      79.330     XADC_X0Y0      ECG_Read/adc_related/ADC/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y27   ECG_Read/buff_one_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y24   ECG_Read/buff_ten_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y25   ECG_Read/buff_thousand_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y26   ECG_Read/buff_hundred_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y27   ECG_Read/buff_one_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y24   ECG_Read/buff_ten_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y25   ECG_Read/buff_thousand_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y26   ECG_Read/buff_hundred_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y71    BCC_Ctrl/o_Byte_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y71    BCC_Ctrl/o_Byte_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y71    BCC_Ctrl/o_Byte_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y72    BCC_Ctrl/total_num_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y72    BCC_Ctrl/total_num_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y72    BCC_Ctrl/total_num_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y72    BCC_Ctrl/total_num_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y62    ECG_Read/counter_100hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y65    ECG_Read/counter_100hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X7Y65    UART_Ctrl/Addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y71    BCC_Ctrl/delay_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y73    BCC_Ctrl/delay_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y73    BCC_Ctrl/delay_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y74    BCC_Ctrl/delay_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X7Y71    BCC_Ctrl/total_num_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X7Y71    BCC_Ctrl/total_num_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X7Y71    BCC_Ctrl/total_num_counter_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X7Y71    BCC_Ctrl/total_num_counter_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X9Y61    ECG_Read/buff_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X9Y61    ECG_Read/buff_counter_reg[0]/C



