Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/mike/Desktop/Thesis/GNSS-sdr-sim/GNSS-sim-fpga/ISE/FIFO_isim_beh.exe -prj /home/mike/Desktop/Thesis/GNSS-sdr-sim/GNSS-sim-fpga/ISE/FIFO_beh.prj work.FIFO 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/mike/Desktop/Thesis/GNSS-sdr-sim/GNSS-sim-fpga/ISE/../HDL/FIFO.vhdl" into library work
Starting static elaboration
WARNING:HDLCompiler:787 - "/home/mike/Desktop/Thesis/GNSS-sdr-sim/GNSS-sim-fpga/ISE/../HDL/FIFO.vhdl" Line 36: Slice direction does not match type range direction.
WARNING:HDLCompiler:786 - "/home/mike/Desktop/Thesis/GNSS-sdr-sim/GNSS-sim-fpga/ISE/../HDL/FIFO.vhdl" Line 36: Slice direction differs from its index subtype range
Completed static elaboration
Fuse Memory Usage: 95820 KB
Fuse CPU Usage: 1030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity fifo
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable /home/mike/Desktop/Thesis/GNSS-sdr-sim/GNSS-sim-fpga/ISE/FIFO_isim_beh.exe
Fuse Memory Usage: 1185868 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 490 ms
