###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL7.kletech.ac.in)
#  Generated on:      Sat Mar 22 10:31:43 2025
#  Design:            dtmf_recvr_core
#  Command:           report_timing -late    -max_paths 100                         > ${reportDir}/setup_100.rpt.gz
###############################################################
Path 1: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.259
- Setup                         1.298
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.561
- Arrival Time                 38.399
= Slack Time                  -30.838
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -25.505  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -24.866  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -23.391  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -21.558  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -20.387  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -20.051  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -19.710  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -19.479  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -19.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -18.676  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -18.405  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -18.205  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -17.782  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -17.520  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -17.200  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -16.985  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -15.778  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -15.067  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -14.521  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -14.231  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -13.712  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -12.835  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -10.485  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -10.076  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -9.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -9.098  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -8.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -8.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -7.589  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -7.182  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -7.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -6.508  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -6.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -5.682  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -5.362  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -4.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -4.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -3.628  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -3.140  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -2.870  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -2.622  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -1.747  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.438  29.529   -1.309  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422  29.951   -0.887  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348  30.299   -0.539  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322  30.621   -0.217  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.317  30.938   0.100  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691  33.629   2.790  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.968  34.597   3.759  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933  35.530   4.692  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             A1 v -> ZN v  AND3_X2   0.292  35.822   4.983  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0             A1 v -> ZN ^  NAND3_X1  0.170  35.992   5.153  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0             A ^ -> ZN v   INV_X8    0.293  36.285   5.446  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2430A                   A1 v -> ZN ^  NAND2_X1  0.333  36.618   5.779  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2364A                   B1 ^ -> ZN v  OAI21_X1  0.263  36.880   6.042  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1689_0                           A1 v -> ZN ^  NAND2_X4  0.270  37.150   6.312  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1688_0                           A1 ^ -> ZN v  NAND2_X4  0.178  37.328   6.489  
      TDSP_CORE_INST/EXECUTE_INST/n1456D                                B1 v -> ZN ^  AOI22_X1  0.735  38.063   7.224  
      TDSP_CORE_INST/EXECUTE_INST/n1510D                                A ^ -> ZN v   INV_X8    0.337  38.399   7.561  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[31]                             D v           SDFF_X2   0.000  38.399   7.561  
      ------------------------------------------------------------------------------------------------------------------
Path 2: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
- Setup                         1.283
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.578
- Arrival Time                 38.400
= Slack Time                  -30.822
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -25.489  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -24.850  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -23.374  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -21.542  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -20.371  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -20.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -19.693  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -19.463  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -19.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -18.660  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -18.389  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -18.189  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -17.766  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -17.504  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -17.184  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -16.969  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -15.762  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -15.051  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -14.505  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -14.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -13.696  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -12.819  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -10.469  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -10.059  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -9.390  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -9.082  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -8.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -8.013  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -7.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -7.166  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -7.044  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -6.492  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -6.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -5.666  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -5.346  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -4.846  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -4.120  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -3.612  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -3.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -2.854  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -2.605  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -1.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.438  29.529   -1.293  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422  29.951   -0.871  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348  30.299   -0.523  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322  30.621   -0.201  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.317  30.938   0.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691  33.629   2.807  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.968  34.597   3.775  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_491_0              A1 v -> ZN ^  NAND4_X1  1.007  35.604   4.782  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3404A                   B1 ^ -> ZN v  OAI21_X2  0.380  35.984   5.162  
      TDSP_CORE_INST/MPY_32_INST/p3713A                                 B1 v -> ZN ^  AOI22_X1  0.854  36.838   6.016  
      TDSP_CORE_INST/MPY_32_INST/Fp3832A                                A ^ -> ZN v   INV_X4    0.420  37.258   6.436  
      TDSP_CORE_INST/EXECUTE_INST/p0136A                                B1 v -> ZN ^  AOI22_X1  0.743  38.001   7.179  
      TDSP_CORE_INST/EXECUTE_INST/p0059A                                A ^ -> ZN v   INV_X4    0.399  38.400   7.578  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[25]                             D v           SDFF_X2   0.000  38.400   7.578  
      ------------------------------------------------------------------------------------------------------------------
Path 3: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[30]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[30]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         1.275
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.596
- Arrival Time                 38.319
= Slack Time                  -30.723
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -25.390  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -24.751  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -23.276  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -21.443  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -20.272  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -19.936  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -19.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -19.364  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -18.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -18.561  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -18.290  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -18.090  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -17.667  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -17.405  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -17.085  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -16.870  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -15.663  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -14.952  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -14.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -14.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -13.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -12.720  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -10.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -9.961  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -9.291  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -8.983  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -8.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -7.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -7.474  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -7.067  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -6.945  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -6.393  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -6.123  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -5.567  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -5.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -4.747  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -4.021  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -3.513  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -3.025  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -2.755  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -2.507  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -1.632  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.438  29.529   -1.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422  29.951   -0.772  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348  30.299   -0.424  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322  30.621   -0.102  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.317  30.938   0.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691  33.629   2.905  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.968  34.597   3.874  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933  35.530   4.807  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             A1 v -> ZN v  AND3_X2   0.292  35.822   5.098  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0             A1 v -> ZN ^  NAND3_X1  0.170  35.992   5.268  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0             A ^ -> ZN v   INV_X8    0.293  36.285   5.561  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2418A                  A v -> ZN ^   INV_X32   0.179  36.463   5.740  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2531A                   B1 ^ -> ZN v  OAI21_X1  0.142  36.606   5.882  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_2012_0                           A1 v -> ZN ^  AOI22_X1  0.423  37.028   6.305  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC504_n_32                         A ^ -> Z ^    BUF_X16   0.404  37.432   6.709  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A783                             A ^ -> ZN v   INV_X8    0.078  37.510   6.787  
      TDSP_CORE_INST/EXECUTE_INST/n1403D                                B1 v -> ZN ^  AOI22_X1  0.504  38.015   7.291  
      TDSP_CORE_INST/EXECUTE_INST/n1457D                                A ^ -> ZN v   INV_X8    0.304  38.319   7.596  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[30]                             D v           SDFF_X2   0.000  38.319   7.596  
      ------------------------------------------------------------------------------------------------------------------
Path 4: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[28]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[28]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.254
- Setup                         1.278
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.576
- Arrival Time                 38.262
= Slack Time                  -30.687
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -25.353  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -24.714  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -23.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -21.406  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -20.235  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -19.899  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -19.558  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -19.327  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -18.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -18.524  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -18.253  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -18.053  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -17.630  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -17.369  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -17.048  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -16.833  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -15.627  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -14.916  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -14.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -14.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -13.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -12.683  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -10.334  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -9.924  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -9.254  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -8.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -8.221  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -7.878  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -7.437  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -7.030  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -6.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -6.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -6.086  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -5.530  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -5.210  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -4.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -3.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -3.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -2.988  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -2.718  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -2.470  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -1.596  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.438  29.529   -1.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422  29.951   -0.735  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348  30.299   -0.388  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322  30.621   -0.066  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.317  30.938   0.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691  33.629   2.942  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.968  34.597   3.910  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933  35.530   4.843  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             A1 v -> ZN v  AND3_X2   0.292  35.822   5.135  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2238A                  A v -> ZN ^   INV_X1    0.196  36.017   5.331  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2869A                   B1 ^ -> ZN v  OAI21_X1  0.198  36.215   5.529  
      TDSP_CORE_INST/MPY_32_INST/p3441A                                 B1 v -> ZN ^  AOI22_X1  0.773  36.988   6.301  
      TDSP_CORE_INST/MPY_32_INST/Fp3557A                                A ^ -> ZN v   INV_X4    0.255  37.243   6.556  
      TDSP_CORE_INST/EXECUTE_INST/n0855D                                B1 v -> ZN ^  AOI22_X1  0.715  37.958   7.271  
      TDSP_CORE_INST/EXECUTE_INST/n0909D                                A ^ -> ZN v   INV_X8    0.305  38.262   7.576  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[28]                             D v           SDFF_X2   0.000  38.262   7.576  
      ------------------------------------------------------------------------------------------------------------------
Path 5: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[29]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[29]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.254
- Setup                         1.288
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.566
- Arrival Time                 38.168
= Slack Time                  -30.603
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -25.269  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -24.630  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -23.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -21.322  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -20.151  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -19.815  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -19.474  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -19.243  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -18.857  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -18.440  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -18.169  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -17.969  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -17.546  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -17.285  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -16.964  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -16.749  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -15.543  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -14.832  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -14.285  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -13.995  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -13.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -12.599  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -10.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -9.840  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -9.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -8.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -8.137  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -7.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -7.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -6.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -6.824  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -6.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -6.002  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -5.446  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -5.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -4.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -3.900  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -3.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -2.904  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -2.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -2.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -1.511  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.438  29.529   -1.073  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422  29.951   -0.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348  30.299   -0.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322  30.621   0.019  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.317  30.938   0.335  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691  33.629   3.026  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.968  34.597   3.994  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933  35.530   4.927  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC556_n_111          A v -> Z v    BUF_X4    0.220  35.750   5.148  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1301_0             A4 v -> ZN ^  NAND4_X4  0.225  35.975   5.373  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2699A                   B1 ^ -> ZN v  OAI21_X1  0.268  36.244   5.641  
      TDSP_CORE_INST/MPY_32_INST/p3450A786                              B1 v -> ZN ^  AOI22_X1  0.597  36.841   6.238  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A785                             A ^ -> ZN v   INV_X4    0.268  37.109   6.506  
      TDSP_CORE_INST/EXECUTE_INST/n0933D                                B1 v -> ZN ^  AOI22_X1  0.643  37.752   7.150  
      TDSP_CORE_INST/EXECUTE_INST/n0987D                                A ^ -> ZN v   INV_X4    0.416  38.168   7.566  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[29]                             D v           SDFF_X2   0.000  38.168   7.566  
      ------------------------------------------------------------------------------------------------------------------
Path 6: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
- Setup                         1.194
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.667
- Arrival Time                 38.269
= Slack Time                  -30.602
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -25.268  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -24.629  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -23.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -21.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -20.151  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -19.814  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -19.473  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -19.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -18.857  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -18.440  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -18.169  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -17.968  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -17.545  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -17.284  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -16.964  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -16.748  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -15.542  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -14.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -14.285  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -13.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -13.476  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -12.599  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -10.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -9.839  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -9.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -8.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -8.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -7.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -7.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -6.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -6.824  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -6.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -6.001  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -5.446  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -5.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -4.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -3.899  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -3.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -2.903  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -2.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -2.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -1.511  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.438  29.529   -1.073  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422  29.951   -0.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348  30.299   -0.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322  30.621   0.019  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.317  30.938   0.336  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691  33.629   3.027  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.968  34.597   3.995  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_486_0              A v -> ZN ^   INV_X4    0.668  35.265   4.663  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_484_0              A2 ^ -> ZN v  NOR2_X4   0.225  35.490   4.888  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_483_0              A1 v -> ZN v  AND4_X2   0.391  35.880   5.278  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_482_0              A1 v -> ZN ^  NAND2_X4  0.177  36.057   5.455  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3059A                   B1 ^ -> ZN v  OAI21_X1  0.192  36.249   5.647  
      TDSP_CORE_INST/MPY_32_INST/p3573A                                 B1 v -> ZN ^  AOI22_X1  0.525  36.774   6.172  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC492_n_14                         A ^ -> Z ^    BUF_X16   0.507  37.281   6.679  
      TDSP_CORE_INST/MPY_32_INST/Fp3690A                                A ^ -> ZN v   INV_X8    0.097  37.379   6.777  
      TDSP_CORE_INST/EXECUTE_INST/n0385D                                B1 v -> ZN ^  AOI22_X1  0.417  37.796   7.194  
      TDSP_CORE_INST/EXECUTE_INST/FE_PSC520_n_650                       A ^ -> Z ^    BUF_X16   0.379  38.175   7.573  
      TDSP_CORE_INST/EXECUTE_INST/n0439D                                A ^ -> ZN v   INV_X8    0.094  38.269   7.667  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[27]                             D v           SDFF_X2   0.000  38.269   7.667  
      ------------------------------------------------------------------------------------------------------------------
Path 7: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
- Setup                         1.275
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.585
- Arrival Time                 37.980
= Slack Time                  -30.394
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -25.061  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -24.421  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -22.946  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -21.114  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -19.943  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -19.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -19.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -19.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -18.649  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -18.232  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -17.961  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -17.761  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -17.337  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -17.076  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -16.756  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -16.540  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -15.334  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -14.623  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -14.077  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -13.786  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -13.268  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -12.391  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -10.041  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -9.631  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -8.962  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -8.654  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -7.929  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -7.585  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -7.145  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -6.738  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -6.616  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -6.064  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -5.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -5.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -4.918  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -4.418  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -3.692  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -3.184  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -2.696  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -2.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -2.177  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -1.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.438  29.529   -0.865  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422  29.951   -0.443  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348  30.299   -0.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322  30.621   0.227  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.317  30.938   0.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691  33.629   3.235  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.968  34.597   4.203  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933  35.530   5.136  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2084A                  A v -> ZN ^   INV_X2    0.219  35.749   5.355  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3240A                   B1 ^ -> ZN v  OAI21_X1  0.181  35.930   5.536  
      TDSP_CORE_INST/MPY_32_INST/p3572A                                 B1 v -> ZN ^  AOI22_X1  0.799  36.729   6.335  
      TDSP_CORE_INST/MPY_32_INST/Fp3689A                                A ^ -> ZN v   INV_X8    0.209  36.939   6.544  
      TDSP_CORE_INST/EXECUTE_INST/n0307D                                B1 v -> ZN ^  AOI22_X1  0.668  37.607   7.213  
      TDSP_CORE_INST/EXECUTE_INST/n0361D                                A ^ -> ZN v   INV_X4    0.373  37.980   7.585  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[26]                             D v           SDFF_X2   0.000  37.980   7.585  
      ------------------------------------------------------------------------------------------------------------------
Path 8: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.254
- Setup                         1.279
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.575
- Arrival Time                 37.917
= Slack Time                  -30.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -25.008  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -24.369  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -22.893  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -21.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -19.890  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -19.554  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -19.212  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -18.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -18.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -18.179  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -17.908  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -17.708  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -17.285  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -17.023  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -16.703  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -16.488  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -15.281  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -14.570  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -14.024  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -13.734  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -13.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -12.338  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -9.988  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -9.578  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -8.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -8.601  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -7.876  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -7.532  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -7.092  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -6.685  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -6.563  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -6.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -5.741  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -5.185  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -4.865  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -4.365  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -3.639  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -3.131  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -2.643  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -2.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -2.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -1.250  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.438  29.529   -0.812  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422  29.951   -0.390  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348  30.299   -0.042  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322  30.621   0.280  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.317  30.938   0.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691  33.629   3.288  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.968  34.597   4.256  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3803A                   A2 v -> ZN ^  NAND2_X1  0.699  35.296   4.954  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3767A                   A ^ -> ZN v   OAI21_X1  0.333  35.628   5.287  
      TDSP_CORE_INST/MPY_32_INST/p3945A                                 B1 v -> ZN ^  AOI22_X1  0.925  36.553   6.212  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A                                A ^ -> ZN v   INV_X4    0.301  36.854   6.513  
      TDSP_CORE_INST/EXECUTE_INST/p0684A25786                           B1 v -> ZN ^  AOI22_X1  0.697  37.551   7.210  
      TDSP_CORE_INST/EXECUTE_INST/p0606A                                A ^ -> ZN v   INV_X4    0.366  37.917   7.575  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[23]                             D v           SDFF_X2   0.000  37.917   7.575  
      ------------------------------------------------------------------------------------------------------------------
Path 9: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.261
- Setup                         1.280
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.581
- Arrival Time                 37.744
= Slack Time                  -30.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -24.829  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -24.190  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -22.715  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -20.882  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -19.712  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -19.375  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -19.034  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -18.803  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -18.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -18.001  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -17.730  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -17.529  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -17.106  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -16.845  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -16.525  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -16.309  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -15.103  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -14.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -13.846  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -13.555  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -13.037  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -12.160  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -9.810  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -9.400  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -8.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -8.423  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -7.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -7.354  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -6.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -6.507  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -6.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -5.833  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -5.562  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -5.007  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -4.687  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -4.187  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -3.461  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -2.953  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -2.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -2.195  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -1.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -1.072  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.438  29.529   -0.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422  29.951   -0.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348  30.299   0.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322  30.621   0.458  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.317  30.938   0.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691  33.629   3.466  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.968  34.597   4.434  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_464_0              A1 v -> ZN v  AND3_X2   0.879  35.476   5.313  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1900A                  A v -> ZN ^   INV_X32   0.139  35.615   5.452  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3576A                   B1 ^ -> ZN v  OAI21_X2  0.133  35.748   5.585  
      TDSP_CORE_INST/MPY_32_INST/p3748A                                 B1 v -> ZN ^  AOI22_X1  0.563  36.311   6.148  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC524_n_19                         A ^ -> Z ^    BUF_X16   0.493  36.804   6.641  
      TDSP_CORE_INST/MPY_32_INST/Fp3865A                                A ^ -> ZN v   INV_X8    0.095  36.899   6.736  
      TDSP_CORE_INST/EXECUTE_INST/p0215A                                B1 v -> ZN ^  AOI22_X1  0.534  37.433   7.270  
      TDSP_CORE_INST/EXECUTE_INST/p0137A                                A ^ -> ZN v   INV_X8    0.311  37.744   7.581  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]                             D v           SDFF_X2   0.000  37.744   7.581  
      ------------------------------------------------------------------------------------------------------------------
Path 10: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         1.279
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.591
- Arrival Time                 36.974
= Slack Time                  -29.382
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -24.049  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -23.410  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -21.935  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -20.102  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -18.931  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -18.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -18.254  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -18.023  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -17.637  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -17.220  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -16.949  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -16.749  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -16.326  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -16.064  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -15.744  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -15.529  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -14.322  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -13.611  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -13.065  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -12.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -12.256  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -11.379  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -9.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -8.620  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -7.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -7.642  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -6.917  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -6.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -6.133  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -5.726  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -5.604  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -5.052  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -4.782  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -4.226  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -3.906  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -3.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -2.680  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -2.172  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -1.684  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -1.414  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -1.166  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -0.291  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.616  29.707   0.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1355A            A1 v -> ZN ^  NAND2_X1  0.524  30.232   0.849  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            A ^ -> ZN v   OAI21_X2  0.655  30.886   1.504  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A v -> ZN ^   INV_X4    0.781  31.667   2.285  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A ^ -> ZN v   INV_X4    0.275  31.942   2.560  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 v -> ZN ^  NOR2_X2   1.078  33.020   3.638  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0              A ^ -> ZN v   INV_X8    0.423  33.443   4.061  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_443_0              A2 v -> ZN ^  NOR3_X1   0.762  34.205   4.822  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1562A                  A ^ -> ZN v   INV_X2    0.289  34.494   5.112  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4345A                   A1 v -> ZN ^  NAND2_X1  0.318  34.812   5.430  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4286A                   A ^ -> ZN v   OAI21_X1  0.216  35.028   5.646  
      TDSP_CORE_INST/MPY_32_INST/p4235A                                 B1 v -> ZN ^  AOI22_X1  0.602  35.631   6.248  
      TDSP_CORE_INST/MPY_32_INST/Fp4351A                                A ^ -> ZN v   INV_X8    0.281  35.912   6.530  
      TDSP_CORE_INST/EXECUTE_INST/p1310A                                B1 v -> ZN ^  AOI22_X1  0.664  36.576   7.193  
      TDSP_CORE_INST/EXECUTE_INST/p1232A                                A ^ -> ZN v   INV_X4    0.398  36.974   7.591  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]                             D v           SDFF_X2   0.000  36.974   7.591  
      ------------------------------------------------------------------------------------------------------------------
Path 11: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         1.275
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.595
- Arrival Time                 36.838
= Slack Time                  -29.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -23.910  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -23.270  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -21.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -19.962  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -18.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -18.455  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -18.114  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -17.883  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -17.498  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -17.081  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -16.810  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -16.609  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -16.186  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -15.925  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -15.605  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -15.389  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -14.183  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -13.472  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -12.926  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -12.635  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -12.117  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -11.240  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -8.890  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -8.480  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -7.811  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -7.503  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -6.777  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -6.434  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -5.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -5.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -5.465  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -4.913  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -4.642  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -4.087  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -3.767  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -3.267  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -2.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -2.033  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -1.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -1.275  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -1.026  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   -0.152  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.616  29.707   0.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.191  31.898   2.655  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.708  32.607   3.364  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.803  33.410   4.167  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.466  33.876   4.633  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_455_0              A2 v -> ZN v  AND3_X2   0.501  34.377   5.134  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1746A                  A v -> ZN ^   INV_X2    0.184  34.561   5.318  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3945A                   B1 ^ -> ZN v  OAI21_X2  0.194  34.756   5.512  
      TDSP_CORE_INST/MPY_32_INST/p3943A                                 B1 v -> ZN ^  AOI22_X1  0.580  35.335   6.092  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A787                             A ^ -> ZN v   INV_X2    0.430  35.765   6.522  
      TDSP_CORE_INST/EXECUTE_INST/p0762A                                B1 v -> ZN ^  AOI22_X1  0.695  36.460   7.217  
      TDSP_CORE_INST/EXECUTE_INST/p0684A                                A ^ -> ZN v   INV_X2    0.378  36.838   7.595  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[22]                             D v           SDFF_X2   0.000  36.838   7.595  
      ------------------------------------------------------------------------------------------------------------------
Path 12: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         1.278
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.592
- Arrival Time                 36.592
= Slack Time                  -29.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -23.667  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -23.028  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -21.553  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -19.720  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -18.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -18.213  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -17.872  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -17.641  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -17.255  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -16.838  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -16.567  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -16.367  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -15.944  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -15.683  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -15.362  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -15.147  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -13.941  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -13.230  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -12.683  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -12.393  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -11.875  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -10.997  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -8.647  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -8.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -7.568  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -7.260  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -6.535  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -6.191  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -5.751  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -5.344  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -5.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -4.670  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -4.400  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -3.844  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -3.524  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -3.024  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -2.298  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -1.790  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -1.302  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -1.032  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -0.784  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   0.091  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.616  29.707   0.707  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.191  31.898   2.898  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.708  32.607   3.606  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.803  33.410   4.409  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.466  33.876   4.876  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_458_0              A2 v -> ZN ^  NAND3_X1  0.510  34.386   5.386  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4114A                   B1 ^ -> ZN v  OAI21_X2  0.250  34.636   5.635  
      TDSP_CORE_INST/MPY_32_INST/p4131A                                 B1 v -> ZN ^  AOI22_X1  0.556  35.192   6.191  
      TDSP_CORE_INST/MPY_32_INST/Fp4248A                                A ^ -> ZN v   INV_X4    0.348  35.540   6.539  
      TDSP_CORE_INST/EXECUTE_INST/p1208A                                B1 v -> ZN ^  AOI22_X1  0.654  36.194   7.194  
      TDSP_CORE_INST/EXECUTE_INST/p1130A                                A ^ -> ZN v   INV_X4    0.398  36.592   7.592  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[21]                             D v           SDFF_X2   0.000  36.592   7.592  
      ------------------------------------------------------------------------------------------------------------------
Path 13: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.259
- Setup                         1.283
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.576
- Arrival Time                 36.502
= Slack Time                  -28.926
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -23.592  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -22.953  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -21.478  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -19.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -18.475  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -18.138  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -17.797  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -17.566  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -17.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -16.764  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -16.493  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -16.292  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -15.869  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -15.608  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -15.288  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -15.072  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -13.866  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -13.155  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -12.609  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -12.318  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -11.800  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -10.923  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -8.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -8.163  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -7.494  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -7.186  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -6.460  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -6.117  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -5.677  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -5.270  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -5.148  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -4.596  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -4.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -3.770  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -3.450  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -2.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -2.223  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -1.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -1.227  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -0.958  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -0.709  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   0.165  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.616  29.707   0.781  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.191  31.898   2.973  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.708  32.607   3.681  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.803  33.410   4.484  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.466  33.876   4.950  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_446_0              A2 v -> ZN ^  NAND2_X1  0.492  34.368   5.442  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4476A                   B1 ^ -> ZN v  OAI21_X1  0.238  34.607   5.681  
      TDSP_CORE_INST/MPY_32_INST/p4432A                                 B1 v -> ZN ^  AOI22_X1  0.575  35.182   6.256  
      TDSP_CORE_INST/MPY_32_INST/Fp4548A                                A ^ -> ZN v   INV_X2    0.287  35.469   6.543  
      TDSP_CORE_INST/EXECUTE_INST/p1720A                                B1 v -> ZN ^  AOI22_X1  0.629  36.098   7.172  
      TDSP_CORE_INST/EXECUTE_INST/p1642A                                A ^ -> ZN v   INV_X4    0.404  36.502   7.576  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]                             D v           SDFF_X2   0.000  36.502   7.576  
      ------------------------------------------------------------------------------------------------------------------
Path 14: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.259
- Setup                         1.281
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.578
- Arrival Time                 36.492
= Slack Time                  -28.914
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -23.581  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -22.942  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -21.466  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -19.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -18.463  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -18.127  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -17.785  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -17.555  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -17.169  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -16.752  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -16.481  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -16.281  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -15.858  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -15.596  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -15.276  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -15.061  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -13.854  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -13.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -12.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -12.307  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -11.788  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -10.911  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -8.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -8.151  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -7.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -7.174  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -6.449  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -6.105  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -5.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -5.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -5.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -4.584  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -4.314  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -3.758  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -3.438  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -2.938  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -2.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -1.704  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -1.216  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -0.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -0.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   0.177  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.616  29.707   0.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.191  31.898   2.984  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.708  32.607   3.693  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.803  33.410   4.495  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.466  33.876   4.962  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0              A v -> ZN ^   INV_X8    0.442  34.318   5.403  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4656A                   B1 ^ -> ZN v  OAI21_X1  0.226  34.544   5.629  
      TDSP_CORE_INST/MPY_32_INST/p4615A                                 B1 v -> ZN ^  AOI22_X1  0.581  35.125   6.211  
      TDSP_CORE_INST/MPY_32_INST/Fp4731A                                A ^ -> ZN v   INV_X2    0.327  35.452   6.537  
      TDSP_CORE_INST/EXECUTE_INST/p1857A                                B1 v -> ZN ^  AOI22_X1  0.663  36.115   7.200  
      TDSP_CORE_INST/EXECUTE_INST/p1780A                                A ^ -> ZN v   INV_X4    0.378  36.492   7.578  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]                             D v           SDFF_X2   0.000  36.492   7.578  
      ------------------------------------------------------------------------------------------------------------------
Path 15: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.148
- Setup                         1.294
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.454
- Arrival Time                 35.792
= Slack Time                  -28.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Delay  Arrival  Required  
                                                                                                       Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -      5.334    -23.005  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -22.366  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475  7.448    -20.891  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.833  9.281    -19.058  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.171  10.451   -17.887  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336  10.788   -17.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341  11.129   -17.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231  11.360   -16.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -16.593  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -16.176  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271  12.433   -15.905  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -15.705  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.423  13.057   -15.282  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -15.021  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.320  13.638   -14.700  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -14.485  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.206  15.060   -13.279  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.711  15.771   -12.568  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546  16.317   -12.021  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -11.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518  17.126   -11.213  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -10.335  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.350  20.353   -7.986  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.410  20.763   -7.576  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670  21.432   -6.906  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308  21.740   -6.598  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725  22.466   -5.873  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344  22.809   -5.530  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440  23.249   -5.089  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407  23.656   -4.682  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122  23.778   -4.560  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552  24.330   -4.008  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271  24.601   -3.738  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556  25.156   -3.182  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320  25.476   -2.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500  25.976   -2.362  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726  26.702   -1.636  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508  27.210   -1.128  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488  27.699   -0.640  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270  27.968   -0.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248  28.217   -0.122  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874  29.091   0.752  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.616  29.707   1.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.191  31.898   3.560  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.708  32.607   4.268  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4882A                   A2 v -> ZN ^  NAND2_X1  0.750  33.357   5.018  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4823A                   A ^ -> ZN v   OAI21_X1  0.330  33.687   5.348  
      TDSP_CORE_INST/MPY_32_INST/p4782A                                 B1 v -> ZN ^  AOI22_X1  0.654  34.341   6.003  
      TDSP_CORE_INST/MPY_32_INST/Fp4899A                                A ^ -> ZN v   INV_X2    0.323  34.664   6.325  
      TDSP_CORE_INST/EXECUTE_INST/p2177A                                B1 v -> ZN ^  AOI22_X1  0.699  35.363   7.024  
      TDSP_CORE_INST/EXECUTE_INST/p2099A                                A ^ -> ZN v   INV_X1    0.430  35.792   7.453  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[17]                             D v           SDFF_X2   0.000  35.792   7.454  
      ------------------------------------------------------------------------------------------------------------------
Path 16: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[16]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[16]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.148
- Setup                         0.579
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.169
- Arrival Time                 36.008
= Slack Time                  -27.839
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -22.506  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -21.866  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -20.391  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -18.559  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -17.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -17.052  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -16.710  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -16.480  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -16.094  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -15.677  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -15.406  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -15.206  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -14.782  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -14.521  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -14.201  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -13.985  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -12.779  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.711  15.771   -12.068  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546  16.317   -11.522  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -11.231  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518  17.126   -10.713  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -9.836  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.350  20.353   -7.486  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.435  20.788   -7.051  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.748  21.536   -6.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.394  21.930   -5.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.465  22.395   -5.444  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.218  22.613   -5.226  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.751  23.364   -4.475  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.396  23.760   -4.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.597  24.357   -3.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.325  24.682   -3.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.685  25.367   -2.472  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.329  25.696   -2.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.490  26.186   -1.653  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.376  26.562   -1.278  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         A2 v -> ZN ^  NOR2_X2   0.731  27.293   -0.546  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         B1 ^ -> ZN v  AOI21_X1  0.557  27.850   0.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         B1 v -> ZN ^  OAI21_X2  2.492  30.342   2.503  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             A ^ -> ZN v   INV_X4    0.809  31.151   3.312  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                A2 v -> ZN ^  NAND2_X4  1.057  32.208   4.369  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A                A2 ^ -> ZN v  NOR2_X4   0.271  32.479   4.640  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76        A v -> Z v    BUF_X16   0.422  32.901   5.062  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1230A               A v -> ZN ^   INV_X2    0.208  33.110   5.270  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5050A                A1 ^ -> ZN v  NAND2_X1  0.169  33.278   5.439  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4991A                A v -> ZN ^   OAI21_X2  0.448  33.726   5.887  
      TDSP_CORE_INST/MPY_32_INST/p4960A                              B1 ^ -> ZN v  AOI22_X1  0.407  34.133   6.294  
      TDSP_CORE_INST/MPY_32_INST/Fp5079A                             A v -> ZN ^   INV_X2    0.660  34.793   6.954  
      TDSP_CORE_INST/EXECUTE_INST/p2390A                             B1 ^ -> ZN v  AOI22_X1  0.346  35.139   7.300  
      TDSP_CORE_INST/EXECUTE_INST/p2312A                             A v -> ZN ^   INV_X4    0.869  36.008   8.169  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[16]                          D ^           SDFF_X2   0.000  36.008   8.169  
      ---------------------------------------------------------------------------------------------------------------
Path 17: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.272
- Setup                         0.561
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.311
- Arrival Time                 36.130
= Slack Time                  -27.819
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -22.538  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -21.886  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -21.414  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -19.240  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -18.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -17.650  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -17.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -17.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -16.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -15.748  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -15.125  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -14.607  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -14.345  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -14.023  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -13.806  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -13.568  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -13.392  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -13.016  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -12.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -11.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -10.953  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -9.765  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -9.402  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -8.418  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -7.788  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -6.499  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -5.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -3.873  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -3.212  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -2.159  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -1.702  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   -0.543  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   0.578  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   0.749  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   0.966  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   1.380  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   1.674  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205  29.698   1.879  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477  31.175   3.356  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.540  31.715   3.896  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501  32.216   4.397  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368  32.584   4.765  
      TDSP_CORE_INST/ALU_32_INST/p7458A7660                          C1 v -> ZN ^  OAI211_X1  1.956  34.540   6.721  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25771                        B1 ^ -> ZN v  AOI22_X1   0.766  35.306   7.487  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25741                        A v -> ZN ^   INV_X4     0.824  36.130   8.311  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]                        D ^           SDFF_X2    0.000  36.130   8.311  
      ----------------------------------------------------------------------------------------------------------------
Path 18: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.190
- Setup                         1.294
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.495
- Arrival Time                 34.943
= Slack Time                  -27.448
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -22.114  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -21.475  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -20.000  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -18.167  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -16.996  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -16.660  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -16.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -16.088  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -15.702  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -15.285  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -15.014  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -14.814  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -14.391  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -14.130  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -13.809  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -13.594  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -12.388  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.711  15.771   -11.677  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546  16.317   -11.130  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -10.840  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518  17.126   -10.322  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -9.444  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.350  20.353   -7.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.435  20.788   -6.660  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.748  21.536   -5.912  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.394  21.930   -5.518  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.465  22.395   -5.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.218  22.613   -4.834  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.751  23.364   -4.083  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.396  23.760   -3.688  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.597  24.357   -3.091  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.325  24.682   -2.766  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.685  25.367   -2.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.329  25.696   -1.752  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.490  26.186   -1.262  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.376  26.562   -0.886  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         A2 v -> ZN ^  NOR2_X2   0.731  27.293   -0.155  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         B1 ^ -> ZN v  AOI21_X1  0.557  27.850   0.402  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         B1 v -> ZN ^  OAI21_X2  2.492  30.342   2.894  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             A ^ -> ZN v   INV_X4    0.809  31.151   3.704  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5422A                A2 v -> ZN ^  NAND2_X1  0.707  31.859   4.411  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5363A                A ^ -> ZN v   OAI21_X1  0.394  32.252   4.804  
      TDSP_CORE_INST/MPY_32_INST/p5274A                              B1 v -> ZN ^  AOI22_X1  0.908  33.160   5.712  
      TDSP_CORE_INST/MPY_32_INST/Fp5391A                             A ^ -> ZN v   INV_X2    0.600  33.760   6.312  
      TDSP_CORE_INST/EXECUTE_INST/p2868A                             B1 v -> ZN ^  AOI22_X1  0.767  34.526   7.079  
      TDSP_CORE_INST/EXECUTE_INST/p2791A                             A ^ -> ZN v   INV_X4    0.416  34.943   7.495  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]                          D v           SDFF_X1   0.000  34.943   7.495  
      ---------------------------------------------------------------------------------------------------------------
Path 19: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.257
- Setup                         0.555
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.303
- Arrival Time                 35.548
= Slack Time                  -27.246
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.964  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -21.313  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.841  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -18.666  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -17.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -17.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.844  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -16.722  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -16.130  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -15.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -14.551  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -14.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.772  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -13.449  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -13.233  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.995  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -12.442  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -12.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -11.128  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -10.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -9.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -7.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.925  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -5.059  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -3.300  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -2.638  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -1.585  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -1.129  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.030  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.151  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   1.323  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   1.539  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   1.954  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   2.247  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205  29.698   2.452  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477  31.175   3.930  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.540  31.715   4.469  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501  32.216   4.970  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368  32.584   5.339  
      TDSP_CORE_INST/ALU_32_INST/p7458A7639                          C1 v -> ZN ^  OAI211_X1  1.605  34.190   6.944  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25768                        B1 ^ -> ZN v  AOI22_X1   0.601  34.791   7.545  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25738                        A v -> ZN ^   INV_X4     0.757  35.548   8.303  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]                        D ^           SDFF_X2    0.000  35.548   8.303  
      ----------------------------------------------------------------------------------------------------------------
Path 20: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.257
- Setup                         0.567
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.290
- Arrival Time                 35.501
= Slack Time                  -27.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.929  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -21.278  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.806  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -18.631  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -17.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -17.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.809  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -16.687  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -16.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -15.139  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -14.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.998  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.737  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -13.414  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -13.198  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.784  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -12.407  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -12.072  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -11.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -10.344  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -9.156  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.793  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.809  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -7.180  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -5.024  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -3.265  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -2.604  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -1.550  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -1.094  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.065  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.186  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   1.358  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   1.574  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   1.989  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   2.282  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.086  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     A ^ -> Z ^    BUF_X4     1.131  32.428   5.217  
      TDSP_CORE_INST/ALU_32_INST/p7191A7677                          B1 ^ -> ZN v  AOI21_X1   0.394  32.821   5.611  
      TDSP_CORE_INST/ALU_32_INST/p7458A7644                          A v -> ZN ^   OAI211_X4  1.465  34.287   7.076  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25767                        B1 ^ -> ZN v  AOI22_X1   0.410  34.696   7.486  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25737                        A v -> ZN ^   INV_X4     0.804  35.501   8.290  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]                        D ^           SDFF_X2    0.000  35.501   8.290  
      ----------------------------------------------------------------------------------------------------------------
Path 21: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.190
- Setup                         1.306
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.483
- Arrival Time                 34.670
= Slack Time                  -27.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -21.853  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -21.214  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -19.738  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -17.906  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -16.735  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -16.399  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -16.057  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -15.827  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -15.441  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -15.024  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -14.753  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -14.553  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -14.129  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -13.868  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -13.548  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -13.333  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -12.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.711  15.771   -11.415  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546  16.317   -10.869  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -10.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518  17.126   -10.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -9.183  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.350  20.353   -6.833  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.435  20.788   -6.398  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.748  21.536   -5.650  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.394  21.930   -5.257  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.465  22.395   -4.791  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.218  22.613   -4.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.751  23.364   -3.822  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.396  23.760   -3.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.597  24.357   -2.829  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.325  24.682   -2.504  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.685  25.367   -1.819  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.329  25.696   -1.490  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.490  26.186   -1.000  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.376  26.562   -0.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         A2 v -> ZN ^  NOR2_X2   0.731  27.293   0.107  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         B1 ^ -> ZN v  AOI21_X1  0.557  27.850   0.664  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         B1 v -> ZN ^  OAI21_X2  2.492  30.342   3.156  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             A ^ -> ZN v   INV_X4    0.809  31.151   3.965  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                A2 v -> ZN ^  NAND2_X4  1.057  32.208   5.022  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5180A                B1 ^ -> ZN v  OAI21_X1  0.345  32.553   5.367  
      TDSP_CORE_INST/MPY_32_INST/p5091A                              B1 v -> ZN ^  AOI22_X1  0.634  33.187   6.001  
      TDSP_CORE_INST/MPY_32_INST/Fp5208A                             A ^ -> ZN v   INV_X2    0.343  33.530   6.344  
      TDSP_CORE_INST/EXECUTE_INST/p2771A                             B1 v -> ZN ^  AOI22_X1  0.699  34.229   7.043  
      TDSP_CORE_INST/EXECUTE_INST/p2693A                             A ^ -> ZN v   INV_X1    0.440  34.670   7.483  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[15]                          D v           SDFF_X1   0.000  34.670   7.483  
      ---------------------------------------------------------------------------------------------------------------
Path 22: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.300
- Setup                         0.585
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.315
- Arrival Time                 35.030
= Slack Time                  -26.715
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.434  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.782  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.310  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -18.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.991  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -16.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.644  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -14.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.919  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.912  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.598  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.849  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.661  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.314  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.529  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -2.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -1.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.598  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.682  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   1.853  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.070  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.484  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   2.778  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.582  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   5.751  
      TDSP_CORE_INST/ALU_32_INST/p7191A7678                          B1 ^ -> ZN v  AOI21_X1   0.289  32.755   6.040  
      TDSP_CORE_INST/ALU_32_INST/p7458A7648                          A v -> ZN ^   OAI211_X1  0.856  33.611   6.897  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25775                        B1 ^ -> ZN v  AOI22_X1   0.509  34.121   7.406  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25753                        A v -> ZN ^   INV_X4     0.909  35.030   8.315  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]                         D ^           SDFF_X2    0.000  35.030   8.315  
      ----------------------------------------------------------------------------------------------------------------
Path 23: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         0.549
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.321
- Arrival Time                 35.036
= Slack Time                  -26.715
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.433  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.782  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.310  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -18.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.990  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -16.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.643  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -14.020  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.918  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.849  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.660  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.529  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -2.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -1.054  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.598  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.682  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   1.854  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.070  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.485  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   2.778  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.582  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     A ^ -> Z ^    BUF_X4     1.131  32.428   5.713  
      TDSP_CORE_INST/ALU_32_INST/p7191A7685                          B1 ^ -> ZN v  AOI21_X1   0.373  32.801   6.086  
      TDSP_CORE_INST/ALU_32_INST/p7458A7653                          A v -> ZN ^   OAI211_X1  0.930  33.730   7.016  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25773                        B1 ^ -> ZN v  AOI22_X1   0.548  34.279   7.564  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25743                        A v -> ZN ^   INV_X4     0.757  35.036   8.321  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]                        D ^           SDFF_X2    0.000  35.036   8.321  
      ----------------------------------------------------------------------------------------------------------------
Path 24: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.272
- Setup                         0.563
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.309
- Arrival Time                 34.949
= Slack Time                  -26.640
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.359  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.708  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.236  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -18.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.472  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -16.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.525  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.569  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.946  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.167  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.389  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.837  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.501  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.774  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.586  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.223  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.610  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.320  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.454  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.695  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -2.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.980  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.524  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.635  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.756  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   1.928  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.144  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.559  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   2.852  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.657  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     A ^ -> Z ^    BUF_X4     1.131  32.428   5.787  
      TDSP_CORE_INST/ALU_32_INST/p7191A7689                          B1 ^ -> ZN v  AOI21_X1   0.355  32.783   6.142  
      TDSP_CORE_INST/ALU_32_INST/p7458A7658                          A v -> ZN ^   OAI211_X1  0.822  33.605   6.964  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25772                        B1 ^ -> ZN v  AOI22_X1   0.526  34.131   7.491  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25742                        A v -> ZN ^   INV_X4     0.818  34.949   8.309  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]                        D ^           SDFF_X2    0.000  34.949   8.309  
      ----------------------------------------------------------------------------------------------------------------
Path 25: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.267
- Setup                         0.554
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.312
- Arrival Time                 34.904
= Slack Time                  -26.592
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.310  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.659  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.187  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -18.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -16.068  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.476  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.520  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.897  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.118  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.795  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.579  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.341  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.165  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.789  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.474  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.561  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.271  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.406  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.646  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.475  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.684  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.805  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   1.976  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.193  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.607  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   2.901  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205  29.698   3.106  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477  31.175   4.583  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.540  31.715   5.123  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501  32.216   5.624  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368  32.584   5.992  
      TDSP_CORE_INST/ALU_32_INST/p7458A7643                          C1 v -> ZN ^  OAI211_X1  0.985  33.569   6.977  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25777                        B1 ^ -> ZN v  AOI22_X1   0.561  34.130   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25748                        A v -> ZN ^   INV_X4     0.774  34.904   8.312  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]                        D ^           SDFF_X2    0.000  34.904   8.312  
      ----------------------------------------------------------------------------------------------------------------
Path 26: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.121
- Setup                         0.530
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.191
- Arrival Time                 34.755
= Slack Time                  -26.565
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.283  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.632  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.160  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.985  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.840  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.396  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.163  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -16.041  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.449  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.352  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.091  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.768  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.552  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.314  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.138  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.761  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.426  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.447  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.510  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.147  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.163  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.534  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.244  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.378  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.619  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.904  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.448  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.711  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.832  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.004  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.220  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.635  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   2.928  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.732  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   5.901  
      TDSP_CORE_INST/ALU_32_INST/p7191A7668                          B1 ^ -> ZN v  AOI21_X1   0.301  32.767   6.202  
      TDSP_CORE_INST/ALU_32_INST/p7458A7638                          A v -> ZN ^   OAI211_X1  0.796  33.563   6.998  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25784                        B1 ^ -> ZN v  AOI22_X1   0.500  34.063   7.498  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25754                        A v -> ZN ^   INV_X8     0.692  34.755   8.191  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]                         D ^           SDFF_X2    0.000  34.755   8.191  
      ----------------------------------------------------------------------------------------------------------------
Path 27: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.175
- Setup                         0.524
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.251
- Arrival Time                 34.807
= Slack Time                  -26.556
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.275  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.624  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.152  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.832  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -16.033  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.441  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.485  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.862  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.344  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.760  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.544  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.305  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.130  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.753  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.417  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.439  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.690  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.139  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.155  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.526  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.611  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.896  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.440  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.719  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.840  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.012  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.228  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.643  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   2.936  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.741  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   5.909  
      TDSP_CORE_INST/ALU_32_INST/p7191A7676                          B1 ^ -> ZN v  AOI21_X1   0.293  32.759   6.202  
      TDSP_CORE_INST/ALU_32_INST/p7458A7646                          A v -> ZN ^   OAI211_X1  0.852  33.611   7.054  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25779                        B1 ^ -> ZN v  AOI22_X1   0.526  34.136   7.580  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25749                        A v -> ZN ^   INV_X8     0.671  34.807   8.250  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]                         D ^           SDFF_X2    0.000  34.807   8.251  
      ----------------------------------------------------------------------------------------------------------------
Path 28: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.121
- Setup                         0.541
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.180
- Arrival Time                 34.726
= Slack Time                  -26.546
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.265  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.613  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.967  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.822  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.377  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.145  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -16.022  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.430  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.474  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.333  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.072  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.749  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.533  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.295  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.743  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.407  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.128  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.145  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.515  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.225  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.360  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.600  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.939  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.886  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.429  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.730  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.851  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.022  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.239  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.653  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   2.947  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.751  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   5.920  
      TDSP_CORE_INST/ALU_32_INST/p7191A7667                          B1 ^ -> ZN v  AOI21_X1   0.291  32.756   6.211  
      TDSP_CORE_INST/ALU_32_INST/p7458A7637                          A v -> ZN ^   OAI211_X1  0.744  33.501   6.955  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25785                        B1 ^ -> ZN v  AOI22_X1   0.487  33.988   7.442  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25755                        A v -> ZN ^   INV_X8     0.737  34.726   8.180  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]                         D ^           SDFF_X2    0.000  34.726   8.180  
      ----------------------------------------------------------------------------------------------------------------
Path 29: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.121
- Setup                         0.550
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.171
- Arrival Time                 34.668
= Slack Time                  -26.497
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.216  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.564  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.092  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.773  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.328  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.096  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.381  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.426  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.803  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.023  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.484  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.070  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.694  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.358  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.380  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.631  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.443  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.080  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.096  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.177  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.311  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.551  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.837  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.380  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.779  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.900  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.071  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.288  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.702  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   2.996  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.800  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   5.969  
      TDSP_CORE_INST/ALU_32_INST/p7191A7664                          B1 ^ -> ZN v  AOI21_X1   0.305  32.771   6.274  
      TDSP_CORE_INST/ALU_32_INST/p7458A7636                          A v -> ZN ^   OAI211_X1  0.743  33.514   7.017  
      TDSP_CORE_INST/EXECUTE_INST/n1004D                             B1 ^ -> ZN v  AOI22_X1   0.389  33.903   7.406  
      TDSP_CORE_INST/EXECUTE_INST/n1020D                             A v -> ZN ^   INV_X4     0.765  34.668   8.171  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]                        D ^           SDFF_X2    0.000  34.668   8.171  
      ----------------------------------------------------------------------------------------------------------------
Path 30: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.272
- Setup                         0.555
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.317
- Arrival Time                 34.811
= Slack Time                  -26.494
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.213  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.561  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.089  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.915  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.770  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.325  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.970  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.423  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.800  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.282  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -13.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.481  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.243  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.691  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.355  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.377  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.440  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.077  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.308  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.548  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.887  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.834  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834  26.494   0.000  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541  27.035   0.541  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099  28.134   1.640  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182  28.316   1.822  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767  29.083   2.589  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460  29.543   3.049  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186  29.729   3.235  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883  30.611   4.117  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.362  31.973   5.479  
      TDSP_CORE_INST/ALU_32_INST/p7191A7666                          A ^ -> ZN v   AOI21_X1   0.519  32.492   5.998  
      TDSP_CORE_INST/ALU_32_INST/p7458A7634                          A v -> ZN ^   OAI211_X1  1.004  33.497   7.002  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25770                        B1 ^ -> ZN v  AOI22_X1   0.527  34.023   7.529  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25740                        A v -> ZN ^   INV_X4     0.788  34.811   8.317  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]                        D ^           SDFF_X2    0.000  34.811   8.317  
      ----------------------------------------------------------------------------------------------------------------
Path 31: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.257
- Setup                         0.528
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.329
- Arrival Time                 34.794
= Slack Time                  -26.465
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.184  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.533  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -20.060  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.886  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.741  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.297  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -16.064  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.942  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.253  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.669  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -12.039  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.326  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.348  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.599  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.411  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -8.048  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -7.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.145  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.279  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.519  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.858  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.805  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.349  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.811  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   1.931  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.103  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.319  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.734  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.027  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.832  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.000  
      TDSP_CORE_INST/ALU_32_INST/p7191A7679                          B1 ^ -> ZN v  AOI21_X1   0.281  32.747   6.281  
      TDSP_CORE_INST/ALU_32_INST/p7458A7647                          A v -> ZN ^   OAI211_X1  0.828  33.575   7.109  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25765                        B1 ^ -> ZN v  AOI22_X1   0.562  34.137   7.671  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25735                        A v -> ZN ^   INV_X8     0.658  34.794   8.329  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]                        D ^           SDFF_X2    0.000  34.794   8.329  
      ----------------------------------------------------------------------------------------------------------------
Path 32: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.275
- Setup                         0.522
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.353
- Arrival Time                 34.747
= Slack Time                  -26.393
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.112  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.461  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.814  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.669  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.225  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.992  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.870  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.278  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.699  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.181  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.920  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.381  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.142  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.967  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.590  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.254  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.276  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.527  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.339  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.363  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.073  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.207  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.447  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.786  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.733  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.277  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.883  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.003  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.175  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.391  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.806  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.099  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.904  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.072  
      TDSP_CORE_INST/ALU_32_INST/p7191A7684                          B1 ^ -> ZN v  AOI21_X1   0.298  32.763   6.370  
      TDSP_CORE_INST/ALU_32_INST/p7458A7654                          A v -> ZN ^   OAI211_X1  0.813  33.576   7.183  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25763                        B1 ^ -> ZN v  AOI22_X1   0.503  34.079   7.686  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25733                        A v -> ZN ^   INV_X8     0.667  34.746   8.353  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]                        D ^           SDFF_X2    0.000  34.747   8.353  
      ----------------------------------------------------------------------------------------------------------------
Path 33: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.298
- Setup                         0.549
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.349
- Arrival Time                 34.735
= Slack Time                  -26.386
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.105  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.453  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.981  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.807  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.662  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.217  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.985  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.862  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.270  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.692  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.913  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.590  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.373  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.135  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.583  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.247  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.269  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.520  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.332  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.969  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.356  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.066  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.200  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.440  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.779  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.270  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.890  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.011  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.182  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.398  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.813  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.107  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.911  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.080  
      TDSP_CORE_INST/ALU_32_INST/p7191A7680                          B1 ^ -> ZN v  AOI21_X1   0.298  32.764   6.378  
      TDSP_CORE_INST/ALU_32_INST/p7458A7651                          A v -> ZN ^   OAI211_X1  0.767  33.531   7.145  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25766                        B1 ^ -> ZN v  AOI22_X1   0.426  33.957   7.571  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25736                        A v -> ZN ^   INV_X4     0.778  34.735   8.349  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]                         D ^           SDFF_X2    0.000  34.735   8.349  
      ----------------------------------------------------------------------------------------------------------------
Path 34: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.267
- Setup                         0.564
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.303
- Arrival Time                 34.686
= Slack Time                  -26.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.102  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.450  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.804  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.659  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.859  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.312  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.171  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.910  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.587  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.132  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.580  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.244  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.517  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.329  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.966  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.982  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.353  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.063  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.197  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.437  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.776  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.723  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834  26.494   0.111  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541  27.035   0.652  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099  28.134   1.751  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182  28.316   1.933  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767  29.083   2.700  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460  29.543   3.160  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186  29.729   3.346  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883  30.611   4.228  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.362  31.973   5.590  
      TDSP_CORE_INST/ALU_32_INST/p7191A7683                          A ^ -> ZN v   AOI21_X1   0.500  32.473   6.089  
      TDSP_CORE_INST/ALU_32_INST/p7458A7650                          A v -> ZN ^   OAI211_X1  0.880  33.352   6.969  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25774                        B1 ^ -> ZN v  AOI22_X1   0.520  33.872   7.489  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25744                        A v -> ZN ^   INV_X4     0.814  34.686   8.303  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]                        D ^           SDFF_X2    0.000  34.686   8.303  
      ----------------------------------------------------------------------------------------------------------------
Path 35: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.175
- Setup                         0.558
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.217
- Arrival Time                 34.594
= Slack Time                  -26.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.097  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.445  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.799  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.209  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.854  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.262  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.165  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.904  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.581  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.365  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.951  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.260  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.512  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.977  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.192  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.432  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.718  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.261  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.898  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.019  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.190  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.407  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.821  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.115  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.919  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.088  
      TDSP_CORE_INST/ALU_32_INST/p7191A7669                          B1 ^ -> ZN v  AOI21_X1   0.280  32.746   6.368  
      TDSP_CORE_INST/ALU_32_INST/p7458A7640                          A v -> ZN ^   OAI211_X1  0.691  33.437   7.059  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25783                        B1 ^ -> ZN v  AOI22_X1   0.359  33.795   7.418  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25756                        A v -> ZN ^   INV_X4     0.799  34.594   8.216  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]                         D ^           SDFF_X2    0.000  34.594   8.217  
      ----------------------------------------------------------------------------------------------------------------
Path 36: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.252
- Setup                         0.536
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.315
- Arrival Time                 34.685
= Slack Time                  -26.370
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.088  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.437  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.965  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.790  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.201  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.968  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.846  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.254  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.298  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.675  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.157  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.896  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.573  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.357  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.943  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.566  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.231  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.252  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.503  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.952  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.968  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.339  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.049  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.183  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.424  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.762  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.709  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.253  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.906  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.027  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.199  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.415  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.830  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.123  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.927  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.096  
      TDSP_CORE_INST/ALU_32_INST/p7191A7670                          B1 ^ -> ZN v  AOI21_X1   0.296  32.762   6.392  
      TDSP_CORE_INST/ALU_32_INST/p7458A7641                          A v -> ZN ^   OAI211_X1  0.778  33.540   7.171  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25782                        B1 ^ -> ZN v  AOI22_X1   0.465  34.005   7.635  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25752                        A v -> ZN ^   INV_X8     0.680  34.685   8.315  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]                         D ^           SDFF_X2    0.000  34.685   8.315  
      ----------------------------------------------------------------------------------------------------------------
Path 37: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.267
- Setup                         0.558
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.309
- Arrival Time                 34.672
= Slack Time                  -26.363
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.082  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.430  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.958  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.784  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.639  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.194  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.962  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.839  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.247  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.292  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.669  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.151  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.567  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.350  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.112  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.937  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.560  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.224  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.497  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.309  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.946  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.962  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.333  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.043  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.177  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.417  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.756  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.703  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834  26.494   0.131  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541  27.035   0.672  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099  28.134   1.771  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182  28.316   1.953  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767  29.083   2.720  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460  29.543   3.180  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186  29.729   3.366  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883  30.611   4.248  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.362  31.973   5.610  
      TDSP_CORE_INST/ALU_32_INST/p7191A7665                          A ^ -> ZN v   AOI21_X1   0.544  32.517   6.154  
      TDSP_CORE_INST/ALU_32_INST/p7458A                              A v -> ZN ^   OAI211_X1  0.877  33.395   7.031  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25776                        B1 ^ -> ZN v  AOI22_X1   0.489  33.883   7.520  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25747                        A v -> ZN ^   INV_X4     0.789  34.672   8.309  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]                        D ^           SDFF_X2    0.000  34.672   8.309  
      ----------------------------------------------------------------------------------------------------------------
Path 38: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         0.555
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.315
- Arrival Time                 34.673
= Slack Time                  -26.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.077  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.425  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.953  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.779  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.287  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.664  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.146  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.885  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.562  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.345  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.555  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.219  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.304  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.941  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.328  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.038  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.172  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.412  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.751  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834  26.494   0.136  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541  27.035   0.677  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099  28.134   1.776  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182  28.316   1.958  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767  29.083   2.725  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460  29.543   3.185  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186  29.729   3.371  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883  30.611   4.253  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.362  31.973   5.615  
      TDSP_CORE_INST/ALU_32_INST/p7191A7671                          A ^ -> ZN v   AOI21_X1   0.496  32.469   6.111  
      TDSP_CORE_INST/ALU_32_INST/p7458A7635                          A v -> ZN ^   OAI211_X1  0.902  33.371   7.013  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25769                        B1 ^ -> ZN v  AOI22_X1   0.515  33.886   7.528  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25739                        A v -> ZN ^   INV_X4     0.787  34.673   8.315  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]                        D ^           SDFF_X2    0.000  34.673   8.315  
      ----------------------------------------------------------------------------------------------------------------
Path 39: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.298
- Setup                         0.511
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.388
- Arrival Time                 34.722
= Slack Time                  -26.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.053  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.402  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.930  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.755  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.811  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.219  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.263  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.640  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.122  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.861  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.908  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.531  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.195  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.217  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.468  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.917  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.933  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.304  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.014  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.148  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.389  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.727  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.674  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.218  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.941  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.062  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.234  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.450  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.865  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.158  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.963  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.131  
      TDSP_CORE_INST/ALU_32_INST/p7191A7675                          B1 ^ -> ZN v  AOI21_X1   0.317  32.783   6.449  
      TDSP_CORE_INST/ALU_32_INST/p7458A7645                          A v -> ZN ^   OAI211_X1  0.768  33.551   7.216  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25780                        B1 ^ -> ZN v  AOI22_X1   0.550  34.100   7.766  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25750                        A v -> ZN ^   INV_X16    0.622  34.722   8.388  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]                         D ^           SDFF_X2    0.000  34.722   8.388  
      ----------------------------------------------------------------------------------------------------------------
Path 40: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.270
- Setup                         0.516
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.354
- Arrival Time                 34.688
= Slack Time                  -26.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.052  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.401  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.929  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.754  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.609  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.165  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.932  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.810  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.218  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.639  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.121  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.860  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.537  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.321  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.082  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.907  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.530  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.194  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.216  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.467  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.279  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.916  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.303  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -5.013  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.147  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.388  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.673  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.217  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.942  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.063  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.235  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.451  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.866  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.159  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.964  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.132  
      TDSP_CORE_INST/ALU_32_INST/p7191A7682                          B1 ^ -> ZN v  AOI21_X1   0.283  32.749   6.415  
      TDSP_CORE_INST/ALU_32_INST/p7458A7652                          A v -> ZN ^   OAI211_X1  0.795  33.544   7.211  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25764                        B1 ^ -> ZN v  AOI22_X1   0.512  34.056   7.722  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25734                        A v -> ZN ^   INV_X8     0.632  34.688   8.354  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]                        D ^           SDFF_X2    0.000  34.688   8.354  
      ----------------------------------------------------------------------------------------------------------------
Path 41: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.300
- Setup                         1.281
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.619
- Arrival Time                 33.938
= Slack Time                  -26.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.038  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.386  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.914  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.740  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.150  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.248  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.846  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.893  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.180  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.202  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.265  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.902  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.918  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.289  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -4.999  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.133  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.373  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.712  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834  26.494   0.175  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541  27.035   0.716  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099  28.134   1.815  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182  28.316   1.997  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767  29.083   2.764  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460  29.543   3.224  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186  29.729   3.410  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A v -> ZN ^   INV_X2     0.533  30.262   3.943  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 ^ -> ZN v  NOR2_X4    0.378  30.640   4.321  
      TDSP_CORE_INST/ALU_32_INST/p6981A                              A1 v -> ZN ^  AOI222_X1  1.062  31.702   5.383  
      TDSP_CORE_INST/ALU_32_INST/p7502A                              A ^ -> ZN v   OAI211_X1  0.904  32.606   6.287  
      TDSP_CORE_INST/EXECUTE_INST/n0803D                             B1 v -> ZN ^  AOI22_X1   0.884  33.491   7.171  
      TDSP_CORE_INST/EXECUTE_INST/n0820D                             A ^ -> ZN v   INV_X4     0.447  33.938   7.619  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]                         D v           SDFF_X2    0.000  33.938   7.619  
      ----------------------------------------------------------------------------------------------------------------
Path 42: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.275
- Setup                         0.528
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.347
- Arrival Time                 34.659
= Slack Time                  -26.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.031  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.380  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.733  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.588  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.789  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.197  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.618  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.100  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.839  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.300  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.061  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.886  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.509  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.173  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.195  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.258  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.282  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -4.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.126  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.367  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.705  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.652  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.196  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.963  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.084  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.256  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.472  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.887  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.180  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   4.985  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.153  
      TDSP_CORE_INST/ALU_32_INST/p7191A7686                          B1 ^ -> ZN v  AOI21_X1   0.274  32.739   6.427  
      TDSP_CORE_INST/ALU_32_INST/p7458A7655                          A v -> ZN ^   OAI211_X1  0.756  33.496   7.183  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25760                        B1 ^ -> ZN v  AOI22_X1   0.469  33.965   7.652  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25731                        A v -> ZN ^   INV_X8     0.694  34.659   8.347  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]                        D ^           SDFF_X2    0.000  34.659   8.347  
      ----------------------------------------------------------------------------------------------------------------
Path 43: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.272
- Setup                         0.560
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.313
- Arrival Time                 34.609
= Slack Time                  -26.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.015  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.364  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.892  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.717  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.572  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.773  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.225  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.602  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.823  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.284  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.046  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.158  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.430  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.242  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -4.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.110  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.351  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834  26.494   0.198  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541  27.035   0.739  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099  28.134   1.838  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182  28.316   2.020  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767  29.083   2.787  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460  29.543   3.247  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186  29.729   3.432  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883  30.611   4.315  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.362  31.973   5.676  
      TDSP_CORE_INST/ALU_32_INST/p7191A7681                          A ^ -> ZN v   AOI21_X1   0.468  32.441   6.144  
      TDSP_CORE_INST/ALU_32_INST/p7458A7649                          A v -> ZN ^   OAI211_X1  0.888  33.329   7.032  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25778                        B1 ^ -> ZN v  AOI22_X1   0.479  33.807   7.511  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25745                        A v -> ZN ^   INV_X4     0.802  34.609   8.312  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]                        D ^           SDFF_X2    0.000  34.609   8.313  
      ----------------------------------------------------------------------------------------------------------------
Path 44: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.275
- Setup                         0.552
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.323
- Arrival Time                 34.619
= Slack Time                  -26.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.015  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.364  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.892  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.717  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.572  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.773  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.225  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.602  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.823  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.284  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.045  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.157  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.430  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.242  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -4.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.110  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.351  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.180  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.979  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.100  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.272  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.488  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.903  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.196  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   5.001  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.169  
      TDSP_CORE_INST/ALU_32_INST/p7191A7687                          B1 ^ -> ZN v  AOI21_X1   0.276  32.741   6.445  
      TDSP_CORE_INST/ALU_32_INST/p7458A7656                          A v -> ZN ^   OAI211_X1  0.707  33.448   7.151  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25762                        B1 ^ -> ZN v  AOI22_X1   0.388  33.835   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25732                        A v -> ZN ^   INV_X4     0.784  34.619   8.323  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]                        D ^           SDFF_X2    0.000  34.619   8.323  
      ----------------------------------------------------------------------------------------------------------------
Path 45: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.274
- Setup                         0.556
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.318
- Arrival Time                 34.611
= Slack Time                  -26.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.012  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.888  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.714  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.569  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.892  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.221  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.599  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.080  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.496  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.042  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.866  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.490  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.154  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.427  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.875  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.892  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -4.972  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.686  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.176  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.983  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.104  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.275  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.492  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.906  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.200  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   5.004  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.173  
      TDSP_CORE_INST/ALU_32_INST/p7191A7663                          B1 ^ -> ZN v  AOI21_X1   0.289  32.754   6.462  
      TDSP_CORE_INST/ALU_32_INST/p7458A7662                          A v -> ZN ^   OAI211_X1  0.696  33.451   7.158  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25758                        B1 ^ -> ZN v  AOI22_X1   0.363  33.814   7.521  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25729                        A v -> ZN ^   INV_X4     0.797  34.610   8.318  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]                        D ^           SDFF_X2    0.000  34.611   8.318  
      ----------------------------------------------------------------------------------------------------------------
Path 46: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.258
- Setup                         0.559
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.299
- Arrival Time                 34.591
= Slack Time                  -26.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -21.011  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.888  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.713  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.568  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.891  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.221  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.598  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.080  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.496  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.042  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.866  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.489  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.154  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.426  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.238  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.875  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.891  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -4.972  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.106  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.685  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.632  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.176  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.983  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.104  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.276  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.492  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.907  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.200  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   5.004  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.173  
      TDSP_CORE_INST/ALU_32_INST/p7191A7691                          B1 ^ -> ZN v  AOI21_X1   0.291  32.757   6.464  
      TDSP_CORE_INST/ALU_32_INST/p7458A7661                          A v -> ZN ^   OAI211_X1  0.701  33.458   7.166  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25757                        B1 ^ -> ZN v  AOI22_X1   0.355  33.813   7.520  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25728                        A v -> ZN ^   INV_X4     0.778  34.591   8.299  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]                        D ^           SDFF_X2    0.000  34.591   8.299  
      ----------------------------------------------------------------------------------------------------------------
Path 47: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.298
- Setup                         0.516
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.382
- Arrival Time                 34.662
= Slack Time                  -26.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -20.999  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.347  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.556  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.111  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.879  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.756  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.164  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.209  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.586  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.067  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.806  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.484  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.267  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.029  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.853  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.477  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.141  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.163  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.414  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.226  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.862  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.249  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -4.959  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.094  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.334  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.673  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.620  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.163  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   0.996  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.117  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.288  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.505  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.919  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.213  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   5.017  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.186  
      TDSP_CORE_INST/ALU_32_INST/p7191A7674                          B1 ^ -> ZN v  AOI21_X1   0.296  32.761   6.481  
      TDSP_CORE_INST/ALU_32_INST/p7458A7642                          A v -> ZN ^   OAI211_X1  0.785  33.546   7.266  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25781                        B1 ^ -> ZN v  AOI22_X1   0.469  34.016   7.736  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25751                        A v -> ZN ^   INV_X8     0.646  34.662   8.382  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]                         D ^           SDFF_X2    0.000  34.662   8.382  
      ----------------------------------------------------------------------------------------------------------------
Path 48: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.275
- Setup                         0.504
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.371
- Arrival Time                 34.640
= Slack Time                  -26.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -20.988  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.337  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.865  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.690  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.198  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.796  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.257  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.843  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.131  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.404  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -4.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.663  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.609  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.153  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   1.006  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.127  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.299  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.515  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.930  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.223  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   5.027  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.196  
      TDSP_CORE_INST/ALU_32_INST/p7191A7688                          B1 ^ -> ZN v  AOI21_X1   0.270  32.735   6.466  
      TDSP_CORE_INST/ALU_32_INST/p7458A7657                          A v -> ZN ^   OAI211_X1  0.758  33.493   7.224  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25761                        B1 ^ -> ZN v  AOI22_X1   0.554  34.047   7.778  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25730                        A v -> ZN ^   INV_X16    0.593  34.640   8.371  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]                        D ^           SDFF_X2    0.000  34.640   8.371  
      ----------------------------------------------------------------------------------------------------------------
Path 49: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.258
- Setup                         0.514
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.344
- Arrival Time                 34.614
= Slack Time                  -26.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -20.988  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -20.336  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -19.864  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -17.690  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -16.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -16.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -15.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -15.745  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -15.153  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -14.198  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -13.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -13.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -12.796  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -12.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -12.256  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -12.018  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -11.843  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -11.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -11.130  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -10.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -9.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -8.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -7.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -6.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -6.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -4.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -4.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -2.323  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   -1.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   -0.609  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456  26.117   -0.153  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159  27.276   1.007  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121  28.397   2.127  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171  28.568   2.299  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216  28.785   2.515  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415  29.199   2.930  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294  29.493   3.223  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804  31.297   5.028  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.169  32.466   6.197  
      TDSP_CORE_INST/ALU_32_INST/p7191A7690                          B1 ^ -> ZN v  AOI21_X1   0.299  32.765   6.495  
      TDSP_CORE_INST/ALU_32_INST/p7458A7659                          A v -> ZN ^   OAI211_X1  0.747  33.512   7.243  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25759                        B1 ^ -> ZN v  AOI22_X1   0.503  34.015   7.746  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25746                        A v -> ZN ^   INV_X16    0.599  34.613   8.344  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]                        D ^           SDFF_X2    0.000  34.614   8.344  
      ----------------------------------------------------------------------------------------------------------------
Path 50: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.190
- Setup                         1.297
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.492
- Arrival Time                 33.475
= Slack Time                  -25.982
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -20.649  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -20.010  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -18.534  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -16.702  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -15.531  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -15.195  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -14.853  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -14.623  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -14.237  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -13.820  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -13.549  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -13.349  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -12.926  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -12.664  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -12.344  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -12.129  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -10.922  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.711  15.771   -10.211  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546  16.317   -9.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -9.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518  17.126   -8.856  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -7.979  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.350  20.353   -5.629  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.435  20.788   -5.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.748  21.536   -4.447  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.394  21.930   -4.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.465  22.395   -3.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.218  22.613   -3.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.751  23.364   -2.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.396  23.760   -2.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.597  24.357   -1.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.325  24.682   -1.300  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.685  25.367   -0.615  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.329  25.696   -0.286  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.490  26.186   0.204  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.376  26.562   0.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0905A        A v -> ZN ^   INV_X2    0.310  26.872   0.890  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1413A         A1 ^ -> ZN v  NAND2_X1  0.200  27.072   1.090  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1129A13999    B2 v -> ZN ^  OAI21_X2  2.797  29.869   3.887  
      TDSP_CORE_INST/MPY_32_INST/Fp1057A                             A ^ -> ZN v   INV_X32   0.100  29.969   3.986  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5602A                A2 v -> ZN ^  NAND2_X1  0.576  30.545   4.563  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5544A                A ^ -> ZN v   OAI21_X1  0.291  30.836   4.854  
      TDSP_CORE_INST/MPY_32_INST/p5470A                              B1 v -> ZN ^  AOI22_X1  0.724  31.560   5.578  
      TDSP_CORE_INST/MPY_32_INST/Fp5590A                             A ^ -> ZN v   INV_X2    0.680  32.241   6.258  
      TDSP_CORE_INST/EXECUTE_INST/p3069A                             B1 v -> ZN ^  AOI22_X1  0.838  33.079   7.097  
      TDSP_CORE_INST/EXECUTE_INST/p2991A                             A ^ -> ZN v   INV_X4    0.396  33.475   7.492  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[13]                          D v           SDFF_X1   0.000  33.475   7.492  
      ---------------------------------------------------------------------------------------------------------------
Path 51: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.257
- Setup                         1.078
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.779
- Arrival Time                 32.193
= Slack Time                  -24.414
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -19.133  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -18.481  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -18.009  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -15.835  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -14.690  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -14.245  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -14.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -13.890  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -13.298  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -12.343  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -11.720  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -11.202  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -10.941  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -10.618  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -10.401  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -10.163  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -9.988  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -9.611  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -9.275  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -7.548  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -6.360  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -5.997  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -5.013  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -4.384  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -3.094  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -2.228  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -0.468  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   0.193  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   1.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834  26.494   2.080  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541  27.035   2.621  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099  28.134   3.720  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182  28.316   3.902  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767  29.083   4.669  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460  29.543   5.129  
      TDSP_CORE_INST/FE_PSC505_alu_result_32_                        A ^ -> Z ^    BUF_X16    0.581  30.124   5.710  
      TDSP_CORE_INST/EXECUTE_INST/p0977A                             A1 ^ -> ZN v  NAND2_X1   0.479  30.602   6.188  
      TDSP_CORE_INST/EXECUTE_INST/p0923A                             B1 v -> ZN ^  AOI21_X1   0.711  31.313   6.899  
      TDSP_CORE_INST/EXECUTE_INST/p0905A                             S ^ -> Z v    MUX2_X1    0.881  32.193   7.779  
      TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg                        D v           SDFFR_X2   0.000  32.193   7.779  
      ----------------------------------------------------------------------------------------------------------------
Path 52: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[31]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[31]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.263
- Setup                         1.274
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.589
- Arrival Time                 31.613
= Slack Time                  -24.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -      5.281    -18.743  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651  5.933    -18.091  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472  6.405    -17.619  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.174  8.579    -15.445  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.145  9.724    -14.300  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444  10.169   -13.855  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233  10.401   -13.623  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.123  10.524   -13.500  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592  11.116   -12.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956  12.071   -11.953  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.623  12.694   -11.330  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518  13.212   -10.812  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261  13.474   -10.550  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323  13.796   -10.228  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216  14.013   -10.011  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238  14.251   -9.773  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176  14.427   -9.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377  14.803   -9.221  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336  15.139   -8.885  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978  16.117   -7.907  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749  16.866   -7.158  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188  18.054   -5.970  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363  18.417   -5.607  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984  19.401   -4.623  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629  20.031   -3.993  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290  21.320   -2.704  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.866  22.186   -1.838  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760  23.946   -0.078  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661  24.607   0.583  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053  25.660   1.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834  26.494   2.470  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541  27.035   3.011  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099  28.134   4.110  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182  28.316   4.292  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767  29.083   5.059  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460  29.543   5.519  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186  29.729   5.705  
      TDSP_CORE_INST/ALU_32_INST/p8096A                              A1 v -> ZN ^  NAND2_X1   0.537  30.266   6.242  
      TDSP_CORE_INST/ALU_32_INST/p8038A                              A ^ -> ZN v   OAI21_X1   0.308  30.574   6.550  
      TDSP_CORE_INST/EXECUTE_INST/p0794A                             B1 v -> ZN ^  AOI22_X1   0.668  31.241   7.217  
      TDSP_CORE_INST/EXECUTE_INST/p0716A                             A ^ -> ZN v   INV_X4     0.372  31.613   7.589  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[31]                        D v           SDFF_X2    0.000  31.613   7.589  
      ----------------------------------------------------------------------------------------------------------------
Path 53: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[12]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.297
- Setup                         1.284
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.613
- Arrival Time                 31.295
= Slack Time                  -23.682
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------------------
      Instance                                                            Arc           Cell      Delay  Arrival  Required  
                                                                                                         Time     Time  
      --------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                               CK ^          -         -      5.334    -18.348  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                               CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -17.709  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_                A ^ -> Z ^    BUF_X16   1.475  7.448    -16.234  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126           A ^ -> ZN v   INV_X4    1.833  9.281    -14.401  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D                A2 v -> ZN v  AND2_X2   1.171  10.451   -13.230  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_OCP_DRV_C346_n_16  A v -> Z v    BUF_X4    0.367  10.819   -12.863  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0246A                A2 v -> ZN v  AND2_X2   0.392  11.211   -12.471  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_RC_1382_0                     A1 v -> ZN ^  NAND2_X4  0.213  11.423   -12.258  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_RC_1921_0                     A1 ^ -> ZN ^  AND2_X2   0.469  11.892   -11.790  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_RC_1922_0                     A ^ -> ZN v   INV_X32   0.313  12.205   -11.477  
      TDSP_CORE_INST/MPY_32_INST/Fp0161D4462                              A v -> ZN ^   INV_X32   0.208  12.413   -11.269  
      TDSP_CORE_INST/MPY_32_INST/p0161D4457                               A2 ^ -> ZN v  NAND2_X4  0.192  12.605   -11.077  
      TDSP_CORE_INST/MPY_32_INST/Fp0172D                                  A v -> ZN ^   INV_X2    0.472  13.077   -10.605  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_2024_0                             A1 ^ -> ZN v  NAND4_X1  0.442  13.518   -10.163  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1927_0                             A v -> ZN ^   INV_X8    0.422  13.941   -9.741  
      TDSP_CORE_INST/MPY_32_INST/p0246A4452                               A1 ^ -> ZN v  NAND2_X4  0.196  14.137   -9.545  
      TDSP_CORE_INST/MPY_32_INST/p0207D                                   A1 v -> ZN ^  NAND2_X1  0.351  14.488   -9.194  
      TDSP_CORE_INST/MPY_32_INST/p0254A                                   A1 ^ -> ZN v  NAND2_X1  0.284  14.772   -8.910  
      TDSP_CORE_INST/MPY_32_INST/p0184D                                   A2 v -> ZN ^  NAND2_X4  1.676  16.448   -7.234  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0053D14542        A ^ -> ZN v   INV_X32   0.756  17.204   -6.478  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0016D              A2 v -> ZN ^  NAND2_X1  0.723  17.927   -5.755  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0024D              A2 ^ -> ZN v  NAND2_X4  0.363  18.289   -5.393  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0044D             A v -> ZN ^   INV_X8    0.422  18.712   -4.970  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0263D              A2 ^ -> ZN v  NAND2_X4  0.439  19.150   -4.531  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0357A14230         B2 v -> ZN ^  OAI21_X1  1.644  20.794   -2.888  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0487A             A ^ -> ZN v   INV_X4    0.472  21.266   -2.416  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0486A              A1 v -> ZN ^  AOI22_X1  0.800  22.066   -1.615  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0613A14038         B ^ -> Z ^    XOR2_X2   1.035  23.101   -0.581  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0885A              A2 ^ -> ZN v  NAND2_X1  0.402  23.503   -0.179  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0860A              A v -> ZN ^   OAI21_X1  0.567  24.071   0.389  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0842A              B1 ^ -> ZN v  OAI21_X1  0.403  24.474   0.792  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0848A              A2 v -> ZN ^  NOR2_X2   0.926  25.400   1.718  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp1044A             A ^ -> ZN v   INV_X2    0.277  25.676   1.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1081A              A1 v -> ZN ^  NAND2_X1  0.427  26.104   2.422  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp1069A             A ^ -> ZN v   INV_X2    0.180  26.284   2.602  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0983A              B2 v -> ZN ^  OAI22_X4  1.938  28.222   4.540  
      TDSP_CORE_INST/MPY_32_INST/Fp0908A                                  A ^ -> ZN v   INV_X8    0.295  28.517   4.835  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5802A                     A2 v -> ZN ^  NAND2_X1  0.407  28.924   5.242  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5743A                     A ^ -> ZN v   OAI21_X1  0.235  29.159   5.477  
      TDSP_CORE_INST/MPY_32_INST/p5586A                                   B1 v -> ZN ^  AOI22_X1  0.678  29.837   6.155  
      TDSP_CORE_INST/MPY_32_INST/Fp5702A                                  A ^ -> ZN v   INV_X2    0.350  30.186   6.504  
      TDSP_CORE_INST/EXECUTE_INST/p3101A                                  B1 v -> ZN ^  AOI22_X1  0.706  30.892   7.211  
      TDSP_CORE_INST/EXECUTE_INST/p3023A                                  A ^ -> ZN v   INV_X4    0.402  31.295   7.613  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[12]                               D v           SDFF_X1   0.000  31.295   7.613  
      --------------------------------------------------------------------------------------------------------------------
Path 54: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[11]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.297
- Setup                         1.290
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.608
- Arrival Time                 30.462
= Slack Time                  -22.855
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -17.521  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -16.882  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -15.407  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -13.574  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -12.403  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -12.067  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -11.726  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -11.495  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -11.109  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -10.692  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -10.421  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -10.221  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -9.798  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -9.537  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -9.216  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -9.001  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -7.795  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.711  15.771   -7.084  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546  16.317   -6.537  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -6.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518  17.126   -5.729  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -4.851  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A v -> ZN ^   INV_X32   0.789  18.792   -4.063  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0376A14267    A1 ^ -> ZN v  NAND2_X2  0.357  19.149   -3.706  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0354A         A v -> ZN ^   OAI21_X1  0.650  19.799   -3.056  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0393A        A ^ -> ZN v   INV_X8    0.353  20.152   -2.702  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0597A         A2 v -> ZN ^  NAND2_X1  0.421  20.573   -2.282  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0444A         A2 ^ -> ZN v  NAND2_X1  0.193  20.766   -2.089  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0410A         A v -> ZN ^   OAI21_X1  0.468  21.234   -1.621  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0621A         A1 ^ -> ZN v  NAND2_X1  0.281  21.515   -1.339  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0559A         A v -> ZN ^   OAI21_X1  0.503  22.019   -0.836  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0681A         A1 ^ -> ZN v  NAND2_X2  0.349  22.368   -0.487  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0579A14022    A v -> ZN ^   OAI21_X1  0.664  23.032   0.177  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0733A         A2 ^ -> ZN v  NAND2_X1  0.401  23.432   0.578  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0690A         A v -> ZN ^   OAI21_X2  0.720  24.152   1.297  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0997A         A1 ^ -> ZN v  NAND2_X1  0.569  24.722   1.867  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0950A         A2 v -> ZN v  AND2_X1   0.586  25.307   2.453  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0798A         A2 v -> ZN ^  NAND2_X1  0.189  25.496   2.641  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0770A         A ^ -> ZN v   OAI21_X1  0.368  25.864   3.009  
      TDSP_CORE_INST/MPY_32_INST/Fp0725A                             A v -> ZN ^   INV_X4    0.561  26.425   3.570  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp0769A219            A ^ -> ZN v   INV_X2    0.213  26.638   3.783  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p0770A                A2 v -> ZN ^  NOR2_X1   0.532  27.170   4.316  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp0935A               A ^ -> ZN v   INV_X2    0.289  27.459   4.605  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5958A                A2 v -> ZN ^  NAND2_X1  0.334  27.793   4.938  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5899A                A ^ -> ZN v   OAI21_X1  0.269  28.062   5.208  
      TDSP_CORE_INST/MPY_32_INST/p5797A                              B1 v -> ZN ^  AOI22_X1  0.722  28.784   5.929  
      TDSP_CORE_INST/MPY_32_INST/Fp5914A                             A ^ -> ZN v   INV_X4    0.476  29.260   6.405  
      TDSP_CORE_INST/EXECUTE_INST/p3647A                             B1 v -> ZN ^  AOI22_X1  0.807  30.067   7.212  
      TDSP_CORE_INST/EXECUTE_INST/p3569A                             A ^ -> ZN v   INV_X1    0.395  30.462   7.608  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[11]                          D v           SDFF_X1   0.000  30.462   7.608  
      ---------------------------------------------------------------------------------------------------------------
Path 55: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.291
- Setup                         1.285
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.607
- Arrival Time                 29.372
= Slack Time                  -21.766
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -16.432  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -15.793  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -14.318  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -12.485  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -11.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -10.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -10.637  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -10.406  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -10.020  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -9.603  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -9.333  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -9.132  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -8.709  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -8.448  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -8.127  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -7.912  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -6.706  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.711  15.771   -5.995  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546  16.317   -5.448  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -5.158  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518  17.126   -4.640  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -3.762  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A v -> ZN ^   INV_X32   0.789  18.792   -2.974  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0376A14267    A1 ^ -> ZN v  NAND2_X2  0.357  19.149   -2.617  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0354A         A v -> ZN ^   OAI21_X1  0.650  19.799   -1.967  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0393A        A ^ -> ZN v   INV_X8    0.353  20.152   -1.614  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0597A         A2 v -> ZN ^  NAND2_X1  0.421  20.573   -1.193  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0444A         A2 ^ -> ZN v  NAND2_X1  0.193  20.766   -1.000  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0410A         A v -> ZN ^   OAI21_X1  0.468  21.234   -0.532  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0621A         A1 ^ -> ZN v  NAND2_X1  0.281  21.515   -0.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0559A         A v -> ZN ^   OAI21_X1  0.503  22.019   0.253  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0681A         A1 ^ -> ZN v  NAND2_X2  0.349  22.368   0.602  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0579A14022    A v -> ZN ^   OAI21_X1  0.664  23.032   1.266  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0733A         A2 ^ -> ZN v  NAND2_X1  0.401  23.432   1.667  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0690A         A v -> ZN ^   OAI21_X2  0.720  24.152   2.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0997A         A1 ^ -> ZN v  NAND2_X1  0.569  24.722   2.956  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0950A         A2 v -> ZN v  AND2_X1   0.586  25.307   3.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0770A         B2 v -> ZN ^  OAI21_X1  0.931  26.238   4.472  
      TDSP_CORE_INST/MPY_32_INST/Fp0725A                             A ^ -> ZN v   INV_X4    0.495  26.732   4.967  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6175A                A1 v -> ZN ^  NAND2_X1  0.462  27.195   5.429  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6116A                A ^ -> ZN v   OAI21_X1  0.282  27.477   5.711  
      TDSP_CORE_INST/MPY_32_INST/p5980A                              B1 v -> ZN ^  AOI22_X1  0.597  28.074   6.308  
      TDSP_CORE_INST/MPY_32_INST/Fp6096A                             A ^ -> ZN v   INV_X2    0.260  28.334   6.568  
      TDSP_CORE_INST/EXECUTE_INST/p4018A                             B1 v -> ZN ^  AOI22_X1  0.662  28.996   7.230  
      TDSP_CORE_INST/EXECUTE_INST/p3940A                             A ^ -> ZN v   INV_X1    0.376  29.372   7.607  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[10]                          D v           SDFF_X1   0.000  29.372   7.607  
      ---------------------------------------------------------------------------------------------------------------
Path 56: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[9]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.291
- Setup                         1.290
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.601
- Arrival Time                 28.515
= Slack Time                  -20.914
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -15.581  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -14.942  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -13.466  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -11.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -10.463  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -10.127  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -9.785  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -9.555  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -9.169  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -8.752  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -8.481  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -8.281  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -7.858  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -7.596  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -7.276  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -7.061  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -5.854  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.711  15.771   -5.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546  16.317   -4.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -4.307  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518  17.126   -3.788  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -2.911  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A v -> ZN ^   INV_X32   0.789  18.792   -2.122  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0376A14267    A1 ^ -> ZN v  NAND2_X2  0.357  19.149   -1.765  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0354A         A v -> ZN ^   OAI21_X1  0.650  19.799   -1.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0393A        A ^ -> ZN v   INV_X8    0.353  20.152   -0.762  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0468A         A1 v -> ZN ^  NAND2_X4  0.338  20.490   -0.424  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14555         A2 ^ -> ZN ^  AND2_X2   0.360  20.850   -0.064  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0416A14070    A2 ^ -> ZN ^  OR2_X2    0.265  21.115   0.201  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0426A         A2 ^ -> ZN ^  AND2_X2   0.381  21.496   0.582  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A         B ^ -> Z ^    XOR2_X2   0.668  22.165   1.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0649A         A2 ^ -> ZN v  NAND2_X1  0.272  22.437   1.522  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0604A14013    A v -> ZN ^   OAI21_X1  0.739  23.176   2.261  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0656A         A1 ^ -> ZN v  NOR2_X4   0.433  23.608   2.694  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0924A         A1 v -> ZN ^  NOR2_X2   0.770  24.378   3.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0828A         A2 ^ -> ZN v  NAND2_X1  0.329  24.707   3.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0768A         A v -> ZN ^   OAI21_X1  0.607  25.314   4.400  
      TDSP_CORE_INST/MPY_32_INST/Fp0748A                             A ^ -> ZN v   INV_X4    0.476  25.790   4.876  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6325A                A1 v -> ZN ^  NAND2_X1  0.464  26.254   5.340  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6279A                A ^ -> ZN v   OAI21_X1  0.261  26.515   5.601  
      TDSP_CORE_INST/MPY_32_INST/p6254A                              B1 v -> ZN ^  AOI22_X1  0.653  27.169   6.254  
      TDSP_CORE_INST/MPY_32_INST/Fp6371A                             A ^ -> ZN v   INV_X2    0.256  27.424   6.510  
      TDSP_CORE_INST/EXECUTE_INST/p4304A                             B1 v -> ZN ^  AOI22_X1  0.664  28.089   7.174  
      TDSP_CORE_INST/EXECUTE_INST/p4226A                             A ^ -> ZN v   INV_X1    0.427  28.515   7.601  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[9]                           D v           SDFF_X1   0.000  28.515   7.601  
      ---------------------------------------------------------------------------------------------------------------
Path 57: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[8]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.337
- Setup                         1.290
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.646
- Arrival Time                 27.959
= Slack Time                  -20.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -14.979  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -14.340  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -12.865  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -11.032  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -9.862  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -9.525  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -9.184  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -8.953  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -8.568  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -8.151  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -7.880  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -7.679  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -7.256  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -6.995  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -6.675  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -6.459  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -5.253  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0195D         A2 ^ -> ZN v  NAND2_X4  0.456  15.516   -4.797  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A1 v -> ZN ^  NAND2_X4  0.474  15.990   -4.323  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A ^ -> ZN v   INV_X16   0.315  16.305   -4.008  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 v -> ZN ^  NAND3_X4  1.692  17.998   -2.315  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A ^ -> ZN v   INV_X32   0.546  18.544   -1.769  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    A1 v -> ZN ^  NAND2_X1  0.753  19.297   -1.016  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    A1 ^ -> ZN v  NAND2_X2  0.410  19.706   -0.607  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0433A14160    A2 v -> ZN ^  NAND2_X1  0.372  20.078   -0.235  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         A ^ -> ZN v   OAI21_X1  0.249  20.327   0.014  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         B v -> Z v    XOR2_X2   0.572  20.900   0.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0587A         A2 v -> ZN ^  NOR2_X2   0.660  21.560   1.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0721A         A ^ -> ZN v   AOI21_X1  0.403  21.962   1.649  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0572A         B1 v -> ZN ^  OAI21_X1  0.714  22.676   2.363  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0813A14004    A1 ^ -> ZN v  NAND2_X1  0.326  23.002   2.689  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0746A         A1 v -> ZN ^  NAND2_X2  0.748  23.749   3.436  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0813A14000    A1 ^ -> ZN v  NAND2_X1  0.326  24.076   3.763  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0754A         A v -> ZN ^   OAI21_X1  0.603  24.679   4.366  
      TDSP_CORE_INST/MPY_32_INST/Fp0665A                             A ^ -> ZN v   INV_X4    0.429  25.108   4.795  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6599A                A1 v -> ZN ^  NAND2_X1  0.394  25.502   5.189  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6553A                A ^ -> ZN v   OAI21_X1  0.249  25.751   5.438  
      TDSP_CORE_INST/MPY_32_INST/p6484A                              B1 v -> ZN ^  AOI22_X1  0.684  26.435   6.122  
      TDSP_CORE_INST/MPY_32_INST/Fp6601A                             A ^ -> ZN v   INV_X2    0.338  26.773   6.460  
      TDSP_CORE_INST/EXECUTE_INST/p4496A                             B1 v -> ZN ^  AOI22_X1  0.752  27.525   7.212  
      TDSP_CORE_INST/EXECUTE_INST/p4418A                             A ^ -> ZN v   INV_X1    0.434  27.959   7.646  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[8]                           D v           SDFF_X2   0.000  27.959   7.646  
      ---------------------------------------------------------------------------------------------------------------
Path 58: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[7]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.337
- Setup                         1.282
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.654
- Arrival Time                 27.183
= Slack Time                  -19.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -14.196  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -13.557  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -12.081  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -10.249  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -9.078  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -8.742  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -8.400  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -8.170  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -7.784  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -7.367  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -7.096  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -6.896  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -6.473  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -6.211  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -5.891  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -5.676  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -4.469  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.711  15.771   -3.758  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546  16.317   -3.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -2.922  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518  17.126   -2.403  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -1.526  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A v -> ZN ^   INV_X32   0.789  18.792   -0.737  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    A1 ^ -> ZN v  NAND2_X1  0.429  19.222   -0.308  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    A1 v -> ZN ^  NAND2_X2  0.515  19.736   0.207  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0433A14160    A2 ^ -> ZN v  NAND2_X1  0.238  19.974   0.444  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         A v -> ZN ^   OAI21_X1  0.381  20.355   0.826  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         B ^ -> Z ^    XOR2_X2   0.881  21.236   1.706  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0587A         A2 ^ -> ZN v  NOR2_X2   0.427  21.663   2.134  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0721A         A v -> ZN ^   AOI21_X1  0.773  22.436   2.907  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0572A         B1 ^ -> ZN v  OAI21_X1  0.439  22.875   3.346  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0817A        A v -> ZN ^   INV_X2    0.438  23.313   3.784  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0879A         A1 ^ -> ZN v  NAND2_X1  0.207  23.520   3.991  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0819A         A v -> ZN ^   OAI21_X1  0.456  23.976   4.446  
      TDSP_CORE_INST/MPY_32_INST/Fp0796A                             A ^ -> ZN v   INV_X4    0.413  24.389   4.859  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/g2                    A v -> Z v    XOR2_X2   0.628  25.017   5.487  
      TDSP_CORE_INST/MPY_32_INST/p6754A                              B1 v -> ZN ^  AOI22_X1  0.694  25.710   6.181  
      TDSP_CORE_INST/MPY_32_INST/Fp6871A                             A ^ -> ZN v   INV_X2    0.366  26.076   6.547  
      TDSP_CORE_INST/EXECUTE_INST/p4906A                             B1 v -> ZN ^  AOI22_X1  0.682  26.758   7.229  
      TDSP_CORE_INST/EXECUTE_INST/p4828A                             A ^ -> ZN v   INV_X1    0.425  27.183   7.654  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[7]                           D v           SDFF_X2   0.000  27.183   7.654  
      ---------------------------------------------------------------------------------------------------------------
Path 59: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.295
- Setup                         1.780
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.115
- Arrival Time                 26.489
= Slack Time                  -19.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.333
     = Beginpoint Arrival Time       5.333
      ------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Delay  Arrival  Required  
                                                                                     Time     Time  
      ------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^          -          -      5.333    -14.042  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^ -> Q v   SDFF_X2    1.035  6.368    -13.007  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A3 v -> ZN v  OR4_X1     1.182  7.550    -11.825  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837  9.387    -9.988  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034  10.421   -8.954  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571  11.992   -7.383  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965  13.957   -5.417  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.617  15.574   -3.801  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.447  16.021   -3.354  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761  16.782   -2.593  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.441  17.223   -2.152  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.929  18.151   -1.223  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420  18.572   -0.803  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657  19.229   -0.146  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525  19.754   0.379  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105  20.859   1.485  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.150  22.009   2.634  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.590  22.598   3.224  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             A v -> ZN ^   AOI21_X1   0.937  23.536   4.161  
      TDSP_CORE_INST/EXECUTE_INST/p3724A             A ^ -> ZN v   OAI21_X1   0.554  24.089   4.715  
      TDSP_CORE_INST/EXECUTE_INST/p3710A             A v -> ZN ^   AOI21_X1   0.740  24.829   5.455  
      TDSP_CORE_INST/EXECUTE_INST/p3672A             A ^ -> ZN v   OAI21_X1   0.371  25.201   5.826  
      TDSP_CORE_INST/EXECUTE_INST/p3647A25791        C1 v -> ZN ^  AOI221_X2  0.930  26.131   6.756  
      TDSP_CORE_INST/EXECUTE_INST/p3547A             A ^ -> ZN v   INV_X1     0.358  26.489   7.115  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]          D v           DFFS_X1    0.000  26.489   7.115  
      ------------------------------------------------------------------------------------------------
Path 60: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[5]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.338
- Setup                         1.313
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.624
- Arrival Time                 26.609
= Slack Time                  -18.985
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -13.651  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -13.012  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -11.537  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -9.704  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -8.533  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -8.197  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -7.856  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -7.625  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -7.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -6.822  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -6.551  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -6.351  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -5.928  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -5.667  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -5.346  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -5.131  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -3.925  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.711  15.771   -3.214  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546  16.317   -2.667  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -2.377  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518  17.126   -1.859  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -0.981  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A v -> ZN ^   INV_X32   0.789  18.792   -0.193  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    A1 ^ -> ZN v  NAND2_X1  0.429  19.222   0.237  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    A1 v -> ZN ^  NAND2_X2  0.515  19.736   0.751  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0433A14160    A2 ^ -> ZN v  NAND2_X1  0.238  19.974   0.989  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         A v -> ZN ^   OAI21_X1  0.381  20.355   1.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         B ^ -> Z ^    XOR2_X2   0.881  21.236   2.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0587A         A2 ^ -> ZN v  NOR2_X2   0.427  21.663   2.678  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14023    A1 v -> ZN ^  NOR2_X1   0.590  22.253   3.268  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14010    B ^ -> Z ^    XOR2_X2   0.848  23.100   4.115  
      TDSP_CORE_INST/MPY_32_INST/Fp0861A                             A ^ -> ZN v   INV_X4    0.395  23.495   4.510  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/g235                  B v -> Z v    XOR2_X2   0.611  24.106   5.122  
      TDSP_CORE_INST/MPY_32_INST/p7144A                              B1 v -> ZN ^  AOI22_X1  0.615  24.721   5.736  
      TDSP_CORE_INST/MPY_32_INST/Fp7264A                             A ^ -> ZN v   INV_X2    0.504  25.225   6.240  
      TDSP_CORE_INST/EXECUTE_INST/p5338A                             B1 v -> ZN ^  AOI22_X1  0.890  26.115   7.130  
      TDSP_CORE_INST/EXECUTE_INST/p5260A                             A ^ -> ZN v   INV_X1    0.494  26.609   7.624  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[5]                           D v           SDFF_X2   0.000  26.609   7.624  
      ---------------------------------------------------------------------------------------------------------------
Path 61: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[6]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.337
- Setup                         1.294
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.643
- Arrival Time                 26.594
= Slack Time                  -18.952
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Delay  Arrival  Required  
                                                                                                    Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -      5.334    -13.618  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639  5.973    -12.979  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475  7.448    -11.504  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.833  9.281    -9.671  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.171  10.451   -8.500  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336  10.788   -8.164  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341  11.129   -7.823  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231  11.360   -7.592  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386  11.745   -7.206  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417  12.162   -6.789  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271  12.433   -6.519  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200  12.634   -6.318  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423  13.057   -5.895  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261  13.318   -5.634  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320  13.638   -5.313  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215  13.854   -5.098  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206  15.060   -3.892  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.711  15.771   -3.181  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546  16.317   -2.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290  16.608   -2.344  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518  17.126   -1.826  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877  18.003   -0.948  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A v -> ZN ^   INV_X32   0.789  18.792   -0.160  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    A1 ^ -> ZN v  NAND2_X1  0.429  19.222   0.270  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    A1 v -> ZN ^  NAND2_X2  0.515  19.736   0.784  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0433A14160    A2 ^ -> ZN v  NAND2_X1  0.238  19.974   1.022  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         A v -> ZN ^   OAI21_X1  0.381  20.355   1.403  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         B ^ -> Z ^    XOR2_X2   0.881  21.236   2.284  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0587A         A2 ^ -> ZN v  NOR2_X2   0.427  21.663   2.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14023    A1 v -> ZN ^  NOR2_X1   0.590  22.253   3.301  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14010    B ^ -> Z ^    XOR2_X2   0.848  23.100   4.148  
      TDSP_CORE_INST/MPY_32_INST/Fp0861A                             A ^ -> ZN v   INV_X4    0.395  23.495   4.543  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p0887A                A2 v -> ZN ^  NAND2_X1  0.544  24.039   5.087  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6962A                B2 ^ -> ZN v  OAI21_X1  0.292  24.331   5.379  
      TDSP_CORE_INST/MPY_32_INST/p6950A                              B1 v -> ZN ^  AOI22_X1  0.622  24.952   6.000  
      TDSP_CORE_INST/MPY_32_INST/Fp7067A                             A ^ -> ZN v   INV_X2    0.418  25.370   6.418  
      TDSP_CORE_INST/EXECUTE_INST/p5069A                             B1 v -> ZN ^  AOI22_X1  0.786  26.156   7.204  
      TDSP_CORE_INST/EXECUTE_INST/p4991A                             A ^ -> ZN v   INV_X1    0.438  26.594   7.642  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[6]                           D v           SDFF_X2   0.000  26.594   7.643  
      ---------------------------------------------------------------------------------------------------------------
Path 62: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[10]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.522
- Setup                         0.801
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.320
- Arrival Time                 21.104
= Slack Time                  -18.783
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.450  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.763  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -12.235  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -11.306  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.945  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -9.070  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -5.278  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117         B1 ^ -> ZN v  AOI222_X1  1.483  14.988   -3.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087         A2 v -> ZN ^  NAND3_X2   2.661  17.650   -1.134  
      FE_OFC12_tdsp_data_out_10_                            A ^ -> Z ^    BUF_X16    0.801  18.450   -0.333  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_                 A ^ -> Z ^    BUF_X16    0.903  19.354   0.571  
      RESULTS_CONV_INST/p7148A29049                         A ^ -> ZN v   INV_X2     0.299  19.652   0.869  
      RESULTS_CONV_INST/FE_OFCC480_n_2024                   A v -> Z v    BUF_X32    0.615  20.267   1.484  
      RESULTS_CONV_INST/p7155A28968                         A2 v -> ZN ^  OAI22_X1   0.837  21.103   2.320  
      RESULTS_CONV_INST/r1477_reg[10]                       D ^           SDFF_X2    0.000  21.104   2.320  
      -------------------------------------------------------------------------------------------------------
Path 63: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[10]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.445
- Setup                         0.742
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.303
- Arrival Time                 20.961
= Slack Time                  -18.659
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.325  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.638  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -12.111  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -11.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.820  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.946  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -5.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117         B1 ^ -> ZN v  AOI222_X1  1.483  14.988   -3.670  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087         A2 v -> ZN ^  NAND3_X2   2.661  17.650   -1.009  
      FE_OFC12_tdsp_data_out_10_                            A ^ -> Z ^    BUF_X16    0.801  18.450   -0.208  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_                 A ^ -> Z ^    BUF_X16    0.903  19.354   0.695  
      RESULTS_CONV_INST/p7148A29049                         A ^ -> ZN v   INV_X2     0.299  19.652   0.994  
      RESULTS_CONV_INST/FE_OFCC480_n_2024                   A v -> Z v    BUF_X32    0.615  20.267   1.608  
      RESULTS_CONV_INST/p7155A29019                         A2 v -> ZN ^  OAI22_X1   0.694  20.961   2.303  
      RESULTS_CONV_INST/r852_reg[10]                        D ^           SDFF_X2    0.000  20.961   2.303  
      -------------------------------------------------------------------------------------------------------
Path 64: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[10]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.445
- Setup                         0.733
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.312
- Arrival Time                 20.942
= Slack Time                  -18.630
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.297  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.610  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -12.082  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -11.153  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.917  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.390  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -5.125  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117         B1 ^ -> ZN v  AOI222_X1  1.483  14.988   -3.642  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087         A2 v -> ZN ^  NAND3_X2   2.661  17.650   -0.981  
      FE_OFC12_tdsp_data_out_10_                            A ^ -> Z ^    BUF_X16    0.801  18.450   -0.180  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_                 A ^ -> Z ^    BUF_X16    0.903  19.354   0.724  
      RESULTS_CONV_INST/p7148A29049                         A ^ -> ZN v   INV_X2     0.299  19.652   1.022  
      RESULTS_CONV_INST/FE_OFCC480_n_2024                   A v -> Z v    BUF_X32    0.615  20.267   1.637  
      RESULTS_CONV_INST/p7155A29029                         A2 v -> ZN ^  OAI22_X1   0.675  20.942   2.312  
      RESULTS_CONV_INST/r697_reg[10]                        D ^           SDFF_X2    0.000  20.942   2.312  
      -------------------------------------------------------------------------------------------------------
Path 65: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[10]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.445
- Setup                         0.721
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.324
- Arrival Time                 20.911
= Slack Time                  -18.587
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.253  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.566  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -12.039  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -11.109  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.874  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.346  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -5.082  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117         B1 ^ -> ZN v  AOI222_X1  1.483  14.988   -3.598  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087         A2 v -> ZN ^  NAND3_X2   2.661  17.650   -0.937  
      FE_OFC12_tdsp_data_out_10_                            A ^ -> Z ^    BUF_X16    0.801  18.450   -0.136  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_                 A ^ -> Z ^    BUF_X16    0.903  19.354   0.767  
      RESULTS_CONV_INST/p7148A29049                         A ^ -> ZN v   INV_X2     0.299  19.652   1.066  
      RESULTS_CONV_INST/FE_OFCC480_n_2024                   A v -> Z v    BUF_X32    0.615  20.267   1.680  
      RESULTS_CONV_INST/p7155A29001                         A2 v -> ZN ^  OAI22_X1   0.644  20.911   2.324  
      RESULTS_CONV_INST/r941_reg[10]                        D ^           SDFF_X2    0.000  20.911   2.324  
      -------------------------------------------------------------------------------------------------------
Path 66: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[10]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.519
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.393
- Arrival Time                 20.944
= Slack Time                  -18.551
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.217  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.530  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -12.003  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -11.073  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.712  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.838  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.310  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -5.046  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117         B1 ^ -> ZN v  AOI222_X1  1.483  14.988   -3.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087         A2 v -> ZN ^  NAND3_X2   2.661  17.650   -0.901  
      FE_OFC12_tdsp_data_out_10_                            A ^ -> Z ^    BUF_X16    0.801  18.450   -0.100  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_                 A ^ -> Z ^    BUF_X16    0.903  19.354   0.803  
      RESULTS_CONV_INST/p7148A29049                         A ^ -> ZN v   INV_X2     0.299  19.652   1.102  
      RESULTS_CONV_INST/FE_OFCC480_n_2024                   A v -> Z v    BUF_X32    0.615  20.267   1.716  
      RESULTS_CONV_INST/p7155A28952                         A2 v -> ZN ^  OAI22_X1   0.677  20.944   2.393  
      RESULTS_CONV_INST/r1200_reg[10]                       D ^           SDFF_X2    0.000  20.944   2.393  
      -------------------------------------------------------------------------------------------------------
Path 67: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[10]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.519
- Setup                         0.706
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.414
- Arrival Time                 20.895
= Slack Time                  -18.482
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.148  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.461  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.934  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -11.004  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.643  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.241  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117         B1 ^ -> ZN v  AOI222_X1  1.483  14.988   -3.493  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087         A2 v -> ZN ^  NAND3_X2   2.661  17.650   -0.832  
      FE_OFC12_tdsp_data_out_10_                            A ^ -> Z ^    BUF_X16    0.801  18.450   -0.031  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_                 A ^ -> Z ^    BUF_X16    0.903  19.354   0.872  
      RESULTS_CONV_INST/p7148A29049                         A ^ -> ZN v   INV_X2     0.299  19.652   1.171  
      RESULTS_CONV_INST/FE_OFCC480_n_2024                   A v -> Z v    BUF_X32    0.615  20.267   1.785  
      RESULTS_CONV_INST/p7155A28979                         A2 v -> ZN ^  OAI22_X1   0.628  20.895   2.414  
      RESULTS_CONV_INST/r1633_reg[10]                       D ^           SDFF_X2    0.000  20.895   2.414  
      -------------------------------------------------------------------------------------------------------
Path 68: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[14]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.425
- Setup                         0.804
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.222
- Arrival Time                 20.677
= Slack Time                  -18.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.122  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.435  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.618  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.743  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.951  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107         B1 ^ -> ZN v  AOI222_X1  1.590  15.095   -3.361  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073         A2 v -> ZN ^  NAND3_X4   2.734  17.829   -0.627  
      FE_OFC59_tdsp_data_out_14_                            A ^ -> Z ^    BUF_X16    1.389  19.218   0.762  
      RESULTS_CONV_INST/p7139A29053                         A ^ -> ZN v   INV_X32    0.458  19.676   1.220  
      RESULTS_CONV_INST/p7145A29006                         A2 v -> ZN ^  OAI22_X1   1.001  20.677   2.221  
      RESULTS_CONV_INST/r941_reg[14]                        D ^           SDFF_X2    0.000  20.677   2.222  
      -------------------------------------------------------------------------------------------------------
Path 69: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[12]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.520
- Setup                         0.752
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.368
- Arrival Time                 20.812
= Slack Time                  -18.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.110  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.423  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.896  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.966  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.605  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.939  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114         B1 ^ -> ZN v  AOI222_X1  1.336  14.841   -3.603  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082         A2 v -> ZN ^  NAND3_X2   2.202  17.043   -1.401  
      FE_OFC14_tdsp_data_out_12_                            A ^ -> Z ^    BUF_X16    0.858  17.901   -0.542  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.456  18.357   -0.086  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.724  19.081   0.638  
      RESULTS_CONV_INST/p7148A29047                         A ^ -> ZN v   INV_X2     0.478  19.559   1.116  
      RESULTS_CONV_INST/FE_OFCC478_n_1950                   A v -> Z v    BUF_X16    0.523  20.082   1.638  
      RESULTS_CONV_INST/p7155A28958                         A2 v -> ZN ^  OAI22_X1   0.729  20.811   2.368  
      RESULTS_CONV_INST/r1200_reg[12]                       D ^           SDFF_X2    0.000  20.812   2.368  
      -------------------------------------------------------------------------------------------------------
Path 70: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[14]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.425
- Setup                         0.800
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.225
- Arrival Time                 20.668
= Slack Time                  -18.443
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.109  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.422  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.966  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.605  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.730  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.202  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.938  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107         B1 ^ -> ZN v  AOI222_X1  1.590  15.095   -3.348  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073         A2 v -> ZN ^  NAND3_X4   2.734  17.829   -0.614  
      FE_OFC59_tdsp_data_out_14_                            A ^ -> Z ^    BUF_X16    1.389  19.218   0.775  
      RESULTS_CONV_INST/p7139A29053                         A ^ -> ZN v   INV_X32    0.458  19.676   1.233  
      RESULTS_CONV_INST/p7145A29033                         A2 v -> ZN ^  OAI22_X1   0.992  20.668   2.225  
      RESULTS_CONV_INST/r697_reg[14]                        D ^           SDFF_X2    0.000  20.668   2.225  
      -------------------------------------------------------------------------------------------------------
Path 71: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[14]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.502
- Setup                         0.798
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.304
- Arrival Time                 20.686
= Slack Time                  -18.382
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.048  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.361  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.904  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.669  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.877  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107         B1 ^ -> ZN v  AOI222_X1  1.590  15.095   -3.287  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073         A2 v -> ZN ^  NAND3_X4   2.734  17.829   -0.552  
      FE_OFC59_tdsp_data_out_14_                            A ^ -> Z ^    BUF_X16    1.389  19.218   0.836  
      RESULTS_CONV_INST/p7139A29053                         A ^ -> ZN v   INV_X32    0.458  19.676   1.294  
      RESULTS_CONV_INST/p7145A28972                         A2 v -> ZN ^  OAI22_X1   1.010  20.686   2.304  
      RESULTS_CONV_INST/r1477_reg[14]                       D ^           SDFF_X2    0.000  20.686   2.304  
      -------------------------------------------------------------------------------------------------------
Path 72: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[12]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.519
- Setup                         0.740
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.380
- Arrival Time                 20.761
= Slack Time                  -18.381
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.047  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.833  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.903  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.542  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.668  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.140  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.876  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114         B1 ^ -> ZN v  AOI222_X1  1.336  14.841   -3.540  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082         A2 v -> ZN ^  NAND3_X2   2.202  17.043   -1.338  
      FE_OFC14_tdsp_data_out_12_                            A ^ -> Z ^    BUF_X16    0.858  17.901   -0.480  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.456  18.357   -0.023  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.724  19.081   0.701  
      RESULTS_CONV_INST/p7148A29047                         A ^ -> ZN v   INV_X2     0.478  19.559   1.178  
      RESULTS_CONV_INST/FE_OFCC478_n_1950                   A v -> Z v    BUF_X16    0.523  20.082   1.701  
      RESULTS_CONV_INST/p7155A29024                         A2 v -> ZN ^  OAI22_X1   0.678  20.760   2.380  
      RESULTS_CONV_INST/r1633_reg[12]                       D ^           SDFF_X2    0.000  20.761   2.380  
      -------------------------------------------------------------------------------------------------------
Path 73: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[12]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.502
- Setup                         0.730
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.373
- Arrival Time                 20.730
= Slack Time                  -18.357
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -13.024  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.337  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.809  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.880  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.519  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.852  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114         B1 ^ -> ZN v  AOI222_X1  1.336  14.841   -3.517  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082         A2 v -> ZN ^  NAND3_X2   2.202  17.043   -1.315  
      FE_OFC14_tdsp_data_out_12_                            A ^ -> Z ^    BUF_X16    0.858  17.901   -0.456  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.456  18.357   -0.000  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.724  19.081   0.724  
      RESULTS_CONV_INST/p7148A29047                         A ^ -> ZN v   INV_X2     0.478  19.559   1.202  
      RESULTS_CONV_INST/FE_OFCC478_n_1950                   A v -> Z v    BUF_X16    0.523  20.082   1.725  
      RESULTS_CONV_INST/p7155A29025                         A2 v -> ZN ^  OAI22_X1   0.648  20.730   2.373  
      RESULTS_CONV_INST/r1477_reg[12]                       D ^           SDFF_X2    0.000  20.730   2.373  
      -------------------------------------------------------------------------------------------------------
Path 74: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[12]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.431
- Setup                         0.805
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.226
- Arrival Time                 20.529
= Slack Time                  -18.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.969  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.282  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.755  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.826  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.465  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.590  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.062  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.798  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114         B1 ^ -> ZN v  AOI222_X1  1.336  14.841   -3.462  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082         A2 v -> ZN ^  NAND3_X2   2.202  17.043   -1.260  
      FE_OFC14_tdsp_data_out_12_                            A ^ -> Z ^    BUF_X16    0.858  17.901   -0.402  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.456  18.357   0.054  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.724  19.081   0.778  
      RESULTS_CONV_INST/p7148A29047                         A ^ -> ZN v   INV_X2     0.478  19.559   1.256  
      RESULTS_CONV_INST/p7155A29031                         A2 v -> ZN ^  OAI22_X1   0.970  20.529   2.226  
      RESULTS_CONV_INST/r697_reg[12]                        D ^           SDFF_X2    0.000  20.529   2.226  
      -------------------------------------------------------------------------------------------------------
Path 75: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[12]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.425
- Setup                         0.806
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.220
- Arrival Time                 20.519
= Slack Time                  -18.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.966  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.279  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.751  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.822  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.461  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.586  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -8.059  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.794  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114         B1 ^ -> ZN v  AOI222_X1  1.336  14.841   -3.458  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082         A2 v -> ZN ^  NAND3_X2   2.202  17.043   -1.256  
      FE_OFC14_tdsp_data_out_12_                            A ^ -> Z ^    BUF_X16    0.858  17.901   -0.398  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.456  18.357   0.058  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.724  19.081   0.782  
      RESULTS_CONV_INST/p7148A29047                         A ^ -> ZN v   INV_X2     0.478  19.559   1.260  
      RESULTS_CONV_INST/p7155A29020                         A2 v -> ZN ^  OAI22_X1   0.959  20.519   2.219  
      RESULTS_CONV_INST/r852_reg[12]                        D ^           SDFF_X2    0.000  20.519   2.220  
      -------------------------------------------------------------------------------------------------------
Path 76: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.295
- Setup                         1.736
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.158
- Arrival Time                 25.422
= Slack Time                  -18.264
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.333
     = Beginpoint Arrival Time       5.333
      ------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Delay  Arrival  Required  
                                                                                     Time     Time  
      ------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^          -          -      5.333    -12.931  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^ -> Q v   SDFF_X2    1.035  6.368    -11.896  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A3 v -> ZN v  OR4_X1     1.182  7.550    -10.714  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837  9.387    -8.877  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034  10.421   -7.843  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571  11.992   -6.272  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965  13.957   -4.307  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.617  15.574   -2.690  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.447  16.021   -2.243  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761  16.782   -1.482  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.441  17.223   -1.041  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.929  18.151   -0.113  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420  18.572   0.308  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657  19.229   0.965  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525  19.754   1.490  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105  20.859   2.595  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.150  22.009   3.745  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.590  22.598   4.334  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             A1 v -> ZN v  OR2_X2     0.802  23.401   5.137  
      TDSP_CORE_INST/EXECUTE_INST/p4012A             A v -> ZN ^   AOI21_X1   0.554  23.955   5.691  
      TDSP_CORE_INST/EXECUTE_INST/p3973A             A ^ -> ZN v   OAI21_X1   0.392  24.347   6.083  
      TDSP_CORE_INST/EXECUTE_INST/p3948A             C1 v -> ZN ^  AOI221_X2  0.764  25.111   6.847  
      TDSP_CORE_INST/EXECUTE_INST/p3848A             A ^ -> ZN v   INV_X1     0.311  25.422   7.158  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]          D v           DFFS_X1    0.000  25.422   7.158  
      ------------------------------------------------------------------------------------------------
Path 77: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.300
- Setup                         1.777
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.123
- Arrival Time                 25.337
= Slack Time                  -18.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.333
     = Beginpoint Arrival Time       5.333
      ------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Delay  Arrival  Required  
                                                                                     Time     Time  
      ------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^          -          -      5.333    -12.880  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^ -> Q v   SDFF_X2    1.035  6.368    -11.845  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A3 v -> ZN v  OR4_X1     1.182  7.550    -10.663  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837  9.387    -8.826  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034  10.421   -7.792  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571  11.992   -6.222  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965  13.957   -4.256  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.617  15.574   -2.639  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.447  16.021   -2.193  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761  16.782   -1.431  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.441  17.223   -0.991  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.929  18.151   -0.062  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420  18.572   0.358  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657  19.229   1.015  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525  19.754   1.541  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105  20.859   2.646  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.150  22.009   3.795  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.590  22.598   4.385  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             A1 v -> ZN v  OR2_X2     0.802  23.401   5.188  
      TDSP_CORE_INST/EXECUTE_INST/p4012A             A v -> ZN ^   AOI21_X1   0.554  23.955   5.742  
      TDSP_CORE_INST/EXECUTE_INST/p4067A             A ^ -> ZN v   INV_X4     0.191  24.146   5.932  
      TDSP_CORE_INST/EXECUTE_INST/p4028A             C1 v -> ZN ^  AOI221_X2  0.812  24.957   6.744  
      TDSP_CORE_INST/EXECUTE_INST/p3928A             A ^ -> ZN v   INV_X1     0.379  25.337   7.123  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]          D v           DFFS_X1    0.000  25.337   7.123  
      ------------------------------------------------------------------------------------------------
Path 78: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[14]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.439
- Setup                         0.724
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.315
- Arrival Time                 20.504
= Slack Time                  -18.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.856  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.169  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.642  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.712  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.477  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.949  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107         B1 ^ -> ZN v  AOI222_X1  1.590  15.095   -3.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073         A2 v -> ZN ^  NAND3_X4   2.734  17.829   -0.361  
      FE_OFC59_tdsp_data_out_14_                            A ^ -> Z ^    BUF_X16    1.389  19.218   1.028  
      RESULTS_CONV_INST/p7139A29053                         A ^ -> ZN v   INV_X32    0.458  19.676   1.486  
      RESULTS_CONV_INST/p7145A28993                         A2 v -> ZN ^  OAI22_X1   0.829  20.504   2.315  
      RESULTS_CONV_INST/r852_reg[14]                        D ^           SDFF_X2    0.000  20.504   2.315  
      -------------------------------------------------------------------------------------------------------
Path 79: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.296
- Setup                         1.793
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.103
- Arrival Time                 25.266
= Slack Time                  -18.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.333
     = Beginpoint Arrival Time       5.333
      ------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Delay  Arrival  Required  
                                                                                     Time     Time  
      ------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^          -          -      5.333    -12.830  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^ -> Q v   SDFF_X2    1.035  6.368    -11.795  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A3 v -> ZN v  OR4_X1     1.182  7.550    -10.613  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837  9.387    -8.776  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034  10.421   -7.742  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571  11.992   -6.171  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965  13.957   -4.206  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.617  15.574   -2.589  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.447  16.021   -2.142  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761  16.782   -1.381  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.441  17.223   -0.940  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.929  18.151   -0.012  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420  18.572   0.409  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657  19.229   1.066  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525  19.754   1.591  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105  20.859   2.696  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.150  22.009   3.846  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.590  22.598   4.435  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             A1 v -> ZN v  OR2_X2     0.802  23.401   5.238  
      TDSP_CORE_INST/EXECUTE_INST/p4345A             A v -> ZN ^   INV_X2     0.265  23.666   5.503  
      TDSP_CORE_INST/EXECUTE_INST/p4325A             A ^ -> ZN v   OAI21_X1   0.237  23.903   5.740  
      TDSP_CORE_INST/EXECUTE_INST/p4306A             C1 v -> ZN ^  AOI221_X2  0.866  24.769   6.606  
      TDSP_CORE_INST/EXECUTE_INST/p4206A             A ^ -> ZN v   INV_X1     0.497  25.266   7.103  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]          D v           DFFS_X1    0.000  25.266   7.103  
      ------------------------------------------------------------------------------------------------
Path 80: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[12]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.445
- Setup                         0.754
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.291
- Arrival Time                 20.428
= Slack Time                  -18.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.803  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.116  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.589  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.660  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.299  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.424  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.896  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.632  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114         B1 ^ -> ZN v  AOI222_X1  1.336  14.841   -3.296  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082         A2 v -> ZN ^  NAND3_X2   2.202  17.043   -1.094  
      FE_OFC14_tdsp_data_out_12_                            A ^ -> Z ^    BUF_X16    0.858  17.901   -0.236  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.456  18.357   0.220  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.724  19.081   0.944  
      RESULTS_CONV_INST/p7148A29047                         A ^ -> ZN v   INV_X2     0.478  19.559   1.422  
      RESULTS_CONV_INST/p7155A29027                         A2 v -> ZN ^  OAI22_X1   0.869  20.428   2.291  
      RESULTS_CONV_INST/r941_reg[12]                        D ^           SDFF_X2    0.000  20.428   2.291  
      -------------------------------------------------------------------------------------------------------
Path 81: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[14]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.520
- Setup                         0.721
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.398
- Arrival Time                 20.532
= Slack Time                  -18.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.800  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.113  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.586  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.656  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.421  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.893  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.629  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107         B1 ^ -> ZN v  AOI222_X1  1.590  15.095   -3.038  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073         A2 v -> ZN ^  NAND3_X4   2.734  17.829   -0.304  
      FE_OFC59_tdsp_data_out_14_                            A ^ -> Z ^    BUF_X16    1.389  19.218   1.085  
      RESULTS_CONV_INST/p7139A29053                         A ^ -> ZN v   INV_X32    0.458  19.676   1.542  
      RESULTS_CONV_INST/p7145A28982                         A2 v -> ZN ^  OAI22_X1   0.856  20.532   2.398  
      RESULTS_CONV_INST/r1633_reg[14]                       D ^           SDFF_X2    0.000  20.532   2.398  
      -------------------------------------------------------------------------------------------------------
Path 82: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.295
- Setup                         1.734
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.160
- Arrival Time                 25.239
= Slack Time                  -18.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.333
     = Beginpoint Arrival Time       5.333
      ------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Delay  Arrival  Required  
                                                                                     Time     Time  
      ------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^          -          -      5.333    -12.746  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^ -> Q v   SDFF_X2    1.035  6.368    -11.711  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A3 v -> ZN v  OR4_X1     1.182  7.550    -10.528  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837  9.387    -8.692  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034  10.421   -7.658  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571  11.992   -6.087  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965  13.957   -4.121  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.617  15.574   -2.505  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.447  16.021   -2.058  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761  16.782   -1.296  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.441  17.223   -0.856  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.929  18.151   0.073  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420  18.572   0.493  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657  19.229   1.150  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525  19.754   1.675  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105  20.859   2.781  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.150  22.009   3.930  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.590  22.598   4.520  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             A v -> ZN ^   AOI21_X1   0.937  23.536   5.457  
      TDSP_CORE_INST/EXECUTE_INST/p3724A             A ^ -> ZN v   OAI21_X1   0.554  24.089   6.011  
      TDSP_CORE_INST/EXECUTE_INST/p3710A             A v -> ZN ^   AOI21_X1   0.740  24.829   6.751  
      TDSP_CORE_INST/EXECUTE_INST/p4410A             B1 ^ -> ZN v  OAI21_X1   0.410  25.239   7.160  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]          D v           DFFS_X1    0.000  25.239   7.160  
      ------------------------------------------------------------------------------------------------
Path 83: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[14]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.520
- Setup                         0.704
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.415
- Arrival Time                 20.493
= Slack Time                  -18.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.745  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -12.058  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.530  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.601  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.240  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.838  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.573  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107         B1 ^ -> ZN v  AOI222_X1  1.590  15.095   -2.983  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073         A2 v -> ZN ^  NAND3_X4   2.734  17.829   -0.249  
      FE_OFC59_tdsp_data_out_14_                            A ^ -> Z ^    BUF_X16    1.389  19.218   1.140  
      RESULTS_CONV_INST/p7139A29053                         A ^ -> ZN v   INV_X32    0.458  19.676   1.597  
      RESULTS_CONV_INST/p7145A28964                         A2 v -> ZN ^  OAI22_X1   0.818  20.493   2.415  
      RESULTS_CONV_INST/r1200_reg[14]                       D ^           SDFF_X2    0.000  20.493   2.415  
      -------------------------------------------------------------------------------------------------------
Path 84: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[3]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.514
- Setup                         0.835
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.279
- Arrival Time                 20.253
= Slack Time                  -17.974
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.641  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.954  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.426  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.497  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.262  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.734  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110         B1 ^ -> ZN v  AOI222_X1  1.495  15.000   -2.974  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081         A2 v -> ZN ^  NAND3_X2   2.440  17.440   -0.534  
      FE_OFC46_tdsp_data_out_3_                             A ^ -> Z ^    BUF_X32    1.439  18.879   0.905  
      RESULTS_CONV_INST/p7148A29060                         A ^ -> ZN v   INV_X32    0.360  19.239   1.265  
      RESULTS_CONV_INST/p7155A29037                         A2 v -> ZN ^  OAI22_X1   1.014  20.253   2.279  
      RESULTS_CONV_INST/r697_reg[3]                         D ^           SDFF_X2    0.000  20.253   2.279  
      -------------------------------------------------------------------------------------------------------
Path 85: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[3]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.532
- Setup                         0.751
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.381
- Arrival Time                 20.309
= Slack Time                  -17.928
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.595  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.908  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.380  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.688  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110         B1 ^ -> ZN v  AOI222_X1  1.495  15.000   -2.928  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081         A2 v -> ZN ^  NAND3_X2   2.440  17.440   -0.488  
      FE_OFC46_tdsp_data_out_3_                             A ^ -> Z ^    BUF_X32    1.439  18.879   0.951  
      RESULTS_CONV_INST/p7148A29060                         A ^ -> ZN v   INV_X32    0.360  19.239   1.311  
      RESULTS_CONV_INST/FE_SIG_C652_n_2010                  A v -> Z v    BUF_X4     0.373  19.612   1.684  
      RESULTS_CONV_INST/p7155A28974                         A2 v -> ZN ^  OAI22_X1   0.697  20.309   2.381  
      RESULTS_CONV_INST/r1477_reg[3]                        D ^           SDFF_X2    0.000  20.309   2.381  
      -------------------------------------------------------------------------------------------------------
Path 86: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[6]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.567
- Setup                         0.540
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.627
- Arrival Time                 20.499
= Slack Time                  -17.872
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.539  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.852  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.324  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.395  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -10.034  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.159  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.632  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107         B1 ^ -> ZN v  AOI222_X1  1.590  15.095   -2.777  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073         A2 v -> ZN ^  NAND3_X4   2.734  17.829   -0.043  
      FE_OFC59_tdsp_data_out_14_                            A ^ -> Z ^    BUF_X16    1.389  19.218   1.346  
      RESULTS_CONV_INST/upper770/p6532A181                  B2 ^ -> ZN v  AOI22_X1   0.595  19.813   1.941  
      RESULTS_CONV_INST/upper770/p6455A174                  A v -> ZN ^   INV_X1     0.686  20.499   2.627  
      RESULTS_CONV_INST/upper770/dout_reg[6]                D ^           SDFF_X2    0.000  20.499   2.627  
      -------------------------------------------------------------------------------------------------------
Path 87: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower770/dout_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[0]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.572
- Setup                         0.516
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.655
- Arrival Time                 20.476
= Slack Time                  -17.820
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.486  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.799  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.272  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.343  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -9.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.107  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.579  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.315  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115         B1 ^ -> ZN v  AOI222_X1  1.576  15.081   -2.739  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085         A2 v -> ZN ^  NAND3_X4   1.101  16.181   -1.639  
      FE_OFCC539_tdsp_data_out_0_                           A ^ -> Z ^    BUF_X16    1.306  17.488   -0.332  
      FE_OFC19_tdsp_data_out_0_                             A ^ -> Z ^    BUF_X16    1.943  19.431   1.611  
      RESULTS_CONV_INST/lower770/p6532A                     B2 ^ -> ZN v  AOI22_X1   0.455  19.886   2.066  
      RESULTS_CONV_INST/lower770/p6455A                     A v -> ZN ^   INV_X1     0.590  20.476   2.655  
      RESULTS_CONV_INST/lower770/dout_reg[0]                D ^           SDFF_X2    0.000  20.476   2.655  
      -------------------------------------------------------------------------------------------------------
Path 88: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[3]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.462
- Setup                         0.743
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.319
- Arrival Time                 20.113
= Slack Time                  -17.794
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.460  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.773  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.246  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.316  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -9.955  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.081  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.553  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.289  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110         B1 ^ -> ZN v  AOI222_X1  1.495  15.000   -2.794  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081         A2 v -> ZN ^  NAND3_X2   2.440  17.440   -0.353  
      FE_OFC46_tdsp_data_out_3_                             A ^ -> Z ^    BUF_X32    1.439  18.879   1.086  
      RESULTS_CONV_INST/p7148A29060                         A ^ -> ZN v   INV_X32    0.360  19.239   1.446  
      RESULTS_CONV_INST/p7155A28954                         A2 v -> ZN ^  OAI22_X1   0.873  20.113   2.319  
      RESULTS_CONV_INST/r1200_reg[3]                        D ^           SDFF_X2    0.000  20.113   2.319  
      -------------------------------------------------------------------------------------------------------
Path 89: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[3]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.516
- Setup                         0.782
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.334
- Arrival Time                 20.126
= Slack Time                  -17.792
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.459  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.772  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.244  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.315  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -9.954  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.079  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.552  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.287  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110         B1 ^ -> ZN v  AOI222_X1  1.495  15.000   -2.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081         A2 v -> ZN ^  NAND3_X2   2.440  17.440   -0.352  
      FE_OFC46_tdsp_data_out_3_                             A ^ -> Z ^    BUF_X32    1.439  18.879   1.087  
      RESULTS_CONV_INST/p7148A29060                         A ^ -> ZN v   INV_X32    0.360  19.239   1.447  
      RESULTS_CONV_INST/p7155A29008                         A2 v -> ZN ^  OAI22_X1   0.886  20.126   2.333  
      RESULTS_CONV_INST/r941_reg[3]                         D ^           SDFF_X2    0.000  20.126   2.334  
      -------------------------------------------------------------------------------------------------------
Path 90: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[9]/D         (v) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.445
- Setup                         1.418
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 1.627
- Arrival Time                 19.419
= Slack Time                  -17.792
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                          CK ^          -          -      5.361    -12.431  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                          CK ^ -> Q ^   SDFFS_X2   0.673  6.034    -11.758  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                    A ^ -> Z ^    BUF_X8     1.260  7.295    -10.497  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0206A6198                 A ^ -> ZN v   INV_X32    0.449  7.743    -10.049  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p9364A                      A v -> ZN ^   OAI21_X1   0.678  8.421    -9.371  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p9324A                      B ^ -> ZN v   AOI211_X4  0.692  9.113    -8.679  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8822A                      A4 v -> ZN ^  NAND4_X4   0.238  9.351    -8.442  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8161A                      A1 ^ -> ZN v  NOR2_X4    0.176  9.527    -8.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC449_n_245            A v -> Z v    BUF_X4     0.361  9.888    -7.904  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC115_n_245             A v -> Z v    BUF_X4     0.229  10.117   -7.675  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC518_FE_OFN115_n_245  A v -> Z v    BUF_X16    0.328  10.445   -7.347  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8465A                      A1 v -> ZN ^  AOI22_X1   3.962  14.407   -3.385  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC22_n_269              A ^ -> Z ^    BUF_X16    1.183  15.590   -2.202  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074                  A3 ^ -> ZN v  NAND3_X4   0.378  15.968   -1.825  
      FE_SIG_C579_tdsp_data_out_9_                                   A v -> Z v    BUF_X16    0.823  16.790   -1.002  
      FE_OFC21_tdsp_data_out_9_                                      A v -> Z v    BUF_X16    0.343  17.133   -0.659  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                           A v -> Z v    BUF_X32    0.503  17.636   -0.156  
      RESULTS_CONV_INST/p7148A                                       A v -> ZN ^   INV_X32    0.349  17.985   0.193  
      RESULTS_CONV_INST/FE_OFCC476_n_2002                            A ^ -> Z ^    BUF_X4     0.912  18.898   1.105  
      RESULTS_CONV_INST/p7155A29014                                  A2 ^ -> ZN v  OAI22_X1   0.522  19.419   1.627  
      RESULTS_CONV_INST/r941_reg[9]                                  D v           SDFF_X2    0.000  19.419   1.627  
      ----------------------------------------------------------------------------------------------------------------
Path 91: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[3]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.532
- Setup                         0.710
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.422
- Arrival Time                 20.212
= Slack Time                  -17.790
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.456  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.769  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.312  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -9.952  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.285  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110         B1 ^ -> ZN v  AOI222_X1  1.495  15.000   -2.790  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081         A2 v -> ZN ^  NAND3_X2   2.440  17.440   -0.350  
      FE_OFC46_tdsp_data_out_3_                             A ^ -> Z ^    BUF_X32    1.439  18.879   1.089  
      RESULTS_CONV_INST/p7148A29060                         A ^ -> ZN v   INV_X32    0.360  19.239   1.449  
      RESULTS_CONV_INST/FE_SIG_C652_n_2010                  A v -> Z v    BUF_X4     0.373  19.612   1.822  
      RESULTS_CONV_INST/p7155A28985                         A2 v -> ZN ^  OAI22_X1   0.599  20.212   2.422  
      RESULTS_CONV_INST/r1633_reg[3]                        D ^           SDFF_X2    0.000  20.212   2.422  
      -------------------------------------------------------------------------------------------------------
Path 92: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[9]/D         (v) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.463
- Setup                         1.412
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 1.651
- Arrival Time                 19.411
= Slack Time                  -17.760
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                          CK ^          -          -      5.361    -12.399  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                          CK ^ -> Q ^   SDFFS_X2   0.673  6.034    -11.726  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                    A ^ -> Z ^    BUF_X8     1.260  7.295    -10.465  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0206A6198                 A ^ -> ZN v   INV_X32    0.449  7.743    -10.017  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p9364A                      A v -> ZN ^   OAI21_X1   0.678  8.421    -9.339  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p9324A                      B ^ -> ZN v   AOI211_X4  0.692  9.113    -8.647  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8822A                      A4 v -> ZN ^  NAND4_X4   0.238  9.351    -8.409  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8161A                      A1 ^ -> ZN v  NOR2_X4    0.176  9.527    -8.233  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC449_n_245            A v -> Z v    BUF_X4     0.361  9.888    -7.872  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC115_n_245             A v -> Z v    BUF_X4     0.229  10.117   -7.643  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC518_FE_OFN115_n_245  A v -> Z v    BUF_X16    0.328  10.445   -7.315  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8465A                      A1 v -> ZN ^  AOI22_X1   3.962  14.407   -3.353  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC22_n_269              A ^ -> Z ^    BUF_X16    1.183  15.590   -2.170  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074                  A3 ^ -> ZN v  NAND3_X4   0.378  15.968   -1.792  
      FE_SIG_C579_tdsp_data_out_9_                                   A v -> Z v    BUF_X16    0.823  16.790   -0.970  
      FE_OFC21_tdsp_data_out_9_                                      A v -> Z v    BUF_X16    0.343  17.133   -0.627  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                           A v -> Z v    BUF_X32    0.503  17.636   -0.124  
      RESULTS_CONV_INST/p7148A                                       A v -> ZN ^   INV_X32    0.349  17.985   0.225  
      RESULTS_CONV_INST/FE_OFCC476_n_2002                            A ^ -> Z ^    BUF_X4     0.912  18.898   1.138  
      RESULTS_CONV_INST/p7155A29000                                  A2 ^ -> ZN v  OAI22_X1   0.514  19.411   1.651  
      RESULTS_CONV_INST/r852_reg[9]                                  D v           SDFF_X2    0.000  19.411   1.651  
      ----------------------------------------------------------------------------------------------------------------
Path 93: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[2]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.559
- Setup                         0.534
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.625
- Arrival Time                 20.378
= Slack Time                  -17.754
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.420  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.733  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.206  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.276  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -9.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.041  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.513  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.249  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117         B1 ^ -> ZN v  AOI222_X1  1.483  14.988   -2.766  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087         A2 v -> ZN ^  NAND3_X2   2.661  17.650   -0.104  
      FE_OFC12_tdsp_data_out_10_                            A ^ -> Z ^    BUF_X16    0.801  18.450   0.696  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_                 A ^ -> Z ^    BUF_X16    0.903  19.354   1.600  
      RESULTS_CONV_INST/upper1336/p7672A178                 B2 ^ -> ZN v  AOI22_X1   0.440  19.794   2.040  
      RESULTS_CONV_INST/upper1336/p7651A                    A v -> ZN ^   INV_X1     0.585  20.378   2.625  
      RESULTS_CONV_INST/upper1336/dout_reg[2]               D ^           SDFF_X2    0.000  20.378   2.625  
      -------------------------------------------------------------------------------------------------------
Path 94: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[2]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.577
- Setup                         0.518
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.659
- Arrival Time                 20.409
= Slack Time                  -17.751
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.417  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.730  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.273  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -9.912  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.038  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.510  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.246  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117         B1 ^ -> ZN v  AOI222_X1  1.483  14.988   -2.762  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087         A2 v -> ZN ^  NAND3_X2   2.661  17.650   -0.101  
      FE_OFC12_tdsp_data_out_10_                            A ^ -> Z ^    BUF_X16    0.801  18.450   0.700  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_                 A ^ -> Z ^    BUF_X16    0.903  19.354   1.603  
      RESULTS_CONV_INST/upper770/p6532A184                  B2 ^ -> ZN v  AOI22_X1   0.435  19.789   2.038  
      RESULTS_CONV_INST/upper770/p6455A177                  A v -> ZN ^   INV_X1     0.621  20.409   2.659  
      RESULTS_CONV_INST/upper770/dout_reg[2]                D ^           SDFF_X2    0.000  20.409   2.659  
      -------------------------------------------------------------------------------------------------------
Path 95: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[9]/D         (v) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.463
- Setup                         1.396
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 1.667
- Arrival Time                 19.410
= Slack Time                  -17.743
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Delay  Arrival  Required  
                                                                                                     Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                          CK ^          -          -      5.361    -12.382  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                          CK ^ -> Q ^   SDFFS_X2   0.673  6.034    -11.709  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                    A ^ -> Z ^    BUF_X8     1.260  7.295    -10.448  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0206A6198                 A ^ -> ZN v   INV_X32    0.449  7.743    -10.000  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p9364A                      A v -> ZN ^   OAI21_X1   0.678  8.421    -9.322  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p9324A                      B ^ -> ZN v   AOI211_X4  0.692  9.113    -8.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8822A                      A4 v -> ZN ^  NAND4_X4   0.238  9.351    -8.393  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8161A                      A1 ^ -> ZN v  NOR2_X4    0.176  9.527    -8.216  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC449_n_245            A v -> Z v    BUF_X4     0.361  9.888    -7.855  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC115_n_245             A v -> Z v    BUF_X4     0.229  10.117   -7.626  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC518_FE_OFN115_n_245  A v -> Z v    BUF_X16    0.328  10.445   -7.298  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8465A                      A1 v -> ZN ^  AOI22_X1   3.962  14.407   -3.336  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC22_n_269              A ^ -> Z ^    BUF_X16    1.183  15.590   -2.153  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074                  A3 ^ -> ZN v  NAND3_X4   0.378  15.968   -1.776  
      FE_SIG_C579_tdsp_data_out_9_                                   A v -> Z v    BUF_X16    0.823  16.790   -0.953  
      FE_OFC21_tdsp_data_out_9_                                      A v -> Z v    BUF_X16    0.343  17.133   -0.610  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                           A v -> Z v    BUF_X32    0.503  17.636   -0.107  
      RESULTS_CONV_INST/p7148A                                       A v -> ZN ^   INV_X32    0.349  17.985   0.242  
      RESULTS_CONV_INST/FE_OFCC476_n_2002                            A ^ -> Z ^    BUF_X4     0.912  18.898   1.154  
      RESULTS_CONV_INST/p7155A29043                                  A2 ^ -> ZN v  OAI22_X1   0.512  19.410   1.667  
      RESULTS_CONV_INST/r697_reg[9]                                  D v           SDFF_X2    0.000  19.410   1.667  
      ----------------------------------------------------------------------------------------------------------------
Path 96: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[3]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.530
- Setup                         0.761
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.369
- Arrival Time                 20.096
= Slack Time                  -17.727
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.394  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.707  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.179  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.250  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -9.889  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -8.014  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.487  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.222  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110         B1 ^ -> ZN v  AOI222_X1  1.495  15.000   -2.727  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081         A2 v -> ZN ^  NAND3_X2   2.440  17.440   -0.287  
      FE_OFC46_tdsp_data_out_3_                             A ^ -> Z ^    BUF_X32    1.439  18.879   1.152  
      RESULTS_CONV_INST/p7148A29060                         A ^ -> ZN v   INV_X32    0.360  19.239   1.512  
      RESULTS_CONV_INST/p7155A28995                         A2 v -> ZN ^  OAI22_X1   0.857  20.096   2.369  
      RESULTS_CONV_INST/r852_reg[3]                         D ^           SDFF_X2    0.000  20.096   2.369  
      -------------------------------------------------------------------------------------------------------
Path 97: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[6]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.562
- Setup                         0.531
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.631
- Arrival Time                 20.322
= Slack Time                  -17.692
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.358  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.671  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.214  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -9.853  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -7.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.187  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107         B1 ^ -> ZN v  AOI222_X1  1.590  15.095   -2.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073         A2 v -> ZN ^  NAND3_X4   2.734  17.829   0.138  
      FE_OFC59_tdsp_data_out_14_                            A ^ -> Z ^    BUF_X16    1.389  19.218   1.527  
      RESULTS_CONV_INST/upper1336/p7663A177                 B2 ^ -> ZN v  AOI22_X1   0.516  19.734   2.043  
      RESULTS_CONV_INST/upper1336/p7642A                    A v -> ZN ^   INV_X1     0.588  20.322   2.631  
      RESULTS_CONV_INST/upper1336/dout_reg[6]               D ^           SDFF_X2    0.000  20.322   2.631  
      -------------------------------------------------------------------------------------------------------
Path 98: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Other End Arrival Time          5.295
- Setup                         1.728
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.167
- Arrival Time                 24.854
= Slack Time                  -17.687
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.333
     = Beginpoint Arrival Time       5.333
      ------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Delay  Arrival  Required  
                                                                                     Time     Time  
      ------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^          -          -      5.333    -12.354  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]         CK ^ -> Q v   SDFF_X2    1.035  6.368    -11.319  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A3 v -> ZN v  OR4_X1     1.182  7.550    -10.137  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837  9.387    -8.300  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034  10.421   -7.266  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571  11.992   -5.695  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965  13.957   -3.729  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.617  15.574   -2.113  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.447  16.021   -1.666  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761  16.782   -0.905  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.441  17.223   -0.464  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.929  18.151   0.465  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420  18.572   0.885  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657  19.229   1.542  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525  19.754   2.067  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105  20.859   3.173  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.150  22.009   4.322  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.590  22.598   4.912  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             A v -> ZN ^   AOI21_X1   0.937  23.536   5.849  
      TDSP_CORE_INST/EXECUTE_INST/p3724A             A ^ -> ZN v   OAI21_X1   0.554  24.089   6.403  
      TDSP_CORE_INST/EXECUTE_INST/p4705A             A1 v -> ZN ^  NAND2_X1   0.394  24.484   6.797  
      TDSP_CORE_INST/EXECUTE_INST/p4643A             A ^ -> ZN v   OAI211_X1  0.370  24.854   7.167  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]          D v           DFFS_X1    0.000  24.854   7.167  
      ------------------------------------------------------------------------------------------------
Path 99: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[15]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[15]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.502
- Setup                         0.876
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.226
- Arrival Time                 19.834
= Slack Time                  -17.608
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.274  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.587  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -11.060  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.130  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -9.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -7.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.103  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104         B1 ^ -> ZN v  AOI222_X4  1.719  15.224   -2.384  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A             A2 v -> ZN ^  NAND3_X4   1.681  16.905   -0.703  
      FE_OFC56_tdsp_data_out_15_                            A ^ -> Z ^    BUF_X32    1.151  18.056   0.449  
      RESULTS_CONV_INST/p7139A                              A ^ -> ZN v   INV_X32    0.293  18.349   0.742  
      RESULTS_CONV_INST/p7145A28983                         A2 v -> ZN ^  OAI22_X1   1.485  19.834   2.226  
      RESULTS_CONV_INST/r1633_reg[15]                       D ^           SDFF_X2    0.000  19.834   2.226  
      -------------------------------------------------------------------------------------------------------
Path 100: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[4]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Other End Arrival Time          3.567
- Setup                         0.544
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.622
- Arrival Time                 20.145
= Slack Time                  -17.523
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -      5.334    -12.189  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687  6.021    -11.502  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527  6.548    -10.975  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.929  7.477    -10.046  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361  7.838    -9.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874  9.713    -7.810  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528  10.241   -7.282  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264  13.505   -4.018  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114         B1 ^ -> ZN v  AOI222_X1  1.336  14.841   -2.682  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082         A2 v -> ZN ^  NAND3_X2   2.202  17.043   -0.480  
      FE_OFC14_tdsp_data_out_12_                            A ^ -> Z ^    BUF_X16    0.858  17.901   0.378  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.456  18.357   0.834  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_                 A ^ -> Z ^    BUF_X16    0.724  19.081   1.558  
      RESULTS_CONV_INST/upper770/p6532A179                  B2 ^ -> ZN v  AOI22_X1   0.380  19.461   1.938  
      RESULTS_CONV_INST/upper770/p6455A172                  A v -> ZN ^   INV_X1     0.684  20.145   2.622  
      RESULTS_CONV_INST/upper770/dout_reg[4]                D ^           SDFF_X2    0.000  20.145   2.622  
      -------------------------------------------------------------------------------------------------------

