mmUVD_MP_SWAP_CNTL	,	V_60
ring	,	V_2
"ring test on %d succeeded in %d usecs\n"	,	L_7
mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH	,	V_104
"  UVD_UDEC_ADDR_CONFIG=0x%08X\n"	,	L_22
"  UVD_RBC_RB_RPTR=0x%08X\n"	,	L_56
"  UVD_GPCOM_VCPU_DATA0=0x%08X\n"	,	L_19
"  UVD_SEMA_TIMEOUT_STATUS=0x%08X\n"	,	L_61
upper_32_bits	,	F_33
"  UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL=0x%08X\n"	,	L_64
mmUVD_RBC_RB_RPTR_ADDR	,	V_80
dev	,	V_112
mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_19
PACKET0	,	F_23
amdgpu_ring_unlock_commit	,	F_25
state	,	V_125
mmUVD_CONTEXT_ID	,	V_88
mmUVD_RBC_RB_WPTR_CNTL	,	V_79
"  UVD_GPCOM_VCPU_DATA1=0x%08X\n"	,	L_20
mmUVD_SEMA_CNTL	,	V_22
amdgpu_ring_lock	,	F_21
size	,	V_24
"  UVD_VCPU_CACHE_SIZE0=0x%08X\n"	,	L_44
mmUVD_SEMA_TIMEOUT_STATUS	,	V_21
adev	,	V_4
semaphore	,	V_93
"UVD not responding, giving up!!!\n"	,	L_5
"  UVD_SEMA_CNTL=0x%08X\n"	,	L_25
"  UVD_GPCOM_VCPU_CMD=0x%08X\n"	,	L_18
mmUVD_LMI_CTRL2	,	V_46
UVD_SOFT_RESET__CXW_SOFT_RESET_MASK	,	V_53
amdgpu_ring_init	,	F_13
"IH: UVD TRAP\n"	,	L_66
RB_BUFSZ	,	V_72
amdgpu_fence_wait	,	F_49
uvd_v5_0_ring_get_rptr	,	F_1
"  UVD_MASTINT_EN=0x%08X\n"	,	L_32
mmUVD_RBC_RB_RPTR	,	V_5
RREG32	,	F_2
UVD_RBC_RB_CNTL	,	V_71
amdgpu_interrupt_state	,	V_124
amdgpu_uvd_get_destroy_msg	,	F_48
"UVD 5.0 registers\n"	,	L_14
"  UVD_VCPU_CACHE_SIZE1=0x%08X\n"	,	L_46
"  UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL=0x%08X\n"	,	L_63
order_base_2	,	F_38
seq	,	V_85
"  UVD_LMI_CTRL=0x%08X\n"	,	L_34
uvd_v5_0_set_clockgating_state	,	F_60
AMDGPU_UVD_FIRMWARE_OFFSET	,	V_28
amd_powergating_state	,	V_129
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_6
uint32_t	,	T_1
irq	,	V_11
i	,	V_41
j	,	V_42
DRM_UDELAY	,	F_44
"  UVD_CGC_CTRL=0x%08X\n"	,	L_30
r	,	V_9
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK	,	V_55
"  UVD_UDEC_DBW_ADDR_CONFIG=0x%08X\n"	,	L_24
mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH	,	V_82
"  UVD_CTX_INDEX=0x%08X\n"	,	L_27
"  UVD_LMI_RBC_RB_64BIT_BAR_HIGH=0x%08X\n"	,	L_55
uvd_v5_0_soft_reset	,	F_53
AMD_PG_STATE_GATE	,	V_130
uvd_v5_0_mc_resume	,	F_31
"ib test on ring %d succeeded\n"	,	L_13
"  UVD_MP_SWAP_CNTL=0x%08X\n"	,	L_36
"  UVD_VCPU_CACHE_SIZE2=0x%08X\n"	,	L_48
mdelay	,	F_36
AMDGPU_UVD_HEAP_SIZE	,	V_35
mmUVD_SEMA_ADDR_HIGH	,	V_96
mmUVD_STATUS	,	V_69
uvd_v5_0_ring_set_wptr	,	F_4
source	,	V_123
"  UVD_VCPU_CNTL=0x%08X\n"	,	L_49
mmUVD_RBC_RB_WPTR	,	V_6
mmUVD_CGC_CTRL	,	V_120
num_types	,	V_133
mmUVD_CTX_DATA	,	V_119
"  UVD_SEMA_ADDR_LOW=0x%08X\n"	,	L_15
mmUVD_GPCOM_VCPU_CMD	,	V_91
mmUVD_MPC_SET_MUXB0	,	V_63
mmUVD_MPC_SET_MUXB1	,	V_64
UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK	,	V_83
mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_20
RB_NO_FETCH	,	V_74
amdgpu_uvd_sw_init	,	F_11
"  UVD_CTX_DATA=0x%08X\n"	,	L_28
"  UVD_LMI_CTRL2=0x%08X\n"	,	L_31
"  UVD_MPC_SET_MUX=0x%08X\n"	,	L_41
"  UVD_CGC_GATE=0x%08X\n"	,	L_29
ETIMEDOUT	,	V_111
DRM_ERROR	,	F_22
name	,	V_12
idx	,	V_98
uvd_v5_0_ring_funcs	,	V_132
uvd_v5_0_ring_emit_ib	,	F_45
mmUVD_LMI_RBC_RB_64BIT_BAR_LOW	,	V_81
uvd_v5_0_set_ring_funcs	,	F_7
uvd_v5_0_start	,	F_19
WREG32	,	F_5
gpu_addr	,	V_26
mmUVD_VCPU_CACHE_OFFSET0	,	V_30
mmUVD_RBC_IB_SIZE	,	V_105
RB_NO_UPDATE	,	V_76
fw	,	V_29
uvd_v5_0_process_interrupt	,	F_57
amdgpu_asic_set_uvd_clocks	,	F_18
mmUVD_VCPU_CACHE_OFFSET2	,	V_36
mmUVD_VCPU_CACHE_OFFSET1	,	V_33
uvd_v5_0_ring_emit_fence	,	F_40
uvd_v5_0_irq_funcs	,	V_134
amdgpu_fence_unref	,	F_50
"  UVD_ENGINE_CNTL=0x%08X\n"	,	L_21
amdgpu_ring_write	,	F_24
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK	,	V_49
AMDGPU_UVD_STACK_SIZE	,	V_32
amdgpu_uvd_suspend	,	F_15
__BIG_ENDIAN	,	F_37
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_116
"  UVD_SOFT_RESET=0x%08X\n"	,	L_50
DRM_DEBUG	,	F_58
"  UVD_MPC_SET_MUXB0=0x%08X\n"	,	L_39
CP_PACKET2	,	V_13
RB_RPTR_WR_EN	,	V_77
uint64_t	,	T_2
uvd_v5_0_hw_fini	,	F_27
"  UVD_VCPU_CACHE_OFFSET0=0x%08X\n"	,	L_43
dev_info	,	F_55
mmUVD_LMI_CTRL	,	V_58
AMDGPU_RING_TYPE_UVD	,	V_14
mmSRBM_STATUS	,	V_109
"  UVD_SEMA_CMD=0x%08X\n"	,	L_17
mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_18
tmp	,	V_15
"amdgpu: ring failed to lock UVD ring (%d).\n"	,	L_2
uvd_v5_0_resume	,	F_30
mmUVD_VCPU_CACHE_SIZE1	,	V_34
mmUVD_VCPU_CACHE_SIZE2	,	V_37
ib	,	V_102
mmUVD_VCPU_CACHE_SIZE0	,	V_31
mmUVD_ENGINE_CNTL	,	V_113
uvd_v5_0_sw_fini	,	F_14
wptr	,	V_7
"amdgpu: failed to get create msg (%d).\n"	,	L_10
SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK	,	V_57
RB_WPTR_POLL_EN	,	V_75
mmUVD_LMI_EXT40_ADDR	,	V_117
"  UVD_STATUS=0x%08X\n"	,	L_60
handle	,	V_8
mmUVD_CGC_GATE	,	V_44
"  UVD_MPC_SET_MUXB1=0x%08X\n"	,	L_40
"  UVD_LMI_SWAP_CNTL=0x%08X\n"	,	L_35
mmUVD_MPC_SET_MUX	,	V_66
uvd_v5_0_ring_emit_semaphore	,	F_42
"  UVD_LMI_RBC_IB_64BIT_BAR_LOW=0x%08X\n"	,	L_51
amdgpu_irq_add_id	,	F_10
uvd_v5_0_set_interrupt_state	,	F_56
DRM_INFO	,	F_26
status	,	V_68
UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK	,	V_50
usec_timeout	,	V_99
ring_size	,	V_70
"  UVD_UDEC_DB_ADDR_CONFIG=0x%08X\n"	,	L_23
"  UVD_RBC_RB_WPTR=0x%08X\n"	,	L_57
flags	,	V_86
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK	,	V_48
amdgpu_ring_test_ring	,	F_20
amdgpu_iv_entry	,	V_126
AMDGPU_GPU_PAGE_ALIGN	,	F_34
uvd_v5_0_stop	,	F_28
mmUVD_MPC_SET_ALU	,	V_65
amd_clockgating_state	,	V_128
"  UVD_RBC_RB_WPTR_CNTL=0x%08X\n"	,	L_58
uvd_v5_0_wait_for_idle	,	F_52
mmUVD_CTX_INDEX	,	V_118
mmUVD_SEMA_ADDR_LOW	,	V_95
UVD_SOFT_RESET__CSM_SOFT_RESET_MASK	,	V_52
uvd_v5_0_print_status	,	F_54
UVD_SOFT_RESET__RBC_SOFT_RESET_MASK	,	V_51
rb_bufsz	,	V_38
"  UVD_VCPU_CACHE_OFFSET1=0x%08X\n"	,	L_45
mmUVD_RBC_RB_CNTL	,	V_78
"amdgpu: failed to get destroy ib (%d).\n"	,	L_11
"  UVD_LMI_RBC_RB_64BIT_BAR_LOW=0x%08X\n"	,	L_54
EINVAL	,	V_100
"  UVD_MPC_SET_MUXA0=0x%08X\n"	,	L_37
mmUVD_MPC_SET_MUXA1	,	V_62
length_dw	,	V_106
uvd_v5_0_set_powergating_state	,	F_61
"amdgpu: fence wait failed (%d).\n"	,	L_12
mmUVD_SEMA_CMD	,	V_97
mmUVD_MPC_SET_MUXA0	,	V_61
mmUVD_SOFT_RESET	,	V_47
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW	,	V_25
uvd_v5_0_set_irq_funcs	,	F_8
amdgpu_ring	,	V_1
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_8
"  UVD_RBC_RB_CNTL=0x%08X\n"	,	L_59
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH	,	V_27
lower_32_bits	,	F_32
uvd_v5_0_ring_get_wptr	,	F_3
mp_swap_cntl	,	V_40
mmUVD_LMI_RBC_IB_64BIT_BAR_LOW	,	V_103
uvd_v5_0_early_init	,	F_6
"  UVD_RBC_IB_SIZE=0x%08X\n"	,	L_53
REG_SET_FIELD	,	F_39
offset	,	V_23
mmUVD_POWER_STATUS	,	V_43
amdgpu_ib	,	V_101
"  UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL=0x%08X\n"	,	L_62
amdgpu_fence	,	V_107
WREG32_P	,	F_35
"  UVD_LMI_ADDR_EXT=0x%08X\n"	,	L_33
mmUVD_MASTINT_EN	,	V_45
uvd_v5_0_ring_test_ring	,	F_43
done	,	V_16
amdgpu_uvd_resume	,	F_12
"  UVD_VCPU_CACHE_OFFSET2=0x%08X\n"	,	L_47
entry	,	V_127
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_4
UVD_SOFT_RESET__TAP_SOFT_RESET_MASK	,	V_54
mmUVD_UDEC_ADDR_CONFIG	,	V_114
uvd_v5_0_hw_init	,	F_17
amdgpu_semaphore	,	V_92
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_115
uvd_v5_0_sw_init	,	F_9
amdgpu_uvd_get_create_msg	,	F_47
RB_BLKSZ	,	V_73
"amdgpu: failed to raise UVD clocks (%d).\n"	,	L_9
uvd_v5_0_suspend	,	F_29
"  UVD_LMI_EXT40_ADDR=0x%08X\n"	,	L_26
amdgpu_irq_src	,	V_122
mmUVD_LMI_ADDR_EXT	,	V_121
"  UVD_CONTEXT_ID=0x%08X\n"	,	L_65
uvd_v5_0_is_idle	,	F_51
mmSRBM_SOFT_RESET	,	V_56
emit_wait	,	V_94
amdgpu_uvd_sw_fini	,	F_16
"UVD initialized successfully.\n"	,	L_3
SRBM_STATUS__UVD_BUSY_MASK	,	V_110
ready	,	V_17
"uvd"	,	L_1
"  UVD_SEMA_ADDR_HIGH=0x%08X\n"	,	L_16
addr	,	V_84
"  UVD_MPC_SET_ALU=0x%08X\n"	,	L_42
"  UVD_MPC_SET_MUXA1=0x%08X\n"	,	L_38
mmUVD_LMI_SWAP_CNTL	,	V_59
amdgpu_device	,	V_3
uvd	,	V_10
mmUVD_GPCOM_VCPU_DATA1	,	V_90
mmUVD_GPCOM_VCPU_DATA0	,	V_89
"  UVD_LMI_RBC_IB_64BIT_BAR_HIGH=0x%08X\n"	,	L_52
WARN_ON	,	F_41
u64	,	T_3
uvd_v5_0_ring_test_ib	,	F_46
mmUVD_VCPU_CNTL	,	V_67
funcs	,	V_131
fence	,	V_108
amdgpu_fence_process	,	F_59
lmi_swap_cntl	,	V_39
AMDGPU_FENCE_FLAG_64BIT	,	V_87
