<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2959505-A1" country="EP" doc-number="2959505" kind="A1" date="20151230" family-id="51177809" file-reference-id="265698" date-produced="20180825" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160453156" ucid="EP-2959505-A1"><document-id><country>EP</country><doc-number>2959505</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13875647-A" is-representative="NO"><document-id mxw-id="PAPP193869280" load-source="docdb" format="epo"><country>EP</country><doc-number>13875647</doc-number><kind>A</kind><date>20131205</date><lang>EN</lang></document-id><document-id mxw-id="PAPP193869281" load-source="patent-office" format="original"><country>EP</country><doc-number>13875647.3</doc-number><date>20131205</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162033251" ucid="US-2013073336-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2013073336</doc-number><kind>W</kind><date>20131205</date></document-id></priority-claim><priority-claim mxw-id="PPC162027725" ucid="US-201313771240-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201313771240</doc-number><kind>A</kind><date>20130220</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1916212625" load-source="docdb">H01L  29/06        20060101ALN20160712BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1916212626" load-source="docdb">H01L  27/12        20060101AFI20160712BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1916212627" load-source="docdb">H01L  21/84        20060101ALN20160712BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1916212628" load-source="docdb">H01L  21/8234      20060101ALI20160712BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1916212629" load-source="docdb">H01L  21/762       20060101ALI20160712BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1916212630" load-source="docdb">H01L  21/32        20060101ALN20160712BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1922868755" load-source="docdb" scheme="CPC">H01L  21/823431    20130101 LI20160706BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1922870342" load-source="docdb" scheme="CPC">H01L  21/823481    20130101 LI20160706BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1922872413" load-source="docdb" scheme="CPC">H01L  27/1207      20130101 LI20160706BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1922875999" load-source="docdb" scheme="CPC">H01L  21/845       20130101 LA20150311BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987766705" load-source="docdb" scheme="CPC">H01L  21/76205     20130101 LI20140825BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987776995" load-source="docdb" scheme="CPC">H01L  21/76229     20130101 LI20150429BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987784542" load-source="docdb" scheme="CPC">H01L  27/1211      20130101 LI20140722BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987787018" load-source="docdb" scheme="CPC">H01L  21/32        20130101 LA20150528BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987799308" load-source="docdb" scheme="CPC">H01L  29/0653      20130101 FI20140825BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165550934" lang="DE" load-source="patent-office">LAMELLEN UND LAMELLENISOLATIONSSTRUKTUREN</invention-title><invention-title mxw-id="PT165550935" lang="EN" load-source="patent-office">FINFETS AND FIN ISOLATION STRUCTURES</invention-title><invention-title mxw-id="PT165550936" lang="FR" load-source="patent-office">TRANSISTORS À EFFET DE CHAMP À AILETTES (FINFET) ET STRUCTURES D'ISOLATION À AILETTES</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103330833" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>IBM</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR1103342498" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>INTERNATIONAL BUSINESS MACHINES CORPORATION</last-name></addressbook></applicant><applicant mxw-id="PPAR1101649126" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>International Business Machines Corporation</last-name><iid>101411371</iid><address><street>New Orchard Road</street><city>Armonk, New York 10504</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103331597" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>BERGENDAHL MARC A</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103321401" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>BERGENDAHL, Marc, A.</last-name></addressbook></inventor><inventor mxw-id="PPAR1101653438" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>BERGENDAHL, Marc, A.</last-name><address><street>2070 Route 52</street><city>Hopewell Junction, NY 12533</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103337296" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>HORAK DAVID V</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103329802" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>HORAK, DAVID, V.</last-name></addressbook></inventor><inventor mxw-id="PPAR1101645339" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>HORAK, DAVID, V.</last-name><address><street>1000 River Street</street><city>Essex Junction, VT 05452</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103305462" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>KOBURGER CHARLES W III</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103321642" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>KOBURGER, CHARLES, W., III</last-name></addressbook></inventor><inventor mxw-id="PPAR1101644945" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>KOBURGER, CHARLES, W., III</last-name><address><street>257 Fuller Road</street><city>Albany, NY 12203</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103322338" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>PONOTH SHOM</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103342766" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>PONOTH, SHOM</last-name></addressbook></inventor><inventor mxw-id="PPAR1101651188" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>PONOTH, SHOM</last-name><address><street>255 Fuller Road</street><city>Albany, NY 12533</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103320401" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>YANG CHIH-CHAO</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103322199" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>YANG, CHIH-CHAO</last-name></addressbook></inventor><inventor mxw-id="PPAR1101646819" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>YANG, CHIH-CHAO</last-name><address><street>257 Fuller Road</street><city>Albany, NY 12203</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101644127" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Pfau, Anton Konrad</last-name><suffix>et al</suffix><iid>101550684</iid><address><street>Grünecker Patent- und Rechtsanwälte PartG mbB Leopoldstraße 4</street><city>DE-80802 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2013073336-W"><document-id><country>US</country><doc-number>2013073336</doc-number><kind>W</kind><date>20131205</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014130129-A1"><document-id><country>WO</country><doc-number>2014130129</doc-number><kind>A1</kind><date>20140828</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660721490" load-source="docdb">AL</country><country mxw-id="DS660636004" load-source="docdb">AT</country><country mxw-id="DS660721496" load-source="docdb">BE</country><country mxw-id="DS660741063" load-source="docdb">BG</country><country mxw-id="DS660633037" load-source="docdb">CH</country><country mxw-id="DS660712313" load-source="docdb">CY</country><country mxw-id="DS660636005" load-source="docdb">CZ</country><country mxw-id="DS660721497" load-source="docdb">DE</country><country mxw-id="DS660712314" load-source="docdb">DK</country><country mxw-id="DS660712319" load-source="docdb">EE</country><country mxw-id="DS660634241" load-source="docdb">ES</country><country mxw-id="DS660741064" load-source="docdb">FI</country><country mxw-id="DS660741065" load-source="docdb">FR</country><country mxw-id="DS660721498" load-source="docdb">GB</country><country mxw-id="DS660712320" load-source="docdb">GR</country><country mxw-id="DS660721503" load-source="docdb">HR</country><country mxw-id="DS660636006" load-source="docdb">HU</country><country mxw-id="DS660633038" load-source="docdb">IE</country><country mxw-id="DS660712321" load-source="docdb">IS</country><country mxw-id="DS660741066" load-source="docdb">IT</country><country mxw-id="DS660712322" load-source="docdb">LI</country><country mxw-id="DS660716087" load-source="docdb">LT</country><country mxw-id="DS660636011" load-source="docdb">LU</country><country mxw-id="DS660716088" load-source="docdb">LV</country><country mxw-id="DS660716089" load-source="docdb">MC</country><country mxw-id="DS660791852" load-source="docdb">MK</country><country mxw-id="DS660791853" load-source="docdb">MT</country><country mxw-id="DS660634242" load-source="docdb">NL</country><country mxw-id="DS660636012" load-source="docdb">NO</country><country mxw-id="DS660791854" load-source="docdb">PL</country><country mxw-id="DS660712331" load-source="docdb">PT</country><country mxw-id="DS660634247" load-source="docdb">RO</country><country mxw-id="DS660712332" load-source="docdb">RS</country><country mxw-id="DS660791855" load-source="docdb">SE</country><country mxw-id="DS660712333" load-source="docdb">SI</country><country mxw-id="DS660636013" load-source="docdb">SK</country><country mxw-id="DS660791856" load-source="docdb">SM</country><country mxw-id="DS660633047" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA139073023" ref-ucid="WO-2014130129-A1" lang="EN" load-source="patent-office"><p num="0000">FinFETs and fin isolation structures and methods of manufacturing the same are disclosed. The method includes patterning a bulk substrate to form a plurality of fin structures of a first dimension and of a second dimension. The method includes forming oxide material in spaces between the plurality of fin structures of the first dimension and the second dimension. The method includes forming a capping material over sidewalls of selected ones of the fin structures of the first dimension and the second dimension. The method includes recessing the oxide material to expose the bulk substrate on sidewalls below the capping material. The method includes performing an oxidation process to form silicon on insulation fin structures and bulk fin structures with gating. The method further includes forming a gate structure over the SOI fin structures and the bulk fin structures.</p></abstract><abstract mxw-id="PA139540672" ref-ucid="WO-2014130129-A1" lang="EN" source="national office" load-source="docdb"><p>FinFETs and fin isolation structures and methods of manufacturing the same are disclosed. The method includes patterning a bulk substrate to form a plurality of fin structures of a first dimension and of a second dimension. The method includes forming oxide material in spaces between the plurality of fin structures of the first dimension and the second dimension. The method includes forming a capping material over sidewalls of selected ones of the fin structures of the first dimension and the second dimension. The method includes recessing the oxide material to expose the bulk substrate on sidewalls below the capping material. The method includes performing an oxidation process to form silicon on insulation fin structures and bulk fin structures with gating. The method further includes forming a gate structure over the SOI fin structures and the bulk fin structures.</p></abstract><abstract mxw-id="PA139073024" ref-ucid="WO-2014130129-A1" lang="FR" load-source="patent-office"><p num="0000">La présente invention concerne des transistors à effet de champ à ailettes (finFET) et des structures d'isolation à ailettes, et leurs procédés de fabrication. Le procédé comprend la formation d'un motif sur un substrat en vrac pour former une pluralité de structures à ailettes d'une première dimension et d'une seconde dimension. Le procédé comprend la formation de matériau d'oxyde dans des espaces situés entre la pluralité de structures à ailettes de la première dimension et de la seconde dimension. Le procédé comprend la formation d'un matériau de couverture sur des parois latérales de structures à ailettes sélectionnées de la première dimension et de la seconde dimension. Le procédé comprend le renfoncement du matériau d'oxyde pour exposer le substrat en vrac sur les parois latérales en dessous du matériau de couverture. Le procédé comprend la réalisation d'un processus d'oxydation afin de former du silicium sur les structures d'isolation à ailettes et les structures à ailettes en vrac avec accès sélectif. Le procédé comprend en outre la formation d'une structure de grille sur les structures à ailettes SOI et les structures à ailettes en vrac.</p></abstract><abstract mxw-id="PA139540673" ref-ucid="WO-2014130129-A1" lang="FR" source="national office" load-source="docdb"><p>La présente invention concerne des transistors à effet de champ à ailettes (finFET) et des structures d'isolation à ailettes, et leurs procédés de fabrication. Le procédé comprend la formation d'un motif sur un substrat en vrac pour former une pluralité de structures à ailettes d'une première dimension et d'une seconde dimension. Le procédé comprend la formation de matériau d'oxyde dans des espaces situés entre la pluralité de structures à ailettes de la première dimension et de la seconde dimension. Le procédé comprend la formation d'un matériau de couverture sur des parois latérales de structures à ailettes sélectionnées de la première dimension et de la seconde dimension. Le procédé comprend le renfoncement du matériau d'oxyde pour exposer le substrat en vrac sur les parois latérales en dessous du matériau de couverture. Le procédé comprend la réalisation d'un processus d'oxydation afin de former du silicium sur les structures d'isolation à ailettes et les structures à ailettes en vrac avec accès sélectif. Le procédé comprend en outre la formation d'une structure de grille sur les structures à ailettes SOI et les structures à ailettes en vrac.</p></abstract><description mxw-id="PDES78476800" ref-ucid="WO-2014130129-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> FINFETS AND FIN ISOLATION STRUCTURES </p><p id="p0002" num="0002">FIELD OF THE INVENTION </p><p id="p0003" num="0003">[0001] The invention relates to semiconductor structures and, more particularly, to finFETs and fin isolation structures and methods of manufacturing the same. </p><p id="p0004" num="0004">BACKGROUND </p><p id="p0005" num="0005">[0002] Silicon on insulator (SOI) substrates can be used in place of conventional silicon BULK substrates in semiconductor manufacturing. These SOI wafers provide many advantages in microelectronics such as the reduction of parasitic device capacitance, which results in improved device performance. SOI-based devices differ from conventional silicon- built devices in that the silicon junction is above an electrical insulator, typically silicon dioxide. The insulating layer and topmost silicon layer also vary widely with application. SOI substrates are very expensive to use in the manufacturing of semiconductor devices. </p><p id="p0006" num="0006">SUMMARY </p><p id="p0007" num="0007">[0003] In one or more embodiments of the invention, a method comprises patterning a bulk substrate to form a plurality of fin structures of a first dimension and a plurality of fin structures of a second dimension. The method further comprises forming oxide material in spaces formed between the plurality of fin structures of the first dimension and the plurality of fin structures of the second dimension. The method further comprises forming a capping material over sidewalls of selected ones of the plurality of fin structures of the first dimension and the plurality of fin structures of the second dimension. The method further comprises recessing the oxide material to expose the bulk substrate on sidewalls below the capping material. The method further comprises performing an oxidation process to form silicon on insulation (SOI) fin structures from the selected ones of the plurality of fin structures of the 
<!-- EPO <DP n="3"/>-->
 first dimension, and bulk fin structures with gating from the selected ones of the plurality of fin structures of the second dimension. The method further comprises forming a gate structure over the SOI fin structures and the bulk fin structures. </p><p id="p0008" num="0008">[0004] In one or more embodiments of the invention, a method comprises patterning a bulk substrate and a cap layer to form a plurality of narrow fins and a plurality of wide fins. The method further comprises depositing oxide material within spaces between the plurality of narrow fins and the plurality of wide fins. The method further comprises depositing a capping material over sidewalls the plurality of narrow fins and the plurality of wide fins. The method further comprises removing the capping material on the sidewalls of selected ones of the plurality of narrow fins and the plurality of wide fins. The method further comprises recessing the oxide material to below the capping material to expose the bulk substrate. The method further comprises performing an oxidation process on exposed portions of the bulk substrate which forms: one or more substrate on insulator fin structures; one or more bulk substrate fin structures; and one or more insulator structures. </p><p id="p0009" num="0009">[0005] In one or more embodiments of the invention, a structure comprises a plurality of finFETs of a first dimension comprising a bulk substrate and an oxidized layer of the bulk substrate. The structure further comprises a plurality of insulator fins comprising an oxidized layer of the bulk substrate extending along or substantially along its entire length. The structure further comprises a plurality of bulk finFETs of a second dimension larger than the first dimension. The plurality of bulk finFETs are formed from the bulk substrate, with oxidized sidewalls formed therein. </p><p id="p0010" num="0010">[0006] In another aspect of the invention, a design structure tangibly embodied in a machine readable storage medium for designing, manufacturing, or testing an integrated circuit is provided. The design structure comprises the structures of the present invention. In further 
<!-- EPO <DP n="4"/>-->
 embodiments, a hardware description language (HDL) design structure encoded on a machine-readable data storage medium comprises elements that when processed in a computer-aided design system generates a machine-executable representation of the finFET structures, which comprises the structures of the present invention. In still further embodiments, a method in a computer-aided design system is provided for generating a functional design model of the finFET structures. The method comprises generating a functional representation of the structural elements of the finFET structures. </p><p id="p0011" num="0011">BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS </p><p id="p0012" num="0012">[0007] The present invention is described in the detailed description which follows, in reference to the noted plurality of drawings by way of non-limiting examples of exemplary embodiments of the present invention. </p><p id="p0013" num="0013">[0008] FIGS. 1, 2, 3, 4a, 4b, 5, 6 and 7 show structures and respective processing steps in accordance with aspects of the present invention; </p><p id="p0014" num="0014">[0009] FIG. 8 shows a top view of a structure shown in FIG. 7; and </p><p id="p0015" num="0015">[0010] FIG. 9 is a flow diagram of a design process used in semiconductor design, manufacture, and/or test. </p><p id="p0016" num="0016">DETAILED DESCRIPTION </p><p id="p0017" num="0017">[0011] The invention relates to semiconductor structures and, more particularly, to finFETs and fin isolation structures and methods of manufacturing the same. Advantageously, by using the process flows of the present invention it is now possible to gain benefits of SOI, without using an SOI wafer as the base substrate. This, in turn, significantly reduces manufacturing costs. Also, advantageously, the present invention provides benefits to large 
<!-- EPO <DP n="5"/>-->
 width structures, and particularly, large width fmFETs. For example, these benefits include different V<sub>t</sub> and continuous control of "gate width". </p><p id="p0018" num="0018">[0012] More specifically, the present invention provides process flows to form SOI (silicon- on-insulation) like finFETs entirely from a BULK wafer. The process flow also enables a fabrication process to form BULK finFETs. Moreover, the present invention provides SOI- like processing to isolate fins from each other, by forming isolation structures during the formation of the finFETs. In addition, the present invention enables the manufacture of finFET structures which have much lower aspect ratios than conventional structures. </p><p id="p0019" num="0019">[0013] FIG. 1 shows a starting structure and respective processing steps in accordance with aspects of the present invention. In particular, the structure 5 includes a BULK wafer 10 and a cap layer 15. In embodiments, the BULK wafer 10 is a Si BULK wafer and the cap layer 15 is a nitride cap material. In embodiments, the cap layer 15 can be deposited on the wafer 10 using conventional chemical vapor deposition (CVD) processes, known to those of ordinary skill in the art. In embodiments, the thickness of the cap layer 15 can be any dimension sufficient to survive subsequent processes steps. For example, in embodiments, the thickness of the cap layer 15 can be about 40 nm - 50 nm; although other dimensions are also contemplated by those of skill in the art. </p><p id="p0020" num="0020">[0014] The structure 5 of FIG. 1 further includes narrow fin structures 20 and wide fin structures 25, formed using lithography and etching techniques as further discussed herein. The narrow fin structures 20 can range from about 2 nm - 20 nm in width, with a preference of about 8 nm; whereas, the wide fin structures 25 can be about 30 nm and above in width, with a preference of any dimension above 30 nm. In more specific embodiments, the wide fin structures 25 will be of sufficient width to prevent portions of the wide fin structures 25 from being fully oxidized during subsequent processing steps. In embodiments, spacing 30 
<!-- EPO <DP n="6"/>-->
 between the narrow fin structures 20 and wide fin structures 25 can vary in pitch. For example, the present invention contemplates a split pitch pattern, which requires two masking processes. </p><p id="p0021" num="0021">[0015] In embodiments, the narrow fin structures 20 and the wide fin structures 25 are used to form SOI-like finFETs, BULK finFETs and isolation structures. These narrow fin structures 20 and the wide fin structures 25 can be formed using lithography and etching techniques. By way of non-limiting example, the narrow fin structures 20 and wide fin structures 25 can be formed using conventional direct lithography processes, known to those of ordinary skill in the art. Also, one of skill in the art would recognize that the narrow fin structures 20 and wide fin structures 25 can be formed using sidewall image transfer (SIT) techniques or a SIT-squared technique or variations thereof to pattern lithographic and sub- lithographic features and the spacing 30 therebetween. </p><p id="p0022" num="0022">[0016] In the SIT technique, for example, a mandrel is formed on the cap layer 15, using conventional deposition, lithography and etching processes. In a SIT-squared technique, two mandrels can be used, one set of mandrels formed on top of an offset from another set of mandrels. In an example of a SIT technique, a mandrel material, e.g., S1O<sub>2</sub>, is deposited on the cap layer 15 using conventional CVD processes. A resist is formed on the mandrel material, and exposed to light to form a pattern (openings). A reactive ion etching is performed through the openings to form the mandrels. In embodiments, the mandrels can have different widths and/or spacing depending on the desired dimensions between the narrow fin structures 20 and/or wide fin structures 25. (A SIT squared technique can be used to form different spacings between adjacent narrow fin structures.) Spacers are formed on the sidewalls of the mandrels which are preferably material that is different than the mandrels, and which are formed using conventional deposition processes known to those of skill in the 
<!-- EPO <DP n="7"/>-->
 art. The spacers can have a width which matches the dimensions of the narrow fin structures 20, for example. The mandrels are removed or stripped using a conventional etching process, selective to the mandrel material. An etching is then performed within the spacing of the spacers to form the sub-lithographic features. The sidewall spacers can then be stripped. In embodiments, the wide fin structures can also be formed during this or other patterning processes, or through other conventional patterning processes, as contemplated by the present invention. </p><p id="p0023" num="0023">[0017] In FIG. 2, oxide material 35 is deposited within the spaces 30 between the narrow fin structures 20 and wide fin structures 25 to form isolation fill. The oxide material 35 is deposited using conventional deposition processes, e.g., CVD or other processes leading to no voids as should be understood by those of ordinary skill in the art. Any oxide material 35 formed on the narrow fin structures 20 and wide fin structures 25 during the deposition process can be removed using conventional chemical mechanical polishing (CMP). After the deposition and polishing processes, the oxide material 35 formed within the spaces can be recessed to below the cap layer 15 by about 25 nm - 35 nm; although other dimensions are also contemplated by the present invention. </p><p id="p0024" num="0024">[0018] In FIG. 3, a capping material 40 is deposited on the exposed surfaces of the cap layer 25, the BULK material 10 and the oxide material 35. That is, the capping material 40 is formed over exposed portions of the narrow fin structures 20 and the wide fin structures 25, in addition to the oxide material 35 therebetween. In embodiments, the capping material 40 is a nitride material, which is deposited using a conventional CVD process. In embodiments, the cap material 40 is deposited to a thickness of about 30 A to 40 A; although other dimensions are also contemplated by the present invention. In embodiments, the deposition process is a conformal deposition process. Additionally, it should also be understood that the 
<!-- EPO <DP n="8"/>-->
 thickness of about 30 A to 40 A prevents oxidation of the silicon during subsequent processes. </p><p id="p0025" num="0025">[0019] FIGS. 4a and 4b show additional structures and respective processing steps in accordance with aspects of the present invention. In FIG. 4a, horizontal portions of the capping material 40 are etched using an isotropic etching process. In this etching process, the vertical surfaces of the capping material 40 remain on the sidewalls of the narrow fin structures 20 and the wide fin structures 25. That is, the capping material 40 will be etched away over the oxide material 35, which can then be used in subsequent oxidation processes to form SOI-like fins and isolation structures. </p><p id="p0026" num="0026">[0020] FIG. 4b shows another portion of the structure, with portions 20a of the narrow fin structures 20 and respective oxide material 35 being blocked by a resist material 45 during the etching process shown and described with reference to FIG. 4a. In this way, during the isotropic etching shown in FIG. 4a, the resist material 45 will prevent portions of the capping material 40 from being etched or removed over the oxide material 35 thereby making it possible to build a BULK finFET device during subsequent processing steps. More specifically, as will be understood by those of skill in the art, in view of subsequent processing steps, the capping material 40 will prevent oxidation processes from occurring on the blocked portions 20a of the narrow fin structures 20. </p><p id="p0027" num="0027">[0021] Following the processes in FIG. 4a, FIG. 5 shows a finFET isolation mask 50 formed over narrow fin structures 20 and at least one wide fin structure 25. This results in the BULK wafer material 10 of narrow fin structures 20b and at least one wide fin structure 25a being exposed during subsequent processing steps. In this way, by using the finFET isolation mask 50, the capping material 40 can be removed from the narrow fin structures 20b and at least one wide fin structure 25a, using a conventional nitride etching processes. 
<!-- EPO <DP n="9"/>-->
 [0022] In FIG. 6, the finFET isolation mask 50 is removed using a conventional oxygen ashing process, for example. The oxide material 35 is then further recessed, to exposed portions 10a of the BULK material 10 on the narrow fin structures 20 and the wide fin structure 25 (below the capping material 40). The exposed portions 10a of the BULK wafer 10 then undergo an oxidation process, using the oxide material 35. For example, the processes may be performed in a wet hydrogen or oxygen furnace at 900 °C at 50 minutes, as one non-limiting illustrative example. During this oxidation process, oxide material will be formed through the entirety of the exposed portions of the narrow fin structures 20, 20b, e.g., the exposed BULK material will be completely oxidized to form an insulation layer 35a on the narrow fin structures 20, 20b. In embodiments, the oxidized portion of the narrow fin structures 20b will extend along or substantially along its entire length. The capping material 40, though, will protect the BULK material 10 from oxidizing above the now formed insulator layer 35a. In this way, SOI-like fin structures can be formed. </p><p id="p0028" num="0028">[0023] In an optional embodiment, still referring to FIG. 6, the finFET isolation mask 50 can be removed using a conventional oxygen ashing process, for example. Additional oxide material can then formed within the spaces, using for example, conventional deposition processes. This additional oxide material will stabilize the fins during subsequent oxidation process, using the oxide material 35 as described already above. </p><p id="p0029" num="0029">[0024] In embodiments, the oxide material will also be formed completely on the exposed BULK material 10 of the narrow fin structures 20b resulting in isolation structures. Note that the narrow fin structures do not have any Si material at the tops thereof, in contrast to the narrow fin structures 20. With this difference, the narrow fin structures 20b will be formed into the isolation structures and the narrow fin structures 20 will be formed into SOI-like fin 
<!-- EPO <DP n="10"/>-->
 structures. One of skill in the art should realize that the fin structures 25, 25a are of such a width that the oxide material will not form completely therethrough. </p><p id="p0030" num="0030">[0025] It should also be understood by those of skill in the art that protected portions 20a of the narrow fin structures 20 shown in FIG. 4b will not undergo any oxidation process, as the capping material 40 will prevent such processes from occurring. In this way, narrow BULK finFET devices can be formed during the same processing steps as the SOI like finFETs. </p><p id="p0031" num="0031">[0026] In FIG. 7, the cap layer 25 and the remaining capping material 40 can be removed using conventional nitride stripping techniques. A gate material 45, e.g., metal or polysilicon, is then be formed over the finFET structures and oxide material. The gate structure can be formed by a conventional deposition and patterning process, e.g., CVD, lithography and reactive ion etching (RIE). In this way, it is possible to form sublithographic SOI-like finFET devices 100 (comprising silicon and oxide material) and BULK devices 200a and 200b (with oxide sidewalls), separated by isolation structures 300, during same gating processes. In embodiments, the BULK devices 200a and 200b can either be a BULK tri-gate 200a, e.g., have gating on three sides extending partially along the sidewall (below the capping material), or a BULK gate 200b with gating on the top of the structure, e.g., extending along a full length of the sidewall. It should be understood by those of skill in the art that the SOI-like finFET devices 100 and BULK devices 200 undergo additional processes such as, for example, conventional doping or implantation processes to form source and drain regions, and other CMOS fabrication processes, e.g., annealing processes and contact formation. </p><p id="p0032" num="0032">[0027] FIG. 8 shows a top view of FIG. 7. As shown in FIG. 8, the gate material 45 spans over sub-lithographic SOI-like finFET devices 100, BULK devices 200 and isolation structures 300. 
<!-- EPO <DP n="11"/>-->
 [0028] FIG. 9 is a flow diagram of a design process used in semiconductor design, manufacture, and/or test. FIG. 9 shows a block diagram of an exemplary design flow 900 used for example, in semiconductor IC logic design, simulation, test, layout, and </p><p id="p0033" num="0033">manufacture. Design flow 900 includes processes, machines and/or mechanisms for processing design structures or devices to generate logically or otherwise functionally equivalent representations of the design structures and/or devices described above and shown in FIGS. 1, 2, 3, 4a, 4b, 5, 6, 7 and 8. The design structures processed and/or generated by design flow 900 may be encoded on machine-readable transmission or storage media to include data and/or instructions that when executed or otherwise processed on a data processing system generate a logically, structurally, mechanically, or otherwise functionally equivalent representation of hardware components, circuits, devices, or systems. Machines include, but are not limited to, any machine used in an IC design process, such as designing, manufacturing, or simulating a circuit, component, device, or system. For example, machines may include: lithography machines, machines and/or equipment for generating masks (e.g. e- beam writers), computers or equipment for simulating design structures, any apparatus used in the manufacturing or test process, or any machines for programming functionally equivalent representations of the design structures into any medium (e.g. a machine for programming a programmable gate array). </p><p id="p0034" num="0034">[0029] Design flow 900 may vary depending on the type of representation being designed. For example, a design flow 900 for building an application specific IC (ASIC) may differ from a design flow 900 for designing a standard component or from a design flow 900 for instantiating the design into a programmable array, for example a programmable gate array (PGA) or a field programmable gate array (FPGA) offered by Altera® Inc. or Xilinx® Inc. 
<!-- EPO <DP n="12"/>-->
 [0030] FIG. 9 illustrates multiple such design structures including an input design structure 920 that is preferably processed by a design process 910. Design structure 920 may be a logical simulation design structure generated and processed by design process 910 to produce a logically equivalent functional representation of a hardware device. Design structure 920 may also or alternatively comprise data and/or program instructions that when processed by design process 910, generate a functional representation of the physical structure of a hardware device. Whether representing functional and/or structural design features, design structure 920 may be generated using electronic computer-aided design (ECAD) such as implemented by a core developer/designer. When encoded on a machine-readable data transmission, gate array, or storage medium, design structure 920 may be accessed and processed by one or more hardware and/or software modules within design process 910 to simulate or otherwise functionally represent an electronic component, circuit, electronic or logic module, apparatus, device, or system such as those shown in FIGS. 1, 2, 3, 4a, 4b, 5, 6, 7 and 8. As such, design structure 920 may comprise files or other data structures including human and/or machine-readable source code, compiled structures, and computer-executable code structures that when processed by a design or simulation data processing system, functionally simulate or otherwise represent circuits or other levels of hardware logic design. Such data structures may include hardware-description language (HDL) design entities or other data structures conforming to and/or compatible with lower-level HDL design languages such as Verilog and VHDL, and/or higher level design languages such as C or C++. </p><p id="p0035" num="0035">[0031] Design process 910 preferably employs and incorporates hardware and/or software modules for synthesizing, translating, or otherwise processing a design/simulation functional equivalent of the components, circuits, devices, or logic structures shown in FIGS. 1, 2, 3, 4a, 4b, 5, 6, 7 and 8 to generate a netlist 980 which may contain design structures such as design 
<!-- EPO <DP n="13"/>-->
 structure 920. Netlist 980 may comprise, for example, compiled or otherwise processed data structures representing a list of wires, discrete components, logic gates, control circuits, I/O devices, models, etc. that describes the connections to other elements and circuits in an integrated circuit design. Netlist 980 may be synthesized using an iterative process in which netlist 980 is resynthesized one or more times depending on design specifications and parameters for the device. As with other design structure types described herein, netlist 980 may be recorded on a machine-readable data storage medium or programmed into a programmable gate array. The medium may be a non- volatile storage medium such as a magnetic or optical disk drive, a programmable gate array, a compact flash, or other flash memory. Additionally, or in the alternative, the medium may be a system or cache memory, buffer space, or electrically or optically conductive devices and materials on which data packets may be transmitted and intermediately stored via the Internet, or other networking suitable means. </p><p id="p0036" num="0036">[0032] Design process 910 may include hardware and software modules for processing a variety of input data structure types including netlist 980. Such data structure types may reside, for example, within library elements 930 and include a set of commonly used elements, circuits, and devices, including models, layouts, and symbolic representations, for a given manufacturing technology (e.g., different technology nodes, 32nm, 45 nm, 90 nm, etc.). The data structure types may further include design specifications 940, characterization data 950, verification data 960, design rules 970, and test data files 985 which may include input test patterns, output test results, and other testing information. Design process 910 may further include, for example, standard mechanical design processes such as stress analysis, thermal analysis, mechanical event simulation, process simulation for operations such as casting, molding, and die press forming, etc. One of ordinary skill in the art of mechanical design can appreciate the extent of possible mechanical design tools and applications used in 
<!-- EPO <DP n="14"/>-->
 design process 910 without deviating from the scope and spirit of the invention. Design process 910 may also include modules for performing standard circuit design processes such as timing analysis, verification, design rule checking, place and route operations, etc. </p><p id="p0037" num="0037">[0033] Design process 910 employs and incorporates logic and physical design tools such as HDL compilers and simulation model build tools to process design structure 920 together with some or all of the depicted supporting data structures along with any additional mechanical design or data (if applicable), to generate a second design structure 990. </p><p id="p0038" num="0038">[0034] Design structure 990 resides on a storage medium or programmable gate array in a data format used for the exchange of data of mechanical devices and structures (e.g. </p><p id="p0039" num="0039">information stored in a IGES, DXF, Parasolid XT, JT, DRG, or any other suitable format for storing or rendering such mechanical design structures). Similar to design structure 920, design structure 990 preferably comprises one or more files, data structures, or other computer-encoded data or instructions that reside on transmission or data storage media and that when processed by an ECAD system generate a logically or otherwise functionally equivalent form of one or more of the embodiments of the invention shown in FIGS. 1, 2, 3, 4a, 4b, 5, 6, 7 and 8. In one embodiment, design structure 990 may comprise a compiled, executable HDL simulation model that functionally simulates the devices shown in FIGS. 1, 2, 3, 4a, 4b, 5, 6, 7 and 8. </p><p id="p0040" num="0040">[0035] Design structure 990 may also employ a data format used for the exchange of layout data of integrated circuits and/or symbolic data format (e.g., information stored in a GDSII (GDS2), GL1, OASIS, map files, or any other suitable format for storing such design data structures). Design structure 990 may comprise information such as, for example, symbolic data, map files, test data files, design content files, manufacturing data, layout parameters, wires, levels of metal, vias, shapes, data for routing through the manufacturing line, and any 
<!-- EPO <DP n="15"/>-->
 other data required by a manufacturer or other designer/developer to produce a device or structure as described above and shown in FIGS. 1, 2, 3, 4a, 4b, 5, 6, 7 and 8. Design structure 990 may then proceed to a stage 995 where, for example, design structure 990: proceeds to tape-out, is released to manufacturing, is released to a mask house, is sent to another design house, is sent back to the customer, etc. </p><p id="p0041" num="0041">[0036] The method as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor. </p><p id="p0042" num="0042">[0037] The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in 
<!-- EPO <DP n="16"/>-->
 the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein. 
</p></description><claims mxw-id="PCLM70077054" ref-ucid="WO-2014130129-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="17"/>-->CLAIMS What is claimed: </claim-statement><claim id="clm-0001" num="1"><claim-text>1. A method comprising: </claim-text><claim-text> patterning a bulk substrate to form a plurality of fin structures of a first dimension and a plurality of fin structures of a second dimension; </claim-text><claim-text> forming oxide material in spaces formed between the plurality of fin structures of the first dimension and the plurality of fin structures of the second dimension; </claim-text><claim-text> forming a capping material over sidewalls of selected ones of the plurality of fin structures of the first dimension and the plurality of fin structures of the second dimension; recessing the oxide material to expose the bulk substrate on sidewalls below the capping material; </claim-text><claim-text> performing an oxidation process to form silicon on insulation (SOI) fin structures from the selected ones of the plurality of fin structures of the first dimension, and bulk fin structures with gating from the selected ones of the plurality of fin structures of the second dimension; and </claim-text><claim-text> forming a gate structure over the SOI fin structures and the bulk fin structures. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The method of claim 1, wherein the forming of the capping material is a deposition process which covers the oxide material, which remains between portions of adjacent fins of the plurality of fins of the first dimension and is removed between the selected ones of the plurality of fin structures of the first dimension. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The method of claim 1, wherein the first dimension is smaller than the second dimension, in width. 
<!-- EPO <DP n="18"/>-->
</claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The method of claim 3, wherein: </claim-text><claim-text> the first dimension is of a width that allows the oxidation process to completely oxide the exposed portion of the bulk substrate on sidewalls below the capping material; and </claim-text><claim-text> the second dimension is of a width that allows partial oxidation of the exposed portion of the bulk substrate on sidewalls below the capping material. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The method of claim 1, wherein the capping material is nitride. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The method of claim 1, wherein the oxidation process forms isolation structures from the plurality of fin structures of the first dimension located between the SOI fin structures and the bulk fin structures. </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The method of claim 6, wherein the isolation structures are oxide fins formed from the bulk substrate on any of the plurality of fin structures of the first dimension where the capping material has been removed from sidewalls thereof. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The method of claim 1, wherein the second dimension is of such a width that oxidation forms only on sidewalls of the bulk fin structures. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. The method of claim 8, wherein the oxidation is formed along an full length of the sidewalls. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. The method of claim 8, wherein the oxidation is formed on an partial section of the sidewalls, below the capping material. 
<!-- EPO <DP n="19"/>-->
</claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. The method of claim 1 , wherein the forming of the gate structure comprises a deposition and patterning of a metal material. </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. The method of claim 1, wherein the forming of the gate structure comprising a deposition and patterning of a poly material. </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. The method of claim 1, further comprising protecting portions of the capping material over one or more of the plurality of fin structures of the first dimension to prevent the oxidation process from forming SOI fin structures. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. A method, comprising: </claim-text><claim-text> patterning a bulk substrate and a cap layer to form a plurality of narrow fins and a plurality of wide fins; </claim-text><claim-text> depositing oxide material within spaces between the plurality of narrow fins and the plurality of wide fins; </claim-text><claim-text> depositing a capping material over sidewalls the plurality of narrow fins and the plurality of wide fins; </claim-text><claim-text> removing the capping material on the sidewalls of selected ones of the plurality of narrow fins and the plurality of wide fins; </claim-text><claim-text> recessing the oxide material to below the capping material to expose the bulk substrate; </claim-text><claim-text> performing an oxidation process on exposed portions of the bulk substrate which forms: </claim-text><claim-text> one or more substrate on insulator fin structures; 
<!-- EPO <DP n="20"/>-->
 one or more bulk substrate fin structures; and </claim-text><claim-text> one or more insulator structures. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. The method of claim 14, wherein: </claim-text><claim-text> the one or more substrate on insulator fin structures is formed from selected narrow fins structures which included capping material on the sidewalls; </claim-text><claim-text> the one or more bulk substrate fin structures is formed from the plurality of wide fin structures; and </claim-text><claim-text> the one or more insulator structures is formed from the selected ones of the plurality of narrow fins with removed capping material. </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. The method of claim 15, further comprising forming gate material spanning the one or more substrate on insulator fin structures, the one or more insulator structures and the one or more bulk substrate fin structures. </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. The method of claim 16, further comprising protecting one or more of the plurality of narrow fin structures during the oxidation to form narrow bulk fin structures. </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. The method of claim 17, wherein the protecting is formed by depositing the capping material over the one or more of the plurality of narrow fin structures. </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. A structure comprising: </claim-text><claim-text> a plurality of finFETs of a first dimension comprising a bulk substrate and an oxidized layer of the bulk substrate; 
<!-- EPO <DP n="21"/>-->
 a plurality of insulator fins comprising an oxidized layer of the bulk substrate extending along or substantially along its entire length; and </claim-text><claim-text> a plurality of bulk finFETs of a second dimension larger than the first dimension, the plurality of bulk finFETs formed from the bulk substrate, with oxidized sidewalls formed therein. </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. The structure of claim 19, wherein the plurality of finFETs of a first dimension are completely oxidized below a bulk substrate portion. 
</claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
