CLOCKS: CLK_GPOUT0_CTRL Register
Offset: 0x00
Description
Clock control, can be changed on-the-fly (except for auxsrc)
Table 208.
CLK_GPOUT0_CTRL
Register
Bits Description Type Reset
31:21 Reserved. - -
20 NUDGE: An edge on this signal shifts the phase of the output by 1 cycle of the
input clock
This can be done at any time
RW 0x0
19:18 Reserved. - -
17:16 PHASE: This delays the enable signal by up to 3 cycles of the input clock
This must be set before the clock is enabled to have any effect
RW 0x0
15:13 Reserved. - -
12 DC50: Enables duty cycle correction for odd divisors RW 0x0
11 ENABLE: Starts and stops the clock generator cleanly RW 0x0
10 KILL: Asynchronously kills the clock generator RW 0x0
9 Reserved. - -
8:5 AUXSRC: Selects the auxiliary clock source, will glitch when switching RW 0x0
Enumerated values:
0x0 → CLKSRC_PLL_SYS
0x1 → CLKSRC_GPIN0
0x2 → CLKSRC_GPIN1
0x3 → CLKSRC_PLL_USB
0x4 → ROSC_CLKSRC
0x5 → XOSC_CLKSRC
0x6 → CLK_SYS
0x7 → CLK_USB
0x8 → CLK_ADC
0x9 → CLK_RTC
0xa → CLK_REF
4:0 Reserved. - -
