Aneesh Aggarwal , Manoj Franklin, Scalability Aspects of Instruction Distribution Algorithms for Clustered Processors, IEEE Transactions on Parallel and Distributed Systems, v.16 n.10, p.944-955, October 2005[doi>10.1109/TPDS.2005.128]
Alex Aletà , Josep M. Codina , Jesús Sánchez , Antonio González , David Kaeli, AGAMOS: A Graph-Based Approach to Modulo Scheduling for Clustered Microarchitectures, IEEE Transactions on Computers, v.58 n.6, p.770-783, June 2009[doi>10.1109/TC.2009.32]
Amarasinghe, S., Karger, D. R., Lee, W., and Mirrokni, V. S. 2002. A theoretical and practical approach to instruction scheduling on spatial architectures. Tech. rep. MIT, LCS Technical Reports, Cambridge, MA.
Konstantin Andreev , Harald Räcke, Balanced graph partitioning, Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures, June 27-30, 2004, Barcelona, Spain[doi>10.1145/1007912.1007931]
ARM. 2011. The architecture for the digital world. http://www.arm.com. (Last accessed June 2011).
Andrzej Bednarski , Christoph Kessler, Optimal integrated VLIW code generation with integer linear programming, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany[doi>10.1007/11823285_48]
Mirza Beg , Peter van Beek, A Constraint Programming Approach for Instruction Assignment, Proceedings of the 2011 15th Workshop on Interaction between Compilers and Computer Architectures, p.25-34, February 12-12, 2011[doi>10.1109/INTERACT.2011.8]
Benders, J. F. 1962. Partitioning procedures for solving mixed-variables programming problems. Numerische Mathematik 4, 238--252.
Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006[doi>http://doi.acm.org/10.1145/1132952.1132953]
R. J. Blainey, Instruction scheduling in the TOBEY compiler, IBM Journal of Research and Development, v.38 n.5, p.577-593, Sept. 1994[doi>10.1147/rd.385.0577]
Michael Chu , Kevin Fan , Scott Mahlke, Region-based hierarchical operation partitioning for multicluster processors, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781165]
Michael L. Chu , Scott A. Mahlke, Compiler-directed Data Partitioning for Multicluster Processors, Proceedings of the International Symposium on Code Generation and Optimization, p.208-220, March 26-29, 2006[doi>10.1109/CGO.2006.9]
Michael Chu , Rajiv Ravindran , Scott Mahlke, Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.369-380, December 01-05, 2007[doi>10.1109/MICRO.2007.11]
Chung, Y. C., Liu, C. C., and Liu, J. S. 1995. Applications and performance analysis of an optimization approach for list scheduling algorithms on distributed memory multiprocessors. J. Inf. Sci. Eng. 11, 2, 155--181.
Josep M. Codina , Jesús Sánchez , Antonio González, A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.175-184, September 08-12, 2001
Dantzig, G. B. and Wolfe, P. 1960. Decomposition principle for linear programs. Oper. Res. 8, 101--111.
John R. Ellis, Bulldog: a compiler for VLSI architectures, MIT Press, Cambridge, MA, 1986
Mattias V. Eriksson , Christoph W. Kessler, Integrated Modulo Scheduling for Clustered VLIW Architectures, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus[doi>10.1007/978-3-540-92990-1_7]
Faraboschi, P., Desoli, G., and Fisher, J. A. 1998. Clustered instruction-level parallel processors. Tech. rep. HP Labs Technical Report HPL-98-204. 1--29.
Fisher, J. A., Faraboschi, P., and Young, C. 2005. Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools. Elsevier, Amsterdam.
Mark Heffernan , Kent Wilken, Data-Dependency Graph Transformations for Instruction Scheduling, Journal of Scheduling, v.8 n.5, p.427-451, October   2005[doi>10.1007/s10951-005-2862-8]
Mark Heffernan , Kent Wilken , Ghassan Shobaki, Data-Dependency Graph Transformations for Superblock Scheduling, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.77-88, December 09-13, 2006[doi>10.1109/MICRO.2006.16]
Bruce Hendrickson , Robert Leland, A multilevel algorithm for partitioning graphs, Proceedings of the 1995 ACM/IEEE conference on Supercomputing, p.28-es, December 04-08, 1995, San Diego, California, USA[doi>10.1145/224170.224228]
Hoxey, S., Karim, F., Hay, B., and Warren, H. 1996. The PowerPC Compiler Writers Guide. Warthman Associates, Palo Alto, CA.
George Karypis , Vipin Kumar, A Fast and High Quality Multilevel Scheme for Partitioning Irregular Graphs, SIAM Journal on Scientific Computing, v.20 n.1, p.359-392, Aug. 1998[doi>10.1137/S1064827595287997]
Christoph Kessler , Andrzej Bednarski, Optimal integrated code generation for VLIW architectures: Research Articles, Concurrency and Computation: Practice & Experience, v.18 n.11, p.1353-1390, September 2006[doi>10.1002/cpe.v18:11]
Viktor S. Lapinskii , Margarida F. Jacome , Gustavo A. De Veciana, Cluster assignment for high-performance embedded VLIW processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.430-454, July 2002[doi>10.1145/567270.567274]
Walter Lee , Rajeev Barua , Matthew Frank , Devabhaktuni Srikrishna , Jonathan Babb , Vivek Sarkar , Saman Amarasinghe, Space-time scheduling of instruction-level parallelism on a raw machine, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.46-57, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291018]
Walter Lee , Diego Puppin , Shane Swenson , Saman Amarasinghe, Convergent scheduling, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Rainer Leupers, Instruction Scheduling for Clustered VLIW DSPs, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.291, October 15-19, 2000
Cheng Luo , Yuebin Bai , Cong Xu , Liang Zhang, FCCM: A Novel Inter-Core Communication Mechanism in Multi-Core Platform, Proceedings of the 2009 First IEEE International Conference on Information Science and Engineering, p.215-218, December 26-28, 2009[doi>10.1109/ICISE.2009.589]
Malik, A. M., McInnes, J., and van Beek, P. 2008. Optimal basic block instruction scheduling for multiple-issue processors using constraint programming. Int. J. Arti. Intell. Tools 17, 1, 37--54.
Abid M. Malik , Michael Chase , Tyrel Russell , Peter Beek, An Application of Constraint Programming to Superblock Instruction Scheduling, Proceedings of the 14th international conference on Principles and Practice of Constraint Programming, September 14-18, 2008, Sydney, Australia[doi>10.1007/978-3-540-85958-1_7]
Rahul Nagpal , Y. N. Srikant, Integrated temporal and spatial scheduling for extended operand clustered VLIW processors, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977155]
Rahul Nagpal , Y. N. Srikant, Pragmatic integrated scheduling for clustered VLIW architectures, Software—Practice & Experience, v.38 n.3, p.227-257, March 2008[doi>10.1002/spe.v38:3]
Erik Nystrom , Alexandre E. Eichenberger, Effective cluster assignment for modulo scheduling, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.103-114, November 1998, Dallas, Texas, USA
John D. Owens , William J. Dally , Ron Ho , D. N.  (Jay) Jayasimha , Stephen W. Keckler , Li-Shiuan Peh, Research Challenges for On-Chip Interconnection Networks, IEEE Micro, v.27 n.5, p.96-108, September 2007[doi>10.1109/MM.2007.91]
Joan-Manuel Parcerisa , Julio Sahuquillo , Antonio González , José Duato, Efficient Interconnects for Clustered Microarchitectures, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.291, September 22-25, 2002
Kevin D. Rich , Matthew K. Farrens, Code Partitioning in Decoupled Compilers, Proceedings from the 6th International Euro-Par Conference on Parallel Processing, p.1008-1017, August 29-September 01, 2000
Tyrel Russell , Abid M. Malik , Michael Chase , Peter van Beek, Learning Heuristics for the Superblock Instruction Scheduling Problem, IEEE Transactions on Knowledge and Data Engineering, v.21 n.10, p.1489-1502, October 2009[doi>10.1109/TKDE.2009.17]
Francesca Rossi , Peter van Beek , Toby Walsh, Handbook of Constraint Programming (Foundations of Artificial Intelligence), Elsevier Science Inc., New York, NY, 2006
Jesús Sánchez , Antonio González, Instruction scheduling for clustered VLIW architectures, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain[doi>10.1145/501790.501801]
Ghassan Shobaki , Kent Wilken, Optimal Superblock Scheduling Using Enumeration, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.283-293, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.27]
A. S. Terechko , H. Corporaal, Inter-cluster communication in VLIW architectures, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.2, p.11-es, June 2007[doi>10.1145/1250727.1250731]
Terechko, A. S. 2007. Clustered VLIW architectures: A quantitative approach. Ph.D. Dissertation, Technischie Universiteit Eindhoven, Eindhoven, Netherlands.
Texas Instruments. 2011. http://www.ti.com. (Last accessed June 2011).
