ISim log file
Running: /home/ise/FPGA/HIENTHIMSSV/gdajh_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/FPGA/HIENTHIMSSV/gdajh_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance dut/chiaxung/, width 1 of formal port Mode is not equal to width 32 of actual constant.
WARNING: File "/home/ise/FPGA/HIENTHIMSSV/hienthi22119166.v" Line 41.  For instance dut/tm1638/, width 8 of formal port led is not equal to width 1 of actual signal led.
WARNING: File "/home/ise/FPGA/HIENTHIMSSV/hienthi22119166.v" Line 46.  For instance dut/tm1638/, width 4 of formal port seg4 is not equal to width 1 of actual signal LED7SEG_4.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
