#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jan 12 01:05:02 2022
# Process ID: 73171
# Current directory: /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.runs/impl_1
# Command line: vivado -log AES256_system_design6_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source AES256_system_design6_wrapper.tcl -notrace
# Log file: /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.runs/impl_1/AES256_system_design6_wrapper.vdi
# Journal file: /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source AES256_system_design6_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top AES256_system_design6_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_AES256_device_IP_0_0/AES256_system_design6_AES256_device_IP_0_0.dcp' for cell 'AES256_system_design6_i/AES256_device_IP_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_axi_gpio_0_0/AES256_system_design6_axi_gpio_0_0.dcp' for cell 'AES256_system_design6_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_axi_timer_0_0/AES256_system_design6_axi_timer_0_0.dcp' for cell 'AES256_system_design6_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_processing_system7_0_0/AES256_system_design6_processing_system7_0_0.dcp' for cell 'AES256_system_design6_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_rst_ps7_0_50M_0/AES256_system_design6_rst_ps7_0_50M_0.dcp' for cell 'AES256_system_design6_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_xbar_0/AES256_system_design6_xbar_0.dcp' for cell 'AES256_system_design6_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_auto_pc_0/AES256_system_design6_auto_pc_0.dcp' for cell 'AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2522.812 ; gain = 0.000 ; free physical = 4089 ; free virtual = 5385
INFO: [Netlist 29-17] Analyzing 965 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_processing_system7_0_0/AES256_system_design6_processing_system7_0_0.xdc] for cell 'AES256_system_design6_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_processing_system7_0_0/AES256_system_design6_processing_system7_0_0.xdc] for cell 'AES256_system_design6_i/processing_system7_0/inst'
Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_axi_gpio_0_0/AES256_system_design6_axi_gpio_0_0_board.xdc] for cell 'AES256_system_design6_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_axi_gpio_0_0/AES256_system_design6_axi_gpio_0_0_board.xdc] for cell 'AES256_system_design6_i/axi_gpio_0/U0'
Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_axi_gpio_0_0/AES256_system_design6_axi_gpio_0_0.xdc] for cell 'AES256_system_design6_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_axi_gpio_0_0/AES256_system_design6_axi_gpio_0_0.xdc] for cell 'AES256_system_design6_i/axi_gpio_0/U0'
Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_axi_timer_0_0/AES256_system_design6_axi_timer_0_0.xdc] for cell 'AES256_system_design6_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_axi_timer_0_0/AES256_system_design6_axi_timer_0_0.xdc] for cell 'AES256_system_design6_i/axi_timer_0/U0'
Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_rst_ps7_0_50M_0/AES256_system_design6_rst_ps7_0_50M_0_board.xdc] for cell 'AES256_system_design6_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_rst_ps7_0_50M_0/AES256_system_design6_rst_ps7_0_50M_0_board.xdc] for cell 'AES256_system_design6_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_rst_ps7_0_50M_0/AES256_system_design6_rst_ps7_0_50M_0.xdc] for cell 'AES256_system_design6_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.gen/sources_1/bd/AES256_system_design6/ip/AES256_system_design6_rst_ps7_0_50M_0/AES256_system_design6_rst_ps7_0_50M_0.xdc] for cell 'AES256_system_design6_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.srcs/constrs_1/new/GPIO_Constraints_design6.xdc]
Finished Parsing XDC File [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.srcs/constrs_1/new/GPIO_Constraints_design6.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2570.770 ; gain = 0.000 ; free physical = 3981 ; free virtual = 5284
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2570.770 ; gain = 48.031 ; free physical = 3981 ; free virtual = 5284
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2594.773 ; gain = 24.004 ; free physical = 3967 ; free virtual = 5271

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 161e5f1c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2755.586 ; gain = 160.812 ; free physical = 3558 ; free virtual = 4876

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fbb6cd23

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2935.523 ; gain = 0.000 ; free physical = 3391 ; free virtual = 4709
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14d258a30

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2935.523 ; gain = 0.000 ; free physical = 3391 ; free virtual = 4709
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1002b805c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2935.523 ; gain = 0.000 ; free physical = 3390 ; free virtual = 4708
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 102 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1002b805c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2935.523 ; gain = 0.000 ; free physical = 3390 ; free virtual = 4708
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1002b805c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2935.523 ; gain = 0.000 ; free physical = 3390 ; free virtual = 4708
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1002b805c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2935.523 ; gain = 0.000 ; free physical = 3390 ; free virtual = 4708
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              37  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             102  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2935.523 ; gain = 0.000 ; free physical = 3390 ; free virtual = 4708
Ending Logic Optimization Task | Checksum: 1a3af648e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2935.523 ; gain = 0.000 ; free physical = 3390 ; free virtual = 4708

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1c4043e3b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3159.438 ; gain = 0.000 ; free physical = 3367 ; free virtual = 4690
Ending Power Optimization Task | Checksum: 1c4043e3b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3159.438 ; gain = 223.914 ; free physical = 3375 ; free virtual = 4698

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 162a1495d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3159.438 ; gain = 0.000 ; free physical = 3377 ; free virtual = 4699
Ending Final Cleanup Task | Checksum: 162a1495d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3159.438 ; gain = 0.000 ; free physical = 3377 ; free virtual = 4699

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3159.438 ; gain = 0.000 ; free physical = 3377 ; free virtual = 4699
Ending Netlist Obfuscation Task | Checksum: 162a1495d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3159.438 ; gain = 0.000 ; free physical = 3377 ; free virtual = 4699
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3159.438 ; gain = 588.668 ; free physical = 3377 ; free virtual = 4699
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3159.438 ; gain = 0.000 ; free physical = 3370 ; free virtual = 4695
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.runs/impl_1/AES256_system_design6_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AES256_system_design6_wrapper_drc_opted.rpt -pb AES256_system_design6_wrapper_drc_opted.pb -rpx AES256_system_design6_wrapper_drc_opted.rpx
Command: report_drc -file AES256_system_design6_wrapper_drc_opted.rpt -pb AES256_system_design6_wrapper_drc_opted.pb -rpx AES256_system_design6_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.runs/impl_1/AES256_system_design6_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 5 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[10][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[11][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[12][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[13][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[14][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[15][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[1][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[2][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[3][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[4][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[5][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[6][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[7][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[8][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[9][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 5 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3300 ; free virtual = 4628
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9f695624

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3300 ; free virtual = 4628
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3300 ; free virtual = 4628

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8812ef39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3334 ; free virtual = 4665

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11bb78835

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3322 ; free virtual = 4655

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11bb78835

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3322 ; free virtual = 4655
Phase 1 Placer Initialization | Checksum: 11bb78835

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3321 ; free virtual = 4655

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13e3f8062

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3305 ; free virtual = 4639

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12caa2389

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3305 ; free virtual = 4639

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12caa2389

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3305 ; free virtual = 4639

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 696 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 93 nets or LUTs. Breaked 0 LUT, combined 93 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3281 ; free virtual = 4617

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             93  |                    93  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             93  |                    93  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 21a80868b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3282 ; free virtual = 4618
Phase 2.4 Global Placement Core | Checksum: 2a3790e8d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3279 ; free virtual = 4615
Phase 2 Global Placement | Checksum: 2a3790e8d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3284 ; free virtual = 4621

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 227d33333

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3286 ; free virtual = 4622

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2e05354

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3285 ; free virtual = 4622

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20b4d2ebe

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3286 ; free virtual = 4622

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c8315786

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3286 ; free virtual = 4622

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2532574a6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3287 ; free virtual = 4624

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 202ffa20a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3287 ; free virtual = 4624

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24dd5cb52

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3287 ; free virtual = 4625
Phase 3 Detail Placement | Checksum: 24dd5cb52

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3287 ; free virtual = 4625

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1df900335

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 5 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.907 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fb278b4e

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623
INFO: [Place 46-33] Processed net AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net AES256_system_design6_i/rst_ps7_0_50M/U0/peripheral_aresetn[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f5632b61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623
Phase 4.1.1.1 BUFG Insertion | Checksum: 1df900335

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.907. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 221eb26bf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623
Phase 4.1 Post Commit Optimization | Checksum: 221eb26bf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 221eb26bf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 221eb26bf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623
Phase 4.3 Placer Reporting | Checksum: 221eb26bf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c38b4f3a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623
Ending Placer Task | Checksum: d3cb60a3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3276 ; free virtual = 4623
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3298 ; free virtual = 4646
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3269 ; free virtual = 4635
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.runs/impl_1/AES256_system_design6_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file AES256_system_design6_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3280 ; free virtual = 4632
INFO: [runtcl-4] Executing : report_utilization -file AES256_system_design6_wrapper_utilization_placed.rpt -pb AES256_system_design6_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file AES256_system_design6_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3291 ; free virtual = 4643
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3163.453 ; gain = 0.000 ; free physical = 3226 ; free virtual = 4597
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.runs/impl_1/AES256_system_design6_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 5 CPUs
Checksum: PlaceDB: a7a06b20 ConstDB: 0 ShapeSum: 2c2af583 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c17f073f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3183.008 ; gain = 19.555 ; free physical = 3119 ; free virtual = 4476
Post Restoration Checksum: NetGraph: a3e164e4 NumContArr: 1d9da25b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c17f073f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3183.008 ; gain = 19.555 ; free physical = 3121 ; free virtual = 4479

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c17f073f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3195.004 ; gain = 31.551 ; free physical = 3099 ; free virtual = 4457

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c17f073f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3195.004 ; gain = 31.551 ; free physical = 3099 ; free virtual = 4457
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1af522ade

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3229.137 ; gain = 65.684 ; free physical = 3085 ; free virtual = 4443
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.358  | TNS=0.000  | WHS=-0.174 | THS=-69.085|

Phase 2 Router Initialization | Checksum: 1cf30a5ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.137 ; gain = 65.684 ; free physical = 3085 ; free virtual = 4444

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000103552 %
  Global Horizontal Routing Utilization  = 8.45166e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11875
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11871
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 2


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cf30a5ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3229.137 ; gain = 65.684 ; free physical = 3082 ; free virtual = 4441
Phase 3 Initial Routing | Checksum: 14b12d004

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4434

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1880
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.009  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 134c5929a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3077 ; free virtual = 4435

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.009  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eb5b8cca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4435
Phase 4 Rip-up And Reroute | Checksum: 1eb5b8cca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4435

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1eb5b8cca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4435

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eb5b8cca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4435
Phase 5 Delay and Skew Optimization | Checksum: 1eb5b8cca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4435

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13571bdf4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4435
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.140  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b1647d7e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4435
Phase 6 Post Hold Fix | Checksum: 1b1647d7e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4435

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.66729 %
  Global Horizontal Routing Utilization  = 3.2986 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17e0c1f62

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4435

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17e0c1f62

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3240.137 ; gain = 76.684 ; free physical = 3076 ; free virtual = 4434

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21376e934

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3248.141 ; gain = 84.688 ; free physical = 3076 ; free virtual = 4435

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.140  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21376e934

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3248.141 ; gain = 84.688 ; free physical = 3078 ; free virtual = 4436
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3248.141 ; gain = 84.688 ; free physical = 3104 ; free virtual = 4463

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.141 ; gain = 84.688 ; free physical = 3107 ; free virtual = 4466
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3248.141 ; gain = 0.000 ; free physical = 3076 ; free virtual = 4458
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.runs/impl_1/AES256_system_design6_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AES256_system_design6_wrapper_drc_routed.rpt -pb AES256_system_design6_wrapper_drc_routed.pb -rpx AES256_system_design6_wrapper_drc_routed.rpx
Command: report_drc -file AES256_system_design6_wrapper_drc_routed.rpt -pb AES256_system_design6_wrapper_drc_routed.pb -rpx AES256_system_design6_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 5 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.runs/impl_1/AES256_system_design6_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file AES256_system_design6_wrapper_methodology_drc_routed.rpt -pb AES256_system_design6_wrapper_methodology_drc_routed.pb -rpx AES256_system_design6_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file AES256_system_design6_wrapper_methodology_drc_routed.rpt -pb AES256_system_design6_wrapper_methodology_drc_routed.pb -rpx AES256_system_design6_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 5 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_system/AES256_system.runs/impl_1/AES256_system_design6_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file AES256_system_design6_wrapper_power_routed.rpt -pb AES256_system_design6_wrapper_power_summary_routed.pb -rpx AES256_system_design6_wrapper_power_routed.rpx
Command: report_power -file AES256_system_design6_wrapper_power_routed.rpt -pb AES256_system_design6_wrapper_power_summary_routed.pb -rpx AES256_system_design6_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
115 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file AES256_system_design6_wrapper_route_status.rpt -pb AES256_system_design6_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file AES256_system_design6_wrapper_timing_summary_routed.rpt -pb AES256_system_design6_wrapper_timing_summary_routed.pb -rpx AES256_system_design6_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 5 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file AES256_system_design6_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file AES256_system_design6_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file AES256_system_design6_wrapper_bus_skew_routed.rpt -pb AES256_system_design6_wrapper_bus_skew_routed.pb -rpx AES256_system_design6_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 5 CPUs
Command: write_bitstream -force AES256_system_design6_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 5 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/cond_getWord_reg[2]_i_1_n_0 is a gated clock net sourced by a combinational pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/cond_getWord_reg[2]_i_1/O, cell AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/cond_getWord_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[10][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[11][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[12][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[13][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[14][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[15][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[1][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[2][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[3][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[4][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[5][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[6][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[7][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[8][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[9][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg has an input control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/ADDRARDADDR[11] (net: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/ADDRARDADDR[7]) which is driven by a register (AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/n_read_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 5 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./AES256_system_design6_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3634.590 ; gain = 308.766 ; free physical = 3015 ; free virtual = 4397
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 01:07:04 2022...
