-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 15:12:38 EST 2021                        

Solution Settings: fir.v7
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          40      45         47            0  0          
    Design Total:                      40      45         47            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548          7           5 
    mgc_add(5,0,1,0,5)                         4.500     0.000      4.500 1.642          0           6 
    mgc_add(5,0,1,0,6)                         4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,2,1,5)                         4.500     0.000      4.500 1.652          6           0 
    mgc_add(5,0,2,1,6)                         4.500     0.000      4.500 1.706          1           0 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0           2 
    mgc_and(1,3)                               0.559     0.000      0.559 1.279          0           2 
    mgc_and(1,5)                               0.969     0.000      0.969 1.279          0           1 
    mgc_and(1,6)                               1.174     0.000      1.174 1.496          0           2 
    mgc_and(2,2)                               0.709     0.000      0.709 1.279          0           2 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           2 
    mgc_mux(16,1,2)                            8.135     0.000      8.135 1.312          0           1 
    mgc_mux(16,5,32)                         166.490     0.000    166.490 2.844          7           3 
    mgc_mux(30,1,2)                           15.254     0.000     15.254 1.312          0           2 
    mgc_mux(5,1,2)                             2.542     0.000      2.542 1.312          0           3 
    mgc_mux1hot(16,4)                         20.898     0.000     20.898 1.687          0           1 
    mgc_mux1hot(16,6)                         34.449     0.000     34.449 1.972          0           1 
    mgc_mux1hot(5,7)                          12.883     0.000     12.883 2.081          0           1 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0           2 
    mgc_nor(1,3)                               0.559     0.000      0.559 1.268          0           3 
    mgc_nor(1,4)                               0.764     0.000      0.764 1.268          0           3 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          39 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0           7 
    mgc_or(1,3)                                0.559     0.000      0.559 1.268          0           1 
    mgc_or(1,4)                                0.764     0.000      0.764 1.268          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          69 
    mgc_reg_pos(2,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(5,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           5 
    mgc_reg_pos(6,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):          1376.144     2.000    756.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1625.9          3698.5          1376.1        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1625.9 (100%)   3698.5 (100%)   1376.1 (100%) 
      MUX:              1165.4  (72%)   1692.1  (46%)    614.0  (45%) 
      FUNC:              460.5  (28%)   1976.5  (53%)    736.5  (54%) 
      LOGIC:               0.0            29.9   (1%)     25.7   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-1:mul.itm                           30                            MAC-1:mul.itm                                         
                                                                          MAC-3:mul.itm                                         
                                                                          MAC-6:mul.itm                                         
    MAC-2:mul.itm                           30         Y           Y      MAC-2:mul.itm                                         
                                                                          MAC-4:mul.itm                                         
                                                                          MAC-7:mul.itm                                         
                                                                          MAC-5:mul.itm                                         
    MAC:acc#3.itm                           30         Y           Y      MAC:acc#3.itm                                         
                                                                          MAC:acc#5.itm                                         
    acc(32:3)#1.sva                         30         Y           Y      acc(32:3)#1.sva                                       
                                                                          acc(32:3)#5.sva                                       
    MAC:mux#1.itm                           16         Y           Y      MAC:mux#1.itm                                         
    MAC:mux#2.itm                           16         Y           Y      MAC:mux#2.itm                                         
    MAC:mux#3.itm                           16         Y           Y      MAC:mux#3.itm                                         
                                                                          MAC:mux#4.itm                                         
    MAC:mux#5.itm                           16         Y           Y      MAC:mux#5.itm                                         
    MAC:mux#6.itm                           16         Y           Y      MAC:mux#6.itm                                         
    MAC:mux.itm                             16         Y           Y      MAC:mux.itm                                           
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                             16         Y           Y      regs(0).sva                                           
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva                             16         Y           Y      regs(1).sva                                           
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva                            16         Y           Y      regs(10).sva                                          
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva                            16         Y           Y      regs(11).sva                                          
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva                            16         Y           Y      regs(12).sva                                          
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva                            16         Y           Y      regs(13).sva                                          
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva                            16         Y           Y      regs(14).sva                                          
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva                             16         Y           Y      regs(2).sva                                           
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva                             16         Y           Y      regs(3).sva                                           
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva                             16         Y           Y      regs(4).sva                                           
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva                             16         Y           Y      regs(5).sva                                           
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva                             16         Y           Y      regs(6).sva                                           
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva                             16         Y           Y      regs(7).sva                                           
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva                             16         Y           Y      regs(8).sva                                           
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva                             16         Y           Y      regs(9).sva                                           
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC:i(5:0)#5.sva                         6         Y           Y      MAC:i(5:0)#5.sva                                      
    MAC-2:acc#2.psp.sva                      5         Y           Y      MAC-2:acc#2.psp.sva                                   
    MAC-3:acc#2.psp.sva                      5         Y           Y      MAC-3:acc#2.psp.sva                                   
    MAC-5:acc#2.psp.sva                      5         Y           Y      MAC-5:acc#2.psp.sva                                   
    MAC-6:acc#2.psp.sva                      5         Y           Y      MAC-6:acc#2.psp.sva                                   
    MAC-7:acc#2.itm                          5         Y           Y      MAC-7:acc#2.itm                                       
    MAC:i(4:0).sva(1:0)                      2         Y           Y      MAC:i(4:0).sva(1:0)                                   
    MAC:i(4:0).sva(4:3)                      2         Y           Y      MAC:i(4:0).sva(4:3)                                   
    MAC:i(4:0).sva(2)                        1         Y           Y      MAC:i(4:0).sva(2)                                     
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1261           1230        1230 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.98) 
    
  Timing Report
    Critical Path
      Max Delay:  10.23637
      Slack:      -0.23637000000000086
      
      Path                                                                            Startpoint                        Endpoint                  Delay   Slack   
      ------------------------------------------------------------------------------- --------------------------------- ------------------------- ------- -------
      1                                                                               fir:core/reg(MAC-1:mul)           fir:core/reg(acc(32:3)#1) 10.2364 -0.2364 
                                                                                                                                                                  
        Instance                                                                      Component                                                   Delta   Delay   
        --------                                                                      ---------                                                   -----   -----   
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                                  0.0000  0.0000  
        fir:core/MAC-1:mul.itm                                                                                                                    0.0000  0.0000  
        fir:core/MAC:acc#3                                                            mgc_addc_30_0_30_0_30                                       2.5484  2.5484  
        fir:core/MAC:acc#3.itm:mx0w0                                                                                                              0.0000  2.5484  
        fir:core/MAC:acc                                                              mgc_addc_30_0_30_0_30                                       2.5484  5.0969  
        fir:core/MAC:acc.itm                                                                                                                      0.0000  5.0969  
        fir:core/MAC-4:acc#1                                                          mgc_addc_30_0_30_0_30                                       2.5484  7.6453  
        fir:core/acc(32:3)#5.sva#1                                                                                                                0.0000  7.6453  
        fir:core/acc:mux                                                              mgc_mux_30_1_2                                              1.3121  8.9574  
        fir:core/acc:mux.itm                                                                                                                      0.0000  8.9574  
        fir:core/acc:acc:and                                                          mgc_and_30_2                                                1.2790  10.2364 
        fir:core/acc:acc:and.itm                                                                                                                  0.0000  10.2364 
        fir:core/reg(acc(32:3)#1)                                                     mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  10.2364 
                                                                                                                                                                  
      2                                                                               fir:core/reg(MAC-2:mul)           fir:core/reg(acc(32:3)#1) 10.2364 -0.2364 
                                                                                                                                                                  
        Instance                                                                      Component                                                   Delta   Delay   
        --------                                                                      ---------                                                   -----   -----   
        fir:core/reg(MAC-2:mul)                                                       mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  0.0000  
        fir:core/MAC-2:mul.itm                                                                                                                    0.0000  0.0000  
        fir:core/MAC:acc#3                                                            mgc_addc_30_0_30_0_30                                       2.5484  2.5484  
        fir:core/MAC:acc#3.itm:mx0w0                                                                                                              0.0000  2.5484  
        fir:core/MAC:acc                                                              mgc_addc_30_0_30_0_30                                       2.5484  5.0969  
        fir:core/MAC:acc.itm                                                                                                                      0.0000  5.0969  
        fir:core/MAC-4:acc#1                                                          mgc_addc_30_0_30_0_30                                       2.5484  7.6453  
        fir:core/acc(32:3)#5.sva#1                                                                                                                0.0000  7.6453  
        fir:core/acc:mux                                                              mgc_mux_30_1_2                                              1.3121  8.9574  
        fir:core/acc:mux.itm                                                                                                                      0.0000  8.9574  
        fir:core/acc:acc:and                                                          mgc_and_30_2                                                1.2790  10.2364 
        fir:core/acc:acc:and.itm                                                                                                                  0.0000  10.2364 
        fir:core/reg(acc(32:3)#1)                                                     mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  10.2364 
                                                                                                                                                                  
      3                                                                               fir:core/reg(MAC:i(4:0).sva(4:3)) fir:core/reg(MAC:mux#1)   9.0812  0.9188  
                                                                                                                                                                  
        Instance                                                                      Component                                                   Delta   Delay   
        --------                                                                      ---------                                                   -----   -----   
        fir:core/reg(MAC:i(4:0).sva(4:3))                                             mgc_reg_pos_2_0_0_1_1_1_1                                   0.0000  0.0000  
        fir:core/MAC:i(4:0).sva(4:3)                                                                                                              0.0000  0.0000  
        fir:core/MAC:i:conc#8                                                                                                                     0.0000  0.0000  
        fir:core/MAC:i:conc#8.itm                                                                                                                 0.0000  0.0000  
        fir:core/MAC-1:acc#2                                                          mgc_addc_5_0_1_0_5                                          1.6417  1.6417  
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                                                        0.0000  1.6417  
        fir:core/MAC-2:acc#2                                                          mgc_addc_5_0_1_0_5                                          1.6417  3.2833  
        fir:core/MAC-2:acc#2.psp.sva:mx0w0                                                                                                        0.0000  3.2833  
        fir:core/MAC-3:acc#2                                                          mgc_addc_5_0_1_0_5                                          1.6417  4.9250  
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                                                        0.0000  4.9250  
        fir:core/MAC:mux#18                                                           mgc_mux_5_1_2                                               1.3121  6.2371  
        fir:core/MAC:mux#18.itm                                                                                                                   0.0000  6.2371  
        fir:core/MAC:mux#12:rg                                                        mgc_mux_16_5_32                                             2.8441  9.0812  
        fir:core/z.out#1                                                                                                                          0.0000  9.0812  
        fir:core/reg(MAC:mux#1)                                                       mgc_reg_pos_16_0_0_1_1_1_1                                  0.0000  9.0812  
                                                                                                                                                                  
      4                                                                               fir:core/reg(MAC:i(4:0).sva(2))   fir:core/reg(MAC:mux#1)   9.0812  0.9188  
                                                                                                                                                                  
        Instance                                                                      Component                                                   Delta   Delay   
        --------                                                                      ---------                                                   -----   -----   
        fir:core/reg(MAC:i(4:0).sva(2))                                               mgc_reg_pos_1_0_0_1_1_1_1                                   0.0000  0.0000  
        fir:core/MAC:i(4:0).sva(2)                                                                                                                0.0000  0.0000  
        fir:core/MAC:i:conc#8                                                                                                                     0.0000  0.0000  
        fir:core/MAC:i:conc#8.itm                                                                                                                 0.0000  0.0000  
        fir:core/MAC-1:acc#2                                                          mgc_addc_5_0_1_0_5                                          1.6417  1.6417  
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                                                        0.0000  1.6417  
        fir:core/MAC-2:acc#2                                                          mgc_addc_5_0_1_0_5                                          1.6417  3.2833  
        fir:core/MAC-2:acc#2.psp.sva:mx0w0                                                                                                        0.0000  3.2833  
        fir:core/MAC-3:acc#2                                                          mgc_addc_5_0_1_0_5                                          1.6417  4.9250  
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                                                        0.0000  4.9250  
        fir:core/MAC:mux#18                                                           mgc_mux_5_1_2                                               1.3121  6.2371  
        fir:core/MAC:mux#18.itm                                                                                                                   0.0000  6.2371  
        fir:core/MAC:mux#12:rg                                                        mgc_mux_16_5_32                                             2.8441  9.0812  
        fir:core/z.out#1                                                                                                                          0.0000  9.0812  
        fir:core/reg(MAC:mux#1)                                                       mgc_reg_pos_16_0_0_1_1_1_1                                  0.0000  9.0812  
                                                                                                                                                                  
      5                                                                               fir:core/reg(MAC:i(4:0).sva(1:0)) fir:core/reg(MAC:mux#1)   9.0812  0.9188  
                                                                                                                                                                  
        Instance                                                                      Component                                                   Delta   Delay   
        --------                                                                      ---------                                                   -----   -----   
        fir:core/reg(MAC:i(4:0).sva(1:0))                                             mgc_reg_pos_2_0_0_1_1_1_1                                   0.0000  0.0000  
        fir:core/MAC:i(4:0).sva(1:0)                                                                                                              0.0000  0.0000  
        fir:core/MAC:i:conc#8                                                                                                                     0.0000  0.0000  
        fir:core/MAC:i:conc#8.itm                                                                                                                 0.0000  0.0000  
        fir:core/MAC-1:acc#2                                                          mgc_addc_5_0_1_0_5                                          1.6417  1.6417  
        fir:core/MAC-1:acc#2.psp.sva:mx0w0                                                                                                        0.0000  1.6417  
        fir:core/MAC-2:acc#2                                                          mgc_addc_5_0_1_0_5                                          1.6417  3.2833  
        fir:core/MAC-2:acc#2.psp.sva:mx0w0                                                                                                        0.0000  3.2833  
        fir:core/MAC-3:acc#2                                                          mgc_addc_5_0_1_0_5                                          1.6417  4.9250  
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                                                                        0.0000  4.9250  
        fir:core/MAC:mux#18                                                           mgc_mux_5_1_2                                               1.3121  6.2371  
        fir:core/MAC:mux#18.itm                                                                                                                   0.0000  6.2371  
        fir:core/MAC:mux#12:rg                                                        mgc_mux_16_5_32                                             2.8441  9.0812  
        fir:core/z.out#1                                                                                                                          0.0000  9.0812  
        fir:core/reg(MAC:mux#1)                                                       mgc_reg_pos_16_0_0_1_1_1_1                                  0.0000  9.0812  
                                                                                                                                                                  
      6                                                                               fir:core/fir:core_core:fsm:inst   fir:core/reg(MAC-1:mul)   8.8672  1.1328  
                                                                                                                                                                  
        Instance                                                                      Component                                                   Delta   Delay   
        --------                                                                      ---------                                                   -----   -----   
        fir:core/fir:core_core:fsm:inst                                               fir:core_core:fsm                                           0.0000  0.0000  
        fir:core/fsm_output                                                                                                                       0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#10                                                                                                            0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#10.itm                                                                                                        0.0000  0.0000  
        fir:core/or#189                                                               mgc_or_1_2                                                  1.2679  1.2679  
        fir:core/or#189.itm                                                                                                                       0.0000  1.2679  
        fir:core/MAC:mux1h#26                                                         mgc_mux1hot_16_4                                            1.6872  2.9551  
        fir:core/MAC:mux1h#26.itm                                                                                                                 0.0000  2.9551  
        fir:core/MAC-2:mul:rg                                                         mgc_mul_16_1_16_1_30                                        4.6000  7.5551  
        fir:core/z.out#3                                                                                                                          0.0000  7.5551  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                              1.3121  8.8672  
        fir:core/MAC:MAC:mux.itm                                                                                                                  0.0000  8.8672  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                                  0.0000  8.8672  
                                                                                                                                                                  
      7                                                                               fir:core/fir:core_core:fsm:inst   fir:core/reg(MAC-1:mul)   8.8672  1.1328  
                                                                                                                                                                  
        Instance                                                                      Component                                                   Delta   Delay   
        --------                                                                      ---------                                                   -----   -----   
        fir:core/fir:core_core:fsm:inst                                               fir:core_core:fsm                                           0.0000  0.0000  
        fir:core/fsm_output                                                                                                                       0.0000  0.0000  
        fir:core/slc(fsm_output)(8)#3                                                                                                             0.0000  0.0000  
        fir:core/slc(fsm_output)(8)#3.itm                                                                                                         0.0000  0.0000  
        fir:core/or#189                                                               mgc_or_1_2                                                  1.2679  1.2679  
        fir:core/or#189.itm                                                                                                                       0.0000  1.2679  
        fir:core/MAC:mux1h#26                                                         mgc_mux1hot_16_4                                            1.6872  2.9551  
        fir:core/MAC:mux1h#26.itm                                                                                                                 0.0000  2.9551  
        fir:core/MAC-2:mul:rg                                                         mgc_mul_16_1_16_1_30                                        4.6000  7.5551  
        fir:core/z.out#3                                                                                                                          0.0000  7.5551  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                              1.3121  8.8672  
        fir:core/MAC:MAC:mux.itm                                                                                                                  0.0000  8.8672  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                                  0.0000  8.8672  
                                                                                                                                                                  
      8                                                                               fir/coeffs:rsc.q                  fir:core/reg(MAC-1:mul)   7.9121  2.0879  
                                                                                                                                                                  
        Instance                                                                      Component                                                   Delta   Delay   
        --------                                                                      ---------                                                   -----   -----   
        fir/coeffs:rsc.q                                                                                                                          2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                                 0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                             0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                               0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                                       0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                                  0.0000  2.0000  
        fir:core/MAC:asn#202                                                                                                                      0.0000  2.0000  
        fir:core/MAC:asn#202.itm                                                                                                                  0.0000  2.0000  
        fir:core/MAC-1:mul:rg                                                         mgc_mul_16_1_16_1_30                                        4.6000  6.6000  
        fir:core/z.out#4                                                                                                                          0.0000  6.6000  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                              1.3121  7.9121  
        fir:core/MAC:MAC:mux.itm                                                                                                                  0.0000  7.9121  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                                  0.0000  7.9121  
                                                                                                                                                                  
      9                                                                               fir/coeffs:rsc.q                  fir:core/reg(MAC-1:mul)   7.9121  2.0879  
                                                                                                                                                                  
        Instance                                                                      Component                                                   Delta   Delay   
        --------                                                                      ---------                                                   -----   -----   
        fir/coeffs:rsc.q                                                                                                                          2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                                 0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                             0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                               0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                                       0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                                  0.0000  2.0000  
        fir:core/MAC:asn                                                                                                                          0.0000  2.0000  
        fir:core/MAC:asn.itm                                                                                                                      0.0000  2.0000  
        fir:core/MAC-2:mul:rg                                                         mgc_mul_16_1_16_1_30                                        4.6000  6.6000  
        fir:core/z.out#3                                                                                                                          0.0000  6.6000  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                              1.3121  7.9121  
        fir:core/MAC:MAC:mux.itm                                                                                                                  0.0000  7.9121  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                                  0.0000  7.9121  
                                                                                                                                                                  
      10                                                                              fir:core/reg(acc(32:3)#1)         fir:core/reg(acc(32:3)#1) 7.6879  2.3121  
                                                                                                                                                                  
        Instance                                                                      Component                                                   Delta   Delay   
        --------                                                                      ---------                                                   -----   -----   
        fir:core/reg(acc(32:3)#1)                                                     mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  0.0000  
        fir:core/acc(32:3)#1.sva                                                                                                                  0.0000  0.0000  
        fir:core/MAC:acc#6                                                            mgc_addc_30_0_30_0_30                                       2.5484  2.5484  
        fir:core/MAC:acc#6.itm                                                                                                                    0.0000  2.5484  
        fir:core/MAC-7:acc#1                                                          mgc_addc_30_0_30_0_30                                       2.5484  5.0969  
        fir:core/MAC-7:acc#1.itm                                                                                                                  0.0000  5.0969  
        fir:core/acc:mux                                                              mgc_mux_30_1_2                                              1.3121  6.4090  
        fir:core/acc:mux.itm                                                                                                                      0.0000  6.4090  
        fir:core/acc:acc:and                                                          mgc_and_30_2                                                1.2790  7.6879  
        fir:core/acc:acc:and.itm                                                                                                                  0.0000  7.6879  
        fir:core/reg(acc(32:3)#1)                                                     mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  7.6879  
                                                                                                                                                                  
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                                    Slack (Delay) Messages                
      ------------------------------------ ------------------------------------- ------- ------- -----------------------
      fir:core/reg(acc(32:3)#1)            acc:acc:and.itm                       -0.2364 10.2364 (clock period exceeded) 
      fir:core/reg(out1:rsci.idat)         acc:slc(acc(32:3)#5.sva#1)(29-14).itm  2.3547  7.6453                         
      fir:core/reg(MAC:i(4:0).sva(4:3))    MAC:i:MAC:i:MAC:i:and#1.itm            8.7210  1.2790                         
      fir:core/reg(MAC:i(4:0).sva(2))      slc(fsm_output)(9)#3.itm              10.0000  0.0000                         
      fir:core/reg(MAC:i(4:0).sva(1:0))    MAC:i:MAC:i:MAC:i:and.itm              8.7210  1.2790                         
      fir:core/reg(regs(0))                regs(0).sva#1                          5.1834  4.8166                         
      fir:core/reg(regs(7))                regs(7).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(14))               regs(14).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(21))               regs(21).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(28))               regs(28).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(0))#1              in1:rsci.idat                         10.0000  0.0000                         
      fir:core/reg(regs(6))                regs(6).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(13))               regs(13).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(20))               regs(20).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(27))               regs(27).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(2))                regs(2).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(9))                regs(9).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(16))               regs(16).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(23))               regs(23).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(30))               regs(30).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(1))                regs(1).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(8))                regs(8).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(15))               regs(15).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(22))               regs(22).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(29))               regs(29).sva#1                        10.0000  0.0000                         
      fir:core/reg(out1:rsc.triosy:obj.ld) reg(out1:out1:and.cse                  8.7210  1.2790                         
      fir:core/reg(regs(5))                regs(5).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(12))               regs(12).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(19))               regs(19).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(26))               regs(26).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(4))                regs(4).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(11))               regs(11).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(18))               regs(18).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(25))               regs(25).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(3))                regs(3).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(10))               regs(10).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(17))               regs(17).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(24))               regs(24).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(30))#1             regs(29).sva                           7.1559  2.8441                         
      fir:core/reg(regs(29))#1             regs(28).sva                           8.0276  1.9724                         
      fir:core/reg(regs(28))#1             regs(27).sva                           5.1834  4.8166                         
      fir:core/reg(regs(27))#1             regs(26).sva                           7.1559  2.8441                         
      fir:core/reg(regs(26))#1             regs(25).sva                           7.1559  2.8441                         
      fir:core/reg(regs(25))#1             regs(24).sva                           5.1834  4.8166                         
      fir:core/reg(regs(24))#1             regs(23).sva                           7.1559  2.8441                         
      fir:core/reg(regs(23))#1             regs(22).sva                           7.1559  2.8441                         
      fir:core/reg(regs(22))#1             regs(21).sva                           8.0276  1.9724                         
      fir:core/reg(regs(21))#1             regs(20).sva                           5.1834  4.8166                         
      fir:core/reg(regs(20))#1             regs(19).sva                           7.1559  2.8441                         
      fir:core/reg(regs(19))#1             regs(18).sva                           7.1559  2.8441                         
      fir:core/reg(regs(18))#1             regs(17).sva                           5.1834  4.8166                         
      fir:core/reg(regs(17))#1             regs(16).sva                           7.1559  2.8441                         
      fir:core/reg(regs(16))#1             regs(15).sva                           7.1559  2.8441                         
      fir:core/reg(regs(15))#1             regs(14).sva                           8.0276  1.9724                         
      fir:core/reg(regs(14))#1             regs(13).sva                           5.1834  4.8166                         
      fir:core/reg(regs(13))#1             regs(12).sva                           7.1559  2.8441                         
      fir:core/reg(regs(12))#1             regs(11).sva                           7.1559  2.8441                         
      fir:core/reg(regs(11))#1             regs(10).sva                           5.1834  4.8166                         
      fir:core/reg(regs(10))#1             regs(9).sva                            7.1559  2.8441                         
      fir:core/reg(regs(9))#1              regs(8).sva                            7.1559  2.8441                         
      fir:core/reg(regs(8))#1              regs(7).sva                            8.0276  1.9724                         
      fir:core/reg(regs(7))#1              regs(6).sva                            5.1834  4.8166                         
      fir:core/reg(regs(6))#1              regs(5).sva                            7.1559  2.8441                         
      fir:core/reg(regs(5))#1              regs(4).sva                            7.1559  2.8441                         
      fir:core/reg(regs(4))#1              regs(3).sva                            5.1834  4.8166                         
      fir:core/reg(regs(3))#1              regs(2).sva                            7.1559  2.8441                         
      fir:core/reg(regs(2))#1              regs(1).sva                            7.1559  2.8441                         
      fir:core/reg(regs(1))#1              regs(0).sva                            8.0276  1.9724                         
      fir:core/reg(MAC:i(5:0)#5)           MAC-4:acc#2.itm                        3.4334  6.5666                         
      fir:core/reg(MAC:mux)                z.out                                  2.5604  7.4396                         
      fir:core/reg(MAC:mux#1)              z.out#1                                0.9188  9.0812                         
      fir:core/reg(MAC-2:acc#2.psp)        MAC-2:acc#2.psp.sva:mx0w0              0.9188  9.0812                         
      fir:core/reg(MAC:mux#2)              z.out#2                                3.8713  6.1287                         
      fir:core/reg(MAC-3:acc#2.psp)        MAC-3:acc#2.psp.sva:mx0w0              0.9188  9.0812                         
      fir:core/reg(MAC:mux#3)              MAC:mux1h#3.itm                        3.8391  6.1609                         
      fir:core/reg(MAC-6:acc#2.psp)        MAC-6:acc#2.psp.sva:mx0w0              2.5604  7.4396                         
      fir:core/reg(MAC-2:mul)              z.out#3                                1.1328  8.8672                         
      fir:core/reg(MAC-5:acc#2.psp)        MAC-5:acc#2.psp.sva#1                  2.5604  7.4396                         
      fir:core/reg(MAC:mux#5)              z.out#1                                0.9188  9.0812                         
      fir:core/reg(MAC-7:acc#2)            MAC-7:acc#2.itm#3                      5.0750  4.9250                         
      fir:core/reg(MAC:mux#6)              z.out                                  2.5604  7.4396                         
      fir:core/reg(MAC-1:mul)              MAC:MAC:mux.itm                        1.1328  8.8672                         
      fir:core/reg(MAC:acc#3)              MAC:acc#3.itm:mx0w0                   -0.2364 10.2364 (clock period exceeded) 
      fir                                  coeffs:rsc.radr                        5.7775  4.2225                         
      fir                                  coeffs:rsc.triosy.lz                  10.0000  0.0000                         
      fir                                  in1:rsc.triosy.lz                     10.0000  0.0000                         
      fir                                  out1:rsc.dat                          10.0000  0.0000                         
      fir                                  out1:rsc.triosy.lz                    10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5     6 
    -                   30     5 
    and                          
    -                   30     1 
    -                    2     2 
    -                    1     7 
    mul                          
    -                   30     2 
    mux                          
    -                    5     3 
    -                   30     2 
    -                   16     4 
    mux1h                        
    -                    5     1 
    -                   16     2 
    nor                          
    -                    1     8 
    not                          
    -                    1    39 
    or                           
    -                    1     9 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    6     1 
    -                    5     5 
    -                   30     4 
    -                    2     2 
    -                   16    69 
    -                    1     2 
    write_port                   
    -                    0     1 
    
  End of Report
