/*
 ***********************************************************************************************************************
 *
 *  Copyright (c) 2014-2020 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 *  Permission is hereby granted, free of charge, to any person obtaining a copy
 *  of this software and associated documentation files (the "Software"), to deal
 *  in the Software without restriction, including without limitation the rights
 *  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 *  copies of the Software, and to permit persons to whom the Software is
 *  furnished to do so, subject to the following conditions:
 *
 *  The above copyright notice and this permission notice shall be included in all
 *  copies or substantial portions of the Software.
 *
 *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 *  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 *  SOFTWARE.
 *
 **********************************************************************************************************************/

#if !defined __SI__CI__VIshift_HEADER
#define __SI__CI__VIshift_HEADER

#define ABM_TEST_DEBUG_DATA__ABM_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define ABM_TEST_DEBUG_INDEX__ABM_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define ABM_TEST_DEBUG_INDEX__ABM_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define ACP_CONFIG__ACP_RDREQ_URG__SHIFT__CI            0x00000008
#define ACP_CONFIG__ACP_REQ_TRAN__SHIFT__CI             0x00000010
#define ADAPTER_ID_W__SUBSYSTEM_ID__SHIFT               0x00000010
#define ADAPTER_ID_W__SUBSYSTEM_VENDOR_ID__SHIFT        0x00000000
#define ADAPTER_ID__SUBSYSTEM_ID__SHIFT                 0x00000010
#define ADAPTER_ID__SUBSYSTEM_VENDOR_ID__SHIFT          0x00000000
#define AFMT_60958_0__AFMT_60958_CS_A__SHIFT__SI__VI    0x00000000
#define AFMT_60958_0__AFMT_60958_CS_B__SHIFT__SI__VI    0x00000001
#define AFMT_60958_0__AFMT_60958_CS_CATEGORY_CODE__SHIFT__SI__VI 0x00000008
#define AFMT_60958_0__AFMT_60958_CS_CHANNEL_NUMBER_L__SHIFT__SI__VI 0x00000014
#define AFMT_60958_0__AFMT_60958_CS_CLOCK_ACCURACY__SHIFT__SI__VI 0x0000001c
#define AFMT_60958_0__AFMT_60958_CS_C__SHIFT__SI__VI    0x00000002
#define AFMT_60958_0__AFMT_60958_CS_D__SHIFT__SI__VI    0x00000003
#define AFMT_60958_0__AFMT_60958_CS_MODE__SHIFT__SI__VI 0x00000006
#define AFMT_60958_0__AFMT_60958_CS_SAMPLING_FREQUENCY__SHIFT__SI__VI 0x00000018
#define AFMT_60958_0__AFMT_60958_CS_SOURCE_NUMBER__SHIFT__SI__VI 0x00000010
#define AFMT_60958_1__AFMT_60958_CS_CHANNEL_NUMBER_R__SHIFT__SI__VI 0x00000014
#define AFMT_60958_1__AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY__SHIFT__SI__VI 0x00000004
#define AFMT_60958_1__AFMT_60958_CS_WORD_LENGTH__SHIFT__SI__VI 0x00000000
#define AFMT_60958_1__AFMT_60958_VALID_L__SHIFT__SI__VI 0x00000010
#define AFMT_60958_1__AFMT_60958_VALID_R__SHIFT__SI__VI 0x00000012
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_2__SHIFT__SI__VI 0x00000000
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_3__SHIFT__SI__VI 0x00000004
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_4__SHIFT__SI__VI 0x00000008
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_5__SHIFT__SI__VI 0x0000000c
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_6__SHIFT__SI__VI 0x00000010
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_7__SHIFT__SI__VI 0x00000014
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_CH_SEL__SHIFT__SI__VI 0x0000000c
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_CONT__SHIFT__SI__VI 0x00000004
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_COUNT__SHIFT__SI__VI 0x00000010
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_EN__SHIFT__SI__VI 0x00000000
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_SOURCE__SHIFT__SI__VI 0x00000008
#define AFMT_AUDIO_CRC_RESULT__AFMT_AUDIO_CRC_DONE__SHIFT__SI__VI 0x00000000
#define AFMT_AUDIO_CRC_RESULT__AFMT_AUDIO_CRC__SHIFT__SI__VI 0x00000008
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CC__SHIFT__SI__VI 0x00000008
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CHECKSUM_OFFSET__SHIFT__SI__VI 0x00000010
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CHECKSUM__SHIFT__SI__VI 0x00000000
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CT__SHIFT__SI__VI 0x0000000b
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CXT__SHIFT__SI__VI 0x00000018
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_CA__SHIFT__SI__VI 0x00000000
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_DM_INH__SHIFT__SI__VI 0x0000000f
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_LFEPBL__SHIFT__SI__VI 0x00000010
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_LSV__SHIFT__SI__VI 0x0000000b
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_60958_OSF_OVRD__SHIFT__SI__VI 0x0000001c
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE__SHIFT__SI__VI 0x00000008
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_LAYOUT_OVRD__SHIFT__SI__VI 0x00000000
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_LAYOUT_SELECT__SHIFT__SI__VI 0x00000001
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_DP_AUDIO_STREAM_ID__SHIFT__SI__VI 0x00000010
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_HBR_ENABLE_OVRD__SHIFT__SI__VI 0x00000018
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_60958_CS_UPDATE__SHIFT__SI__VI 0x0000001a
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_CHANNEL_SWAP__SHIFT__SI__VI 0x00000018
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_FIFO_OVERFLOW_ACK__SHIFT__SI__VI 0x00000017
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_SAMPLE_SEND__SHIFT__SI__VI 0x00000000
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_TEST_EN__SHIFT__SI__VI 0x0000000c
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_TEST_MODE__SHIFT__SI__VI 0x0000000e
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AZ_AUDIO_ENABLE_CHG_ACK__SHIFT__SI__VI 0x0000001e
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_BLANK_TEST_DATA_ON_ENC_ENB__SHIFT__SI__VI 0x0000001f
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_RESET_FIFO_WHEN_AUDIO_DIS__SHIFT__SI__VI 0x0000000b
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_A__SHIFT__SI__VI  0x0000000c
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_B__SHIFT__SI__VI  0x0000000a
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_CHECKSUM__SHIFT__SI__VI 0x00000000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_C__SHIFT__SI__VI  0x00000016
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_EC__SHIFT__SI__VI 0x0000001c
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_ITC__SHIFT__SI__VI 0x0000001f
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_M__SHIFT__SI__VI  0x00000014
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_PB1_RSVD__SHIFT__SI__VI 0x0000000f
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_Q__SHIFT__SI__VI  0x0000001a
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_R__SHIFT__SI__VI  0x00000010
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_SC__SHIFT__SI__VI 0x00000018
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_S__SHIFT__SI__VI  0x00000008
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_Y__SHIFT__SI__VI  0x0000000d
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_CN__SHIFT__SI__VI 0x0000000c
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_PB4_RSVD__SHIFT__SI__VI 0x00000007
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_PR__SHIFT__SI__VI 0x00000008
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_TOP__SHIFT__SI__VI 0x00000010
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_VIC__SHIFT__SI__VI 0x00000000
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_YQ__SHIFT__SI__VI 0x0000000e
#define AFMT_AVI_INFO2__AFMT_AVI_INFO_BOTTOM__SHIFT__SI__VI 0x00000000
#define AFMT_AVI_INFO2__AFMT_AVI_INFO_LEFT__SHIFT__SI__VI 0x00000010
#define AFMT_AVI_INFO3__AFMT_AVI_INFO_RIGHT__SHIFT__SI__VI 0x00000000
#define AFMT_AVI_INFO3__AFMT_AVI_INFO_VERSION__SHIFT__SI__VI 0x00000018
#define AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_SOURCE__SHIFT__SI__VI 0x00000006
#define AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_UPDATE__SHIFT__SI__VI 0x00000007
#define AFMT_INFOFRAME_CONTROL0__AFMT_MPEG_INFO_UPDATE__SHIFT__SI__VI 0x0000000a
#define AFMT_ISRC1_0__AFMT_ISRC_CONTINUE__SHIFT__SI__VI 0x00000006
#define AFMT_ISRC1_0__AFMT_ISRC_STATUS__SHIFT__SI__VI   0x00000000
#define AFMT_ISRC1_0__AFMT_ISRC_VALID__SHIFT__SI__VI    0x00000007
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC0__SHIFT__SI__VI 0x00000000
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC1__SHIFT__SI__VI 0x00000008
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC2__SHIFT__SI__VI 0x00000010
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC3__SHIFT__SI__VI 0x00000018
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC4__SHIFT__SI__VI 0x00000000
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC5__SHIFT__SI__VI 0x00000008
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC6__SHIFT__SI__VI 0x00000010
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC7__SHIFT__SI__VI 0x00000018
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC10__SHIFT__SI__VI 0x00000010
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC11__SHIFT__SI__VI 0x00000018
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC8__SHIFT__SI__VI 0x00000000
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC9__SHIFT__SI__VI 0x00000008
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC12__SHIFT__SI__VI 0x00000000
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC13__SHIFT__SI__VI 0x00000008
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC14__SHIFT__SI__VI 0x00000010
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC15__SHIFT__SI__VI 0x00000018
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC16__SHIFT__SI__VI 0x00000000
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC17__SHIFT__SI__VI 0x00000008
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC18__SHIFT__SI__VI 0x00000010
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC19__SHIFT__SI__VI 0x00000018
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC20__SHIFT__SI__VI 0x00000000
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC21__SHIFT__SI__VI 0x00000008
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC22__SHIFT__SI__VI 0x00000010
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC23__SHIFT__SI__VI 0x00000018
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC24__SHIFT__SI__VI 0x00000000
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC25__SHIFT__SI__VI 0x00000008
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC26__SHIFT__SI__VI 0x00000010
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC27__SHIFT__SI__VI 0x00000018
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC28__SHIFT__SI__VI 0x00000000
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC29__SHIFT__SI__VI 0x00000008
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC30__SHIFT__SI__VI 0x00000010
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC31__SHIFT__SI__VI 0x00000018
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_CHECKSUM__SHIFT__SI__VI 0x00000000
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB0__SHIFT__SI__VI 0x00000008
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB1__SHIFT__SI__VI 0x00000010
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB2__SHIFT__SI__VI 0x00000018
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_FR__SHIFT__SI__VI 0x0000000c
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_MB3__SHIFT__SI__VI 0x00000000
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_MF__SHIFT__SI__VI 0x00000008
#define AFMT_RAMP_CONTROL0__AFMT_RAMP_DATA_SIGN__SHIFT__SI__VI 0x0000001f
#define AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT__SI__VI 0x00000000
#define AFMT_RAMP_CONTROL1__AFMT_AUDIO_TEST_CH_DISABLE__SHIFT__SI__VI 0x00000018
#define AFMT_RAMP_CONTROL1__AFMT_RAMP_MIN_COUNT__SHIFT__SI__VI 0x00000000
#define AFMT_RAMP_CONTROL2__AFMT_RAMP_INC_COUNT__SHIFT__SI__VI 0x00000000
#define AFMT_RAMP_CONTROL3__AFMT_RAMP_DEC_COUNT__SHIFT__SI__VI 0x00000000
#define AFMT_STATUS__AFMT_AUDIO_ENABLE__SHIFT__SI__VI   0x00000004
#define AFMT_STATUS__AFMT_AUDIO_FIFO_OVERFLOW__SHIFT__SI__VI 0x00000018
#define AFMT_STATUS__AFMT_AZ_AUDIO_ENABLE_CHG__SHIFT__SI__VI 0x0000001e
#define AFMT_STATUS__AFMT_AZ_HBR_ENABLE__SHIFT__SI__VI  0x00000008
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC0_UPDATE__SHIFT__SI__VI 0x00000002
#define ATC_ATS_CNTL__CREDITS_ATS_RPB__SHIFT__CI__VI    0x00000008
#define ATC_ATS_CNTL__DEBUG_ECO__SHIFT__CI__VI          0x00000010
#define ATC_ATS_CNTL__DISABLE_ATC__SHIFT__CI__VI        0x00000000
#define ATC_ATS_CNTL__DISABLE_PASID__SHIFT__CI__VI      0x00000002
#define ATC_ATS_CNTL__DISABLE_PRI__SHIFT__CI__VI        0x00000001
#define ATC_ATS_DEBUG__ADDRESS_TRANSLATION_REQUEST_WRITE_PERMS__SHIFT__CI__VI 0x00000002
#define ATC_ATS_DEBUG__DEBUG_BUS_SELECT__SHIFT__CI__VI  0x00000011
#define ATC_ATS_DEBUG__DISALLOW_ERR_TO_DONE__SHIFT__CI__VI 0x0000000e
#define ATC_ATS_DEBUG__EXE_BIT__SHIFT__CI__VI           0x00000007
#define ATC_ATS_DEBUG__IDENT_RETURN__SHIFT__CI__VI      0x00000001
#define ATC_ATS_DEBUG__IGNORE_FED__SHIFT__CI__VI        0x0000000f
#define ATC_ATS_DEBUG__INVALIDATE_ALL__SHIFT__CI__VI    0x00000000
#define ATC_ATS_DEBUG__INVALIDATION_REQUESTS_DISALLOWED_WHEN_ATC_IS_DISABLED__SHIFT__CI__VI 0x00000010
#define ATC_ATS_DEBUG__NUM_REQUESTS_AT_ERR__SHIFT__CI__VI 0x0000000a
#define ATC_ATS_DEBUG__PAGE_REQUESTS_USE_RELAXED_ORDERING__SHIFT__CI__VI 0x00000005
#define ATC_ATS_DEBUG__PAGE_REQUEST_PERMS__SHIFT__CI__VI 0x00000008
#define ATC_ATS_DEBUG__PRIV_BIT__SHIFT__CI__VI          0x00000006
#define ATC_ATS_DEBUG__UNTRANSLATED_ONLY_REQUESTS_CARRY_SIZE__SHIFT__CI__VI 0x00000009
#define ATC_ATS_DEFAULT_PAGE_CNTL__DEFAULT_PAGE_HIGH__SHIFT__CI 0x00000002
#define ATC_ATS_DEFAULT_PAGE_CNTL__SEND_DEFAULT_PAGE__SHIFT__CI__VI 0x00000000
#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE__SHIFT__CI__VI 0x00000000
#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE__SHIFT__CI__VI 0x00000014
#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE__SHIFT__CI__VI 0x0000000a
#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG__SHIFT__CI__VI 0x00000000
#define ATC_ATS_FAULT_DEBUG__ALLOW_SUBSEQUENT_FAULT_STATUS_ADDR_UPDATES__SHIFT__CI__VI 0x00000008
#define ATC_ATS_FAULT_DEBUG__CLEAR_FAULT_STATUS_ADDR__SHIFT__CI__VI 0x00000010
#define ATC_ATS_FAULT_DEBUG__CREDITS_ATS_IH__SHIFT__CI__VI 0x00000000
#define ATC_ATS_FAULT_STATUS_ADDR__PAGE_ADDR__SHIFT__CI__VI 0x00000000
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO2__SHIFT__CI__VI 0x00000010
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO__SHIFT__CI__VI 0x0000000f
#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE__SHIFT__CI__VI 0x00000000
#define ATC_ATS_FAULT_STATUS_INFO__INVALIDATION__SHIFT__CI__VI 0x00000011
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_ADDR_HIGH__SHIFT__CI__VI 0x00000018
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_REQUEST__SHIFT__CI__VI 0x00000012
#define ATC_ATS_FAULT_STATUS_INFO__STATUS__SHIFT__CI__VI 0x00000013
#define ATC_ATS_FAULT_STATUS_INFO__VMID__SHIFT__CI__VI  0x0000000a
#define ATC_ATS_STATUS__BUSY__SHIFT__CI__VI             0x00000000
#define ATC_ATS_STATUS__CRASHED__SHIFT__CI__VI          0x00000001
#define ATC_ATS_STATUS__DEADLOCK_DETECTION__SHIFT__CI__VI 0x00000002
#define ATC_L1RD_DEBUG_TLB__CREDITS_L1_L2__SHIFT__CI__VI 0x0000000c
#define ATC_L1RD_DEBUG_TLB__CREDITS_L1_RPB__SHIFT__CI__VI 0x00000014
#define ATC_L1RD_DEBUG_TLB__DEBUG_ECO__SHIFT__CI__VI    0x0000001c
#define ATC_L1RD_DEBUG_TLB__DISABLE_CACHING_FAULT_RETURNS__SHIFT__CI__VI 0x0000001f
#define ATC_L1RD_DEBUG_TLB__DISABLE_FRAGMENTS__SHIFT__CI__VI 0x00000000
#define ATC_L1RD_DEBUG_TLB__DISABLE_INVALIDATE_BY_ADDRESS_RANGE__SHIFT__CI__VI 0x00000001
#define ATC_L1RD_DEBUG_TLB__EFFECTIVE_CAM_SIZE__SHIFT__CI__VI 0x00000004
#define ATC_L1RD_DEBUG_TLB__EFFECTIVE_WORK_QUEUE_SIZE__SHIFT__CI__VI 0x00000008
#define ATC_L1RD_DEBUG_TLB__INVALIDATE_ALL__SHIFT__CI__VI 0x0000001e
#define ATC_L1RD_STATUS__BAD_NEED_ATS__SHIFT__CI__VI    0x00000008
#define ATC_L1RD_STATUS__BUSY__SHIFT__CI__VI            0x00000000
#define ATC_L1RD_STATUS__DEADLOCK_DETECTION__SHIFT__CI__VI 0x00000001
#define ATC_L1WR_DEBUG_TLB__CREDITS_L1_L2__SHIFT__CI__VI 0x0000000c
#define ATC_L1WR_DEBUG_TLB__CREDITS_L1_RPB__SHIFT__CI__VI 0x00000014
#define ATC_L1WR_DEBUG_TLB__DEBUG_ECO__SHIFT__CI__VI    0x0000001c
#define ATC_L1WR_DEBUG_TLB__DISABLE_CACHING_FAULT_RETURNS__SHIFT__CI__VI 0x0000001f
#define ATC_L1WR_DEBUG_TLB__DISABLE_FRAGMENTS__SHIFT__CI__VI 0x00000000
#define ATC_L1WR_DEBUG_TLB__DISABLE_INVALIDATE_BY_ADDRESS_RANGE__SHIFT__CI__VI 0x00000001
#define ATC_L1WR_DEBUG_TLB__EFFECTIVE_CAM_SIZE__SHIFT__CI__VI 0x00000004
#define ATC_L1WR_DEBUG_TLB__EFFECTIVE_WORK_QUEUE_SIZE__SHIFT__CI__VI 0x00000008
#define ATC_L1WR_DEBUG_TLB__INVALIDATE_ALL__SHIFT__CI__VI 0x0000001e
#define ATC_L1WR_STATUS__BAD_NEED_ATS__SHIFT__CI__VI    0x00000008
#define ATC_L1WR_STATUS__BUSY__SHIFT__CI__VI            0x00000000
#define ATC_L1WR_STATUS__DEADLOCK_DETECTION__SHIFT__CI__VI 0x00000001
#define ATC_L1_ADDRESS_OFFSET__LOGICAL_ADDRESS__SHIFT__CI__VI 0x00000000
#define ATC_L1_CNTL__DONT_NEED_ATS_BEHAVIOR__SHIFT__CI__VI 0x00000000
#define ATC_L1_CNTL__NEED_ATS_BEHAVIOR__SHIFT__CI__VI   0x00000002
#define ATC_L1_CNTL__NEED_ATS_SNOOP_DEFAULT__SHIFT__CI__VI 0x00000004
#define ATC_L2_CNTL2__BANK_SELECT__SHIFT__CI__VI        0x00000000
#define ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE__SHIFT__CI__VI 0x00000008
#define ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS__SHIFT__CI__VI 0x00000009
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT__CI__VI 0x00000006
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE__SHIFT__CI__VI 0x0000000f
#define ATC_L2_CNTL2__L2_CACHE_VMID_MODE__SHIFT__CI__VI 0x0000000c
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD__SHIFT__CI__VI 0x00000008
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS__SHIFT__CI__VI 0x00000000
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD__SHIFT__CI__VI 0x00000009
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS__SHIFT__CI__VI 0x00000004
#define ATC_L2_DEBUG2__DEBUG_BUS_SELECT__SHIFT__CI__VI  0x0000000f
#define ATC_L2_DEBUG2__DEBUG_ECO__SHIFT__CI__VI         0x00000011
#define ATC_L2_DEBUG2__DISABLE_CACHING_FAULT_RETURNS__SHIFT__CI__VI 0x0000000e
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_READ_RETURNS__SHIFT__CI 0x0000000b
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_WRITE_RETURNS__SHIFT__CI 0x0000000c
#define ATC_L2_DEBUG2__DISABLE_INVALIDATE_PER_DOMAIN__SHIFT__CI 0x0000000a
#define ATC_L2_DEBUG2__EFFECTIVE_CACHE_SIZE__SHIFT__CI__VI 0x00000000
#define ATC_L2_DEBUG2__EFFECTIVE_WORK_QUEUE_SIZE__SHIFT__CI__VI 0x00000005
#define ATC_L2_DEBUG2__FORCE_CACHE_MISS__SHIFT__CI__VI  0x00000008
#define ATC_L2_DEBUG2__INVALIDATE_ALL__SHIFT__CI__VI    0x00000009
#define ATC_L2_DEBUG__CREDITS_L2_ATS__SHIFT__CI__VI     0x00000000
#define ATC_MISC_CG__ENABLE__SHIFT__CI__VI              0x00000012
#define ATC_MISC_CG__MEM_LS_ENABLE__SHIFT__CI__VI       0x00000013
#define ATC_MISC_CG__OFFDLY__SHIFT__CI__VI              0x00000006
#define ATC_PERFCOUNTER0_CFG__CLEAR__SHIFT__CI__VI      0x0000001d
#define ATC_PERFCOUNTER0_CFG__ENABLE__SHIFT__CI__VI     0x0000001c
#define ATC_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__CI__VI  0x00000018
#define ATC_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define ATC_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__CI__VI   0x00000000
#define ATC_PERFCOUNTER1_CFG__CLEAR__SHIFT__CI__VI      0x0000001d
#define ATC_PERFCOUNTER1_CFG__ENABLE__SHIFT__CI__VI     0x0000001c
#define ATC_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__CI__VI  0x00000018
#define ATC_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define ATC_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__CI__VI   0x00000000
#define ATC_PERFCOUNTER2_CFG__CLEAR__SHIFT__CI__VI      0x0000001d
#define ATC_PERFCOUNTER2_CFG__ENABLE__SHIFT__CI__VI     0x0000001c
#define ATC_PERFCOUNTER2_CFG__PERF_MODE__SHIFT__CI__VI  0x00000018
#define ATC_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define ATC_PERFCOUNTER2_CFG__PERF_SEL__SHIFT__CI__VI   0x00000000
#define ATC_PERFCOUNTER3_CFG__CLEAR__SHIFT__CI__VI      0x0000001d
#define ATC_PERFCOUNTER3_CFG__ENABLE__SHIFT__CI__VI     0x0000001c
#define ATC_PERFCOUNTER3_CFG__PERF_MODE__SHIFT__CI__VI  0x00000018
#define ATC_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define ATC_PERFCOUNTER3_CFG__PERF_SEL__SHIFT__CI__VI   0x00000000
#define ATC_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__CI__VI 0x00000010
#define ATC_PERFCOUNTER_HI__COUNTER_HI__SHIFT__CI__VI   0x00000000
#define ATC_PERFCOUNTER_LO__COUNTER_LO__SHIFT__CI__VI   0x00000000
#define ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__CI__VI 0x00000019
#define ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__CI__VI 0x00000018
#define ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__CI__VI 0x00000000
#define ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__CI__VI 0x00000008
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__CI__VI 0x0000001a
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__CI__VI 0x00000010
#define ATC_VMID0_PASID_MAPPING__PASID__SHIFT__CI__VI   0x00000000
#define ATC_VMID0_PASID_MAPPING__VALID__SHIFT__CI__VI   0x0000001f
#define ATC_VMID10_PASID_MAPPING__PASID__SHIFT__CI__VI  0x00000000
#define ATC_VMID10_PASID_MAPPING__VALID__SHIFT__CI__VI  0x0000001f
#define ATC_VMID11_PASID_MAPPING__PASID__SHIFT__CI__VI  0x00000000
#define ATC_VMID11_PASID_MAPPING__VALID__SHIFT__CI__VI  0x0000001f
#define ATC_VMID12_PASID_MAPPING__PASID__SHIFT__CI__VI  0x00000000
#define ATC_VMID12_PASID_MAPPING__VALID__SHIFT__CI__VI  0x0000001f
#define ATC_VMID13_PASID_MAPPING__PASID__SHIFT__CI__VI  0x00000000
#define ATC_VMID13_PASID_MAPPING__VALID__SHIFT__CI__VI  0x0000001f
#define ATC_VMID14_PASID_MAPPING__PASID__SHIFT__CI__VI  0x00000000
#define ATC_VMID14_PASID_MAPPING__VALID__SHIFT__CI__VI  0x0000001f
#define ATC_VMID15_PASID_MAPPING__PASID__SHIFT__CI__VI  0x00000000
#define ATC_VMID15_PASID_MAPPING__VALID__SHIFT__CI__VI  0x0000001f
#define ATC_VMID1_PASID_MAPPING__PASID__SHIFT__CI__VI   0x00000000
#define ATC_VMID1_PASID_MAPPING__VALID__SHIFT__CI__VI   0x0000001f
#define ATC_VMID2_PASID_MAPPING__PASID__SHIFT__CI__VI   0x00000000
#define ATC_VMID2_PASID_MAPPING__VALID__SHIFT__CI__VI   0x0000001f
#define ATC_VMID3_PASID_MAPPING__PASID__SHIFT__CI__VI   0x00000000
#define ATC_VMID3_PASID_MAPPING__VALID__SHIFT__CI__VI   0x0000001f
#define ATC_VMID4_PASID_MAPPING__PASID__SHIFT__CI__VI   0x00000000
#define ATC_VMID4_PASID_MAPPING__VALID__SHIFT__CI__VI   0x0000001f
#define ATC_VMID5_PASID_MAPPING__PASID__SHIFT__CI__VI   0x00000000
#define ATC_VMID5_PASID_MAPPING__VALID__SHIFT__CI__VI   0x0000001f
#define ATC_VMID6_PASID_MAPPING__PASID__SHIFT__CI__VI   0x00000000
#define ATC_VMID6_PASID_MAPPING__VALID__SHIFT__CI__VI   0x0000001f
#define ATC_VMID7_PASID_MAPPING__PASID__SHIFT__CI__VI   0x00000000
#define ATC_VMID7_PASID_MAPPING__VALID__SHIFT__CI__VI   0x0000001f
#define ATC_VMID8_PASID_MAPPING__PASID__SHIFT__CI__VI   0x00000000
#define ATC_VMID8_PASID_MAPPING__VALID__SHIFT__CI__VI   0x0000001f
#define ATC_VMID9_PASID_MAPPING__PASID__SHIFT__CI__VI   0x00000000
#define ATC_VMID9_PASID_MAPPING__VALID__SHIFT__CI__VI   0x0000001f
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID0_REMAPPING_FINISHED__SHIFT__CI__VI 0x00000000
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID10_REMAPPING_FINISHED__SHIFT__CI__VI 0x0000000a
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID11_REMAPPING_FINISHED__SHIFT__CI__VI 0x0000000b
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID12_REMAPPING_FINISHED__SHIFT__CI__VI 0x0000000c
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID13_REMAPPING_FINISHED__SHIFT__CI__VI 0x0000000d
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID14_REMAPPING_FINISHED__SHIFT__CI__VI 0x0000000e
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID15_REMAPPING_FINISHED__SHIFT__CI__VI 0x0000000f
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID1_REMAPPING_FINISHED__SHIFT__CI__VI 0x00000001
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID2_REMAPPING_FINISHED__SHIFT__CI__VI 0x00000002
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID3_REMAPPING_FINISHED__SHIFT__CI__VI 0x00000003
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID4_REMAPPING_FINISHED__SHIFT__CI__VI 0x00000004
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID5_REMAPPING_FINISHED__SHIFT__CI__VI 0x00000005
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID6_REMAPPING_FINISHED__SHIFT__CI__VI 0x00000006
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID7_REMAPPING_FINISHED__SHIFT__CI__VI 0x00000007
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID8_REMAPPING_FINISHED__SHIFT__CI__VI 0x00000008
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID9_REMAPPING_FINISHED__SHIFT__CI__VI 0x00000009
#define ATC_VM_APERTURE0_CNTL2__VMIDS_USING_RANGE__SHIFT__CI__VI 0x00000000
#define ATC_VM_APERTURE0_CNTL__ATS_ACCESS_MODE__SHIFT__CI__VI 0x00000000
#define ATC_VM_APERTURE0_HIGH_ADDR__VIRTUAL_PAGE_NUMBER__SHIFT__CI__VI 0x00000000
#define ATC_VM_APERTURE0_LOW_ADDR__VIRTUAL_PAGE_NUMBER__SHIFT__CI__VI 0x00000000
#define ATC_VM_APERTURE1_CNTL2__VMIDS_USING_RANGE__SHIFT__CI__VI 0x00000000
#define ATC_VM_APERTURE1_CNTL__ATS_ACCESS_MODE__SHIFT__CI__VI 0x00000000
#define ATC_VM_APERTURE1_HIGH_ADDR__VIRTUAL_PAGE_NUMBER__SHIFT__CI__VI 0x00000000
#define ATC_VM_APERTURE1_LOW_ADDR__VIRTUAL_PAGE_NUMBER__SHIFT__CI__VI 0x00000000
#define ATTR00__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR01__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR02__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR03__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR04__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR05__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR06__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR07__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR08__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR09__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR0A__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR0B__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR0C__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR0D__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR0E__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR0F__ATTR_PAL__SHIFT__SI__VI                 0x00000000
#define ATTR10__ATTR_BLINK_EN__SHIFT__SI__VI            0x00000003
#define ATTR10__ATTR_CSEL_EN__SHIFT__SI__VI             0x00000007
#define ATTR10__ATTR_GRPH_MODE__SHIFT__SI__VI           0x00000000
#define ATTR10__ATTR_LGRPH_EN__SHIFT__SI__VI            0x00000002
#define ATTR10__ATTR_MONO_EN__SHIFT__SI__VI             0x00000001
#define ATTR10__ATTR_PANTOPONLY__SHIFT__SI__VI          0x00000005
#define ATTR10__ATTR_PCLKBY2__SHIFT__SI__VI             0x00000006
#define ATTR11__ATTR_OVSC__SHIFT__SI__VI                0x00000000
#define ATTR12__ATTR_MAP_EN__SHIFT__SI__VI              0x00000000
#define ATTR12__ATTR_VSMUX__SHIFT__SI__VI               0x00000004
#define ATTR13__ATTR_PPAN__SHIFT__SI__VI                0x00000000
#define ATTR14__ATTR_CSEL1__SHIFT__SI__VI               0x00000000
#define ATTR14__ATTR_CSEL2__SHIFT__SI__VI               0x00000002
#define ATTRDR__ATTR_DATA__SHIFT__SI__VI                0x00000000
#define ATTRDW__ATTR_DATA__SHIFT__SI__VI                0x00000000
#define ATTRX__ATTR_IDX__SHIFT__SI__VI                  0x00000000
#define ATTRX__ATTR_PAL_RW_ENB__SHIFT__SI__VI           0x00000005
#define AUDIO_DESCRIPTOR0__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR0__MAX_CHANNELS__SHIFT__SI__VI  0x00000000
#define AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR10__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR10__MAX_CHANNELS__SHIFT__SI__VI 0x00000000
#define AUDIO_DESCRIPTOR10__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR10__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR11__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR11__MAX_CHANNELS__SHIFT__SI__VI 0x00000000
#define AUDIO_DESCRIPTOR11__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR11__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR12__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR12__MAX_CHANNELS__SHIFT__SI__VI 0x00000000
#define AUDIO_DESCRIPTOR12__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR12__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR13__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR13__MAX_CHANNELS__SHIFT__SI__VI 0x00000000
#define AUDIO_DESCRIPTOR13__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR13__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR1__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR1__MAX_CHANNELS__SHIFT__SI__VI  0x00000000
#define AUDIO_DESCRIPTOR1__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR1__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR2__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR2__MAX_CHANNELS__SHIFT__SI__VI  0x00000000
#define AUDIO_DESCRIPTOR2__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR2__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR3__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR3__MAX_CHANNELS__SHIFT__SI__VI  0x00000000
#define AUDIO_DESCRIPTOR3__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR3__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR4__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR4__MAX_CHANNELS__SHIFT__SI__VI  0x00000000
#define AUDIO_DESCRIPTOR4__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR4__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR5__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR5__MAX_CHANNELS__SHIFT__SI__VI  0x00000000
#define AUDIO_DESCRIPTOR5__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR5__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR6__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR6__MAX_CHANNELS__SHIFT__SI__VI  0x00000000
#define AUDIO_DESCRIPTOR6__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR6__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR7__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR7__MAX_CHANNELS__SHIFT__SI__VI  0x00000000
#define AUDIO_DESCRIPTOR7__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR7__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR8__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR8__MAX_CHANNELS__SHIFT__SI__VI  0x00000000
#define AUDIO_DESCRIPTOR8__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR8__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUDIO_DESCRIPTOR9__DESCRIPTOR_BYTE_2__SHIFT__SI__VI 0x00000010
#define AUDIO_DESCRIPTOR9__MAX_CHANNELS__SHIFT__SI__VI  0x00000000
#define AUDIO_DESCRIPTOR9__SUPPORTED_FREQUENCIES_STEREO__SHIFT__SI__VI 0x00000018
#define AUDIO_DESCRIPTOR9__SUPPORTED_FREQUENCIES__SHIFT__SI__VI 0x00000008
#define AUXN_IMPCAL__AUXN_CALOUT_ERROR_AK__SHIFT__SI__VI 0x0000000a
#define AUXN_IMPCAL__AUXN_CALOUT_ERROR__SHIFT__SI__VI   0x00000009
#define AUXN_IMPCAL__AUXN_IMPCAL_CALOUT__SHIFT__SI__VI  0x00000008
#define AUXN_IMPCAL__AUXN_IMPCAL_ENABLE__SHIFT__SI__VI  0x00000000
#define AUXN_IMPCAL__AUXN_IMPCAL_OVERRIDE_ENABLE__SHIFT__SI__VI 0x0000001c
#define AUXN_IMPCAL__AUXN_IMPCAL_OVERRIDE__SHIFT__SI__VI 0x00000018
#define AUXN_IMPCAL__AUXN_IMPCAL_STEP_DELAY__SHIFT__SI__VI 0x00000014
#define AUXN_IMPCAL__AUXN_IMPCAL_VALUE__SHIFT__SI__VI   0x00000010
#define AUXP_IMPCAL__AUXP_CALOUT_ERROR_AK__SHIFT__SI__VI 0x0000000a
#define AUXP_IMPCAL__AUXP_CALOUT_ERROR__SHIFT__SI__VI   0x00000009
#define AUXP_IMPCAL__AUXP_IMPCAL_CALOUT__SHIFT__SI__VI  0x00000008
#define AUXP_IMPCAL__AUXP_IMPCAL_ENABLE__SHIFT__SI__VI  0x00000000
#define AUXP_IMPCAL__AUXP_IMPCAL_OVERRIDE_ENABLE__SHIFT__SI__VI 0x0000001c
#define AUXP_IMPCAL__AUXP_IMPCAL_OVERRIDE__SHIFT__SI__VI 0x00000018
#define AUXP_IMPCAL__AUXP_IMPCAL_STEP_DELAY__SHIFT__SI__VI 0x00000014
#define AUXP_IMPCAL__AUXP_IMPCAL_VALUE__SHIFT__SI__VI   0x00000010
#define AUX_ARB_CONTROL__AUX_ARB_PRIORITY__SHIFT__SI__VI 0x00000000
#define AUX_ARB_CONTROL__AUX_DMCU_DONE_USING_AUX_REG__SHIFT__SI__VI 0x00000019
#define AUX_ARB_CONTROL__AUX_DMCU_PENDING_USE_AUX_REG_REQ__SHIFT__SI__VI 0x00000018
#define AUX_ARB_CONTROL__AUX_DMCU_USE_AUX_REG_REQ__SHIFT__SI__VI 0x00000018
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_LS_GO__SHIFT__SI__VI 0x0000000a
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_SW_GO__SHIFT__SI__VI 0x00000008
#define AUX_ARB_CONTROL__AUX_REG_RW_CNTL_STATUS__SHIFT__SI__VI 0x00000002
#define AUX_ARB_CONTROL__AUX_SW_DONE_USING_AUX_REG__SHIFT__SI__VI 0x00000011
#define AUX_ARB_CONTROL__AUX_SW_PENDING_USE_AUX_REG_REQ__SHIFT__SI__VI 0x00000010
#define AUX_ARB_CONTROL__AUX_SW_USE_AUX_REG_REQ__SHIFT__SI__VI 0x00000010
#define AUX_CONTROL__AUX_DEGLITCH_EN__SHIFT__SI__VI     0x0000001d
#define AUX_CONTROL__AUX_EN__SHIFT__SI__VI              0x00000000
#define AUX_CONTROL__AUX_HPD_SEL__SHIFT__SI__VI         0x00000014
#define AUX_CONTROL__AUX_IGNORE_HPD_DISCON__SHIFT__SI__VI 0x00000010
#define AUX_CONTROL__AUX_IMPCAL_REQ_EN__SHIFT__SI__VI   0x00000018
#define AUX_CONTROL__AUX_LS_READ_EN__SHIFT__SI__VI      0x00000008
#define AUX_CONTROL__AUX_LS_UPDATE_DISABLE__SHIFT__SI__VI 0x0000000c
#define AUX_CONTROL__AUX_MODE_DET_EN__SHIFT__SI__VI     0x00000012
#define AUX_CONTROL__AUX_TEST_MODE__SHIFT__SI__VI       0x0000001c
#define AUX_CONTROL__SPARE_0__SHIFT__SI__VI             0x0000001e
#define AUX_CONTROL__SPARE_1__SHIFT__SI__VI             0x0000001f
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT__SHIFT__SI__VI 0x00000011
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_START__SHIFT__SI__VI 0x00000012
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_STOP__SHIFT__SI__VI 0x00000013
#define AUX_DPHY_RX_CONTROL0__AUX_RX_DETECTION_THRESHOLD__SHIFT__SI__VI 0x0000001c
#define AUX_DPHY_RX_CONTROL0__AUX_RX_HALF_SYM_DETECT_LEN__SHIFT__SI__VI 0x0000000c
#define AUX_DPHY_RX_CONTROL0__AUX_RX_PHASE_DETECT_LEN__SHIFT__SI__VI 0x00000014
#define AUX_DPHY_RX_CONTROL0__AUX_RX_RECEIVE_WINDOW__SHIFT__SI__VI 0x00000008
#define AUX_DPHY_RX_CONTROL0__AUX_RX_START_WINDOW__SHIFT__SI__VI 0x00000004
#define AUX_DPHY_RX_CONTROL0__AUX_RX_TIMEOUT_LEN__SHIFT__SI__VI 0x00000018
#define AUX_DPHY_RX_CONTROL0__AUX_RX_TRANSITION_FILTER_EN__SHIFT__SI__VI 0x00000010
#define AUX_DPHY_RX_CONTROL1__AUX_RX_PRECHARGE_SKIP__SHIFT__SI__VI 0x00000000
#define AUX_DPHY_RX_STATUS__AUX_RX_HALF_SYM_PERIOD_FRACT__SHIFT__SI__VI 0x00000010
#define AUX_DPHY_RX_STATUS__AUX_RX_HALF_SYM_PERIOD__SHIFT__SI__VI 0x00000015
#define AUX_DPHY_RX_STATUS__AUX_RX_STATE__SHIFT__SI__VI 0x00000000
#define AUX_DPHY_RX_STATUS__AUX_RX_SYNC_VALID_COUNT__SHIFT__SI__VI 0x00000008
#define AUX_DPHY_TX_CONTROL__AUX_TX_PRECHARGE_LEN__SHIFT__SI__VI 0x00000000
#define AUX_DPHY_TX_CONTROL__AUX_TX_PRECHARGE_SYMBOLS__SHIFT__SI__VI 0x00000008
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_RATE__SHIFT__SI__VI 0x00000004
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_REF_DIV__SHIFT__SI__VI 0x00000010
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_REF_SEL__SHIFT__SI__VI 0x00000000
#define AUX_DPHY_TX_STATUS__AUX_TX_ACTIVE__SHIFT__SI__VI 0x00000000
#define AUX_DPHY_TX_STATUS__AUX_TX_HALF_SYM_PERIOD__SHIFT__SI__VI 0x00000010
#define AUX_DPHY_TX_STATUS__AUX_TX_STATE__SHIFT__SI__VI 0x00000004
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_ACK__SHIFT__SI__VI 0x00000005
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_INT__SHIFT__SI__VI 0x00000004
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_MASK__SHIFT__SI__VI 0x00000006
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_ACK__SHIFT__SI__VI 0x00000001
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_INT__SHIFT__SI__VI 0x00000000
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_MASK__SHIFT__SI__VI 0x00000002
#define AUX_LS_DATA__AUX_LS_DATA__SHIFT__SI__VI         0x00000008
#define AUX_LS_DATA__AUX_LS_INDEX__SHIFT__SI__VI        0x00000010
#define AUX_LS_STATUS__AUX_LS_CP_IRQ__SHIFT__SI__VI     0x0000001d
#define AUX_LS_STATUS__AUX_LS_DONE__SHIFT__SI__VI       0x00000000
#define AUX_LS_STATUS__AUX_LS_HPD_DISCON__SHIFT__SI__VI 0x00000009
#define AUX_LS_STATUS__AUX_LS_NON_AUX_MODE__SHIFT__SI__VI 0x0000000b
#define AUX_LS_STATUS__AUX_LS_REPLY_BYTE_COUNT__SHIFT__SI__VI 0x00000018
#define AUX_LS_STATUS__AUX_LS_REQ__SHIFT__SI__VI        0x00000001
#define AUX_LS_STATUS__AUX_LS_RX_INVALID_START__SHIFT__SI__VI 0x00000013
#define AUX_LS_STATUS__AUX_LS_RX_INVALID_STOP__SHIFT__SI__VI 0x0000000e
#define AUX_LS_STATUS__AUX_LS_RX_MIN_COUNT_VIOL__SHIFT__SI__VI 0x0000000c
#define AUX_LS_STATUS__AUX_LS_RX_OVERFLOW__SHIFT__SI__VI 0x00000008
#define AUX_LS_STATUS__AUX_LS_RX_PARTIAL_BYTE__SHIFT__SI__VI 0x0000000a
#define AUX_LS_STATUS__AUX_LS_RX_RECV_INVALID_H__SHIFT__SI__VI 0x00000016
#define AUX_LS_STATUS__AUX_LS_RX_RECV_INVALID_L__SHIFT__SI__VI 0x00000017
#define AUX_LS_STATUS__AUX_LS_RX_RECV_NO_DET__SHIFT__SI__VI 0x00000014
#define AUX_LS_STATUS__AUX_LS_RX_SYNC_INVALID_H__SHIFT__SI__VI 0x00000012
#define AUX_LS_STATUS__AUX_LS_RX_SYNC_INVALID_L__SHIFT__SI__VI 0x00000011
#define AUX_LS_STATUS__AUX_LS_RX_TIMEOUT_STATE__SHIFT__SI__VI 0x00000004
#define AUX_LS_STATUS__AUX_LS_RX_TIMEOUT__SHIFT__SI__VI 0x00000007
#define AUX_LS_STATUS__AUX_LS_UPDATED_ACK__SHIFT__SI__VI 0x0000001f
#define AUX_LS_STATUS__AUX_LS_UPDATED__SHIFT__SI__VI    0x0000001e
#define AUX_SW_CONTROL__AUX_LS_READ_TRIG__SHIFT__SI__VI 0x00000002
#define AUX_SW_CONTROL__AUX_SW_GO__SHIFT__SI__VI        0x00000000
#define AUX_SW_CONTROL__AUX_SW_START_DELAY__SHIFT__SI__VI 0x00000004
#define AUX_SW_CONTROL__AUX_SW_WR_BYTES__SHIFT__SI__VI  0x00000010
#define AUX_SW_DATA__AUX_SW_AUTOINCREMENT_DISABLE__SHIFT__SI__VI 0x0000001f
#define AUX_SW_DATA__AUX_SW_DATA_RW__SHIFT__SI__VI      0x00000000
#define AUX_SW_DATA__AUX_SW_DATA__SHIFT__SI__VI         0x00000008
#define AUX_SW_DATA__AUX_SW_INDEX__SHIFT__SI__VI        0x00000010
#define AUX_SW_STATUS__AUX_ARB_STATUS__SHIFT__SI__VI    0x0000001e
#define AUX_SW_STATUS__AUX_SW_DONE__SHIFT__SI__VI       0x00000000
#define AUX_SW_STATUS__AUX_SW_HPD_DISCON__SHIFT__SI__VI 0x00000009
#define AUX_SW_STATUS__AUX_SW_NON_AUX_MODE__SHIFT__SI__VI 0x0000000b
#define AUX_SW_STATUS__AUX_SW_REPLY_BYTE_COUNT__SHIFT__SI__VI 0x00000018
#define AUX_SW_STATUS__AUX_SW_REQ__SHIFT__SI__VI        0x00000001
#define AUX_SW_STATUS__AUX_SW_RX_INVALID_START__SHIFT__SI__VI 0x00000013
#define AUX_SW_STATUS__AUX_SW_RX_INVALID_STOP__SHIFT__SI__VI 0x0000000e
#define AUX_SW_STATUS__AUX_SW_RX_MIN_COUNT_VIOL__SHIFT__SI__VI 0x0000000c
#define AUX_SW_STATUS__AUX_SW_RX_OVERFLOW__SHIFT__SI__VI 0x00000008
#define AUX_SW_STATUS__AUX_SW_RX_PARTIAL_BYTE__SHIFT__SI__VI 0x0000000a
#define AUX_SW_STATUS__AUX_SW_RX_RECV_INVALID_H__SHIFT__SI__VI 0x00000016
#define AUX_SW_STATUS__AUX_SW_RX_RECV_INVALID_L__SHIFT__SI__VI 0x00000017
#define AUX_SW_STATUS__AUX_SW_RX_RECV_NO_DET__SHIFT__SI__VI 0x00000014
#define AUX_SW_STATUS__AUX_SW_RX_SYNC_INVALID_H__SHIFT__SI__VI 0x00000012
#define AUX_SW_STATUS__AUX_SW_RX_SYNC_INVALID_L__SHIFT__SI__VI 0x00000011
#define AUX_SW_STATUS__AUX_SW_RX_TIMEOUT_STATE__SHIFT__SI__VI 0x00000004
#define AUX_SW_STATUS__AUX_SW_RX_TIMEOUT__SHIFT__SI__VI 0x00000007
#define AZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER__APPLICATION_POSITION_IN_CYCLIC_BUFFER__SHIFT__SI__VI 0x00000000
#define AZALIA_AUDIO_DTO_CONTROL__AZALIA_AUDIO_FORCE_DTO__SHIFT__SI__VI 0x00000008
#define AZALIA_AUDIO_DTO__AZALIA_AUDIO_DTO_MODULE__SHIFT__SI__VI 0x00000010
#define AZALIA_AUDIO_DTO__AZALIA_AUDIO_DTO_PHASE__SHIFT__SI__VI 0x00000000
#define AZALIA_CORB_DMA_CONTROL__CORB_DMA_ISOCHRONOUS__SHIFT__SI__VI 0x00000004
#define AZALIA_CORB_DMA_CONTROL__CORB_DMA_NON_SNOOP__SHIFT__SI__VI 0x00000000
#define AZALIA_CUMULATIVE_LATENCY_COUNT__AZALIA_CUMULATIVE_LATENCY_COUNT__SHIFT__SI__VI 0x00000000
#define AZALIA_CUMULATIVE_REQUEST_COUNT__AZALIA_CUMULATIVE_REQUEST_COUNT__SHIFT__SI__VI 0x00000000
#define AZALIA_CYCLIC_BUFFER_SYNC__CYCLIC_BUFFER_SYNC_ENABLE__SHIFT__SI__VI 0x00000000
#define AZALIA_DATA_DMA_CONTROL__AZALIA_IOC_GENERATION_METHOD__SHIFT__SI__VI 0x00000010
#define AZALIA_DATA_DMA_CONTROL__AZALIA_UNDERFLOW_CONTROL__SHIFT__SI__VI 0x00000011
#define AZALIA_DATA_DMA_CONTROL__DATA_DMA_ISOCHRONOUS__SHIFT__SI__VI 0x00000004
#define AZALIA_DATA_DMA_CONTROL__DATA_DMA_NON_SNOOP__SHIFT__SI__VI 0x00000000
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_ACT__SHIFT__SI__VI 0x00000004
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_SET__SHIFT__SI__VI 0x00000000
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESET__CODEC_RESET__SHIFT__SI__VI 0x00000000
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE0__SHIFT__SI__VI 0x00000000
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE1__SHIFT__SI__VI 0x00000008
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE2__SHIFT__SI__VI 0x00000010
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE3__SHIFT__SI__VI 0x00000018
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__AZALIA_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__SHIFT__SI__VI 0x00000000
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__AZALIA_CODEC_FUNCTION_PARAMETER_POWER_STATES__SHIFT__SI__VI 0x00000000
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__AZALIA_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__SHIFT__SI__VI 0x00000000
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES__SHIFT__SI__VI 0x00000010
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES__SHIFT__SI__VI 0x00000000
#define AZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID__AZALIA_CODEC_ROOT_PARAMETER_REVISION_ID__SHIFT__SI__VI 0x00000000
#define AZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__AZALIA_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_ACT__SHIFT__SI__VI 0x00000004
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_SET__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESET__CODEC_RESET__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2__SUBSYSTEM_ID_BYTE1__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3__SUBSYSTEM_ID_BYTE2__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4__SUBSYSTEM_ID_BYTE3__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE0__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE1__SHIFT__SI__VI 0x00000008
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE2__SHIFT__SI__VI 0x00000010
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE3__SHIFT__SI__VI 0x00000018
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__AZALIA_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES__AZALIA_CODEC_FUNCTION_PARAMETER_POWER_STATES__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__AZALIA_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT__AZALIA_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES__SHIFT__SI__VI 0x00000010
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID__AZALIA_CODEC_ROOT_PARAMETER_REVISION_ID__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT__AZALIA_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT__SHIFT__SI__VI 0x00000000
#define AZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__AZALIA_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__SHIFT__SI__VI 0x00000000
#define AZALIA_LATENCY_COUNTER_CONTROL__AZALIA_LATENCY_COUNTER_RESET__SHIFT__SI__VI 0x00000000
#define AZALIA_RIRB_AND_DP_CONTROL__DP_DMA_NON_SNOOP__SHIFT__SI__VI 0x00000004
#define AZALIA_RIRB_AND_DP_CONTROL__RIRB_NON_SNOOP__SHIFT__SI__VI 0x00000000
#define AZALIA_UNDERFLOW_FILLER_SAMPLE__AZALIA_UNDERFLOW_FILLER_SAMPLE__SHIFT__SI__VI 0x00000000
#define AZALIA_WORSTCASE_LATENCY_COUNT__AZALIA_WORSTCASE_LATENCY_COUNT__SHIFT__SI__VI 0x00000000
#define AZ_TEST_DEBUG_DATA__AZ_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define AZ_TEST_DEBUG_INDEX__AZ_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define AZ_TEST_DEBUG_INDEX__AZ_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define BACO_CNTL_MISC__BACO_LINK_RST_WIDTH_SEL__SHIFT__CI__VI 0x00000002
#define BACO_CNTL_MISC__BIF_AZ_REQ_DIS__SHIFT__CI__VI   0x00000001
#define BACO_CNTL_MISC__BIF_ROM_REQ_DIS__SHIFT__CI__VI  0x00000000
#define BACO_CNTL__BACO_ANA_ISO_DIS__SHIFT__CI__VI      0x00000007
#define BACO_CNTL__BACO_BCLK_OFF__SHIFT__CI__VI         0x00000001
#define BACO_CNTL__BACO_BF_MEM_PHY_ISO_CNTRL__SHIFT__CI__VI 0x00000011
#define BACO_CNTL__BACO_EN__SHIFT__CI__VI               0x00000000
#define BACO_CNTL__BACO_HANG_PROTECTION_EN__SHIFT__CI__VI 0x00000005
#define BACO_CNTL__BACO_ISO_DIS__SHIFT__CI__VI          0x00000002
#define BACO_CNTL__BACO_MODE__SHIFT__CI__VI             0x00000006
#define BACO_CNTL__BACO_POWER_OFF_DRAM__SHIFT__CI__VI   0x00000010
#define BACO_CNTL__BACO_POWER_OFF__SHIFT__CI__VI        0x00000003
#define BACO_CNTL__BACO_RESET_EN__SHIFT__CI__VI         0x00000004
#define BACO_CNTL__PWRGOOD_BF__SHIFT__CI__VI            0x00000009
#define BACO_CNTL__PWRGOOD_DVO__SHIFT__CI__VI           0x0000000c
#define BACO_CNTL__PWRGOOD_GPIO__SHIFT__CI__VI          0x0000000a
#define BACO_CNTL__PWRGOOD_MEM__SHIFT__CI__VI           0x0000000b
#define BACO_CNTL__RCU_BIF_CONFIG_DONE__SHIFT__CI__VI   0x00000008
#define BASE_ADDR_1__BASE_ADDR__SHIFT                   0x00000000
#define BASE_ADDR_2__BASE_ADDR__SHIFT                   0x00000000
#define BASE_ADDR_3__BASE_ADDR__SHIFT                   0x00000000
#define BASE_ADDR_4__BASE_ADDR__SHIFT                   0x00000000
#define BASE_ADDR_5__BASE_ADDR__SHIFT                   0x00000000
#define BASE_ADDR_6__BASE_ADDR__SHIFT                   0x00000000
#define BASE_CLASS__BASE_CLASS__SHIFT                   0x00000000
#define BCI_DEBUG_READ__DATA__SHIFT                     0x00000000
#define BIF_BACO_DEBUG_LATCH__BIF_BACO_LATCH_FLG__SHIFT__CI__VI 0x00000000
#define BIF_BACO_DEBUG__BIF_BACO_SCANDUMP_FLG__SHIFT__CI__VI 0x00000000
#define BIF_BACO_MSIC__BACO_LINK_RST_SEL__SHIFT__CI     0x00000001
#define BIF_BACO_MSIC__BIF_XTALIN_SEL__SHIFT__CI        0x00000000
#define BIF_BUSNUM_CNTL1__ID_MASK__SHIFT                0x00000000
#define BIF_BUSNUM_CNTL2__AUTOUPDATE_EN__SHIFT          0x00000008
#define BIF_BUSNUM_CNTL2__AUTOUPDATE_SEL__SHIFT         0x00000000
#define BIF_BUSNUM_CNTL2__ERROR_MULTIPLE_ID_MATCH__SHIFT 0x00000011
#define BIF_BUSNUM_CNTL2__HDPREG_CNTL__SHIFT            0x00000010
#define BIF_BUSNUM_LIST0__ID0__SHIFT                    0x00000000
#define BIF_BUSNUM_LIST0__ID1__SHIFT                    0x00000008
#define BIF_BUSNUM_LIST0__ID2__SHIFT                    0x00000010
#define BIF_BUSNUM_LIST0__ID3__SHIFT                    0x00000018
#define BIF_BUSNUM_LIST1__ID4__SHIFT                    0x00000000
#define BIF_BUSNUM_LIST1__ID5__SHIFT                    0x00000008
#define BIF_BUSNUM_LIST1__ID6__SHIFT                    0x00000010
#define BIF_BUSNUM_LIST1__ID7__SHIFT                    0x00000018
#define BIF_BUSY_DELAY_CNTR__DELAY_CNT__SHIFT           0x00000000
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_IMP_DBG_ANALOG_EN__SHIFT__CI__VI 0x00000010
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_RX_IMPVAL_EN__SHIFT__CI__VI 0x00000005
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_RX_IMPVAL__SHIFT__CI__VI 0x00000001
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_EN_PD__SHIFT__CI__VI 0x0000000a
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_EN_PU__SHIFT__CI__VI 0x0000000f
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_PD__SHIFT__CI__VI 0x00000006
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_PU__SHIFT__CI__VI 0x0000000b
#define BIF_CLK_PDWN_DELAY_TIMER__TIMER__SHIFT__SI__CI  0x00000000
#define BIF_DEBUG_CNTL__DEBUG_BYTESEL_BLK1__SHIFT       0x00000004
#define BIF_DEBUG_CNTL__DEBUG_BYTESEL_BLK2__SHIFT       0x00000005
#define BIF_DEBUG_CNTL__DEBUG_EN__SHIFT                 0x00000000
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_BLK1__SHIFT         0x00000008
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_BLK2__SHIFT         0x00000010
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_XSP__SHIFT          0x00000018
#define BIF_DEBUG_CNTL__DEBUG_MULTIBLOCKEN__SHIFT       0x00000001
#define BIF_DEBUG_CNTL__DEBUG_OUT_EN__SHIFT             0x00000002
#define BIF_DEBUG_CNTL__DEBUG_PAD_SEL__SHIFT            0x00000003
#define BIF_DEBUG_CNTL__DEBUG_SWAP__SHIFT               0x00000007
#define BIF_DEBUG_CNTL__DEBUG_SYNC_CLKSEL__SHIFT        0x0000001e
#define BIF_DEBUG_CNTL__DEBUG_SYNC_EN__SHIFT            0x00000006
#define BIF_DEBUG_MUX__DEBUG_MUX_BLK1__SHIFT            0x00000000
#define BIF_DEBUG_MUX__DEBUG_MUX_BLK2__SHIFT            0x00000008
#define BIF_DEBUG_OUT__DEBUG_OUTPUT__SHIFT              0x00000000
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID0__SHIFT__CI__VI 0x00000000
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID1__SHIFT__CI__VI 0x00000008
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID2__SHIFT__CI__VI 0x00000010
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID3__SHIFT__CI__VI 0x00000018
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID4__SHIFT__CI__VI 0x00000000
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID5__SHIFT__CI__VI 0x00000008
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID6__SHIFT__CI__VI 0x00000010
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID7__SHIFT__CI__VI 0x00000018
#define BIF_DOORBELL_CNTL__NON_CONSECUTIVE_BE_ZERO_DIS__SHIFT__CI__VI 0x00000003
#define BIF_DOORBELL_CNTL__SELF_RING_DIS__SHIFT__CI__VI 0x00000000
#define BIF_DOORBELL_CNTL__TRANS_CHECK_DIS__SHIFT__CI__VI 0x00000001
#define BIF_DOORBELL_CNTL__UNTRANS_LBACK_EN__SHIFT__CI__VI 0x00000002
#define BIF_FB_EN__FB_READ_EN__SHIFT                    0x00000000
#define BIF_FB_EN__FB_WRITE_EN__SHIFT                   0x00000001
#define BIF_FEATURES_CONTROL_MISC__BIF_MST_CPL_EP_DIS__SHIFT__CI__VI 0x00000003
#define BIF_FEATURES_CONTROL_MISC__BIF_SLV_REQ_EP_DIS__SHIFT__CI__VI 0x00000002
#define BIF_FEATURES_CONTROL_MISC__IGNORE_BE_CHECK_GASKET_COMB_DIS__SHIFT__CI__VI 0x00000008
#define BIF_FEATURES_CONTROL_MISC__MST_BIF_REQ_EP_DIS__SHIFT__CI__VI 0x00000000
#define BIF_FEATURES_CONTROL_MISC__PLL_SWITCH_IMPCTL_CAL_DONE_DIS__SHIFT__CI__VI 0x00000007
#define BIF_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS__SHIFT__CI__VI 0x00000005
#define BIF_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS__SHIFT__CI__VI 0x00000006
#define BIF_FEATURES_CONTROL_MISC__SLV_BIF_CPL_EP_DIS__SHIFT__CI__VI 0x00000001
#define BIF_FEATURES_CONTROL_MISC__UR_PSN_PKT_REPORT_POISON_DIS__SHIFT__CI__VI 0x00000004
#define BIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD__UPDATE_PERIOD__SHIFT__CI__VI 0x00000000
#define BIF_IMPCTL_RXCNTL__CAL_DONE__SHIFT__CI__VI      0x0000001d
#define BIF_IMPCTL_RXCNTL__CONT_AFTER_RX_DECT__SHIFT__CI__VI 0x00000004
#define BIF_IMPCTL_RXCNTL__FORCE_RST__SHIFT__CI__VI     0x00000007
#define BIF_IMPCTL_RXCNTL__LOWER_RX_ADJ_THRESH__SHIFT__CI__VI 0x00000008
#define BIF_IMPCTL_RXCNTL__LOWER_RX_ADJ__SHIFT__CI__VI  0x0000000c
#define BIF_IMPCTL_RXCNTL__RX_ADJUST__SHIFT__CI__VI     0x00000000
#define BIF_IMPCTL_RXCNTL__RX_BIAS_HIGH__SHIFT__CI__VI  0x00000003
#define BIF_IMPCTL_RXCNTL__RX_CMP_AMBIG__SHIFT__CI__VI  0x0000001c
#define BIF_IMPCTL_RXCNTL__RX_IMP_LOCKED__SHIFT__CI__VI 0x00000012
#define BIF_IMPCTL_RXCNTL__RX_IMP_READBACK_SEL__SHIFT__CI__VI 0x00000013
#define BIF_IMPCTL_RXCNTL__RX_IMP_READBACK__SHIFT__CI__VI 0x00000014
#define BIF_IMPCTL_RXCNTL__SUSPEND__SHIFT__CI__VI       0x00000006
#define BIF_IMPCTL_RXCNTL__UPPER_RX_ADJ_THRESH__SHIFT__CI__VI 0x0000000d
#define BIF_IMPCTL_RXCNTL__UPPER_RX_ADJ__SHIFT__CI__VI  0x00000011
#define BIF_IMPCTL_SMPLCNTL__EXTEND_SAMPLES__SHIFT__CI__VI 0x0000000d
#define BIF_IMPCTL_SMPLCNTL__FORCE_DONE__SHIFT__CI__VI  0x00000000
#define BIF_IMPCTL_SMPLCNTL__FORCE_ENABLE__SHIFT__CI__VI 0x0000000e
#define BIF_IMPCTL_SMPLCNTL__LOWER_SAMPLE_THRESH__SHIFT__CI__VI 0x00000014
#define BIF_IMPCTL_SMPLCNTL__RxPDNB__SHIFT__CI__VI      0x00000001
#define BIF_IMPCTL_SMPLCNTL__SAMPLE_PERIOD__SHIFT__CI__VI 0x00000008
#define BIF_IMPCTL_SMPLCNTL__SETUP_TIME__SHIFT__CI__VI  0x0000000f
#define BIF_IMPCTL_SMPLCNTL__TxPDNB_pd__SHIFT__CI__VI   0x00000002
#define BIF_IMPCTL_SMPLCNTL__TxPDNB_pu__SHIFT__CI__VI   0x00000003
#define BIF_IMPCTL_SMPLCNTL__UPPER_SAMPLE_THRESH__SHIFT__CI__VI 0x0000001a
#define BIF_IMPCTL_TXCNTL_pd__LOWER_TX_ADJ_THRESH_pd__SHIFT__CI__VI 0x00000008
#define BIF_IMPCTL_TXCNTL_pd__LOWER_TX_ADJ_pd__SHIFT__CI__VI 0x0000000c
#define BIF_IMPCTL_TXCNTL_pd__TX_ADJUST_pd__SHIFT__CI__VI 0x00000000
#define BIF_IMPCTL_TXCNTL_pd__TX_BIAS_HIGH_pd__SHIFT__CI__VI 0x00000003
#define BIF_IMPCTL_TXCNTL_pd__TX_CMP_AMBIG_pd__SHIFT__CI__VI 0x0000001c
#define BIF_IMPCTL_TXCNTL_pd__TX_IMP_LOCKED_pd__SHIFT__CI__VI 0x00000012
#define BIF_IMPCTL_TXCNTL_pd__TX_IMP_READBACK_SEL_pd__SHIFT__CI__VI 0x00000013
#define BIF_IMPCTL_TXCNTL_pd__TX_IMP_READBACK_pd__SHIFT__CI__VI 0x00000014
#define BIF_IMPCTL_TXCNTL_pd__UPPER_TX_ADJ_THRESH_pd__SHIFT__CI__VI 0x0000000d
#define BIF_IMPCTL_TXCNTL_pd__UPPER_TX_ADJ_pd__SHIFT__CI__VI 0x00000011
#define BIF_IMPCTL_TXCNTL_pu__LOWER_TX_ADJ_THRESH_pu__SHIFT__CI__VI 0x00000008
#define BIF_IMPCTL_TXCNTL_pu__LOWER_TX_ADJ_pu__SHIFT__CI__VI 0x0000000c
#define BIF_IMPCTL_TXCNTL_pu__TX_ADJUST_pu__SHIFT__CI__VI 0x00000000
#define BIF_IMPCTL_TXCNTL_pu__TX_BIAS_HIGH_pu__SHIFT__CI__VI 0x00000003
#define BIF_IMPCTL_TXCNTL_pu__TX_CMP_AMBIG_pu__SHIFT__CI__VI 0x0000001c
#define BIF_IMPCTL_TXCNTL_pu__TX_IMP_LOCKED_pu__SHIFT__CI__VI 0x00000012
#define BIF_IMPCTL_TXCNTL_pu__TX_IMP_READBACK_SEL_pu__SHIFT__CI__VI 0x00000013
#define BIF_IMPCTL_TXCNTL_pu__TX_IMP_READBACK_pu__SHIFT__CI__VI 0x00000014
#define BIF_IMPCTL_TXCNTL_pu__UPPER_TX_ADJ_THRESH_pu__SHIFT__CI__VI 0x0000000d
#define BIF_IMPCTL_TXCNTL_pu__UPPER_TX_ADJ_pu__SHIFT__CI__VI 0x00000011
#define BIF_LNCNT_RESET__RESET_LNCNT_EN__SHIFT__CI      0x00000000
#define BIF_PERFCOUNTER0_RESULT__PERFCOUNTER_RESULT__SHIFT__CI__VI 0x00000000
#define BIF_PERFCOUNTER1_RESULT__PERFCOUNTER_RESULT__SHIFT__CI__VI 0x00000000
#define BIF_PERFMON_CNTL__PERFCOUNTER_EN__SHIFT__CI__VI 0x00000000
#define BIF_PERFMON_CNTL__PERFCOUNTER_RESET0__SHIFT__CI__VI 0x00000001
#define BIF_PERFMON_CNTL__PERFCOUNTER_RESET1__SHIFT__CI__VI 0x00000002
#define BIF_PERFMON_CNTL__PERF_SEL0__SHIFT__CI__VI      0x00000008
#define BIF_PERFMON_CNTL__PERF_SEL1__SHIFT__CI__VI      0x0000000d
#define BIF_PIF_TXCLK_SWITCH_TIMER__PLL0_ACK_TIMER__SHIFT__CI 0x00000000
#define BIF_PIF_TXCLK_SWITCH_TIMER__PLL1_ACK_TIMER__SHIFT__CI 0x00000003
#define BIF_PIF_TXCLK_SWITCH_TIMER__PLL_SWITCH_TIMER__SHIFT__CI 0x00000006
#define BIF_PWDN_COMMAND__REG_BU_pw_cmd__SHIFT__CI__VI  0x00000000
#define BIF_PWDN_COMMAND__REG_BX_pw_cmd__SHIFT__CI      0x00000002
#define BIF_PWDN_COMMAND__REG_RWREG_RFEWDBIF_pw_cmd__SHIFT__CI__VI 0x00000001
#define BIF_PWDN_STATUS__BU_REG_pw_status__SHIFT__CI__VI 0x00000000
#define BIF_PWDN_STATUS__BX_REG_pw_status__SHIFT__CI    0x00000002
#define BIF_PWDN_STATUS__RWREG_RFEWDBIF_REG_pw_status__SHIFT__CI__VI 0x00000001
#define BIF_RESET_CNTL__LINK_TRAIN_EN__SHIFT__CI        0x00000002
#define BIF_RESET_CNTL__RST_DONE__SHIFT__CI             0x00000001
#define BIF_RESET_CNTL__STRAP_EN__SHIFT__CI             0x00000000
#define BIF_RESET_EN__BIF_COR_RESET_EN__SHIFT__CI       0x00000016
#define BIF_RESET_EN__CFG_RESET_EN__SHIFT__SI__CI       0x00000006
#define BIF_RESET_EN__CFG_RESET_PULSE_WIDTH__SHIFT__SI__CI 0x0000000c
#define BIF_RESET_EN__COR_RESET_EN__SHIFT__SI__CI       0x00000003
#define BIF_RESET_EN__DRV_RESET_DELAY_SEL__SHIFT__SI__CI 0x00000012
#define BIF_RESET_EN__DRV_RESET_EN__SHIFT__SI__CI       0x00000007
#define BIF_RESET_EN__FUNC0_FLR_EN__SHIFT__CI           0x00000017
#define BIF_RESET_EN__FUNC0_RESET_DELAY_SEL__SHIFT__CI  0x0000001a
#define BIF_RESET_EN__FUNC1_FLR_EN__SHIFT__CI           0x00000018
#define BIF_RESET_EN__FUNC1_RESET_DELAY_SEL__SHIFT__CI  0x0000001c
#define BIF_RESET_EN__FUNC2_FLR_EN__SHIFT__CI           0x00000019
#define BIF_RESET_EN__FUNC2_RESET_DELAY_SEL__SHIFT__CI  0x0000001e
#define BIF_RESET_EN__HOT_RESET_EN__SHIFT__SI__CI       0x00000009
#define BIF_RESET_EN__LINK_DISABLE_RESET_EN__SHIFT__SI__CI 0x0000000a
#define BIF_RESET_EN__LINK_DOWN_RESET_EN__SHIFT__SI__CI 0x0000000b
#define BIF_RESET_EN__PHY_RESET_EN__SHIFT__SI__CI       0x00000002
#define BIF_RESET_EN__PIF_RSTB_EN__SHIFT__CI            0x00000014
#define BIF_RESET_EN__PIF_STRAP_ALLVALID_EN__SHIFT__CI  0x00000015
#define BIF_RESET_EN__REG_RESET_EN__SHIFT__SI__CI       0x00000004
#define BIF_RESET_EN__RESET_CFGREG_ONLY_EN__SHIFT__SI__CI 0x00000008
#define BIF_RESET_EN__SOFT_RST_MODE__SHIFT__CI          0x00000001
#define BIF_RESET_EN__STY_RESET_EN__SHIFT__SI__CI       0x00000005
#define BIF_RFE_CLIENT_SOFTRST_TRIGGER__CLIENT0_RFE_RFEWDBIF_rst__SHIFT__CI__VI 0x00000000
#define BIF_RFE_CLIENT_SOFTRST_TRIGGER__CLIENT1_RFE_RFEWDBIF_rst__SHIFT__CI__VI 0x00000001
#define BIF_RFE_IMPRST_CNTL__REG_RST_impEn__SHIFT__CI__VI 0x00000000
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__BU_rst__SHIFT__CI__VI 0x00000000
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__BX_rst__SHIFT__CI 0x00000002
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__RWREG_RFEWDBIF_rst__SHIFT__CI__VI 0x00000001
#define BIF_RFE_MMCFG_CNTL__CLIENT0_RFE_RFEWDBIF_MM_CFG_FUNC_SEL__SHIFT__CI__VI 0x00000001
#define BIF_RFE_MMCFG_CNTL__CLIENT0_RFE_RFEWDBIF_MM_WR_TO_CFG_EN__SHIFT__CI__VI 0x00000000
#define BIF_RFE_MMCFG_CNTL__CLIENT1_RFE_RFEWDBIF_MM_CFG_FUNC_SEL__SHIFT__CI__VI 0x00000005
#define BIF_RFE_MMCFG_CNTL__CLIENT1_RFE_RFEWDBIF_MM_WR_TO_CFG_EN__SHIFT__CI__VI 0x00000004
#define BIF_RFE_MST_BU_CMDSTATUS__BU_RFE_mstTimeout__SHIFT__CI__VI 0x00000018
#define BIF_RFE_MST_BU_CMDSTATUS__REG_BU_clkGate_timer__SHIFT__CI__VI 0x00000000
#define BIF_RFE_MST_BU_CMDSTATUS__REG_BU_clkSetup_timer__SHIFT__CI__VI 0x00000008
#define BIF_RFE_MST_BU_CMDSTATUS__REG_BU_timeout_timer__SHIFT__CI__VI 0x00000010
#define BIF_RFE_MST_BX_CMDSTATUS__BX_RFE_mstTimeout__SHIFT__CI__VI 0x00000018
#define BIF_RFE_MST_BX_CMDSTATUS__REG_BX_clkGate_timer__SHIFT__CI__VI 0x00000000
#define BIF_RFE_MST_BX_CMDSTATUS__REG_BX_clkSetup_timer__SHIFT__CI__VI 0x00000008
#define BIF_RFE_MST_BX_CMDSTATUS__REG_BX_timeout_timer__SHIFT__CI__VI 0x00000010
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__REG_RWREG_RFEWDBIF_clkGate_timer__SHIFT__CI__VI 0x00000000
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__REG_RWREG_RFEWDBIF_clkSetup_timer__SHIFT__CI__VI 0x00000008
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__REG_RWREG_RFEWDBIF_timeout_timer__SHIFT__CI__VI 0x00000010
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__RWREG_RFEWDBIF_RFE_mstTimeout__SHIFT__CI__VI 0x00000018
#define BIF_RFE_MST_TMOUT_STATUS__MstTmoutStatus__SHIFT__CI__VI 0x00000000
#define BIF_RFE_SNOOP_REG__REG_SNOOP_ALLMASTER__SHIFT__CI__VI 0x00000001
#define BIF_RFE_SNOOP_REG__REG_SNOOP_ARBITER__SHIFT__CI__VI 0x00000000
#define BIF_RFE_SOFTRST_CNTL__REG_RST_rstTimer__SHIFT__CI__VI 0x00000000
#define BIF_RFE_SOFTRST_CNTL__REG_RST_softRstPropEn__SHIFT__CI__VI 0x0000001e
#define BIF_RFE_SOFTRST_CNTL__SoftRstReg__SHIFT__CI__VI 0x0000001f
#define BIF_SCRATCH0__BIF_SCRATCH0__SHIFT               0x00000000
#define BIF_SCRATCH1__BIF_SCRATCH1__SHIFT               0x00000000
#define BIF_SLVARB_MODE__SLVARB_MODE__SHIFT__CI__VI     0x00000000
#define BIF_SSA_DISP_LOWER__SSA_DISP_LOWER__SHIFT__CI   0x00000002
#define BIF_SSA_DISP_LOWER__SSA_DISP_REG_CMP_EN__SHIFT__CI 0x0000001e
#define BIF_SSA_DISP_LOWER__SSA_DISP_REG_STALL_EN__SHIFT__CI 0x0000001f
#define BIF_SSA_DISP_UPPER__SSA_DISP_UPPER__SHIFT__CI   0x00000002
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_LOWER__SHIFT__CI   0x00000002
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_REG_CMP_EN__SHIFT__CI 0x0000001e
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_REG_STALL_EN__SHIFT__CI 0x0000001f
#define BIF_SSA_GFX0_UPPER__SSA_GFX0_UPPER__SHIFT__CI   0x00000002
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_LOWER__SHIFT__CI   0x00000002
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_REG_CMP_EN__SHIFT__CI 0x0000001e
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_REG_STALL_EN__SHIFT__CI 0x0000001f
#define BIF_SSA_GFX1_UPPER__SSA_GFX1_UPPER__SHIFT__CI   0x00000002
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_LOWER__SHIFT__CI   0x00000002
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_REG_CMP_EN__SHIFT__CI 0x0000001e
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_REG_STALL_EN__SHIFT__CI 0x0000001f
#define BIF_SSA_GFX2_UPPER__SSA_GFX2_UPPER__SHIFT__CI   0x00000002
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_LOWER__SHIFT__CI   0x00000002
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_REG_CMP_EN__SHIFT__CI 0x0000001e
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_REG_STALL_EN__SHIFT__CI 0x0000001f
#define BIF_SSA_GFX3_UPPER__SSA_GFX3_UPPER__SHIFT__CI   0x00000002
#define BIF_SSA_MC_LOWER__SSA_MC_FB_STALL_EN__SHIFT__CI 0x0000001d
#define BIF_SSA_MC_LOWER__SSA_MC_LOWER__SHIFT__CI       0x00000002
#define BIF_SSA_MC_LOWER__SSA_MC_REG_CMP_EN__SHIFT__CI  0x0000001e
#define BIF_SSA_MC_LOWER__SSA_MC_REG_STALL_EN__SHIFT__CI 0x0000001f
#define BIF_SSA_MC_UPPER__SSA_MC_UPPER__SHIFT__CI       0x00000002
#define BIF_SSA_PWR_STATUS__SSA_DISP_PWR_STATUS__SHIFT__CI 0x00000001
#define BIF_SSA_PWR_STATUS__SSA_GFX_PWR_STATUS__SHIFT__CI 0x00000000
#define BIF_SSA_PWR_STATUS__SSA_MC_PWR_STATUS__SHIFT__CI 0x00000002
#define BIF_XDMA_HI__BIF_XDMA_UPPER_BOUND__SHIFT__CI__VI 0x00000000
#define BIF_XDMA_LO__BIF_XDMA_APER_EN__SHIFT__CI__VI    0x0000001f
#define BIF_XDMA_LO__BIF_XDMA_LOWER_BOUND__SHIFT__CI__VI 0x00000000
#define BIOS_SCRATCH_0__BIOS_SCRATCH_0__SHIFT           0x00000000
#define BIOS_SCRATCH_10__BIOS_SCRATCH_10__SHIFT         0x00000000
#define BIOS_SCRATCH_11__BIOS_SCRATCH_11__SHIFT         0x00000000
#define BIOS_SCRATCH_12__BIOS_SCRATCH_12__SHIFT         0x00000000
#define BIOS_SCRATCH_13__BIOS_SCRATCH_13__SHIFT         0x00000000
#define BIOS_SCRATCH_14__BIOS_SCRATCH_14__SHIFT         0x00000000
#define BIOS_SCRATCH_15__BIOS_SCRATCH_15__SHIFT         0x00000000
#define BIOS_SCRATCH_1__BIOS_SCRATCH_1__SHIFT           0x00000000
#define BIOS_SCRATCH_2__BIOS_SCRATCH_2__SHIFT           0x00000000
#define BIOS_SCRATCH_3__BIOS_SCRATCH_3__SHIFT           0x00000000
#define BIOS_SCRATCH_4__BIOS_SCRATCH_4__SHIFT           0x00000000
#define BIOS_SCRATCH_5__BIOS_SCRATCH_5__SHIFT           0x00000000
#define BIOS_SCRATCH_6__BIOS_SCRATCH_6__SHIFT           0x00000000
#define BIOS_SCRATCH_7__BIOS_SCRATCH_7__SHIFT           0x00000000
#define BIOS_SCRATCH_8__BIOS_SCRATCH_8__SHIFT           0x00000000
#define BIOS_SCRATCH_9__BIOS_SCRATCH_9__SHIFT           0x00000000
#define BIST__BIST_CAP__SHIFT                           0x00000007
#define BIST__BIST_COMP__SHIFT                          0x00000000
#define BIST__BIST_STRT__SHIFT                          0x00000006
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_CALC_FINAL_DUTY_CYCLE_EN__SHIFT__SI__VI 0x00000003
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_UPDATE_CURRENT_ABM_LEVEL_EN__SHIFT__SI__VI 0x00000002
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_UPDATE_CURRENT_ABM_STEP_SIZE__SHIFT__SI__VI 0x00000010
#define BL1_PWM_ABM_CNTL__BL1_PWM_USE_ABM_EN__SHIFT__SI__VI 0x00000000
#define BL1_PWM_ABM_CNTL__BL1_PWM_USE_AMBIENT_LEVEL_EN__SHIFT__SI__VI 0x00000001
#define BL1_PWM_AMBIENT_LIGHT_LEVEL__BL1_PWM_AMBIENT_LIGHT_LEVEL__SHIFT__SI__VI 0x00000000
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__ABM1_HGLS_REG_LOCK__SHIFT__SI__VI 0x0000001f
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET__SHIFT__SI__VI 0x00000010
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_RESET_SAMPLE_RATE_FRAME_COUNTER__SHIFT__SI__VI 0x00000001
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_SAMPLE_RATE_COUNT_EN__SHIFT__SI__VI 0x00000000
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_SAMPLE_RATE_FRAME_COUNT__SHIFT__SI__VI 0x00000008
#define BL1_PWM_CURRENT_ABM_LEVEL__BL1_PWM_CURRENT_ABM_LEVEL__SHIFT__SI__VI 0x00000000
#define BL1_PWM_FINAL_DUTY_CYCLE__BL1_PWM_FINAL_DUTY_CYCLE__SHIFT__SI__VI 0x00000000
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_FRAME_START_DISP_SEL__SHIFT__SI__VI 0x00000011
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_IGNORE_MASTER_LOCK_EN__SHIFT__SI__VI 0x0000001f
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_READBACK_DB_REG_VALUE_EN__SHIFT__SI__VI 0x00000018
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_REG_LOCK__SHIFT__SI__VI 0x00000000
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_REG_UPDATE_PENDING__SHIFT__SI__VI 0x00000008
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_UPDATE_AT_FRAME_START__SHIFT__SI__VI 0x00000010
#define BL1_PWM_MINIMUM_DUTY_CYCLE__BL1_PWM_MINIMUM_DUTY_CYCLE__SHIFT__SI__VI 0x00000000
#define BL1_PWM_TARGET_ABM_LEVEL__BL1_PWM_TARGET_ABM_LEVEL__SHIFT__SI__VI 0x00000000
#define BL1_PWM_USER_LEVEL__BL1_PWM_USER_LEVEL__SHIFT__SI__VI 0x00000000
#define BL_PWM_CNTL2__BL_PWM_OVERRIDE_BL_OUT_ENABLE__SHIFT__SI__VI 0x0000001e
#define BL_PWM_CNTL2__BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN__SHIFT__SI__VI 0x0000001f
#define BL_PWM_CNTL2__BL_PWM_POST_FRAME_START_DELAY_BEFORE_UPDATE__SHIFT__SI__VI 0x00000000
#define BL_PWM_CNTL2__DBG_BL_PWM_INPUT_REFCLK_SELECT__SHIFT__SI__VI 0x0000001c
#define BL_PWM_CNTL__BL_ACTIVE_INT_FRAC_CNT__SHIFT__SI__VI 0x00000000
#define BL_PWM_CNTL__BL_PWM_EN__SHIFT__SI__VI           0x0000001f
#define BL_PWM_CNTL__BL_PWM_FRACTIONAL_EN__SHIFT__SI__VI 0x0000001e
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_FRAME_START_DISP_SEL__SHIFT__SI__VI 0x00000011
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN__SHIFT__SI__VI 0x0000001f
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN__SHIFT__SI__VI 0x00000018
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_REG_LOCK__SHIFT__SI__VI 0x00000000
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_REG_UPDATE_PENDING__SHIFT__SI__VI 0x00000008
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_UPDATE_AT_FRAME_START__SHIFT__SI__VI 0x00000010
#define BL_PWM_PERIOD_CNTL__BL_PWM_PERIOD_BITCNT__SHIFT__SI__VI 0x00000010
#define BL_PWM_PERIOD_CNTL__BL_PWM_PERIOD__SHIFT__SI__VI 0x00000000
#define BUS_CNTL__BIF_ERR_RTR_BKPRESSURE_EN__SHIFT      0x00000008
#define BUS_CNTL__BIOS_ROM_DIS__SHIFT                   0x00000001
#define BUS_CNTL__BIOS_ROM_WRT_EN__SHIFT                0x00000000
#define BUS_CNTL__PMI_BM_DIS__SHIFT                     0x00000004
#define BUS_CNTL__PMI_INT_DIS__SHIFT                    0x00000005
#define BUS_CNTL__PMI_IO_DIS__SHIFT                     0x00000002
#define BUS_CNTL__PMI_MEM_DIS__SHIFT                    0x00000003
#define BUS_CNTL__RD_STALL_IO_WR__SHIFT__CI__VI         0x00000012
#define BUS_CNTL__SET_AZ_TC__SHIFT                      0x0000000a
#define BUS_CNTL__SET_MC_TC__SHIFT                      0x0000000d
#define BUS_CNTL__VGA_MEM_COHERENCY_DIS__SHIFT          0x00000007
#define BUS_CNTL__VGA_REG_COHERENCY_DIS__SHIFT          0x00000006
#define BUS_CNTL__ZERO_BE_RD_EN__SHIFT                  0x00000011
#define BUS_CNTL__ZERO_BE_WR_EN__SHIFT                  0x00000010
#define BX_RESET_EN__COR_RESET_EN__SHIFT__CI__VI        0x00000000
#define BX_RESET_EN__REG_RESET_EN__SHIFT__CI__VI        0x00000001
#define BX_RESET_EN__STY_RESET_EN__SHIFT__CI__VI        0x00000002
#define CACHE_LINE__CACHE_LINE_SIZE__SHIFT              0x00000000
#define CAPTURE_HOST_BUSNUM__CHECK_EN__SHIFT            0x00000000
#define CAP_PTR__CAP_PTR__SHIFT                         0x00000000
#define CB_BLEND0_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND0_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND0_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND0_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND0_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND0_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND0_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND0_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND1_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND1_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND1_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND1_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND1_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND1_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND1_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND1_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND2_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND2_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND2_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND2_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND2_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND2_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND2_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND2_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND3_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND3_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND3_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND3_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND3_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND3_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND3_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND3_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND4_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND4_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND4_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND4_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND4_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND4_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND4_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND4_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND5_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND5_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND5_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND5_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND5_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND5_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND5_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND5_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND6_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND6_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND6_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND6_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND6_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND6_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND6_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND6_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND7_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND7_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND7_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND7_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND7_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND7_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND7_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND7_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND_ALPHA__BLEND_ALPHA__SHIFT              0x00000000
#define CB_BLEND_BLUE__BLEND_BLUE__SHIFT                0x00000000
#define CB_BLEND_GREEN__BLEND_GREEN__SHIFT              0x00000000
#define CB_BLEND_RED__BLEND_RED__SHIFT                  0x00000000
#define CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CB_CGTT_SCLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CB_COLOR0_ATTRIB__FMASK_BANK_HEIGHT__SHIFT      0x0000000a
#define CB_COLOR0_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT  0x00000005
#define CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR0_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR0_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR0_ATTRIB__TILE_MODE_INDEX__SHIFT        0x00000000
#define CB_COLOR0_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR0_CMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR0_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR0_FMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR0_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR0_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR0_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR0_INFO__CMASK_IS_LINEAR__SHIFT          0x00000013
#define CB_COLOR0_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR0_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR0_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR0_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE__SHIFT__CI__VI 0x0000001a
#define CB_COLOR0_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR0_INFO__LINEAR_GENERAL__SHIFT           0x00000007
#define CB_COLOR0_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR0_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR0_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR0_PITCH__FMASK_TILE_MAX__SHIFT__CI__VI  0x00000014
#define CB_COLOR0_PITCH__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR0_SLICE__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR0_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR0_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR1_ATTRIB__FMASK_BANK_HEIGHT__SHIFT      0x0000000a
#define CB_COLOR1_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT  0x00000005
#define CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR1_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR1_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR1_ATTRIB__TILE_MODE_INDEX__SHIFT        0x00000000
#define CB_COLOR1_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR1_CMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR1_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR1_FMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR1_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR1_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR1_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR1_INFO__CMASK_IS_LINEAR__SHIFT          0x00000013
#define CB_COLOR1_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR1_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR1_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR1_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE__SHIFT__CI__VI 0x0000001a
#define CB_COLOR1_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR1_INFO__LINEAR_GENERAL__SHIFT           0x00000007
#define CB_COLOR1_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR1_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR1_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR1_PITCH__FMASK_TILE_MAX__SHIFT__CI__VI  0x00000014
#define CB_COLOR1_PITCH__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR1_SLICE__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR1_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR1_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR2_ATTRIB__FMASK_BANK_HEIGHT__SHIFT      0x0000000a
#define CB_COLOR2_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT  0x00000005
#define CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR2_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR2_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR2_ATTRIB__TILE_MODE_INDEX__SHIFT        0x00000000
#define CB_COLOR2_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR2_CMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR2_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR2_FMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR2_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR2_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR2_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR2_INFO__CMASK_IS_LINEAR__SHIFT          0x00000013
#define CB_COLOR2_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR2_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR2_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR2_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE__SHIFT__CI__VI 0x0000001a
#define CB_COLOR2_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR2_INFO__LINEAR_GENERAL__SHIFT           0x00000007
#define CB_COLOR2_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR2_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR2_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR2_PITCH__FMASK_TILE_MAX__SHIFT__CI__VI  0x00000014
#define CB_COLOR2_PITCH__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR2_SLICE__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR2_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR2_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR3_ATTRIB__FMASK_BANK_HEIGHT__SHIFT      0x0000000a
#define CB_COLOR3_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT  0x00000005
#define CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR3_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR3_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR3_ATTRIB__TILE_MODE_INDEX__SHIFT        0x00000000
#define CB_COLOR3_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR3_CMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR3_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR3_FMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR3_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR3_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR3_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR3_INFO__CMASK_IS_LINEAR__SHIFT          0x00000013
#define CB_COLOR3_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR3_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR3_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR3_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE__SHIFT__CI__VI 0x0000001a
#define CB_COLOR3_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR3_INFO__LINEAR_GENERAL__SHIFT           0x00000007
#define CB_COLOR3_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR3_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR3_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR3_PITCH__FMASK_TILE_MAX__SHIFT__CI__VI  0x00000014
#define CB_COLOR3_PITCH__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR3_SLICE__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR3_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR3_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR4_ATTRIB__FMASK_BANK_HEIGHT__SHIFT      0x0000000a
#define CB_COLOR4_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT  0x00000005
#define CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR4_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR4_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR4_ATTRIB__TILE_MODE_INDEX__SHIFT        0x00000000
#define CB_COLOR4_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR4_CMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR4_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR4_FMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR4_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR4_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR4_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR4_INFO__CMASK_IS_LINEAR__SHIFT          0x00000013
#define CB_COLOR4_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR4_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR4_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR4_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE__SHIFT__CI__VI 0x0000001a
#define CB_COLOR4_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR4_INFO__LINEAR_GENERAL__SHIFT           0x00000007
#define CB_COLOR4_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR4_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR4_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR4_PITCH__FMASK_TILE_MAX__SHIFT__CI__VI  0x00000014
#define CB_COLOR4_PITCH__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR4_SLICE__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR4_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR4_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR5_ATTRIB__FMASK_BANK_HEIGHT__SHIFT      0x0000000a
#define CB_COLOR5_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT  0x00000005
#define CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR5_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR5_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR5_ATTRIB__TILE_MODE_INDEX__SHIFT        0x00000000
#define CB_COLOR5_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR5_CMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR5_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR5_FMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR5_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR5_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR5_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR5_INFO__CMASK_IS_LINEAR__SHIFT          0x00000013
#define CB_COLOR5_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR5_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR5_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR5_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE__SHIFT__CI__VI 0x0000001a
#define CB_COLOR5_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR5_INFO__LINEAR_GENERAL__SHIFT           0x00000007
#define CB_COLOR5_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR5_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR5_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR5_PITCH__FMASK_TILE_MAX__SHIFT__CI__VI  0x00000014
#define CB_COLOR5_PITCH__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR5_SLICE__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR5_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR5_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR6_ATTRIB__FMASK_BANK_HEIGHT__SHIFT      0x0000000a
#define CB_COLOR6_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT  0x00000005
#define CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR6_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR6_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR6_ATTRIB__TILE_MODE_INDEX__SHIFT        0x00000000
#define CB_COLOR6_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR6_CMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR6_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR6_FMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR6_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR6_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR6_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR6_INFO__CMASK_IS_LINEAR__SHIFT          0x00000013
#define CB_COLOR6_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR6_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR6_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR6_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE__SHIFT__CI__VI 0x0000001a
#define CB_COLOR6_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR6_INFO__LINEAR_GENERAL__SHIFT           0x00000007
#define CB_COLOR6_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR6_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR6_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR6_PITCH__FMASK_TILE_MAX__SHIFT__CI__VI  0x00000014
#define CB_COLOR6_PITCH__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR6_SLICE__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR6_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR6_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR7_ATTRIB__FMASK_BANK_HEIGHT__SHIFT      0x0000000a
#define CB_COLOR7_ATTRIB__FMASK_TILE_MODE_INDEX__SHIFT  0x00000005
#define CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR7_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR7_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR7_ATTRIB__TILE_MODE_INDEX__SHIFT        0x00000000
#define CB_COLOR7_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR7_CMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR7_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR7_FMASK_SLICE__TILE_MAX__SHIFT          0x00000000
#define CB_COLOR7_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR7_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR7_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR7_INFO__CMASK_IS_LINEAR__SHIFT          0x00000013
#define CB_COLOR7_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR7_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR7_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR7_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE__SHIFT__CI__VI 0x0000001a
#define CB_COLOR7_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR7_INFO__LINEAR_GENERAL__SHIFT           0x00000007
#define CB_COLOR7_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR7_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR7_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR7_PITCH__FMASK_TILE_MAX__SHIFT__CI__VI  0x00000014
#define CB_COLOR7_PITCH__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR7_SLICE__TILE_MAX__SHIFT                0x00000000
#define CB_COLOR7_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR7_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR_CONTROL__DEGAMMA_ENABLE__SHIFT         0x00000003
#define CB_COLOR_CONTROL__MODE__SHIFT                   0x00000004
#define CB_COLOR_CONTROL__ROP3__SHIFT                   0x00000010
#define CB_DEBUG_BUS_13__AC_BUSY__SHIFT__SI__CI         0x00000003
#define CB_DEBUG_BUS_13__CACHE_CTRL_BUSY__SHIFT__SI__CI 0x00000005
#define CB_DEBUG_BUS_13__CRW_BUSY__SHIFT__SI__CI        0x00000004
#define CB_DEBUG_BUS_13__EVICT_PENDING__SHIFT__SI__CI   0x00000009
#define CB_DEBUG_BUS_13__FC_RD_PENDING__SHIFT__SI__CI   0x00000008
#define CB_DEBUG_BUS_13__FC_WR_PENDING__SHIFT__SI__CI   0x00000007
#define CB_DEBUG_BUS_13__LAST_RD_ARB_WINNER__SHIFT__SI__CI 0x0000000a
#define CB_DEBUG_BUS_13__MC_WR_PENDING__SHIFT__SI__CI   0x00000006
#define CB_DEBUG_BUS_13__MU_BUSY__SHIFT__SI__CI         0x00000001
#define CB_DEBUG_BUS_13__MU_STATE__SHIFT__SI__CI        0x0000000b
#define CB_DEBUG_BUS_13__TILE_INTFC_BUSY__SHIFT__SI__CI 0x00000000
#define CB_DEBUG_BUS_13__TQ_BUSY__SHIFT__SI__CI         0x00000002
#define CB_DEBUG_BUS_14__ADDR_BUSY__SHIFT__SI__CI       0x00000004
#define CB_DEBUG_BUS_14__CACHE_CTL_BUSY__SHIFT__SI__CI  0x00000003
#define CB_DEBUG_BUS_14__CLEAR_BUSY__SHIFT__SI__CI      0x00000008
#define CB_DEBUG_BUS_14__FOP_BUSY__SHIFT__SI__CI        0x00000001
#define CB_DEBUG_BUS_14__LAT_BUSY__SHIFT__SI__CI        0x00000002
#define CB_DEBUG_BUS_14__MERGE_BUSY__SHIFT__SI__CI      0x00000005
#define CB_DEBUG_BUS_14__QUAD_BUSY__SHIFT__SI__CI       0x00000006
#define CB_DEBUG_BUS_14__TILE_BUSY__SHIFT__SI__CI       0x00000007
#define CB_DEBUG_BUS_14__TILE_RETIREMENT_BUSY__SHIFT__SI__CI 0x00000000
#define CB_DEBUG_BUS_15__CS_BUSY__SHIFT__SI__CI         0x00000004
#define CB_DEBUG_BUS_15__DS_BUSY__SHIFT__SI__CI         0x00000006
#define CB_DEBUG_BUS_15__IB_BUSY__SHIFT__SI__CI         0x00000008
#define CB_DEBUG_BUS_15__RB_BUSY__SHIFT__SI__CI         0x00000005
#define CB_DEBUG_BUS_15__SF_BUSY__SHIFT__SI__CI         0x00000003
#define CB_DEBUG_BUS_15__SURF_SYNC_START__SHIFT__SI__CI 0x00000002
#define CB_DEBUG_BUS_15__SURF_SYNC_STATE__SHIFT__SI__CI 0x00000000
#define CB_DEBUG_BUS_15__TB_BUSY__SHIFT__SI__CI         0x00000007
#define CB_DEBUG_BUS_16__CC_WRREQ_FIFO_EMPTY__SHIFT__SI__CI 0x00000014
#define CB_DEBUG_BUS_16__CM_WRREQ_FIFO_EMPTY__SHIFT__SI__CI 0x00000016
#define CB_DEBUG_BUS_16__FC_WRREQ_FIFO_EMPTY__SHIFT__SI__CI 0x00000015
#define CB_DEBUG_BUS_16__LAST_RD_GRANT_VEC__SHIFT__SI__CI 0x00000006
#define CB_DEBUG_BUS_16__LAST_WR_GRANT_VEC__SHIFT__SI__CI 0x00000010
#define CB_DEBUG_BUS_16__MC_RDREQ_CREDITS__SHIFT__SI__CI 0x00000000
#define CB_DEBUG_BUS_16__MC_WRREQ_CREDITS__SHIFT__SI__CI 0x0000000a
#define CB_DEBUG_BUS_17__BB_BUSY__SHIFT__SI__CI         0x00000003
#define CB_DEBUG_BUS_17__CC_BUSY__SHIFT__SI__CI         0x00000002
#define CB_DEBUG_BUS_17__CM_BUSY__SHIFT__SI__CI         0x00000000
#define CB_DEBUG_BUS_17__CORE_SCLK_VLD__SHIFT__SI__CI   0x00000005
#define CB_DEBUG_BUS_17__FC_BUSY__SHIFT__SI__CI         0x00000001
#define CB_DEBUG_BUS_17__MA_BUSY__SHIFT__SI__CI         0x00000004
#define CB_DEBUG_BUS_17__REG_SCLK0_VLD__SHIFT__SI__CI   0x00000007
#define CB_DEBUG_BUS_17__REG_SCLK1_VLD__SHIFT__SI__CI   0x00000006
#define CB_DEBUG_BUS_18__NOT_USED__SHIFT__SI__CI        0x00000000
#define CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS__SHIFT       0x0000000b
#define CB_HW_CONTROL_1__CHICKEN_BITS__SHIFT            0x0000001a
#define CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS__SHIFT       0x00000000
#define CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH__SHIFT      0x00000011
#define CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS__SHIFT       0x00000005
#define CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH__SHIFT  0x00000000
#define CB_HW_CONTROL_2__CHICKEN_BITS__SHIFT__CI        0x00000018
#define CB_HW_CONTROL_2__CHICKEN_BITS__SHIFT__SI        0x00000017
#define CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH__SHIFT 0x0000000f
#define CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH__SHIFT 0x00000008
#define CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL__SHIFT__CI__VI 0x00000000
#define CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE__SHIFT 0x00000010
#define CB_HW_CONTROL__CC_CACHE_EVICT_POINT__SHIFT      0x0000000c
#define CB_HW_CONTROL__CM_CACHE_EVICT_POINT__SHIFT      0x00000000
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS__SHIFT  0x00000019
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL__SHIFT 0x0000001a
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST__SHIFT 0x00000018
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST__SHIFT__CI__VI 0x00000015
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED__SHIFT 0x0000001b
#define CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT__SHIFT 0x0000001e
#define CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK__SHIFT   0x00000016
#define CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING__SHIFT__CI__VI 0x00000012
#define CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE__SHIFT 0x0000001f
#define CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG__SHIFT 0x00000017
#define CB_HW_CONTROL__FC_CACHE_EVICT_POINT__SHIFT      0x00000006
#define CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE__SHIFT       0x00000014
#define CB_HW_CONTROL__FORCE_NEEDS_DST__SHIFT           0x00000013
#define CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT__SHIFT 0x0000001d
#define CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT__SHIFT 0x0000001c
#define CB_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define CB_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x0000001c
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x00000018
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define CB_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define CB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define CB_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define CB_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define CB_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CB_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define CB_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define CB_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define CB_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CB_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define CB_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define CB_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define CB_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CB_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define CB_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define CB_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define CB_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE__SHIFT__CI__VI 0x0000000a
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL__SHIFT__CI__VI 0x0000000b
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE__SHIFT__CI__VI 0x00000004
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL__SHIFT__CI__VI 0x00000005
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE__SHIFT__CI__VI 0x0000000c
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL__SHIFT__CI__VI 0x0000000d
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE__SHIFT__CI__VI 0x00000015
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL__SHIFT__CI__VI 0x00000016
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE__SHIFT__CI__VI 0x00000011
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL__SHIFT__CI__VI 0x00000012
#define CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE__SHIFT__CI__VI 0x00000000
#define CB_PERFCOUNTER_FILTER__OP_FILTER_SEL__SHIFT__CI__VI 0x00000001
#define CB_SHADER_MASK__OUTPUT0_ENABLE__SHIFT           0x00000000
#define CB_SHADER_MASK__OUTPUT1_ENABLE__SHIFT           0x00000004
#define CB_SHADER_MASK__OUTPUT2_ENABLE__SHIFT           0x00000008
#define CB_SHADER_MASK__OUTPUT3_ENABLE__SHIFT           0x0000000c
#define CB_SHADER_MASK__OUTPUT4_ENABLE__SHIFT           0x00000010
#define CB_SHADER_MASK__OUTPUT5_ENABLE__SHIFT           0x00000014
#define CB_SHADER_MASK__OUTPUT6_ENABLE__SHIFT           0x00000018
#define CB_SHADER_MASK__OUTPUT7_ENABLE__SHIFT           0x0000001c
#define CB_TARGET_MASK__TARGET0_ENABLE__SHIFT           0x00000000
#define CB_TARGET_MASK__TARGET1_ENABLE__SHIFT           0x00000004
#define CB_TARGET_MASK__TARGET2_ENABLE__SHIFT           0x00000008
#define CB_TARGET_MASK__TARGET3_ENABLE__SHIFT           0x0000000c
#define CB_TARGET_MASK__TARGET4_ENABLE__SHIFT           0x00000010
#define CB_TARGET_MASK__TARGET5_ENABLE__SHIFT           0x00000014
#define CB_TARGET_MASK__TARGET6_ENABLE__SHIFT           0x00000018
#define CB_TARGET_MASK__TARGET7_ENABLE__SHIFT           0x0000001c
#define CC_DRM_ID_STRAPS__ATI_REV_ID__SHIFT             0x0000001c
#define CC_DRM_ID_STRAPS__DEVICE_ID__SHIFT              0x00000004
#define CC_DRM_ID_STRAPS__MAJOR_REV_ID__SHIFT           0x00000014
#define CC_DRM_ID_STRAPS__MINOR_REV_ID__SHIFT           0x00000018
#define CC_GC_EDC_CONFIG__DIS_EDC__SHIFT__CI__VI        0x00000001
#define CC_GC_PRIM_CONFIG__INACTIVE_IA__SHIFT__CI__VI   0x00000010
#define CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA__SHIFT__CI__VI 0x00000018
#define CC_GC_SHADER_ARRAY_CONFIG__DPFP_RATE__SHIFT__CI 0x00000001
#define CC_GC_SHADER_ARRAY_CONFIG__HALF_LDS__SHIFT__CI  0x00000004
#define CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT  0x00000010
#define CC_GC_SHADER_ARRAY_CONFIG__SQC_BALANCE_DISABLE__SHIFT__CI 0x00000003
#define CC_GIO_IOCCFG_FUSES__NB_REV_ID__SHIFT__CI__VI   0x00000001
#define CC_GIO_IOC_FUSES__IOC_FUSES__SHIFT__CI__VI      0x00000001
#define CC_MC_MAX_CHANNEL__NOOFCHAN__SHIFT              0x00000001
#define CC_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT   0x00000010
#define CC_RB_DAISY_CHAIN__RB_0__SHIFT                  0x00000000
#define CC_RB_DAISY_CHAIN__RB_1__SHIFT                  0x00000004
#define CC_RB_DAISY_CHAIN__RB_2__SHIFT                  0x00000008
#define CC_RB_DAISY_CHAIN__RB_3__SHIFT                  0x0000000c
#define CC_RB_DAISY_CHAIN__RB_4__SHIFT                  0x00000010
#define CC_RB_DAISY_CHAIN__RB_5__SHIFT                  0x00000014
#define CC_RB_DAISY_CHAIN__RB_6__SHIFT                  0x00000018
#define CC_RB_DAISY_CHAIN__RB_7__SHIFT                  0x0000001c
#define CC_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT__CI__VI 0x0000000c
#define CC_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT__CI__VI 0x00000014
#define CC_RB_REDUNDANCY__FAILED_RB0__SHIFT__CI__VI     0x00000008
#define CC_RB_REDUNDANCY__FAILED_RB1__SHIFT__CI__VI     0x00000010
#define CC_RCU_FUSES__BIF_RST_POLLING_DISABLE__SHIFT__CI 0x00000014
#define CC_RCU_FUSES__CG_RST_GLB_REQ_DIS__SHIFT__CI__VI 0x00000005
#define CC_RCU_FUSES__DEBUG_DISABLE__SHIFT__CI__VI      0x00000002
#define CC_RCU_FUSES__DRV_RST_MODE__SHIFT__CI__VI       0x00000006
#define CC_RCU_FUSES__DSMU_DISABLE__SHIFT__CI           0x00000018
#define CC_RCU_FUSES__EFUSE_RD_DISABLE__SHIFT__CI__VI   0x00000004
#define CC_RCU_FUSES__FCH_LOCKOUT_ENABLE__SHIFT__CI     0x00000010
#define CC_RCU_FUSES__FCH_XFIRE_FILTER_ENABLE__SHIFT__CI 0x00000011
#define CC_RCU_FUSES__GPU_DIS__SHIFT__CI__VI            0x00000001
#define CC_RCU_FUSES__JPC_REP_DISABLE__SHIFT__CI__VI    0x00000008
#define CC_RCU_FUSES__MEM_HARDREP_EN__SHIFT__CI         0x00000016
#define CC_RCU_FUSES__PCIE_INIT_DISABLE__SHIFT__CI      0x00000017
#define CC_RCU_FUSES__PHY_FUSE_VALID__SHIFT__CI         0x0000000e
#define CC_RCU_FUSES__RCU_BREAK_POINT1__SHIFT__CI__VI   0x00000009
#define CC_RCU_FUSES__RCU_BREAK_POINT2__SHIFT__CI__VI   0x0000000a
#define CC_RCU_FUSES__RCU_SPARE__SHIFT__CI              0x00000019
#define CC_RCU_FUSES__ROM_DIS__SHIFT__CI__VI            0x00000007
#define CC_RCU_FUSES__SAMU_FUSE_DISABLE__SHIFT__CI      0x00000013
#define CC_RCU_FUSES__SMU_IOC_MST_DISABLE__SHIFT__CI    0x0000000f
#define CC_RCU_FUSES__XFIRE_DISABLE__SHIFT__CI          0x00000012
#define CC_SCLK_VID_FUSES__SClkVid0__SHIFT__CI__VI      0x00000000
#define CC_SCLK_VID_FUSES__SClkVid1__SHIFT__CI__VI      0x00000008
#define CC_SCLK_VID_FUSES__SClkVid2__SHIFT__CI__VI      0x00000010
#define CC_SCLK_VID_FUSES__SClkVid3__SHIFT__CI__VI      0x00000018
#define CC_SMU_MISC_FUSES__GNB_SPARE__SHIFT__CI__VI     0x0000001d
#define CC_SMU_MISC_FUSES__IOC_IOMMU_DISABLE__SHIFT__CI__VI 0x0000001c
#define CC_SMU_MISC_FUSES__IOMMU_V2_DISABLE__SHIFT__CI__VI 0x00000001
#define CC_SMU_MISC_FUSES__L2IMU_tn2_dtc_half__SHIFT__CI__VI 0x00000012
#define CC_SMU_MISC_FUSES__L2IMU_tn2_itc_dis__SHIFT__CI__VI 0x00000017
#define CC_SMU_MISC_FUSES__L2IMU_tn2_itc_half__SHIFT__CI__VI 0x00000014
#define CC_SMU_MISC_FUSES__L2IMU_tn2_pdc_half__SHIFT__CI__VI 0x00000015
#define CC_SMU_MISC_FUSES__L2IMU_tn2_ptc_dis__SHIFT__CI__VI 0x00000016
#define CC_SMU_MISC_FUSES__L2IMU_tn2_ptc_half__SHIFT__CI__VI 0x00000013
#define CC_SMU_MISC_FUSES__MISC_SPARE__SHIFT__CI__VI    0x00000009
#define CC_SMU_MISC_FUSES__MinSClkDid__SHIFT__CI__VI    0x00000002
#define CC_SMU_MISC_FUSES__PostResetGnbClkDid__SHIFT__CI__VI 0x0000000b
#define CC_SMU_MISC_FUSES__VCE_DISABLE__SHIFT__CI__VI   0x0000001b
#define CC_SMU_TST_EFUSE1_MISC__CRBBMP1500_DISA__SHIFT__CI__VI 0x0000000c
#define CC_SMU_TST_EFUSE1_MISC__CRBBMP1500_DISB__SHIFT__CI__VI 0x0000000d
#define CC_SMU_TST_EFUSE1_MISC__DCE_SCAN_DISABLE__SHIFT__CI__VI 0x0000001a
#define CC_SMU_TST_EFUSE1_MISC__DFT_SPARE1__SHIFT__CI__VI 0x00000016
#define CC_SMU_TST_EFUSE1_MISC__DFT_SPARE2__SHIFT__CI__VI 0x00000017
#define CC_SMU_TST_EFUSE1_MISC__DFT_SPARE3__SHIFT__CI__VI 0x00000018
#define CC_SMU_TST_EFUSE1_MISC__GPU_DIS__SHIFT__CI__VI  0x0000000a
#define CC_SMU_TST_EFUSE1_MISC__HARD_REPAIR_DISABLE__SHIFT__CI__VI 0x00000008
#define CC_SMU_TST_EFUSE1_MISC__MBIST_DISABLE__SHIFT__CI__VI 0x00000007
#define CC_SMU_TST_EFUSE1_MISC__RF_RM_6_2__SHIFT__CI__VI 0x00000001
#define CC_SMU_TST_EFUSE1_MISC__RME__SHIFT__CI__VI      0x00000006
#define CC_SMU_TST_EFUSE1_MISC__RM_RF8__SHIFT__CI__VI   0x0000000e
#define CC_SMU_TST_EFUSE1_MISC__SMS_PWRDWN_DISABLE__SHIFT__CI__VI 0x0000000b
#define CC_SMU_TST_EFUSE1_MISC__SOFT_REPAIR_DISABLE__SHIFT__CI__VI 0x00000009
#define CC_SMU_TST_EFUSE1_MISC__VCE_DISABLE__SHIFT__CI__VI 0x00000019
#define CC_SQC_BANK_DISABLE__SQC0_BANK_DISABLE__SHIFT   0x00000010
#define CC_SQC_BANK_DISABLE__SQC1_BANK_DISABLE__SHIFT   0x00000014
#define CC_SQC_BANK_DISABLE__SQC2_BANK_DISABLE__SHIFT__CI__VI 0x00000018
#define CC_SQC_BANK_DISABLE__SQC3_BANK_DISABLE__SHIFT__CI__VI 0x0000001c
#define CC_SYS_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT 0x00000010
#define CC_THM_STRAPS0__CTF_DISABLE__SHIFT__CI__VI      0x00000019
#define CC_THM_STRAPS0__NUM_ACQ__SHIFT__CI__VI          0x00000012
#define CC_THM_STRAPS0__TMON0_BGADJ__SHIFT__CI__VI      0x00000001
#define CC_THM_STRAPS0__TMON0_DISABLE__SHIFT__CI__VI    0x0000001a
#define CC_THM_STRAPS0__TMON1_BGADJ__SHIFT__CI__VI      0x00000009
#define CC_THM_STRAPS0__TMON1_DISABLE__SHIFT__CI__VI    0x0000001b
#define CC_THM_STRAPS0__TMON2_DISABLE__SHIFT__CI__VI    0x0000001c
#define CC_THM_STRAPS0__TMON3_DISABLE__SHIFT__CI__VI    0x0000001d
#define CC_THM_STRAPS0__TMON_CLK_SEL__SHIFT__CI__VI     0x00000015
#define CC_THM_STRAPS0__TMON_CMON_FUSE_SEL__SHIFT__CI__VI 0x00000011
#define CC_THM_STRAPS0__TMON_CONFIG_SOURCE__SHIFT__CI__VI 0x00000018
#define CC_THM_STRAPS0__UNUSED__SHIFT__CI__VI           0x0000001f
#define CC_TST_ID_STRAPS__DEVICE_ID__SHIFT__CI__VI      0x00000004
#define CC_TST_ID_STRAPS__MAJOR_REV_ID__SHIFT__CI__VI   0x00000014
#define CC_TST_ID_STRAPS__MINOR_REV_ID__SHIFT__CI__VI   0x00000018
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI    0x00000000
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI     0x00000010
#define CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU0_SP0_CTRL_REG__SP00__SHIFT__CI__VI      0x00000000
#define CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT__CI__VI      0x00000010
#define CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU0_SP1_CTRL_REG__SP10__SHIFT__CI__VI      0x00000000
#define CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU0_SP1_CTRL_REG__SP11__SHIFT__CI__VI      0x00000010
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC__SHIFT__CI__VI    0x00000010
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU0_TA_SQC_CTRL_REG__TA__SHIFT__CI__VI     0x00000000
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI    0x00000010
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU0_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI     0x00000000
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI   0x00000000
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI    0x00000010
#define CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU10_SP0_CTRL_REG__SP00__SHIFT__CI__VI     0x00000000
#define CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU10_SP0_CTRL_REG__SP01__SHIFT__CI__VI     0x00000010
#define CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU10_SP1_CTRL_REG__SP10__SHIFT__CI__VI     0x00000000
#define CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU10_SP1_CTRL_REG__SP11__SHIFT__CI__VI     0x00000010
#define CGTS_CU10_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU10_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU10_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU10_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU10_TA_CTRL_REG__TA__SHIFT__CI__VI        0x00000000
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI   0x00000010
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU10_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI    0x00000000
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI   0x00000000
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI    0x00000010
#define CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU11_SP0_CTRL_REG__SP00__SHIFT__CI__VI     0x00000000
#define CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU11_SP0_CTRL_REG__SP01__SHIFT__CI__VI     0x00000010
#define CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU11_SP1_CTRL_REG__SP10__SHIFT__CI__VI     0x00000000
#define CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU11_SP1_CTRL_REG__SP11__SHIFT__CI__VI     0x00000010
#define CGTS_CU11_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU11_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU11_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU11_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU11_TA_CTRL_REG__TA__SHIFT__CI__VI        0x00000000
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI   0x00000010
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU11_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI    0x00000000
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI   0x00000000
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI    0x00000010
#define CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU12_SP0_CTRL_REG__SP00__SHIFT__CI__VI     0x00000000
#define CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU12_SP0_CTRL_REG__SP01__SHIFT__CI__VI     0x00000010
#define CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU12_SP1_CTRL_REG__SP10__SHIFT__CI__VI     0x00000000
#define CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU12_SP1_CTRL_REG__SP11__SHIFT__CI__VI     0x00000010
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC__SHIFT__CI__VI   0x00000010
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU12_TA_SQC_CTRL_REG__TA__SHIFT__CI__VI    0x00000000
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI   0x00000010
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU12_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI    0x00000000
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI   0x00000000
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI    0x00000010
#define CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU13_SP0_CTRL_REG__SP00__SHIFT__CI__VI     0x00000000
#define CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU13_SP0_CTRL_REG__SP01__SHIFT__CI__VI     0x00000010
#define CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU13_SP1_CTRL_REG__SP10__SHIFT__CI__VI     0x00000000
#define CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU13_SP1_CTRL_REG__SP11__SHIFT__CI__VI     0x00000010
#define CGTS_CU13_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU13_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU13_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU13_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU13_TA_CTRL_REG__TA__SHIFT__CI__VI        0x00000000
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI   0x00000010
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU13_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI    0x00000000
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI   0x00000000
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI    0x00000010
#define CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU14_SP0_CTRL_REG__SP00__SHIFT__CI__VI     0x00000000
#define CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU14_SP0_CTRL_REG__SP01__SHIFT__CI__VI     0x00000010
#define CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU14_SP1_CTRL_REG__SP10__SHIFT__CI__VI     0x00000000
#define CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU14_SP1_CTRL_REG__SP11__SHIFT__CI__VI     0x00000010
#define CGTS_CU14_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU14_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU14_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU14_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU14_TA_CTRL_REG__TA__SHIFT__CI__VI        0x00000000
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI   0x00000010
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU14_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI    0x00000000
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI   0x00000000
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI    0x00000010
#define CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU15_SP0_CTRL_REG__SP00__SHIFT__CI__VI     0x00000000
#define CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU15_SP0_CTRL_REG__SP01__SHIFT__CI__VI     0x00000010
#define CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU15_SP1_CTRL_REG__SP10__SHIFT__CI__VI     0x00000000
#define CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU15_SP1_CTRL_REG__SP11__SHIFT__CI__VI     0x00000010
#define CGTS_CU15_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU15_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU15_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU15_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU15_TA_CTRL_REG__TA__SHIFT__CI__VI        0x00000000
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI   0x00000010
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU15_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI    0x00000000
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI    0x00000000
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI     0x00000010
#define CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU1_SP0_CTRL_REG__SP00__SHIFT__CI__VI      0x00000000
#define CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU1_SP0_CTRL_REG__SP01__SHIFT__CI__VI      0x00000010
#define CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU1_SP1_CTRL_REG__SP10__SHIFT__CI__VI      0x00000000
#define CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU1_SP1_CTRL_REG__SP11__SHIFT__CI__VI      0x00000010
#define CGTS_CU1_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU1_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU1_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU1_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU1_TA_CTRL_REG__TA__SHIFT__CI__VI         0x00000000
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI    0x00000010
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU1_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI     0x00000000
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI    0x00000000
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI     0x00000010
#define CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU2_SP0_CTRL_REG__SP00__SHIFT__CI__VI      0x00000000
#define CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU2_SP0_CTRL_REG__SP01__SHIFT__CI__VI      0x00000010
#define CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU2_SP1_CTRL_REG__SP10__SHIFT__CI__VI      0x00000000
#define CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU2_SP1_CTRL_REG__SP11__SHIFT__CI__VI      0x00000010
#define CGTS_CU2_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU2_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU2_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU2_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU2_TA_CTRL_REG__TA__SHIFT__CI__VI         0x00000000
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI    0x00000010
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU2_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI     0x00000000
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI    0x00000000
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI     0x00000010
#define CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU3_SP0_CTRL_REG__SP00__SHIFT__CI__VI      0x00000000
#define CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU3_SP0_CTRL_REG__SP01__SHIFT__CI__VI      0x00000010
#define CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU3_SP1_CTRL_REG__SP10__SHIFT__CI__VI      0x00000000
#define CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU3_SP1_CTRL_REG__SP11__SHIFT__CI__VI      0x00000010
#define CGTS_CU3_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU3_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU3_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU3_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU3_TA_CTRL_REG__TA__SHIFT__CI__VI         0x00000000
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI    0x00000010
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU3_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI     0x00000000
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI    0x00000000
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI     0x00000010
#define CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU4_SP0_CTRL_REG__SP00__SHIFT__CI__VI      0x00000000
#define CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU4_SP0_CTRL_REG__SP01__SHIFT__CI__VI      0x00000010
#define CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU4_SP1_CTRL_REG__SP10__SHIFT__CI__VI      0x00000000
#define CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU4_SP1_CTRL_REG__SP11__SHIFT__CI__VI      0x00000010
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC__SHIFT__CI__VI    0x00000010
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU4_TA_SQC_CTRL_REG__TA__SHIFT__CI__VI     0x00000000
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI    0x00000010
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU4_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI     0x00000000
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI    0x00000000
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI     0x00000010
#define CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU5_SP0_CTRL_REG__SP00__SHIFT__CI__VI      0x00000000
#define CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT__CI__VI      0x00000010
#define CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU5_SP1_CTRL_REG__SP10__SHIFT__CI__VI      0x00000000
#define CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU5_SP1_CTRL_REG__SP11__SHIFT__CI__VI      0x00000010
#define CGTS_CU5_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU5_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU5_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU5_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU5_TA_CTRL_REG__TA__SHIFT__CI__VI         0x00000000
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI    0x00000010
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU5_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI     0x00000000
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI    0x00000000
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI     0x00000010
#define CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU6_SP0_CTRL_REG__SP00__SHIFT__CI__VI      0x00000000
#define CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU6_SP0_CTRL_REG__SP01__SHIFT__CI__VI      0x00000010
#define CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU6_SP1_CTRL_REG__SP10__SHIFT__CI__VI      0x00000000
#define CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU6_SP1_CTRL_REG__SP11__SHIFT__CI__VI      0x00000010
#define CGTS_CU6_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU6_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU6_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU6_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU6_TA_CTRL_REG__TA__SHIFT__CI__VI         0x00000000
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI    0x00000010
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU6_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI     0x00000000
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI    0x00000000
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI     0x00000010
#define CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU7_SP0_CTRL_REG__SP00__SHIFT__CI__VI      0x00000000
#define CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU7_SP0_CTRL_REG__SP01__SHIFT__CI__VI      0x00000010
#define CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU7_SP1_CTRL_REG__SP10__SHIFT__CI__VI      0x00000000
#define CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU7_SP1_CTRL_REG__SP11__SHIFT__CI__VI      0x00000010
#define CGTS_CU7_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU7_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU7_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU7_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU7_TA_CTRL_REG__TA__SHIFT__CI__VI         0x00000000
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI    0x00000010
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU7_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI     0x00000000
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI    0x00000000
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI     0x00000010
#define CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU8_SP0_CTRL_REG__SP00__SHIFT__CI__VI      0x00000000
#define CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU8_SP0_CTRL_REG__SP01__SHIFT__CI__VI      0x00000010
#define CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU8_SP1_CTRL_REG__SP10__SHIFT__CI__VI      0x00000000
#define CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU8_SP1_CTRL_REG__SP11__SHIFT__CI__VI      0x00000010
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC__SHIFT__CI__VI    0x00000010
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU8_TA_SQC_CTRL_REG__TA__SHIFT__CI__VI     0x00000000
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI    0x00000010
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU8_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI     0x00000000
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS__SHIFT__CI__VI    0x00000000
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ__SHIFT__CI__VI     0x00000010
#define CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU9_SP0_CTRL_REG__SP00__SHIFT__CI__VI      0x00000000
#define CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU9_SP0_CTRL_REG__SP01__SHIFT__CI__VI      0x00000010
#define CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU9_SP1_CTRL_REG__SP10__SHIFT__CI__VI      0x00000000
#define CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU9_SP1_CTRL_REG__SP11__SHIFT__CI__VI      0x00000010
#define CGTS_CU9_TA_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU9_TA_CTRL_REG__TA_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU9_TA_CTRL_REG__TA_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU9_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU9_TA_CTRL_REG__TA__SHIFT__CI__VI         0x00000000
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000018
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE__SHIFT__CI__VI 0x0000001a
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_OVERRIDE__SHIFT__CI__VI 0x00000017
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP__SHIFT__CI__VI    0x00000010
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__CI__VI 0x00000008
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__CI__VI 0x0000000a
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__CI__VI 0x00000007
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define CGTS_CU9_TD_TCP_CTRL_REG__TD__SHIFT__CI__VI     0x00000000
#define CGTS_RD_CTRL_REG__REG_MUX_SEL__SHIFT            0x00000008
#define CGTS_RD_CTRL_REG__ROW_MUX_SEL__SHIFT            0x00000000
#define CGTS_RD_REG__READ_DATA__SHIFT                   0x00000000
#define CGTS_SM_CTRL_REG__BASE_MODE__SHIFT              0x00000010
#define CGTS_SM_CTRL_REG__LS_OVERRIDE__SHIFT            0x00000016
#define CGTS_SM_CTRL_REG__MGCG_ENABLED__SHIFT           0x0000000c
#define CGTS_SM_CTRL_REG__OFF_SEQ_DELAY__SHIFT          0x00000004
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN__SHIFT      0x00000017
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT         0x00000018
#define CGTS_SM_CTRL_REG__ON_SEQ_DELAY__SHIFT           0x00000000
#define CGTS_SM_CTRL_REG__OVERRIDE__SHIFT               0x00000015
#define CGTS_SM_CTRL_REG__SM_MODE_ENABLE__SHIFT         0x00000014
#define CGTS_SM_CTRL_REG__SM_MODE__SHIFT                0x00000011
#define CGTS_TCC_DISABLE__TCC_DISABLE__SHIFT            0x00000010
#define CGTS_USER_TCC_DISABLE__TCC_DISABLE__SHIFT       0x00000010
#define CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE__SHIFT        0x0000001e
#define CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE__SHIFT        0x0000001d
#define CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE__SHIFT        0x0000001c
#define CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE__SHIFT        0x0000001b
#define CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE__SHIFT        0x0000001a
#define CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE__SHIFT        0x00000019
#define CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE__SHIFT        0x00000018
#define CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_BCI_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_BCI_CLK_CTRL__REG_OVERRIDE__SHIFT          0x0000001f
#define CGTT_BCI_CLK_CTRL__RESERVED__SHIFT              0x0000000c
#define CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS__SHIFT__CI__VI 0x00000004
#define CGTT_CPC_CLK_CTRL__ON_DELAY__SHIFT__CI__VI      0x00000000
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT__CI__VI 0x0000001e
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT__CI__VI 0x0000001f
#define CGTT_CPF_CLK_CTRL__OFF_HYSTERESIS__SHIFT__CI__VI 0x00000004
#define CGTT_CPF_CLK_CTRL__ON_DELAY__SHIFT__CI__VI      0x00000000
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT__CI__VI 0x0000001e
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT__CI__VI 0x0000001f
#define CGTT_CP_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_CP_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT      0x0000001e
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT      0x0000001f
#define CGTT_GDS_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_GDS_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_IA_CLK_CTRL__CORE_OVERRIDE__SHIFT__CI__VI  0x0000001e
#define CGTT_IA_CLK_CTRL__CORE_OVERRIDE__SHIFT__SI      0x0000001d
#define CGTT_IA_CLK_CTRL__DBG_ENABLE__SHIFT             0x0000001a
#define CGTT_IA_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_IA_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_IA_CLK_CTRL__PERF_ENABLE__SHIFT            0x00000019
#define CGTT_IA_CLK_CTRL__REG_OVERRIDE__SHIFT           0x0000001f
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2__SHIFT__CI__VI 0x0000001d
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3__SHIFT__CI__VI 0x0000001c
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4__SHIFT         0x0000001b
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7__SHIFT         0x00000018
#define CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE__SHIFT        0x0000001e
#define CGTT_PA_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_PA_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE__SHIFT       0x0000001f
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3__SHIFT         0x0000001c
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4__SHIFT         0x0000001b
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5__SHIFT         0x0000001a
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6__SHIFT         0x00000019
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7__SHIFT         0x00000018
#define CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE__SHIFT        0x0000001d
#define CGTT_PC_CLK_CTRL__BACK_CLK_ON_OVERRIDE__SHIFT   0x00000019
#define CGTT_PC_CLK_CTRL__CORE0_OVERRIDE__SHIFT         0x0000001e
#define CGTT_PC_CLK_CTRL__CORE1_OVERRIDE__SHIFT         0x0000001d
#define CGTT_PC_CLK_CTRL__CORE2_OVERRIDE__SHIFT         0x0000001c
#define CGTT_PC_CLK_CTRL__CORE3_OVERRIDE__SHIFT         0x0000001b
#define CGTT_PC_CLK_CTRL__FRONT_CLK_ON_OVERRIDE__SHIFT  0x0000001a
#define CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST__SHIFT       0x00000012
#define CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE__SHIFT       0x00000018
#define CGTT_PC_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_PC_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_PC_CLK_CTRL__REG_OVERRIDE__SHIFT           0x0000001f
#define CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_RLC_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT     0x0000001e
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT     0x0000001f
#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS__SHIFT       0x00000004
#define CGTT_ROM_CLK_CTRL0__ON_DELAY__SHIFT             0x00000000
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT       0x0000001f
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT       0x0000001e
#define CGTT_SC_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_SC_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE0__SHIFT         0x0000001f
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE1__SHIFT         0x0000001e
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE2__SHIFT         0x0000001d
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE3__SHIFT         0x0000001c
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE4__SHIFT         0x0000001b
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE5__SHIFT         0x0000001a
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE6__SHIFT         0x00000019
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE7__SHIFT         0x00000018
#define CGTT_SPI_CLK_CTRL__ALL_CLK_ON_OVERRIDE__SHIFT   0x0000001a
#define CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE__SHIFT         0x0000001e
#define CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE__SHIFT         0x0000001d
#define CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE__SHIFT         0x0000001c
#define CGTT_SPI_CLK_CTRL__GRP3_OVERRIDE__SHIFT         0x0000001b
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OFF_HYST__SHIFT      0x00000012
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OVERRIDE__SHIFT      0x00000018
#define CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SPI_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_SPI_CLK_CTRL__REG_OVERRIDE__SHIFT          0x0000001f
#define CGTT_SQG_CLK_CTRL__CORE_OVERRIDE__SHIFT         0x0000001e
#define CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SQG_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_SQG_CLK_CTRL__REG_OVERRIDE__SHIFT          0x0000001f
#define CGTT_SQ_CLK_CTRL__CORE_OVERRIDE__SHIFT          0x0000001e
#define CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_SQ_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_SQ_CLK_CTRL__REG_OVERRIDE__SHIFT           0x0000001f
#define CGTT_SX_CLK_CTRL0__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SX_CLK_CTRL0__ON_DELAY__SHIFT              0x00000000
#define CGTT_SX_CLK_CTRL0__RESERVED__SHIFT              0x0000000c
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_SX_CLK_CTRL1__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SX_CLK_CTRL1__ON_DELAY__SHIFT              0x00000000
#define CGTT_SX_CLK_CTRL1__RESERVED__SHIFT              0x0000000c
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_SX_CLK_CTRL2__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SX_CLK_CTRL2__ON_DELAY__SHIFT              0x00000000
#define CGTT_SX_CLK_CTRL2__RESERVED__SHIFT              0x0000000c
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_SX_CLK_CTRL3__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SX_CLK_CTRL3__ON_DELAY__SHIFT              0x00000000
#define CGTT_SX_CLK_CTRL3__RESERVED__SHIFT              0x0000000c
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_SX_CLK_CTRL4__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SX_CLK_CTRL4__ON_DELAY__SHIFT              0x00000000
#define CGTT_SX_CLK_CTRL4__RESERVED__SHIFT              0x0000000c
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_TCI_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_TCI_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_TCP_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_TCP_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_VGT_CLK_CTRL__CORE_OVERRIDE__SHIFT         0x0000001e
#define CGTT_VGT_CLK_CTRL__DBG_ENABLE__SHIFT            0x0000001a
#define CGTT_VGT_CLK_CTRL__GS_OVERRIDE__SHIFT           0x0000001d
#define CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_VGT_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_VGT_CLK_CTRL__PERF_ENABLE__SHIFT           0x00000019
#define CGTT_VGT_CLK_CTRL__REG_OVERRIDE__SHIFT          0x0000001f
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_WD_CLK_CTRL__ADC_OVERRIDE__SHIFT__CI__VI   0x0000001c
#define CGTT_WD_CLK_CTRL__CORE_OVERRIDE__SHIFT__CI__VI  0x0000001d
#define CGTT_WD_CLK_CTRL__DBG_ENABLE__SHIFT__CI__VI     0x0000001a
#define CGTT_WD_CLK_CTRL__OFF_HYSTERESIS__SHIFT__CI__VI 0x00000004
#define CGTT_WD_CLK_CTRL__ON_DELAY__SHIFT__CI__VI       0x00000000
#define CGTT_WD_CLK_CTRL__PERF_ENABLE__SHIFT__CI__VI    0x00000019
#define CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE__SHIFT__CI__VI 0x0000001e
#define CGTT_WD_CLK_CTRL__REG_OVERRIDE__SHIFT__CI__VI   0x0000001f
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE4__SHIFT__CI__VI 0x0000001b
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7__SHIFT__CI__VI 0x00000018
#define CG_ACLK_CNTL__ACLK_DIR_CNTL_DIVIDER__SHIFT__CI__VI 0x0000000a
#define CG_ACLK_CNTL__ACLK_DIR_CNTL_EN__SHIFT__CI__VI   0x00000008
#define CG_ACLK_CNTL__ACLK_DIR_CNTL_TOG__SHIFT__CI__VI  0x00000009
#define CG_ACLK_CNTL__ACLK_DIVIDER__SHIFT__CI__VI       0x00000000
#define CG_ACPI_CNTL__SCLK_ACPI_DIV__SHIFT__CI__VI      0x00000000
#define CG_ACPI_CNTL__SCLK_CHANGE_SKIP__SHIFT__CI__VI   0x00000007
#define CG_CLKPIN_CNTL_2__CLK_SPARE__SHIFT__CI__VI      0x00000018
#define CG_CLKPIN_CNTL_2__CML_CTRL__SHIFT__CI__VI       0x00000016
#define CG_CLKPIN_CNTL_2__ENABLE_XCLK__SHIFT__CI__VI    0x00000000
#define CG_CLKPIN_CNTL_2__FORCE_BIF_REFCLK_EN__SHIFT__CI__VI 0x00000003
#define CG_CLKPIN_CNTL_2__MUX_TCLK_TO_XCLK__SHIFT__CI__VI 0x00000008
#define CG_CLKPIN_CNTL_2__XO_IN2_BIDIR_CML_OE__SHIFT__CI__VI 0x00000015
#define CG_CLKPIN_CNTL_2__XO_IN2_CML_RXEN__SHIFT__CI__VI 0x00000014
#define CG_CLKPIN_CNTL_2__XO_IN2_ICORE_CLK_OE__SHIFT__CI__VI 0x00000013
#define CG_CLKPIN_CNTL_2__XO_IN2_OSCIN_EN__SHIFT__CI__VI 0x00000012
#define CG_CLKPIN_CNTL_2__XO_IN_BIDIR_CML_OE__SHIFT__CI__VI 0x00000011
#define CG_CLKPIN_CNTL_2__XO_IN_CML_RXEN__SHIFT__CI__VI 0x00000010
#define CG_CLKPIN_CNTL_2__XO_IN_ICORE_CLK_OE__SHIFT__CI__VI 0x0000000f
#define CG_CLKPIN_CNTL_2__XO_IN_OSCIN_EN__SHIFT__CI__VI 0x0000000e
#define CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT__CI__VI     0x00000002
#define CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT__SI         0x0000000d
#define CG_CLKPIN_CNTL__XTALIN_DIVIDE__SHIFT__CI__VI    0x00000001
#define CG_CLKPIN_CNTL__XTALIN_DIVIDE__SHIFT__SI        0x00000009
#define CG_DCLK_CNTL__DCLK_DIR_CNTL_DIVIDER__SHIFT__CI__VI 0x0000000a
#define CG_DCLK_CNTL__DCLK_DIR_CNTL_EN__SHIFT__CI__VI   0x00000008
#define CG_DCLK_CNTL__DCLK_DIR_CNTL_TOG__SHIFT__CI__VI  0x00000009
#define CG_DCLK_CNTL__DCLK_DIVIDER__SHIFT__CI__VI       0x00000000
#define CG_DCLK_STATUS__DCLK_DIR_CNTL_DONETOG__SHIFT__CI__VI 0x00000001
#define CG_DCLK_STATUS__DCLK_STATUS__SHIFT__CI__VI      0x00000000
#define CG_DISPLAY_GAP_CNTL2__VBI_PREDICTION__SHIFT__CI__VI 0x00000000
#define CG_DISPLAY_GAP_CNTL__DISP_GAP_MCHG__SHIFT__CI__VI 0x00000018
#define CG_DISPLAY_GAP_CNTL__DISP_GAP__SHIFT__CI__VI    0x00000000
#define CG_DISPLAY_GAP_CNTL__VBI_TIMER_COUNT__SHIFT     0x00000004
#define CG_DISPLAY_GAP_CNTL__VBI_TIMER_DISABLE__SHIFT   0x0000001c
#define CG_DISPLAY_GAP_CNTL__VBI_TIMER_UNIT__SHIFT      0x00000014
#define CG_ECLK_CNTL__ECLK_DIR_CNTL_DIVIDER__SHIFT__CI__VI 0x0000000a
#define CG_ECLK_CNTL__ECLK_DIR_CNTL_EN__SHIFT__CI__VI   0x00000008
#define CG_ECLK_CNTL__ECLK_DIR_CNTL_TOG__SHIFT__CI__VI  0x00000009
#define CG_ECLK_CNTL__ECLK_DIVIDER__SHIFT__CI__VI       0x00000000
#define CG_ECLK_STATUS__ECLK_DIR_CNTL_DONETOG__SHIFT__CI__VI 0x00000001
#define CG_ECLK_STATUS__ECLK_STATUS__SHIFT__CI__VI      0x00000000
#define CG_FDO_CTRL0__FAN_SPINUP_DUTY__SHIFT            0x00000008
#define CG_FDO_CTRL0__FDO_PWM_HYSTER__SHIFT             0x00000011
#define CG_FDO_CTRL0__FDO_PWM_MANUAL__SHIFT             0x00000010
#define CG_FDO_CTRL0__FDO_PWM_RAMP_EN__SHIFT            0x00000017
#define CG_FDO_CTRL0__FDO_PWM_RAMP__SHIFT               0x00000018
#define CG_FDO_CTRL0__FDO_STATIC_DUTY__SHIFT            0x00000000
#define CG_FDO_CTRL1__FDO_PWRDNB__SHIFT                 0x0000001e
#define CG_FDO_CTRL1__FMAX_DUTY100__SHIFT               0x00000000
#define CG_FDO_CTRL1__FMIN_DUTY__SHIFT                  0x00000008
#define CG_FDO_CTRL1__M__SHIFT                          0x00000010
#define CG_FDO_CTRL1__RESERVED__SHIFT                   0x00000018
#define CG_FDO_CTRL2__FAN_SPINUP_TIME__SHIFT            0x00000008
#define CG_FDO_CTRL2__FDO_PWM_MODE__SHIFT               0x0000000b
#define CG_FDO_CTRL2__TACH_PWM_RESP_RATE__SHIFT         0x00000019
#define CG_FDO_CTRL2__TMAX__SHIFT                       0x00000011
#define CG_FDO_CTRL2__TMIN_HYSTER__SHIFT                0x0000000e
#define CG_FDO_CTRL2__TMIN__SHIFT                       0x00000000
#define CG_FPS_CNT__FPS_CNT__SHIFT__CI__VI              0x00000000
#define CG_FREQ_TRAN_VOTING_0__ACP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000007
#define CG_FREQ_TRAN_VOTING_0__AVP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000d
#define CG_FREQ_TRAN_VOTING_0__BIF_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000000
#define CG_FREQ_TRAN_VOTING_0__DC_AZ_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000b
#define CG_FREQ_TRAN_VOTING_0__DRM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000005
#define CG_FREQ_TRAN_VOTING_0__GRBM_0_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000e
#define CG_FREQ_TRAN_VOTING_0__GRBM_10_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000018
#define CG_FREQ_TRAN_VOTING_0__GRBM_11_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000019
#define CG_FREQ_TRAN_VOTING_0__GRBM_12_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001a
#define CG_FREQ_TRAN_VOTING_0__GRBM_13_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001b
#define CG_FREQ_TRAN_VOTING_0__GRBM_14_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001c
#define CG_FREQ_TRAN_VOTING_0__GRBM_15_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001d
#define CG_FREQ_TRAN_VOTING_0__GRBM_1_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000f
#define CG_FREQ_TRAN_VOTING_0__GRBM_2_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000010
#define CG_FREQ_TRAN_VOTING_0__GRBM_3_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000011
#define CG_FREQ_TRAN_VOTING_0__GRBM_4_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000012
#define CG_FREQ_TRAN_VOTING_0__GRBM_5_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000013
#define CG_FREQ_TRAN_VOTING_0__GRBM_6_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000014
#define CG_FREQ_TRAN_VOTING_0__GRBM_7_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000015
#define CG_FREQ_TRAN_VOTING_0__GRBM_8_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000016
#define CG_FREQ_TRAN_VOTING_0__GRBM_9_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000017
#define CG_FREQ_TRAN_VOTING_0__HDP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000001
#define CG_FREQ_TRAN_VOTING_0__IDCT_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000006
#define CG_FREQ_TRAN_VOTING_0__IH_SEM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000003
#define CG_FREQ_TRAN_VOTING_0__PDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000004
#define CG_FREQ_TRAN_VOTING_0__RLC_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001e
#define CG_FREQ_TRAN_VOTING_0__ROM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000002
#define CG_FREQ_TRAN_VOTING_0__SAM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000c
#define CG_FREQ_TRAN_VOTING_0__SDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000008
#define CG_FREQ_TRAN_VOTING_0__UVD_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000009
#define CG_FREQ_TRAN_VOTING_0__VCE_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000a
#define CG_FREQ_TRAN_VOTING_1__ACP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000007
#define CG_FREQ_TRAN_VOTING_1__AVP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000d
#define CG_FREQ_TRAN_VOTING_1__BIF_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000000
#define CG_FREQ_TRAN_VOTING_1__DC_AZ_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000b
#define CG_FREQ_TRAN_VOTING_1__DRM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000005
#define CG_FREQ_TRAN_VOTING_1__GRBM_0_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000e
#define CG_FREQ_TRAN_VOTING_1__GRBM_10_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000018
#define CG_FREQ_TRAN_VOTING_1__GRBM_11_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000019
#define CG_FREQ_TRAN_VOTING_1__GRBM_12_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001a
#define CG_FREQ_TRAN_VOTING_1__GRBM_13_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001b
#define CG_FREQ_TRAN_VOTING_1__GRBM_14_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001c
#define CG_FREQ_TRAN_VOTING_1__GRBM_15_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001d
#define CG_FREQ_TRAN_VOTING_1__GRBM_1_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000f
#define CG_FREQ_TRAN_VOTING_1__GRBM_2_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000010
#define CG_FREQ_TRAN_VOTING_1__GRBM_3_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000011
#define CG_FREQ_TRAN_VOTING_1__GRBM_4_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000012
#define CG_FREQ_TRAN_VOTING_1__GRBM_5_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000013
#define CG_FREQ_TRAN_VOTING_1__GRBM_6_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000014
#define CG_FREQ_TRAN_VOTING_1__GRBM_7_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000015
#define CG_FREQ_TRAN_VOTING_1__GRBM_8_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000016
#define CG_FREQ_TRAN_VOTING_1__GRBM_9_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000017
#define CG_FREQ_TRAN_VOTING_1__HDP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000001
#define CG_FREQ_TRAN_VOTING_1__IDCT_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000006
#define CG_FREQ_TRAN_VOTING_1__IH_SEM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000003
#define CG_FREQ_TRAN_VOTING_1__PDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000004
#define CG_FREQ_TRAN_VOTING_1__RLC_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001e
#define CG_FREQ_TRAN_VOTING_1__ROM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000002
#define CG_FREQ_TRAN_VOTING_1__SAM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000c
#define CG_FREQ_TRAN_VOTING_1__SDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000008
#define CG_FREQ_TRAN_VOTING_1__UVD_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000009
#define CG_FREQ_TRAN_VOTING_1__VCE_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000a
#define CG_FREQ_TRAN_VOTING_2__ACP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000007
#define CG_FREQ_TRAN_VOTING_2__AVP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000d
#define CG_FREQ_TRAN_VOTING_2__BIF_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000000
#define CG_FREQ_TRAN_VOTING_2__DC_AZ_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000b
#define CG_FREQ_TRAN_VOTING_2__DRM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000005
#define CG_FREQ_TRAN_VOTING_2__GRBM_0_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000e
#define CG_FREQ_TRAN_VOTING_2__GRBM_10_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000018
#define CG_FREQ_TRAN_VOTING_2__GRBM_11_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000019
#define CG_FREQ_TRAN_VOTING_2__GRBM_12_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001a
#define CG_FREQ_TRAN_VOTING_2__GRBM_13_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001b
#define CG_FREQ_TRAN_VOTING_2__GRBM_14_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001c
#define CG_FREQ_TRAN_VOTING_2__GRBM_15_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001d
#define CG_FREQ_TRAN_VOTING_2__GRBM_1_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000f
#define CG_FREQ_TRAN_VOTING_2__GRBM_2_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000010
#define CG_FREQ_TRAN_VOTING_2__GRBM_3_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000011
#define CG_FREQ_TRAN_VOTING_2__GRBM_4_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000012
#define CG_FREQ_TRAN_VOTING_2__GRBM_5_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000013
#define CG_FREQ_TRAN_VOTING_2__GRBM_6_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000014
#define CG_FREQ_TRAN_VOTING_2__GRBM_7_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000015
#define CG_FREQ_TRAN_VOTING_2__GRBM_8_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000016
#define CG_FREQ_TRAN_VOTING_2__GRBM_9_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000017
#define CG_FREQ_TRAN_VOTING_2__HDP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000001
#define CG_FREQ_TRAN_VOTING_2__IDCT_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000006
#define CG_FREQ_TRAN_VOTING_2__IH_SEM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000003
#define CG_FREQ_TRAN_VOTING_2__PDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000004
#define CG_FREQ_TRAN_VOTING_2__RLC_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001e
#define CG_FREQ_TRAN_VOTING_2__ROM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000002
#define CG_FREQ_TRAN_VOTING_2__SAM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000c
#define CG_FREQ_TRAN_VOTING_2__SDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000008
#define CG_FREQ_TRAN_VOTING_2__UVD_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000009
#define CG_FREQ_TRAN_VOTING_2__VCE_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000a
#define CG_FREQ_TRAN_VOTING_3__ACP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000007
#define CG_FREQ_TRAN_VOTING_3__AVP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000d
#define CG_FREQ_TRAN_VOTING_3__BIF_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000000
#define CG_FREQ_TRAN_VOTING_3__DC_AZ_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000b
#define CG_FREQ_TRAN_VOTING_3__DRM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000005
#define CG_FREQ_TRAN_VOTING_3__GRBM_0_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000e
#define CG_FREQ_TRAN_VOTING_3__GRBM_10_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000018
#define CG_FREQ_TRAN_VOTING_3__GRBM_11_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000019
#define CG_FREQ_TRAN_VOTING_3__GRBM_12_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001a
#define CG_FREQ_TRAN_VOTING_3__GRBM_13_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001b
#define CG_FREQ_TRAN_VOTING_3__GRBM_14_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001c
#define CG_FREQ_TRAN_VOTING_3__GRBM_15_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001d
#define CG_FREQ_TRAN_VOTING_3__GRBM_1_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000f
#define CG_FREQ_TRAN_VOTING_3__GRBM_2_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000010
#define CG_FREQ_TRAN_VOTING_3__GRBM_3_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000011
#define CG_FREQ_TRAN_VOTING_3__GRBM_4_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000012
#define CG_FREQ_TRAN_VOTING_3__GRBM_5_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000013
#define CG_FREQ_TRAN_VOTING_3__GRBM_6_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000014
#define CG_FREQ_TRAN_VOTING_3__GRBM_7_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000015
#define CG_FREQ_TRAN_VOTING_3__GRBM_8_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000016
#define CG_FREQ_TRAN_VOTING_3__GRBM_9_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000017
#define CG_FREQ_TRAN_VOTING_3__HDP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000001
#define CG_FREQ_TRAN_VOTING_3__IDCT_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000006
#define CG_FREQ_TRAN_VOTING_3__IH_SEM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000003
#define CG_FREQ_TRAN_VOTING_3__PDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000004
#define CG_FREQ_TRAN_VOTING_3__RLC_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001e
#define CG_FREQ_TRAN_VOTING_3__ROM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000002
#define CG_FREQ_TRAN_VOTING_3__SAM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000c
#define CG_FREQ_TRAN_VOTING_3__SDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000008
#define CG_FREQ_TRAN_VOTING_3__UVD_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000009
#define CG_FREQ_TRAN_VOTING_3__VCE_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000a
#define CG_FREQ_TRAN_VOTING_4__ACP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000007
#define CG_FREQ_TRAN_VOTING_4__AVP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000d
#define CG_FREQ_TRAN_VOTING_4__BIF_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000000
#define CG_FREQ_TRAN_VOTING_4__DC_AZ_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000b
#define CG_FREQ_TRAN_VOTING_4__DRM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000005
#define CG_FREQ_TRAN_VOTING_4__GRBM_0_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000e
#define CG_FREQ_TRAN_VOTING_4__GRBM_10_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000018
#define CG_FREQ_TRAN_VOTING_4__GRBM_11_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000019
#define CG_FREQ_TRAN_VOTING_4__GRBM_12_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001a
#define CG_FREQ_TRAN_VOTING_4__GRBM_13_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001b
#define CG_FREQ_TRAN_VOTING_4__GRBM_14_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001c
#define CG_FREQ_TRAN_VOTING_4__GRBM_15_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001d
#define CG_FREQ_TRAN_VOTING_4__GRBM_1_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000f
#define CG_FREQ_TRAN_VOTING_4__GRBM_2_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000010
#define CG_FREQ_TRAN_VOTING_4__GRBM_3_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000011
#define CG_FREQ_TRAN_VOTING_4__GRBM_4_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000012
#define CG_FREQ_TRAN_VOTING_4__GRBM_5_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000013
#define CG_FREQ_TRAN_VOTING_4__GRBM_6_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000014
#define CG_FREQ_TRAN_VOTING_4__GRBM_7_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000015
#define CG_FREQ_TRAN_VOTING_4__GRBM_8_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000016
#define CG_FREQ_TRAN_VOTING_4__GRBM_9_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000017
#define CG_FREQ_TRAN_VOTING_4__HDP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000001
#define CG_FREQ_TRAN_VOTING_4__IDCT_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000006
#define CG_FREQ_TRAN_VOTING_4__IH_SEM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000003
#define CG_FREQ_TRAN_VOTING_4__PDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000004
#define CG_FREQ_TRAN_VOTING_4__RLC_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001e
#define CG_FREQ_TRAN_VOTING_4__ROM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000002
#define CG_FREQ_TRAN_VOTING_4__SAM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000c
#define CG_FREQ_TRAN_VOTING_4__SDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000008
#define CG_FREQ_TRAN_VOTING_4__UVD_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000009
#define CG_FREQ_TRAN_VOTING_4__VCE_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000a
#define CG_FREQ_TRAN_VOTING_5__ACP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000007
#define CG_FREQ_TRAN_VOTING_5__AVP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000d
#define CG_FREQ_TRAN_VOTING_5__BIF_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000000
#define CG_FREQ_TRAN_VOTING_5__DC_AZ_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000b
#define CG_FREQ_TRAN_VOTING_5__DRM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000005
#define CG_FREQ_TRAN_VOTING_5__GRBM_0_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000e
#define CG_FREQ_TRAN_VOTING_5__GRBM_10_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000018
#define CG_FREQ_TRAN_VOTING_5__GRBM_11_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000019
#define CG_FREQ_TRAN_VOTING_5__GRBM_12_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001a
#define CG_FREQ_TRAN_VOTING_5__GRBM_13_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001b
#define CG_FREQ_TRAN_VOTING_5__GRBM_14_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001c
#define CG_FREQ_TRAN_VOTING_5__GRBM_15_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001d
#define CG_FREQ_TRAN_VOTING_5__GRBM_1_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000f
#define CG_FREQ_TRAN_VOTING_5__GRBM_2_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000010
#define CG_FREQ_TRAN_VOTING_5__GRBM_3_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000011
#define CG_FREQ_TRAN_VOTING_5__GRBM_4_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000012
#define CG_FREQ_TRAN_VOTING_5__GRBM_5_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000013
#define CG_FREQ_TRAN_VOTING_5__GRBM_6_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000014
#define CG_FREQ_TRAN_VOTING_5__GRBM_7_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000015
#define CG_FREQ_TRAN_VOTING_5__GRBM_8_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000016
#define CG_FREQ_TRAN_VOTING_5__GRBM_9_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000017
#define CG_FREQ_TRAN_VOTING_5__HDP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000001
#define CG_FREQ_TRAN_VOTING_5__IDCT_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000006
#define CG_FREQ_TRAN_VOTING_5__IH_SEM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000003
#define CG_FREQ_TRAN_VOTING_5__PDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000004
#define CG_FREQ_TRAN_VOTING_5__RLC_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001e
#define CG_FREQ_TRAN_VOTING_5__ROM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000002
#define CG_FREQ_TRAN_VOTING_5__SAM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000c
#define CG_FREQ_TRAN_VOTING_5__SDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000008
#define CG_FREQ_TRAN_VOTING_5__UVD_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000009
#define CG_FREQ_TRAN_VOTING_5__VCE_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000a
#define CG_FREQ_TRAN_VOTING_6__ACP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000007
#define CG_FREQ_TRAN_VOTING_6__AVP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000d
#define CG_FREQ_TRAN_VOTING_6__BIF_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000000
#define CG_FREQ_TRAN_VOTING_6__DC_AZ_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000b
#define CG_FREQ_TRAN_VOTING_6__DRM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000005
#define CG_FREQ_TRAN_VOTING_6__GRBM_0_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000e
#define CG_FREQ_TRAN_VOTING_6__GRBM_10_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000018
#define CG_FREQ_TRAN_VOTING_6__GRBM_11_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000019
#define CG_FREQ_TRAN_VOTING_6__GRBM_12_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001a
#define CG_FREQ_TRAN_VOTING_6__GRBM_13_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001b
#define CG_FREQ_TRAN_VOTING_6__GRBM_14_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001c
#define CG_FREQ_TRAN_VOTING_6__GRBM_15_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001d
#define CG_FREQ_TRAN_VOTING_6__GRBM_1_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000f
#define CG_FREQ_TRAN_VOTING_6__GRBM_2_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000010
#define CG_FREQ_TRAN_VOTING_6__GRBM_3_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000011
#define CG_FREQ_TRAN_VOTING_6__GRBM_4_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000012
#define CG_FREQ_TRAN_VOTING_6__GRBM_5_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000013
#define CG_FREQ_TRAN_VOTING_6__GRBM_6_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000014
#define CG_FREQ_TRAN_VOTING_6__GRBM_7_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000015
#define CG_FREQ_TRAN_VOTING_6__GRBM_8_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000016
#define CG_FREQ_TRAN_VOTING_6__GRBM_9_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000017
#define CG_FREQ_TRAN_VOTING_6__HDP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000001
#define CG_FREQ_TRAN_VOTING_6__IDCT_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000006
#define CG_FREQ_TRAN_VOTING_6__IH_SEM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000003
#define CG_FREQ_TRAN_VOTING_6__PDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000004
#define CG_FREQ_TRAN_VOTING_6__RLC_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001e
#define CG_FREQ_TRAN_VOTING_6__ROM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000002
#define CG_FREQ_TRAN_VOTING_6__SAM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000c
#define CG_FREQ_TRAN_VOTING_6__SDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000008
#define CG_FREQ_TRAN_VOTING_6__UVD_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000009
#define CG_FREQ_TRAN_VOTING_6__VCE_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000a
#define CG_FREQ_TRAN_VOTING_7__ACP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000007
#define CG_FREQ_TRAN_VOTING_7__AVP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000d
#define CG_FREQ_TRAN_VOTING_7__BIF_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000000
#define CG_FREQ_TRAN_VOTING_7__DC_AZ_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000b
#define CG_FREQ_TRAN_VOTING_7__DRM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000005
#define CG_FREQ_TRAN_VOTING_7__GRBM_0_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000e
#define CG_FREQ_TRAN_VOTING_7__GRBM_10_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000018
#define CG_FREQ_TRAN_VOTING_7__GRBM_11_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000019
#define CG_FREQ_TRAN_VOTING_7__GRBM_12_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001a
#define CG_FREQ_TRAN_VOTING_7__GRBM_13_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001b
#define CG_FREQ_TRAN_VOTING_7__GRBM_14_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001c
#define CG_FREQ_TRAN_VOTING_7__GRBM_15_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001d
#define CG_FREQ_TRAN_VOTING_7__GRBM_1_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000f
#define CG_FREQ_TRAN_VOTING_7__GRBM_2_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000010
#define CG_FREQ_TRAN_VOTING_7__GRBM_3_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000011
#define CG_FREQ_TRAN_VOTING_7__GRBM_4_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000012
#define CG_FREQ_TRAN_VOTING_7__GRBM_5_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000013
#define CG_FREQ_TRAN_VOTING_7__GRBM_6_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000014
#define CG_FREQ_TRAN_VOTING_7__GRBM_7_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000015
#define CG_FREQ_TRAN_VOTING_7__GRBM_8_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000016
#define CG_FREQ_TRAN_VOTING_7__GRBM_9_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000017
#define CG_FREQ_TRAN_VOTING_7__HDP_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000001
#define CG_FREQ_TRAN_VOTING_7__IDCT_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000006
#define CG_FREQ_TRAN_VOTING_7__IH_SEM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000003
#define CG_FREQ_TRAN_VOTING_7__PDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000004
#define CG_FREQ_TRAN_VOTING_7__RLC_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000001e
#define CG_FREQ_TRAN_VOTING_7__ROM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000002
#define CG_FREQ_TRAN_VOTING_7__SAM_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000c
#define CG_FREQ_TRAN_VOTING_7__SDMA_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000008
#define CG_FREQ_TRAN_VOTING_7__UVD_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x00000009
#define CG_FREQ_TRAN_VOTING_7__VCE_FREQ_THROTTLING_VOTE_EN__SHIFT__CI__VI 0x0000000a
#define CG_MULT_THERMAL_CTRL__TEMP_SEL__SHIFT           0x00000014
#define CG_MULT_THERMAL_CTRL__THERMAL_RANGE_RST__SHIFT  0x00000009
#define CG_MULT_THERMAL_CTRL__TS_FILTER__SHIFT          0x00000000
#define CG_MULT_THERMAL_CTRL__UNUSED__SHIFT             0x00000004
#define CG_MULT_THERMAL_STATUS__ASIC_MAX_TEMP__SHIFT    0x00000000
#define CG_MULT_THERMAL_STATUS__CTF_TEMP__SHIFT         0x00000009
#define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL__SHIFT        0x00000000
#define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_UPDATE__SHIFT     0x0000001a
#define CG_SPLL_FUNC_CNTL_2__SPLL_BABY_STEP_CHG__SHIFT  0x00000019
#define CG_SPLL_FUNC_CNTL_2__SPLL_CLKF_UPDATE__SHIFT    0x0000001c
#define CG_SPLL_FUNC_CNTL_2__SPLL_CTLREQ_CHG__SHIFT     0x00000017
#define CG_SPLL_FUNC_CNTL_2__SPLL_CTLREQ__SHIFT         0x0000000b
#define CG_SPLL_FUNC_CNTL_2__SPLL_RESET_CHG__SHIFT      0x00000018
#define CG_SPLL_FUNC_CNTL_2__SPLL_UNLOCK_CLEAR__SHIFT   0x0000001b
#define CG_SPLL_FUNC_CNTL_3__SPLL_DITHEN__SHIFT         0x0000001c
#define CG_SPLL_FUNC_CNTL_3__SPLL_FB_DIV__SHIFT         0x00000000
#define CG_SPLL_FUNC_CNTL_4__SPLL_FBCLK_SEL__SHIFT      0x00000018
#define CG_SPLL_FUNC_CNTL_4__SPLL_ILOCK__SHIFT          0x00000017
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EXT__SHIFT       0x0000001a
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_TEST_SEL__SHIFT  0x00000000
#define CG_SPLL_FUNC_CNTL_4__SPLL_SPARE_EXT__SHIFT      0x0000001c
#define CG_SPLL_FUNC_CNTL_4__SPLL_VCTRLADC_EN__SHIFT    0x00000019
#define CG_SPLL_FUNC_CNTL_4__SPLL_VTOI_BIAS_CNTL__SHIFT 0x0000001f
#define CG_SPLL_FUNC_CNTL_4__TEST_FRAC_BYPASS__SHIFT    0x00000015
#define CG_SPLL_FUNC_CNTL_5__FAST_LOCK_CNTRL__SHIFT     0x00000006
#define CG_SPLL_FUNC_CNTL_5__FAST_LOCK_EN__SHIFT        0x00000008
#define CG_SPLL_FUNC_CNTL_5__FBDIV_SSC_BYPASS__SHIFT    0x00000000
#define CG_SPLL_FUNC_CNTL_5__PFD_RESET_CNTRL__SHIFT     0x00000002
#define CG_SPLL_FUNC_CNTL_5__RESET_ANTI_MUX__SHIFT      0x00000009
#define CG_SPLL_FUNC_CNTL_5__RESET_TIMER__SHIFT         0x00000004
#define CG_SPLL_FUNC_CNTL_5__RISEFBVCO_EN__SHIFT        0x00000001
#define CG_SPLL_FUNC_CNTL_6__SCLKMUX0_CLKOFF_CNT__SHIFT__CI__VI 0x00000000
#define CG_SPLL_FUNC_CNTL_6__SCLKMUX1_CLKOFF_CNT__SHIFT__CI__VI 0x00000008
#define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN__SHIFT        0x00000003
#define CG_SPLL_FUNC_CNTL__SPLL_DIVEN__SHIFT            0x00000002
#define CG_SPLL_FUNC_CNTL__SPLL_RESET__SHIFT            0x00000000
#define CG_SPLL_SPREAD_SPECTRUM_2__CLKV__SHIFT          0x00000000
#define CG_SPLL_SPREAD_SPECTRUM__CLKS__SHIFT            0x00000004
#define CG_SPLL_SPREAD_SPECTRUM__SSEN__SHIFT            0x00000000
#define CG_STATIC_SCREEN_PARAMETER__STATIC_SCREEN_THRESHOLD_UNIT__SHIFT 0x00000010
#define CG_STATIC_SCREEN_PARAMETER__STATIC_SCREEN_THRESHOLD__SHIFT 0x00000000
#define CG_TACH_CTRL__EDGE_PER_REV__SHIFT               0x00000000
#define CG_TACH_CTRL__TARGET_PERIOD__SHIFT              0x00000003
#define CG_TACH_STATUS__TACH_PERIOD__SHIFT              0x00000000
#define CG_THERMAL_CTRL__CTF_PAD_EN__SHIFT              0x0000001a
#define CG_THERMAL_CTRL__CTF_PAD_POLARITY__SHIFT        0x00000019
#define CG_THERMAL_CTRL__DIG_THERM_DPM__SHIFT           0x0000000e
#define CG_THERMAL_CTRL__DPM_EVENT_SRC__SHIFT           0x00000000
#define CG_THERMAL_CTRL__RESERVED__SHIFT                0x00000016
#define CG_THERMAL_CTRL__SPARE__SHIFT                   0x00000004
#define CG_THERMAL_CTRL__THERM_INC_CLK__SHIFT           0x00000003
#define CG_THERMAL_INT_CTRL__DIG_THERM_INTH__SHIFT__CI__VI 0x00000000
#define CG_THERMAL_INT_CTRL__DIG_THERM_INTL__SHIFT__CI__VI 0x00000008
#define CG_THERMAL_INT_CTRL__GNB_TEMP_THRESHOLD__SHIFT__CI__VI 0x00000010
#define CG_THERMAL_INT_CTRL__THERM_GNB_HW_ENA__SHIFT__CI__VI 0x0000001c
#define CG_THERMAL_INT_CTRL__THERM_INTH_MASK__SHIFT__CI__VI 0x00000018
#define CG_THERMAL_INT_CTRL__THERM_INTL_MASK__SHIFT__CI__VI 0x00000019
#define CG_THERMAL_INT_CTRL__THERM_TRIGGER_CNB_MASK__SHIFT__CI__VI 0x0000001b
#define CG_THERMAL_INT_CTRL__THERM_TRIGGER_MASK__SHIFT__CI__VI 0x0000001a
#define CG_THERMAL_INT_ENA__THERM_INTH_CLR__SHIFT__CI__VI 0x00000003
#define CG_THERMAL_INT_ENA__THERM_INTH_SET__SHIFT__CI__VI 0x00000000
#define CG_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT__CI__VI 0x00000004
#define CG_THERMAL_INT_ENA__THERM_INTL_SET__SHIFT__CI__VI 0x00000001
#define CG_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT__CI__VI 0x00000005
#define CG_THERMAL_INT_ENA__THERM_TRIGGER_SET__SHIFT__CI__VI 0x00000002
#define CG_THERMAL_INT_STATUS__THERM_INTH_DETECT__SHIFT__CI__VI 0x00000000
#define CG_THERMAL_INT_STATUS__THERM_INTL_DETECT__SHIFT__CI__VI 0x00000001
#define CG_THERMAL_INT_STATUS__THERM_TRIGGER_CNB_DETECT__SHIFT__CI__VI 0x00000003
#define CG_THERMAL_INT_STATUS__THERM_TRIGGER_DETECT__SHIFT__CI__VI 0x00000002
#define CG_THERMAL_INT__DIG_THERM_CTF__SHIFT            0x00000000
#define CG_THERMAL_INT__DIG_THERM_INTH__SHIFT           0x00000008
#define CG_THERMAL_INT__DIG_THERM_INTL__SHIFT           0x00000010
#define CG_THERMAL_INT__THERM_INT_MASK__SHIFT           0x00000018
#define CG_THERMAL_STATUS__FDO_PWM_DUTY__SHIFT          0x00000009
#define CG_THERMAL_STATUS__GEN_STATUS__SHIFT            0x00000012
#define CG_THERMAL_STATUS__SPARE__SHIFT                 0x00000000
#define CG_THERMAL_STATUS__THERM_ALERT__SHIFT           0x00000011
#define CG_ULV_PARAMETER__ULV_THRESHOLD_UNIT__SHIFT     0x00000010
#define CG_ULV_PARAMETER__ULV_THRESHOLD__SHIFT          0x00000000
#define CG_VCLK_CNTL__VCLK_DIR_CNTL_DIVIDER__SHIFT__CI__VI 0x0000000a
#define CG_VCLK_CNTL__VCLK_DIR_CNTL_EN__SHIFT__CI__VI   0x00000008
#define CG_VCLK_CNTL__VCLK_DIR_CNTL_TOG__SHIFT__CI__VI  0x00000009
#define CG_VCLK_CNTL__VCLK_DIVIDER__SHIFT__CI__VI       0x00000000
#define CG_VCLK_STATUS__VCLK_DIR_CNTL_DONETOG__SHIFT__CI__VI 0x00000001
#define CG_VCLK_STATUS__VCLK_STATUS__SHIFT__CI__VI      0x00000000
#define CHUB_ATC_PERFCOUNTER0_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define CHUB_ATC_PERFCOUNTER0_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define CHUB_ATC_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define CHUB_ATC_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define CHUB_ATC_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CHUB_ATC_PERFCOUNTER1_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define CHUB_ATC_PERFCOUNTER1_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define CHUB_ATC_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define CHUB_ATC_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define CHUB_ATC_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CHUB_ATC_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__CI__VI 0x00000010
#define CHUB_ATC_PERFCOUNTER_HI__COUNTER_HI__SHIFT__CI__VI 0x00000000
#define CHUB_ATC_PERFCOUNTER_LO__COUNTER_LO__SHIFT__CI__VI 0x00000000
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__CI__VI 0x00000019
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__CI__VI 0x00000018
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__CI__VI 0x00000000
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__CI__VI 0x00000008
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__CI__VI 0x0000001a
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__CI__VI 0x00000010
#define CLIENT0_BM__RESERVED__SHIFT                     0x00000000
#define CLIENT0_CD0__RESERVED__SHIFT                    0x00000000
#define CLIENT0_CD1__RESERVED__SHIFT                    0x00000000
#define CLIENT0_CD2__RESERVED__SHIFT                    0x00000000
#define CLIENT0_CD3__RESERVED__SHIFT                    0x00000000
#define CLIENT0_CK0__RESERVED__SHIFT                    0x00000000
#define CLIENT0_CK1__RESERVED__SHIFT                    0x00000000
#define CLIENT0_CK2__RESERVED__SHIFT                    0x00000000
#define CLIENT0_CK3__RESERVED__SHIFT                    0x00000000
#define CLIENT0_K0__RESERVED__SHIFT                     0x00000000
#define CLIENT0_K1__RESERVED__SHIFT                     0x00000000
#define CLIENT0_K2__RESERVED__SHIFT                     0x00000000
#define CLIENT0_K3__RESERVED__SHIFT                     0x00000000
#define CLIENT0_OFFSET__RESERVED__SHIFT                 0x00000000
#define CLIENT0_STATUS__RESERVED__SHIFT                 0x00000000
#define CLIENT1_BM__RESERVED__SHIFT                     0x00000000
#define CLIENT1_CD0__RESERVED__SHIFT                    0x00000000
#define CLIENT1_CD1__RESERVED__SHIFT                    0x00000000
#define CLIENT1_CD2__RESERVED__SHIFT                    0x00000000
#define CLIENT1_CD3__RESERVED__SHIFT                    0x00000000
#define CLIENT1_CK0__RESERVED__SHIFT                    0x00000000
#define CLIENT1_CK1__RESERVED__SHIFT                    0x00000000
#define CLIENT1_CK2__RESERVED__SHIFT                    0x00000000
#define CLIENT1_CK3__RESERVED__SHIFT                    0x00000000
#define CLIENT1_K0__RESERVED__SHIFT                     0x00000000
#define CLIENT1_K1__RESERVED__SHIFT                     0x00000000
#define CLIENT1_K2__RESERVED__SHIFT                     0x00000000
#define CLIENT1_K3__RESERVED__SHIFT                     0x00000000
#define CLIENT1_OFFSET__RESERVED__SHIFT                 0x00000000
#define CLIENT1_PORT_STATUS__RESERVED__SHIFT            0x00000000
#define CLIENT2_BM__RESERVED__SHIFT                     0x00000000
#define CLIENT2_CD0__RESERVED__SHIFT                    0x00000000
#define CLIENT2_CD1__RESERVED__SHIFT                    0x00000000
#define CLIENT2_CD2__RESERVED__SHIFT                    0x00000000
#define CLIENT2_CD3__RESERVED__SHIFT                    0x00000000
#define CLIENT2_CK0__RESERVED__SHIFT                    0x00000000
#define CLIENT2_CK1__RESERVED__SHIFT                    0x00000000
#define CLIENT2_CK2__RESERVED__SHIFT                    0x00000000
#define CLIENT2_CK3__RESERVED__SHIFT                    0x00000000
#define CLIENT2_K0__RESERVED__SHIFT                     0x00000000
#define CLIENT2_K1__RESERVED__SHIFT                     0x00000000
#define CLIENT2_K2__RESERVED__SHIFT                     0x00000000
#define CLIENT2_K3__RESERVED__SHIFT                     0x00000000
#define CLIENT2_OFFSET__RESERVED__SHIFT                 0x00000000
#define CLIENT2_STATUS__RESERVED__SHIFT                 0x00000000
#define CLIPPER_DEBUG_REG00__ALWAYS_ZERO__SHIFT         0x00000000
#define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_empty__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_full__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG00__clip_ga_bc_fifo_write__SHIFT 0x00000008
#define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_full__SHIFT 0x0000000c
#define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_write__SHIFT 0x0000000b
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_empty__SHIFT 0x0000000f
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_full__SHIFT 0x00000010
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_write__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG00__clipcode_fifo_fifo_empty__SHIFT 0x00000015
#define CLIPPER_DEBUG_REG00__clipcode_fifo_full__SHIFT  0x00000016
#define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_empty__SHIFT 0x0000000d
#define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_full__SHIFT 0x0000000e
#define CLIPPER_DEBUG_REG00__su_clip_baryc_free__SHIFT  0x00000009
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_empty__SHIFT 0x00000011
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_full__SHIFT 0x00000012
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_write__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_empty__SHIFT 0x00000013
#define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_full__SHIFT 0x00000014
#define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_empty__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_full__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_empty__SHIFT 0x00000019
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_full__SHIFT 0x0000001a
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_write__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG01__ALWAYS_ZERO__SHIFT         0x00000000
#define CLIPPER_DEBUG_REG01__clip_extra_bc_valid__SHIFT 0x00000008
#define CLIPPER_DEBUG_REG01__clip_ga_bc_fifo_write__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG01__clip_to_ga_fifo_write__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG01__clip_to_outsm_deallocate_slot__SHIFT 0x00000011
#define CLIPPER_DEBUG_REG01__clip_to_outsm_null_primitive__SHIFT 0x00000014
#define CLIPPER_DEBUG_REG01__clip_to_outsm_vertex_deallocate__SHIFT 0x0000000e
#define CLIPPER_DEBUG_REG01__clip_vert_vte_valid__SHIFT 0x0000000b
#define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_advanceread__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_empty__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_extra_bc_valid__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vertex_store_indx__SHIFT 0x0000001a
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vte_naninf_kill__SHIFT 0x00000019
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_0__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_1__SHIFT 0x00000016
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_2__SHIFT 0x00000015
#define CLIPPER_DEBUG_REG02__clip_extra_bc_valid__SHIFT 0x00000000
#define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_full__SHIFT 0x0000001a
#define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_write__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG02__clip_to_clipga_extra_bc_coords__SHIFT 0x00000014
#define CLIPPER_DEBUG_REG02__clip_to_clipga_vte_naninf_kill__SHIFT 0x00000015
#define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_full__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_write__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG02__clip_to_outsm_clip_seq_indx__SHIFT 0x00000006
#define CLIPPER_DEBUG_REG02__clip_to_outsm_clipped_prim__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG02__clip_to_outsm_end_of_packet__SHIFT 0x00000016
#define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_advanceread__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_empty__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG02__clip_to_outsm_first_prim_of_slot__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG02__clip_to_outsm_null_primitive__SHIFT 0x00000019
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_0__SHIFT 0x00000010
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_1__SHIFT 0x0000000c
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_2__SHIFT 0x00000008
#define CLIPPER_DEBUG_REG02__clip_vert_vte_valid__SHIFT 0x00000003
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_code_or__SHIFT 0x00000000
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_primitive__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_deallocate_slot__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_end_of_packet__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event_id__SHIFT 0x0000000e
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_first_prim_of_slot__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_null_primitive__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_state_var_indx__SHIFT 0x00000014
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_event__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_null_primitive__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_param_cache_indx_0__SHIFT 0x00000001
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_0__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_1__SHIFT 0x00000011
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_2__SHIFT 0x0000000b
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_code_or__SHIFT 0x00000000
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_primitive__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_deallocate_slot__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_end_of_packet__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event_id__SHIFT 0x0000000e
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_first_prim_of_slot__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_null_primitive__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_state_var_indx__SHIFT 0x00000014
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_event__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_null_primitive__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_param_cache_indx_0__SHIFT 0x00000001
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_0__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_1__SHIFT 0x00000011
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_2__SHIFT 0x0000000b
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_code_or__SHIFT 0x00000000
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_primitive__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_deallocate_slot__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_end_of_packet__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event_id__SHIFT 0x0000000e
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_first_prim_of_slot__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_null_primitive__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_state_var_indx__SHIFT 0x00000014
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_event__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_null_primitive__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_param_cache_indx_0__SHIFT 0x00000001
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_0__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_1__SHIFT 0x00000011
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_2__SHIFT 0x0000000b
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_code_or__SHIFT 0x00000000
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_primitive__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_deallocate_slot__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_end_of_packet__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event_id__SHIFT 0x0000000e
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_first_prim_of_slot__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_null_primitive__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_state_var_indx__SHIFT 0x00000014
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_event__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_null_primitive__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_param_cache_indx_0__SHIFT 0x00000001
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_0__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_1__SHIFT 0x00000011
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_2__SHIFT 0x0000000b
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_primitive__SHIFT 0x00000007
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x00000014
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_event__SHIFT 0x00000003
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_prim_valid__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG11__clipsm0_inc_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_primitive__SHIFT 0x00000006
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x00000010
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_event__SHIFT 0x00000002
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_prim_valid__SHIFT 0x0000001a
#define CLIPPER_DEBUG_REG11__clipsm1_inc_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_primitive__SHIFT 0x00000005
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x0000000c
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_event__SHIFT 0x00000001
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_prim_valid__SHIFT 0x00000019
#define CLIPPER_DEBUG_REG11__clipsm2_inc_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_primitive__SHIFT 0x00000004
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x00000008
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_event__SHIFT 0x00000000
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_prim_valid__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG11__clipsm3_inc_clip_to_clipga_clip_to_outsm_cnt__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG12__ALWAYS_ZERO__SHIFT         0x00000000
#define CLIPPER_DEBUG_REG12__clip_priority_available_clip_verts__SHIFT 0x0000000d
#define CLIPPER_DEBUG_REG12__clip_priority_available_vte_out_clip__SHIFT 0x00000008
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_load__SHIFT 0x00000016
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_out__SHIFT 0x00000012
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_vert__SHIFT 0x00000014
#define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_clip_primitive__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_clip_primitive__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_prim_valid__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_clip_primitive__SHIFT 0x0000001a
#define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_prim_valid__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_clip_primitive__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_prim_valid__SHIFT 0x00000019
#define CLIPPER_DEBUG_REG13__ccgen_to_clipcc_fifo_empty__SHIFT 0x00000010
#define CLIPPER_DEBUG_REG13__clip_priority_seq_indx_out_cnt__SHIFT 0x00000011
#define CLIPPER_DEBUG_REG13__clipcc_vertex_store_indx__SHIFT 0x0000000c
#define CLIPPER_DEBUG_REG13__clipcode_fifo_fifo_empty__SHIFT 0x0000000f
#define CLIPPER_DEBUG_REG13__clprim_clip_primitive__SHIFT 0x00000005
#define CLIPPER_DEBUG_REG13__clprim_cull_primitive__SHIFT 0x00000006
#define CLIPPER_DEBUG_REG13__clprim_in_back_state_var_indx__SHIFT 0x00000000
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_advanceread__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_contents__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_full__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_write__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG13__outsm_clr_rd_clipsm_wait__SHIFT 0x00000017
#define CLIPPER_DEBUG_REG13__outsm_clr_rd_orig_vertices__SHIFT 0x00000015
#define CLIPPER_DEBUG_REG13__point_clip_candidate__SHIFT 0x00000003
#define CLIPPER_DEBUG_REG13__prim_back_valid__SHIFT     0x00000007
#define CLIPPER_DEBUG_REG13__prim_nan_kill__SHIFT       0x00000004
#define CLIPPER_DEBUG_REG13__vertval_bits_vertex_cc_next_valid__SHIFT 0x00000008
#define CLIPPER_DEBUG_REG13__vte_out_orig_fifo_fifo_empty__SHIFT 0x0000000e
#define CLIPPER_DEBUG_REG14__clprim_in_back_deallocate_slot__SHIFT 0x00000015
#define CLIPPER_DEBUG_REG14__clprim_in_back_end_of_packet__SHIFT 0x00000013
#define CLIPPER_DEBUG_REG14__clprim_in_back_event__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG14__clprim_in_back_event_id__SHIFT 0x00000018
#define CLIPPER_DEBUG_REG14__clprim_in_back_first_prim_of_slot__SHIFT 0x00000014
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_0__SHIFT 0x0000000c
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_1__SHIFT 0x00000006
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_2__SHIFT 0x00000000
#define CLIPPER_DEBUG_REG14__outputclprimtoclip_null_primitive__SHIFT 0x00000012
#define CLIPPER_DEBUG_REG14__prim_back_valid__SHIFT     0x0000001f
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_0__SHIFT 0x0000001a
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_1__SHIFT 0x00000015
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_2__SHIFT 0x00000010
#define CLIPPER_DEBUG_REG15__primic_to_clprim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG15__vertval_bits_vertex_vertex_store_msb__SHIFT 0x00000000
#define CLIPPER_DEBUG_REG16__sm0_clip_to_clipga_clip_to_outsm_cnt_eq0__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG16__sm0_clip_to_outsm_fifo_full__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG16__sm0_clip_vert_cnt__SHIFT   0x00000008
#define CLIPPER_DEBUG_REG16__sm0_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG16__sm0_current_state__SHIFT   0x00000014
#define CLIPPER_DEBUG_REG16__sm0_highest_priority_seq__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_0__SHIFT 0x00000013
#define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_1__SHIFT 0x00000012
#define CLIPPER_DEBUG_REG16__sm0_outputcliptoclipga_0__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG16__sm0_prim_end_state__SHIFT  0x00000000
#define CLIPPER_DEBUG_REG16__sm0_ps_expand__SHIFT       0x00000007
#define CLIPPER_DEBUG_REG16__sm0_vertex_clip_cnt__SHIFT 0x0000000d
#define CLIPPER_DEBUG_REG17__sm1_clip_to_clipga_clip_to_outsm_cnt_eq0__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG17__sm1_clip_to_outsm_fifo_full__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG17__sm1_clip_vert_cnt__SHIFT   0x00000008
#define CLIPPER_DEBUG_REG17__sm1_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG17__sm1_current_state__SHIFT   0x00000014
#define CLIPPER_DEBUG_REG17__sm1_highest_priority_seq__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_0__SHIFT 0x00000013
#define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_1__SHIFT 0x00000012
#define CLIPPER_DEBUG_REG17__sm1_outputcliptoclipga_0__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG17__sm1_prim_end_state__SHIFT  0x00000000
#define CLIPPER_DEBUG_REG17__sm1_ps_expand__SHIFT       0x00000007
#define CLIPPER_DEBUG_REG17__sm1_vertex_clip_cnt__SHIFT 0x0000000d
#define CLIPPER_DEBUG_REG18__sm2_clip_to_clipga_clip_to_outsm_cnt_eq0__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG18__sm2_clip_to_outsm_fifo_full__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG18__sm2_clip_vert_cnt__SHIFT   0x00000008
#define CLIPPER_DEBUG_REG18__sm2_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG18__sm2_current_state__SHIFT   0x00000014
#define CLIPPER_DEBUG_REG18__sm2_highest_priority_seq__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_0__SHIFT 0x00000013
#define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_1__SHIFT 0x00000012
#define CLIPPER_DEBUG_REG18__sm2_outputcliptoclipga_0__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG18__sm2_prim_end_state__SHIFT  0x00000000
#define CLIPPER_DEBUG_REG18__sm2_ps_expand__SHIFT       0x00000007
#define CLIPPER_DEBUG_REG18__sm2_vertex_clip_cnt__SHIFT 0x0000000d
#define CLIPPER_DEBUG_REG19__sm3_clip_to_clipga_clip_to_outsm_cnt_eq0__SHIFT 0x0000001b
#define CLIPPER_DEBUG_REG19__sm3_clip_to_outsm_fifo_full__SHIFT 0x0000001c
#define CLIPPER_DEBUG_REG19__sm3_clip_vert_cnt__SHIFT   0x00000008
#define CLIPPER_DEBUG_REG19__sm3_clprim_to_clip_prim_valid__SHIFT 0x0000001f
#define CLIPPER_DEBUG_REG19__sm3_current_state__SHIFT   0x00000014
#define CLIPPER_DEBUG_REG19__sm3_highest_priority_seq__SHIFT 0x0000001d
#define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_0__SHIFT 0x00000013
#define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_1__SHIFT 0x00000012
#define CLIPPER_DEBUG_REG19__sm3_outputcliptoclipga_0__SHIFT 0x0000001e
#define CLIPPER_DEBUG_REG19__sm3_prim_end_state__SHIFT  0x00000000
#define CLIPPER_DEBUG_REG19__sm3_ps_expand__SHIFT       0x00000007
#define CLIPPER_DEBUG_REG19__sm3_vertex_clip_cnt__SHIFT 0x0000000d
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_A__SHIFT__CI__VI  0x00000000
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_CNTL_EN__SHIFT__CI__VI 0x0000000c
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_MODE__SHIFT__CI__VI 0x00000002
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SCHMEN__SHIFT__CI__VI 0x0000000b
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SEL__SHIFT__CI__VI 0x00000001
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SLEWN__SHIFT__CI__VI 0x00000009
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN0__SHIFT__CI__VI 0x00000005
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN1__SHIFT__CI__VI 0x00000006
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN2__SHIFT__CI__VI 0x00000007
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN3__SHIFT__CI__VI 0x00000008
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SPARE__SHIFT__CI__VI 0x00000003
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_WAKE__SHIFT__CI__VI 0x0000000a
#define CNB_PWRMGT_CNTL__DPM_ENABLED__SHIFT__CI__VI     0x00000004
#define CNB_PWRMGT_CNTL__FORCE_NB_PS1__SHIFT__CI__VI    0x00000003
#define CNB_PWRMGT_CNTL__GNB_SLOW_MODE__SHIFT__CI__VI   0x00000000
#define CNB_PWRMGT_CNTL__GNB_SLOW__SHIFT__CI__VI        0x00000002
#define CNB_PWRMGT_CNTL__SPARE__SHIFT__CI__VI           0x00000005
#define COHER_DEST_BASE_0__DEST_BASE_256B__SHIFT        0x00000000
#define COHER_DEST_BASE_1__DEST_BASE_256B__SHIFT        0x00000000
#define COHER_DEST_BASE_2__DEST_BASE_256B__SHIFT        0x00000000
#define COHER_DEST_BASE_3__DEST_BASE_256B__SHIFT        0x00000000
#define COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B__SHIFT__CI__VI 0x00000000
#define COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B__SHIFT__CI__VI 0x00000000
#define COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B__SHIFT__CI__VI 0x00000000
#define COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B__SHIFT__CI__VI 0x00000000
#define COMMAND__AD_STEPPING__SHIFT                     0x00000007
#define COMMAND__BUS_MASTER_EN__SHIFT                   0x00000002
#define COMMAND__FAST_B2B_EN__SHIFT                     0x00000009
#define COMMAND__INT_DIS__SHIFT                         0x0000000a
#define COMMAND__IO_ACCESS_EN__SHIFT                    0x00000000
#define COMMAND__MEM_ACCESS_EN__SHIFT                   0x00000001
#define COMMAND__MEM_WRITE_INVALIDATE_EN__SHIFT         0x00000004
#define COMMAND__PAL_SNOOP_EN__SHIFT                    0x00000005
#define COMMAND__PARITY_ERROR_RESPONSE__SHIFT           0x00000006
#define COMMAND__SERR_EN__SHIFT                         0x00000008
#define COMMAND__SPECIAL_CYCLE_EN__SHIFT                0x00000003
#define COMPUTE_DIM_X__SIZE__SHIFT                      0x00000000
#define COMPUTE_DIM_Y__SIZE__SHIFT                      0x00000000
#define COMPUTE_DIM_Z__SIZE__SHIFT                      0x00000000
#define COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN__SHIFT 0x00000000
#define COMPUTE_DISPATCH_INITIATOR__DATA_ATC__SHIFT__CI__VI 0x0000000c
#define COMPUTE_DISPATCH_INITIATOR__DISPATCH_CACHE_CNTL__SHIFT__CI__VI 0x00000007
#define COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000__SHIFT 0x00000002
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL__SHIFT 0x00000003
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE__SHIFT__CI__VI 0x00000004
#define COMPUTE_DISPATCH_INITIATOR__ORDER_MODE__SHIFT__CI__VI 0x00000006
#define COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN__SHIFT 0x00000001
#define COMPUTE_DISPATCH_INITIATOR__RESTORE__SHIFT__CI__VI 0x0000000e
#define COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL__SHIFT__CI__VI 0x0000000a
#define COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS__SHIFT__CI__VI 0x00000005
#define COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL__SHIFT__CI__VI 0x0000000b
#define COMPUTE_MISC_RESERVED__RESERVED2__SHIFT__CI__VI 0x00000002
#define COMPUTE_MISC_RESERVED__RESERVED3__SHIFT__CI__VI 0x00000003
#define COMPUTE_MISC_RESERVED__RESERVED4__SHIFT__CI__VI 0x00000004
#define COMPUTE_MISC_RESERVED__SEND_SEID__SHIFT__CI__VI 0x00000000
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL__SHIFT    0x00000000
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL__SHIFT 0x00000010
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL__SHIFT    0x00000000
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL__SHIFT 0x00000010
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL__SHIFT    0x00000000
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL__SHIFT 0x00000010
#define COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE__SHIFT__CI__VI 0x00000000
#define COMPUTE_PGM_HI__DATA__SHIFT                     0x00000000
#define COMPUTE_PGM_HI__INST_ATC__SHIFT__CI__VI         0x00000008
#define COMPUTE_PGM_LO__DATA__SHIFT                     0x00000000
#define COMPUTE_PGM_RSRC1__BULKY__SHIFT__CI__VI         0x00000018
#define COMPUTE_PGM_RSRC1__CDBG_USER__SHIFT__CI__VI     0x00000019
#define COMPUTE_PGM_RSRC1__DEBUG_MODE__SHIFT            0x00000016
#define COMPUTE_PGM_RSRC1__DX10_CLAMP__SHIFT            0x00000015
#define COMPUTE_PGM_RSRC1__FLOAT_MODE__SHIFT            0x0000000c
#define COMPUTE_PGM_RSRC1__IEEE_MODE__SHIFT             0x00000017
#define COMPUTE_PGM_RSRC1__PRIORITY__SHIFT              0x0000000a
#define COMPUTE_PGM_RSRC1__PRIV__SHIFT                  0x00000014
#define COMPUTE_PGM_RSRC1__SGPRS__SHIFT                 0x00000006
#define COMPUTE_PGM_RSRC1__VGPRS__SHIFT                 0x00000000
#define COMPUTE_PGM_RSRC2__EXCP_EN_MSB__SHIFT__CI__VI   0x0000000d
#define COMPUTE_PGM_RSRC2__EXCP_EN__SHIFT               0x00000018
#define COMPUTE_PGM_RSRC2__LDS_SIZE__SHIFT              0x0000000f
#define COMPUTE_PGM_RSRC2__SCRATCH_EN__SHIFT            0x00000000
#define COMPUTE_PGM_RSRC2__TGID_X_EN__SHIFT             0x00000007
#define COMPUTE_PGM_RSRC2__TGID_Y_EN__SHIFT             0x00000008
#define COMPUTE_PGM_RSRC2__TGID_Z_EN__SHIFT             0x00000009
#define COMPUTE_PGM_RSRC2__TG_SIZE_EN__SHIFT            0x0000000a
#define COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT__SHIFT        0x0000000b
#define COMPUTE_PGM_RSRC2__TRAP_PRESENT__SHIFT          0x00000006
#define COMPUTE_PGM_RSRC2__USER_SGPR__SHIFT             0x00000001
#define COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE__SHIFT__CI__VI 0x00000000
#define COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT__SHIFT__CI__VI 0x00000018
#define COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST__SHIFT__CI__VI 0x00000017
#define COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD__SHIFT  0x00000010
#define COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL__SHIFT  0x00000016
#define COMPUTE_RESOURCE_LIMITS__TG_PER_CU__SHIFT       0x0000000c
#define COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH__SHIFT    0x00000000
#define COMPUTE_RESTART_X__RESTART__SHIFT__CI__VI       0x00000000
#define COMPUTE_RESTART_Y__RESTART__SHIFT__CI__VI       0x00000000
#define COMPUTE_RESTART_Z__RESTART__SHIFT__CI__VI       0x00000000
#define COMPUTE_START_X__START__SHIFT                   0x00000000
#define COMPUTE_START_Y__START__SHIFT                   0x00000000
#define COMPUTE_START_Z__START__SHIFT                   0x00000000
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN__SHIFT 0x00000000
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN__SHIFT 0x00000010
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN__SHIFT 0x00000000
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN__SHIFT 0x00000010
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN__SHIFT__CI__VI 0x00000000
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN__SHIFT__CI__VI 0x00000010
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN__SHIFT__CI__VI 0x00000000
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN__SHIFT__CI__VI 0x00000010
#define COMPUTE_TBA_HI__DATA__SHIFT                     0x00000000
#define COMPUTE_TBA_LO__DATA__SHIFT                     0x00000000
#define COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE__SHIFT__CI__VI 0x00000000
#define COMPUTE_TMA_HI__DATA__SHIFT                     0x00000000
#define COMPUTE_TMA_LO__DATA__SHIFT                     0x00000000
#define COMPUTE_TMPRING_SIZE__WAVESIZE__SHIFT           0x0000000c
#define COMPUTE_TMPRING_SIZE__WAVES__SHIFT              0x00000000
#define COMPUTE_USER_DATA_0__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_10__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_11__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_12__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_13__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_14__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_15__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_1__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_2__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_3__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_4__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_5__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_6__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_7__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_8__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_9__DATA__SHIFT                0x00000000
#define COMPUTE_VMID__DATA__SHIFT                       0x00000000
#define CONFIG_APER_SIZE__APER_SIZE__SHIFT              0x00000000
#define CONFIG_CNTL__CFG_VGA_RAM_EN__SHIFT              0x00000000
#define CONFIG_CNTL__GENMO_MONO_ADDRESS_B__SHIFT        0x00000002
#define CONFIG_CNTL__GRPH_ADRSEL__SHIFT                 0x00000003
#define CONFIG_CNTL__VGA_DIS__SHIFT                     0x00000001
#define CONFIG_F0_BASE__F0_BASE__SHIFT                  0x00000000
#define CONFIG_MEMSIZE__CONFIG_MEMSIZE__SHIFT           0x00000000
#define CONFIG_REG_APER_SIZE__REG_APER_SIZE__SHIFT      0x00000000
#define CORB_CONTROL__CORB_MEMORY_ERROR_INTERRUPT_ENABLE__SHIFT__SI__VI 0x00000000
#define CORB_CONTROL__ENABLE_CORB_DMA_ENGINE__SHIFT__SI__VI 0x00000001
#define CORB_LOWER_BASE_ADDRESS__CORB_LOWER_BASE_ADDRESS__SHIFT__SI__VI 0x00000007
#define CORB_LOWER_BASE_ADDRESS__CORB_LOWER_BASE_UNIMPLEMENTED_BITS__SHIFT__SI__VI 0x00000000
#define CORB_READ_POINTER__CORB_READ_POINTER_RESET__SHIFT__SI__VI 0x0000000f
#define CORB_READ_POINTER__CORB_READ_POINTER__SHIFT__SI__VI 0x00000000
#define CORB_SIZE__CORB_SIZE_CAPABILITY__SHIFT__SI__VI  0x00000004
#define CORB_SIZE__CORB_SIZE__SHIFT__SI__VI             0x00000000
#define CORB_STATUS__CORB_MEMORY_ERROR_INDICATION__SHIFT__SI__VI 0x00000000
#define CORB_UPPER_BASE_ADDRESS__CORB_UPPER_BASE_ADDRESS__SHIFT__SI__VI 0x00000000
#define CORB_WRITE_POINTER__CORB_WRITE_POINTER__SHIFT__SI__VI 0x00000000
#define CPC1_CONFIG__CPC1_RDREQ_URG__SHIFT__CI          0x00000008
#define CPC1_CONFIG__CPC1_REQ_TRAN__SHIFT__CI           0x00000010
#define CPC2_CONFIG__CPC2_RDREQ_URG__SHIFT__CI          0x00000008
#define CPC2_CONFIG__CPC2_REQ_TRAN__SHIFT__CI           0x00000010
#define CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000000e
#define CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT__CI__VI 0x0000000d
#define CPC_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CPC_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT__CI__VI 0x00000018
#define CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT__CI__VI 0x00000017
#define CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000001b
#define CPC_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT__CI__VI 0x0000001a
#define CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT__CI__VI 0x00000011
#define CPC_INT_CNTX_ID__CNTX_ID__SHIFT__CI__VI         0x00000000
#define CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000000e
#define CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT__CI__VI 0x0000000d
#define CPC_INT_STATUS__GENERIC0_INT_STATUS__SHIFT__CI__VI 0x0000001f
#define CPC_INT_STATUS__GENERIC1_INT_STATUS__SHIFT__CI__VI 0x0000001e
#define CPC_INT_STATUS__GENERIC2_INT_STATUS__SHIFT__CI__VI 0x0000001d
#define CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT__CI__VI 0x00000018
#define CPC_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT__CI__VI 0x00000017
#define CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000001b
#define CPC_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT__CI__VI 0x0000001a
#define CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT__CI__VI 0x00000011
#define CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define CPC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define CPC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define CPC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define CPC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define CPC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define CPC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define CPF_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define CPF_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define CPF_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define CPF_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define CPF_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define CPF_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CPG_CONFIG__CPG_RDREQ_URG__SHIFT__CI            0x00000008
#define CPG_CONFIG__CPG_REQ_TRAN__SHIFT__CI             0x00000010
#define CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define CPG_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define CPG_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define CPG_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define CPG_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define CPG_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define CPG_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define CP_APPEND_ADDR_HI__COMMAND__SHIFT               0x0000001d
#define CP_APPEND_ADDR_HI__CS_PS_SEL__SHIFT             0x00000010
#define CP_APPEND_ADDR_HI__MEM_ADDR_HI__SHIFT           0x00000000
#define CP_APPEND_ADDR_LO__MEM_ADDR_LO__SHIFT           0x00000002
#define CP_APPEND_DATA__DATA__SHIFT                     0x00000000
#define CP_APPEND_LAST_CS_FENCE__LAST_FENCE__SHIFT      0x00000000
#define CP_APPEND_LAST_PS_FENCE__LAST_FENCE__SHIFT      0x00000000
#define CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT      0x00000000
#define CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT      0x00000000
#define CP_BUSY_STAT__CE_PARSING_PACKETS__SHIFT         0x00000016
#define CP_BUSY_STAT__COHER_CNT_NEQ_ZERO__SHIFT         0x00000006
#define CP_BUSY_STAT__EOP_DONE_BUSY__SHIFT              0x00000012
#define CP_BUSY_STAT__GFX_CONTEXT_BUSY__SHIFT           0x0000000f
#define CP_BUSY_STAT__ME_PARSER_BUSY__SHIFT             0x00000011
#define CP_BUSY_STAT__ME_PARSING_PACKETS__SHIFT         0x00000008
#define CP_BUSY_STAT__PFP_PARSING_PACKETS__SHIFT        0x00000007
#define CP_BUSY_STAT__PIPE_STATS_BUSY__SHIFT            0x00000014
#define CP_BUSY_STAT__RCIU_CE_BUSY__SHIFT               0x00000015
#define CP_BUSY_STAT__RCIU_ME_BUSY__SHIFT               0x0000000a
#define CP_BUSY_STAT__RCIU_PFP_BUSY__SHIFT              0x00000009
#define CP_BUSY_STAT__REG_BUS_FIFO_BUSY__SHIFT          0x00000000
#define CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY__SHIFT      0x0000000c
#define CP_BUSY_STAT__SEM_FAILED_AND_HOLDING__SHIFT     0x0000000d
#define CP_BUSY_STAT__SEM_POLLING_FOR_PASS__SHIFT       0x0000000e
#define CP_BUSY_STAT__STRM_OUT_BUSY__SHIFT              0x00000013
#define CP_CEQ1_AVAIL__CEQ_CNT_IB1__SHIFT               0x00000010
#define CP_CEQ1_AVAIL__CEQ_CNT_RING__SHIFT              0x00000000
#define CP_CEQ2_AVAIL__CEQ_CNT_IB2__SHIFT               0x00000000
#define CP_CE_COMPARE_COUNT__COMPARE_COUNT__SHIFT__CI__VI 0x00000000
#define CP_CE_COUNTER__CONST_ENGINE_COUNT__SHIFT__CI__VI 0x00000000
#define CP_CE_DE_COUNT__DRAW_ENGINE_COUNT__SHIFT__CI__VI 0x00000000
#define CP_CE_HEADER_DUMP__CE_HEADER_DUMP__SHIFT        0x00000000
#define CP_CE_IB1_BASE_HI__IB1_BASE_HI__SHIFT           0x00000000
#define CP_CE_IB1_BASE_LO__IB1_BASE_LO__SHIFT           0x00000002
#define CP_CE_IB1_BUFSZ__IB1_BUFSZ__SHIFT               0x00000000
#define CP_CE_IB1_OFFSET__IB1_OFFSET__SHIFT__CI__VI     0x00000000
#define CP_CE_IB2_BASE_HI__IB2_BASE_HI__SHIFT           0x00000000
#define CP_CE_IB2_BASE_LO__IB2_BASE_LO__SHIFT           0x00000002
#define CP_CE_IB2_BUFSZ__IB2_BUFSZ__SHIFT               0x00000000
#define CP_CE_IB2_OFFSET__IB2_OFFSET__SHIFT__CI__VI     0x00000000
#define CP_CE_INIT_BASE_HI__INIT_BASE_HI__SHIFT         0x00000000
#define CP_CE_INIT_BASE_LO__INIT_BASE_LO__SHIFT         0x00000005
#define CP_CE_INIT_BUFSZ__INIT_BUFSZ__SHIFT             0x00000000
#define CP_CE_INTR_ROUTINE_START__IR_START__SHIFT__CI__VI 0x00000000
#define CP_CE_PRGRM_CNTR_START__IP_START__SHIFT__CI__VI 0x00000000
#define CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1__SHIFT   0x00000000
#define CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1__SHIFT   0x00000010
#define CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2__SHIFT   0x00000000
#define CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2__SHIFT   0x00000010
#define CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY__SHIFT      0x00000000
#define CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY__SHIFT      0x00000010
#define CP_CE_UCODE_ADDR__UCODE_ADDR__SHIFT             0x00000000
#define CP_CE_UCODE_DATA__UCODE_DATA__SHIFT             0x00000000
#define CP_CMD_DATA__CMD_DATA__SHIFT                    0x00000000
#define CP_CMD_INDEX__CMD_INDEX__SHIFT                  0x00000000
#define CP_CMD_INDEX__CMD_ME_SEL__SHIFT__CI__VI         0x0000000c
#define CP_CMD_INDEX__CMD_QUEUE_SEL__SHIFT              0x00000010
#define CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS__SHIFT        0x00000014
#define CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS__SHIFT__CI__VI 0x00000000
#define CP_CNTX_STAT__CURRENT_GFX_CONTEXT__SHIFT        0x0000001c
#define CP_CNTX_STAT__CURRENT_HP3D_CONTEXT__SHIFT__CI__VI 0x00000008
#define CP_COHER_BASE_HI__COHER_BASE_HI_256B__SHIFT__CI__VI 0x00000000
#define CP_COHER_BASE__COHER_BASE_256B__SHIFT           0x00000000
#define CP_COHER_CNTL__CB0_DEST_BASE_ENA__SHIFT         0x00000006
#define CP_COHER_CNTL__CB1_DEST_BASE_ENA__SHIFT         0x00000007
#define CP_COHER_CNTL__CB2_DEST_BASE_ENA__SHIFT         0x00000008
#define CP_COHER_CNTL__CB3_DEST_BASE_ENA__SHIFT         0x00000009
#define CP_COHER_CNTL__CB4_DEST_BASE_ENA__SHIFT         0x0000000a
#define CP_COHER_CNTL__CB5_DEST_BASE_ENA__SHIFT         0x0000000b
#define CP_COHER_CNTL__CB6_DEST_BASE_ENA__SHIFT         0x0000000c
#define CP_COHER_CNTL__CB7_DEST_BASE_ENA__SHIFT         0x0000000d
#define CP_COHER_CNTL__CB_ACTION_ENA__SHIFT             0x00000019
#define CP_COHER_CNTL__DB_ACTION_ENA__SHIFT             0x0000001a
#define CP_COHER_CNTL__DB_DEST_BASE_ENA__SHIFT          0x0000000e
#define CP_COHER_CNTL__DEST_BASE_0_ENA__SHIFT           0x00000000
#define CP_COHER_CNTL__DEST_BASE_1_ENA__SHIFT           0x00000001
#define CP_COHER_CNTL__DEST_BASE_2_ENA__SHIFT           0x00000013
#define CP_COHER_CNTL__DEST_BASE_3_ENA__SHIFT           0x00000015
#define CP_COHER_CNTL__SH_ICACHE_ACTION_ENA__SHIFT      0x0000001d
#define CP_COHER_CNTL__SH_KCACHE_ACTION_ENA__SHIFT      0x0000001b
#define CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA__SHIFT__CI__VI 0x0000001c
#define CP_COHER_CNTL__TCL1_ACTION_ENA__SHIFT           0x00000016
#define CP_COHER_CNTL__TCL1_VOL_ACTION_ENA__SHIFT__CI__VI 0x0000000f
#define CP_COHER_CNTL__TC_ACTION_ENA__SHIFT             0x00000017
#define CP_COHER_CNTL__TC_VOL_ACTION_ENA__SHIFT__CI     0x00000010
#define CP_COHER_CNTL__TC_WB_ACTION_ENA__SHIFT__CI__VI  0x00000012
#define CP_COHER_SIZE_HI__COHER_SIZE_HI_256B__SHIFT__CI__VI 0x00000000
#define CP_COHER_SIZE__COHER_SIZE_256B__SHIFT           0x00000000
#define CP_COHER_START_DELAY__START_DELAY_COUNT__SHIFT  0x00000000
#define CP_COHER_STATUS__MATCHING_GFX_CNTX__SHIFT       0x00000000
#define CP_COHER_STATUS__MEID__SHIFT__CI__VI            0x00000018
#define CP_COHER_STATUS__PHASE1_STATUS__SHIFT           0x0000001e
#define CP_COHER_STATUS__STATUS__SHIFT                  0x0000001f
#define CP_CONFIG__CP_RDREQ_URG__SHIFT__SI__VI          0x00000008
#define CP_CONFIG__CP_REQ_TRAN__SHIFT__SI__VI           0x00000010
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX__SHIFT__CI__VI 0x00000004
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX__SHIFT__CI__VI 0x00000000
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX__SHIFT__CI__VI 0x00000014
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX__SHIFT__CI__VI 0x00000010
#define CP_CPC_BUSY_STAT__MEC1_DMA_BUSY__SHIFT__CI__VI  0x00000008
#define CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY__SHIFT__CI__VI 0x00000004
#define CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY__SHIFT__CI__VI 0x00000006
#define CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY__SHIFT__CI__VI 0x00000005
#define CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY__SHIFT__CI__VI 0x00000000
#define CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY__SHIFT__CI__VI 0x00000003
#define CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY__SHIFT__CI__VI 0x00000002
#define CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY__SHIFT__CI__VI 0x00000009
#define CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY__SHIFT__CI__VI 0x0000000a
#define CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY__SHIFT__CI__VI 0x0000000b
#define CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY__SHIFT__CI__VI 0x0000000c
#define CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY__SHIFT__CI__VI 0x0000000d
#define CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY__SHIFT__CI__VI 0x00000001
#define CP_CPC_BUSY_STAT__MEC1_TC_BUSY__SHIFT__CI__VI   0x00000007
#define CP_CPC_BUSY_STAT__MEC2_DMA_BUSY__SHIFT__CI__VI  0x00000018
#define CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY__SHIFT__CI__VI 0x00000014
#define CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY__SHIFT__CI__VI 0x00000016
#define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY__SHIFT__CI__VI 0x00000015
#define CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY__SHIFT__CI__VI 0x00000010
#define CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY__SHIFT__CI__VI 0x00000013
#define CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY__SHIFT__CI__VI 0x00000012
#define CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY__SHIFT__CI__VI 0x00000019
#define CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY__SHIFT__CI__VI 0x0000001a
#define CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY__SHIFT__CI__VI 0x0000001b
#define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY__SHIFT__CI__VI 0x0000001c
#define CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY__SHIFT__CI__VI 0x0000001d
#define CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY__SHIFT__CI__VI 0x00000011
#define CP_CPC_BUSY_STAT__MEC2_TC_BUSY__SHIFT__CI__VI   0x00000017
#define CP_CPC_GRBM_FREE_COUNT__FREE_COUNT__SHIFT__CI__VI 0x00000000
#define CP_CPC_HALT_HYST_COUNT__COUNT__SHIFT__CI__VI    0x00000000
#define CP_CPC_MC_CNTL__PACK_DELAY_CNT__SHIFT__CI       0x00000000
#define CP_CPC_SCRATCH_DATA__SCRATCH_DATA__SHIFT__CI__VI 0x00000000
#define CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX__SHIFT__CI__VI 0x00000000
#define CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET__SHIFT__CI__VI 0x00000008
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_MC_READ__SHIFT__CI 0x0000000b
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_MC_WR_ACK__SHIFT__CI 0x0000000c
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ__SHIFT__CI__VI 0x0000000a
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU__SHIFT__CI__VI 0x00000009
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA__SHIFT__CI__VI 0x0000000d
#define CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET__SHIFT__CI__VI 0x00000010
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_MC_READ__SHIFT__CI 0x00000013
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_MC_WR_ACK__SHIFT__CI 0x00000014
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT__CI__VI 0x00000012
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU__SHIFT__CI__VI 0x00000011
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA__SHIFT__CI__VI 0x00000015
#define CP_CPC_STALLED_STAT1__MIU_RDREQ_FREE_STALL__SHIFT__CI 0x00000000
#define CP_CPC_STALLED_STAT1__MIU_WRREQ_FREE_STALL__SHIFT__CI 0x00000001
#define CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION__SHIFT__CI__VI 0x00000004
#define CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL__SHIFT__CI__VI 0x00000003
#define CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL__SHIFT__CI__VI 0x00000006
#define CP_CPC_STATUS__CPC_BUSY__SHIFT__CI__VI          0x0000001f
#define CP_CPC_STATUS__CPF_CPC_BUSY__SHIFT__CI__VI      0x0000001e
#define CP_CPC_STATUS__CPG_CPC_BUSY__SHIFT__CI__VI      0x0000001d
#define CP_CPC_STATUS__DC0_BUSY__SHIFT__CI__VI          0x00000002
#define CP_CPC_STATUS__DC1_BUSY__SHIFT__CI__VI          0x00000003
#define CP_CPC_STATUS__MEC1_BUSY__SHIFT__CI__VI         0x00000000
#define CP_CPC_STATUS__MEC2_BUSY__SHIFT__CI__VI         0x00000001
#define CP_CPC_STATUS__MIU_RDREQ_BUSY__SHIFT__CI        0x00000008
#define CP_CPC_STATUS__MIU_WRREQ_BUSY__SHIFT__CI        0x00000009
#define CP_CPC_STATUS__QU_BUSY__SHIFT__CI__VI           0x0000000c
#define CP_CPC_STATUS__RCIU1_BUSY__SHIFT__CI__VI        0x00000004
#define CP_CPC_STATUS__RCIU2_BUSY__SHIFT__CI__VI        0x00000005
#define CP_CPC_STATUS__ROQ1_BUSY__SHIFT__CI__VI         0x00000006
#define CP_CPC_STATUS__ROQ2_BUSY__SHIFT__CI__VI         0x00000007
#define CP_CPC_STATUS__SCRATCH_RAM_BUSY__SHIFT__CI__VI  0x0000000b
#define CP_CPC_STATUS__TCIU_BUSY__SHIFT__CI__VI         0x0000000a
#define CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY__SHIFT__CI__VI 0x00000007
#define CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY__SHIFT__CI__VI 0x00000005
#define CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY__SHIFT__CI__VI 0x00000006
#define CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY__SHIFT__CI__VI 0x00000002
#define CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY__SHIFT__CI__VI 0x00000003
#define CP_CPF_BUSY_STAT__CSF_INPUT_BUSY__SHIFT__CI__VI 0x00000008
#define CP_CPF_BUSY_STAT__CSF_RING_BUSY__SHIFT__CI__VI  0x00000001
#define CP_CPF_BUSY_STAT__CSF_STATE_BUSY__SHIFT__CI__VI 0x00000004
#define CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY__SHIFT__CI__VI 0x0000000b
#define CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY__SHIFT__CI__VI 0x00000016
#define CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY__SHIFT__CI__VI 0x0000000c
#define CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY__SHIFT__CI__VI 0x0000000e
#define CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY__SHIFT__CI__VI 0x00000015
#define CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY__SHIFT__CI__VI 0x00000017
#define CP_CPF_BUSY_STAT__HQD_IB_BUSY__SHIFT__CI__VI    0x0000001f
#define CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY__SHIFT__CI__VI 0x00000013
#define CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY__SHIFT__CI__VI 0x00000014
#define CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY__SHIFT__CI__VI 0x0000000d
#define CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY__SHIFT__CI__VI 0x00000011
#define CP_CPF_BUSY_STAT__HQD_PQ_BUSY__SHIFT__CI__VI    0x0000001e
#define CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY__SHIFT__CI__VI 0x00000012
#define CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY__SHIFT__CI__VI 0x00000018
#define CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY__SHIFT__CI__VI 0x00000019
#define CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY__SHIFT__CI__VI 0x0000001c
#define CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY__SHIFT__CI__VI 0x0000001a
#define CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY__SHIFT__CI__VI 0x0000001b
#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT__CI__VI 0x00000010
#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT__CI__VI 0x0000000f
#define CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY__SHIFT__CI__VI 0x0000001d
#define CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS__SHIFT__CI__VI 0x00000009
#define CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY__SHIFT__CI__VI 0x00000000
#define CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA__SHIFT__CI__VI 0x00000001
#define CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA__SHIFT__CI__VI 0x00000002
#define CP_CPF_STALLED_STAT1__MIU_WAITING_ON_RDREQ_FREE__SHIFT__CI 0x00000004
#define CP_CPF_STALLED_STAT1__RING_FETCHING_DATA__SHIFT__CI__VI 0x00000000
#define CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA__SHIFT__CI__VI 0x00000003
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE__SHIFT__CI__VI 0x00000005
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS__SHIFT__CI__VI 0x00000006
#define CP_CPF_STATUS__CPC_CPF_BUSY__SHIFT__CI__VI      0x0000001e
#define CP_CPF_STATUS__CPF_BUSY__SHIFT__CI__VI          0x0000001f
#define CP_CPF_STATUS__CSF_BUSY__SHIFT__CI__VI          0x00000001
#define CP_CPF_STATUS__HQD_BUSY__SHIFT__CI__VI          0x0000000f
#define CP_CPF_STATUS__INTERRUPT_BUSY__SHIFT__CI__VI    0x0000000d
#define CP_CPF_STATUS__MIU_RDREQ_BUSY__SHIFT__CI        0x00000002
#define CP_CPF_STATUS__MIU_WRREQ_BUSY__SHIFT__CI        0x00000003
#define CP_CPF_STATUS__POST_WPTR_GFX_BUSY__SHIFT__CI__VI 0x00000000
#define CP_CPF_STATUS__ROQ_ALIGN_BUSY__SHIFT__CI__VI    0x00000004
#define CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY__SHIFT__CI__VI 0x0000000a
#define CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY__SHIFT__CI__VI 0x0000000b
#define CP_CPF_STATUS__ROQ_CE_RING_BUSY__SHIFT__CI__VI  0x00000009
#define CP_CPF_STATUS__ROQ_INDIRECT1_BUSY__SHIFT__CI__VI 0x00000006
#define CP_CPF_STATUS__ROQ_INDIRECT2_BUSY__SHIFT__CI__VI 0x00000007
#define CP_CPF_STATUS__ROQ_RING_BUSY__SHIFT__CI__VI     0x00000005
#define CP_CPF_STATUS__ROQ_STATE_BUSY__SHIFT__CI__VI    0x00000008
#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT__CI__VI    0x0000000c
#define CP_CPF_STATUS__TCIU_BUSY__SHIFT__CI__VI         0x0000000e
#define CP_CSF_CNTL__FETCH_BUFFER_DEPTH__SHIFT          0x00000000
#define CP_CSF_STAT__BUFFER_REQUEST_COUNT__SHIFT        0x00000008
#define CP_CSF_STAT__BUFFER_SLOTS_ALLOCATED__SHIFT      0x00000000
#define CP_DEVICE_ID__DEVICE_ID__SHIFT__CI__VI          0x00000000
#define CP_DE_CE_COUNT__CONST_ENGINE_COUNT__SHIFT__CI__VI 0x00000000
#define CP_DE_DE_COUNT__DRAW_ENGINE_COUNT__SHIFT__CI__VI 0x00000000
#define CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT__SHIFT__CI__VI 0x00000000
#define CP_DFY_ADDR_HI__ADDR_HI__SHIFT__CI__VI          0x00000000
#define CP_DFY_ADDR_LO__ADDR_LO__SHIFT__CI__VI          0x00000005
#define CP_DFY_CNTL__ATC__SHIFT__CI                     0x0000000b
#define CP_DFY_CNTL__POLICY__SHIFT__CI                  0x00000008
#define CP_DFY_CNTL__VOL__SHIFT__CI                     0x0000000a
#define CP_DFY_DATA_0__DATA__SHIFT__CI__VI              0x00000000
#define CP_DFY_DATA_10__DATA__SHIFT__CI__VI             0x00000000
#define CP_DFY_DATA_11__DATA__SHIFT__CI__VI             0x00000000
#define CP_DFY_DATA_12__DATA__SHIFT__CI__VI             0x00000000
#define CP_DFY_DATA_13__DATA__SHIFT__CI__VI             0x00000000
#define CP_DFY_DATA_14__DATA__SHIFT__CI__VI             0x00000000
#define CP_DFY_DATA_15__DATA__SHIFT__CI__VI             0x00000000
#define CP_DFY_DATA_1__DATA__SHIFT__CI__VI              0x00000000
#define CP_DFY_DATA_2__DATA__SHIFT__CI__VI              0x00000000
#define CP_DFY_DATA_3__DATA__SHIFT__CI__VI              0x00000000
#define CP_DFY_DATA_4__DATA__SHIFT__CI__VI              0x00000000
#define CP_DFY_DATA_5__DATA__SHIFT__CI__VI              0x00000000
#define CP_DFY_DATA_6__DATA__SHIFT__CI__VI              0x00000000
#define CP_DFY_DATA_7__DATA__SHIFT__CI__VI              0x00000000
#define CP_DFY_DATA_8__DATA__SHIFT__CI__VI              0x00000000
#define CP_DFY_DATA_9__DATA__SHIFT__CI__VI              0x00000000
#define CP_DFY_STAT__BURST_COUNT__SHIFT__CI__VI         0x00000000
#define CP_DFY_STAT__BUSY__SHIFT__CI__VI                0x0000001f
#define CP_DFY_STAT__TAGS_PENDING__SHIFT__CI__VI        0x00000010
#define CP_DMA_CNTL__BUFFER_DEPTH__SHIFT                0x00000010
#define CP_DMA_CNTL__MIN_AVAILSZ__SHIFT                 0x00000004
#define CP_DMA_CNTL__PIO_COUNT__SHIFT                   0x0000001e
#define CP_DMA_CNTL__PIO_FIFO_EMPTY__SHIFT              0x0000001c
#define CP_DMA_CNTL__PIO_FIFO_FULL__SHIFT               0x0000001d
#define CP_DMA_ME_COMMAND__BYTE_COUNT__SHIFT            0x00000000
#define CP_DMA_ME_COMMAND__DAIC__SHIFT                  0x0000001d
#define CP_DMA_ME_COMMAND__DAS__SHIFT                   0x0000001b
#define CP_DMA_ME_COMMAND__DIS_WC__SHIFT                0x00000015
#define CP_DMA_ME_COMMAND__DST_SWAP__SHIFT              0x00000018
#define CP_DMA_ME_COMMAND__RAW_WAIT__SHIFT              0x0000001e
#define CP_DMA_ME_COMMAND__SAIC__SHIFT                  0x0000001c
#define CP_DMA_ME_COMMAND__SAS__SHIFT                   0x0000001a
#define CP_DMA_ME_COMMAND__SRC_SWAP__SHIFT              0x00000016
#define CP_DMA_ME_CONTROL__DST_ATC__SHIFT__CI__VI       0x00000018
#define CP_DMA_ME_CONTROL__DST_CACHE_POLICY__SHIFT__CI__VI 0x00000019
#define CP_DMA_ME_CONTROL__DST_SELECT__SHIFT__CI__VI    0x00000014
#define CP_DMA_ME_CONTROL__DST_VOLATILE__SHIFT__CI      0x0000001b
#define CP_DMA_ME_CONTROL__SRC_ATC__SHIFT__CI__VI       0x0000000c
#define CP_DMA_ME_CONTROL__SRC_CACHE_POLICY__SHIFT__CI__VI 0x0000000d
#define CP_DMA_ME_CONTROL__SRC_SELECT__SHIFT__CI__VI    0x0000001d
#define CP_DMA_ME_CONTROL__SRC_VOLATILE__SHIFT__CI      0x0000000f
#define CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI__SHIFT       0x00000000
#define CP_DMA_ME_DST_ADDR__DST_ADDR__SHIFT             0x00000000
#define CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI__SHIFT       0x00000000
#define CP_DMA_ME_SRC_ADDR__SRC_ADDR__SHIFT             0x00000000
#define CP_DMA_PFP_COMMAND__BYTE_COUNT__SHIFT           0x00000000
#define CP_DMA_PFP_COMMAND__DAIC__SHIFT                 0x0000001d
#define CP_DMA_PFP_COMMAND__DAS__SHIFT                  0x0000001b
#define CP_DMA_PFP_COMMAND__DIS_WC__SHIFT               0x00000015
#define CP_DMA_PFP_COMMAND__DST_SWAP__SHIFT             0x00000018
#define CP_DMA_PFP_COMMAND__RAW_WAIT__SHIFT             0x0000001e
#define CP_DMA_PFP_COMMAND__SAIC__SHIFT                 0x0000001c
#define CP_DMA_PFP_COMMAND__SAS__SHIFT                  0x0000001a
#define CP_DMA_PFP_COMMAND__SRC_SWAP__SHIFT             0x00000016
#define CP_DMA_PFP_CONTROL__DST_ATC__SHIFT__CI__VI      0x00000018
#define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT__CI__VI 0x00000019
#define CP_DMA_PFP_CONTROL__DST_SELECT__SHIFT__CI__VI   0x00000014
#define CP_DMA_PFP_CONTROL__DST_VOLATILE__SHIFT__CI     0x0000001b
#define CP_DMA_PFP_CONTROL__SRC_ATC__SHIFT__CI__VI      0x0000000c
#define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT__CI__VI 0x0000000d
#define CP_DMA_PFP_CONTROL__SRC_SELECT__SHIFT__CI__VI   0x0000001d
#define CP_DMA_PFP_CONTROL__SRC_VOLATILE__SHIFT__CI     0x0000000f
#define CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI__SHIFT      0x00000000
#define CP_DMA_PFP_DST_ADDR__DST_ADDR__SHIFT            0x00000000
#define CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI__SHIFT      0x00000000
#define CP_DMA_PFP_SRC_ADDR__SRC_ADDR__SHIFT            0x00000000
#define CP_DMA_READ_TAGS__DMA_READ_TAG_VALID__SHIFT     0x0000001c
#define CP_DMA_READ_TAGS__DMA_READ_TAG__SHIFT           0x00000000
#define CP_ECC_FIRSTOCCURRENCE_RING0__INTERFACE__SHIFT__SI__CI 0x00000000
#define CP_ECC_FIRSTOCCURRENCE_RING0__REQUEST_CLIENT__SHIFT__SI__CI 0x00000004
#define CP_ECC_FIRSTOCCURRENCE_RING0__RING_ID__SHIFT__SI__CI 0x0000000a
#define CP_ECC_FIRSTOCCURRENCE_RING0__VMID__SHIFT__SI__CI 0x00000010
#define CP_ECC_FIRSTOCCURRENCE_RING1__INTERFACE__SHIFT__SI__CI 0x00000000
#define CP_ECC_FIRSTOCCURRENCE_RING1__REQUEST_CLIENT__SHIFT__SI__CI 0x00000004
#define CP_ECC_FIRSTOCCURRENCE_RING1__RING_ID__SHIFT__SI__CI 0x0000000a
#define CP_ECC_FIRSTOCCURRENCE_RING1__VMID__SHIFT__SI__CI 0x00000010
#define CP_ECC_FIRSTOCCURRENCE_RING2__INTERFACE__SHIFT__SI__CI 0x00000000
#define CP_ECC_FIRSTOCCURRENCE_RING2__REQUEST_CLIENT__SHIFT__SI__CI 0x00000004
#define CP_ECC_FIRSTOCCURRENCE_RING2__RING_ID__SHIFT__SI__CI 0x0000000a
#define CP_ECC_FIRSTOCCURRENCE_RING2__VMID__SHIFT__SI__CI 0x00000010
#define CP_ECC_FIRSTOCCURRENCE__INTERFACE__SHIFT        0x00000000
#define CP_ECC_FIRSTOCCURRENCE__REQUEST_CLIENT__SHIFT__SI__CI 0x00000004
#define CP_ECC_FIRSTOCCURRENCE__RING_ID__SHIFT__SI__CI  0x0000000a
#define CP_ECC_FIRSTOCCURRENCE__VMID__SHIFT             0x00000010
#define CP_ENDIAN_SWAP__ENDIAN_SWAP__SHIFT__CI__VI      0x00000000
#define CP_EOP_DONE_ADDR_HI__ADDR_HI__SHIFT__CI__VI     0x00000000
#define CP_EOP_DONE_ADDR_LO__ADDR_LO__SHIFT__CI__VI     0x00000002
#define CP_EOP_DONE_ADDR_LO__ADDR_SWAP__SHIFT__CI       0x00000000
#define CP_EOP_DONE_DATA_CNTL__CNTX_ID__SHIFT__CI__VI   0x00000000
#define CP_EOP_DONE_DATA_CNTL__DATA_SEL__SHIFT__CI__VI  0x0000001d
#define CP_EOP_DONE_DATA_CNTL__DST_SEL__SHIFT__CI__VI   0x00000010
#define CP_EOP_DONE_DATA_CNTL__INT_SEL__SHIFT__CI__VI   0x00000018
#define CP_EOP_DONE_DATA_HI__DATA_HI__SHIFT__CI__VI     0x00000000
#define CP_EOP_DONE_DATA_LO__DATA_LO__SHIFT__CI__VI     0x00000000
#define CP_EOP_DONE_EVENT_CNTL__CACHE_CONTROL__SHIFT__CI__VI 0x00000019
#define CP_EOP_DONE_EVENT_CNTL__EOP_VOLATILE__SHIFT__CI 0x0000001b
#define CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA__SHIFT__CI__VI 0x0000000c
#define CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP__SHIFT__CI__VI 0x00000000
#define CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI__SHIFT      0x00000000
#define CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO__SHIFT      0x00000000
#define CP_FETCHER_SOURCE__ME_SRC__SHIFT__CI            0x00000000
#define CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT 0x00000000
#define CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT 0x00000000
#define CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT 0x00000000
#define CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT 0x00000000
#define CP_GRBM_FREE_COUNT__FREE_COUNT_GDS__SHIFT       0x00000008
#define CP_GRBM_FREE_COUNT__FREE_COUNT_PFP__SHIFT       0x00000010
#define CP_GRBM_FREE_COUNT__FREE_COUNT__SHIFT           0x00000000
#define CP_HPD_EOP_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT__CI 0x00000000
#define CP_HPD_EOP_BASE_ADDR__BASE_ADDR__SHIFT__CI      0x00000000
#define CP_HPD_EOP_CONTROL__CACHE_POLICY__SHIFT__CI     0x00000018
#define CP_HPD_EOP_CONTROL__EOP_ATC__SHIFT__CI          0x00000017
#define CP_HPD_EOP_CONTROL__EOP_SIZE__SHIFT__CI         0x00000000
#define CP_HPD_EOP_CONTROL__EOP_VOLATILE__SHIFT__CI     0x0000001a
#define CP_HPD_EOP_CONTROL__PEND_Q_SEM__SHIFT__CI       0x0000001c
#define CP_HPD_EOP_CONTROL__PEND_SIG_SEM__SHIFT__CI     0x0000001f
#define CP_HPD_EOP_CONTROL__PROCESSING_EOPIB__SHIFT__CI 0x0000000d
#define CP_HPD_EOP_CONTROL__PROCESSING_EOP__SHIFT__CI   0x00000008
#define CP_HPD_EOP_CONTROL__PROCESSING_QID__SHIFT__CI   0x00000009
#define CP_HPD_EOP_CONTROL__PROCESS_EOPIB_EN__SHIFT__CI 0x0000000e
#define CP_HPD_EOP_CONTROL__PROCESS_EOP_EN__SHIFT__CI   0x0000000c
#define CP_HPD_EOP_VMID__VMID__SHIFT__CI                0x00000000
#define CP_HPD_ROQ_OFFSETS__IB_OFFSET__SHIFT__CI__VI    0x00000010
#define CP_HPD_ROQ_OFFSETS__IQ_OFFSET__SHIFT__CI__VI    0x00000000
#define CP_HPD_ROQ_OFFSETS__PQ_OFFSET__SHIFT__CI__VI    0x00000008
#define CP_HQD_ACTIVE__ACTIVE__SHIFT__CI__VI            0x00000000
#define CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI__SHIFT__CI__VI 0x00000000
#define CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO__SHIFT__CI__VI 0x00000000
#define CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI__SHIFT__CI__VI 0x00000000
#define CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO__SHIFT__CI__VI 0x00000000
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT__SHIFT__CI__VI 0x00000008
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ__SHIFT__CI__VI 0x00000000
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND__SHIFT__CI__VI 0x00000004
#define CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD__SHIFT__CI__VI  0x00000000
#define CP_HQD_HQ_SCHEDULER0__DEQUEUE_RETRY_CNT__SHIFT__CI 0x00000002
#define CP_HQD_HQ_SCHEDULER0__DEQUEUE_STATUS__SHIFT__CI 0x00000000
#define CP_HQD_HQ_SCHEDULER0__PG_ACTIVATED__SHIFT__CI   0x00000009
#define CP_HQD_HQ_SCHEDULER0__SCRATCH_RAM_INIT__SHIFT__CI 0x00000007
#define CP_HQD_HQ_SCHEDULER0__TCL2_DIRTY__SHIFT__CI     0x00000008
#define CP_HQD_HQ_SCHEDULER1__SCHEDULER__SHIFT__CI__VI  0x00000000
#define CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI__SHIFT__CI__VI 0x00000000
#define CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR__SHIFT__CI__VI 0x00000002
#define CP_HQD_IB_CONTROL__IB_ATC__SHIFT__CI__VI        0x00000017
#define CP_HQD_IB_CONTROL__IB_CACHE_POLICY__SHIFT__CI__VI 0x00000018
#define CP_HQD_IB_CONTROL__IB_SIZE__SHIFT__CI__VI       0x00000000
#define CP_HQD_IB_CONTROL__IB_VOLATILE__SHIFT__CI       0x0000001a
#define CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE__SHIFT__CI__VI 0x00000014
#define CP_HQD_IB_CONTROL__PROCESSING_IB__SHIFT__CI__VI 0x0000001f
#define CP_HQD_IB_RPTR__CONSUMED_OFFSET__SHIFT__CI__VI  0x00000000
#define CP_HQD_IQ_RPTR__OFFSET__SHIFT__CI__VI           0x00000000
#define CP_HQD_IQ_TIMER__ACTIVE__SHIFT__CI__VI          0x0000001f
#define CP_HQD_IQ_TIMER__CACHE_POLICY__SHIFT__CI__VI    0x00000018
#define CP_HQD_IQ_TIMER__INTERRUPT_SIZE__SHIFT__CI__VI  0x00000010
#define CP_HQD_IQ_TIMER__INTERRUPT_TYPE__SHIFT__CI__VI  0x0000000c
#define CP_HQD_IQ_TIMER__IQ_ATC__SHIFT__CI__VI          0x00000017
#define CP_HQD_IQ_TIMER__IQ_VOLATILE__SHIFT__CI         0x0000001a
#define CP_HQD_IQ_TIMER__PROCESSING_IQ__SHIFT__CI__VI   0x0000001e
#define CP_HQD_IQ_TIMER__PROCESS_IQ_EN__SHIFT__CI__VI   0x0000001d
#define CP_HQD_IQ_TIMER__RETRY_TYPE__SHIFT__CI__VI      0x00000008
#define CP_HQD_IQ_TIMER__WAIT_TIME__SHIFT__CI__VI       0x00000000
#define CP_HQD_MSG_TYPE__ACTION__SHIFT__CI__VI          0x00000000
#define CP_HQD_PERSISTENT_STATE__DISP_ACTIVE__SHIFT__CI__VI 0x0000001f
#define CP_HQD_PERSISTENT_STATE__PRELOAD_REQ__SHIFT__CI__VI 0x00000000
#define CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE__SHIFT__CI__VI 0x00000008
#define CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY__SHIFT__CI__VI 0x00000000
#define CP_HQD_PQ_BASE_HI__ADDR_HI__SHIFT__CI__VI       0x00000000
#define CP_HQD_PQ_BASE__ADDR__SHIFT__CI__VI             0x00000000
#define CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT__CI__VI  0x00000018
#define CP_HQD_PQ_CONTROL__ENDIAN_SWAP__SHIFT__CI       0x00000010
#define CP_HQD_PQ_CONTROL__KMD_QUEUE__SHIFT__CI__VI     0x0000001f
#define CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE__SHIFT__CI__VI 0x00000014
#define CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR__SHIFT__CI__VI 0x0000001b
#define CP_HQD_PQ_CONTROL__PQ_ATC__SHIFT__CI__VI        0x00000017
#define CP_HQD_PQ_CONTROL__PQ_VOLATILE__SHIFT__CI       0x0000001a
#define CP_HQD_PQ_CONTROL__PRIV_STATE__SHIFT__CI__VI    0x0000001e
#define CP_HQD_PQ_CONTROL__QUEUE_SIZE__SHIFT__CI__VI    0x00000000
#define CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP__SHIFT__CI__VI 0x0000001d
#define CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE__SHIFT__CI__VI 0x00000008
#define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT__CI__VI 0x0000001c
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN__SHIFT__CI__VI 0x0000001e
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT__SHIFT__CI__VI 0x0000001f
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT__CI__VI 0x00000002
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT__SHIFT__CI__VI 0x0000001d
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE__SHIFT__CI__VI 0x0000001c
#define CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI__SHIFT__CI__VI 0x00000000
#define CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR__SHIFT__CI__VI 0x00000002
#define CP_HQD_PQ_RPTR__CONSUMED_OFFSET__SHIFT__CI__VI  0x00000000
#define CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI__SHIFT__CI__VI 0x00000000
#define CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR__SHIFT__CI__VI 0x00000002
#define CP_HQD_PQ_WPTR__OFFSET__SHIFT__CI__VI           0x00000000
#define CP_HQD_QUANTUM__QUANTUM_DURATION__SHIFT__CI__VI 0x00000008
#define CP_HQD_QUANTUM__QUANTUM_EN__SHIFT__CI__VI       0x00000000
#define CP_HQD_QUANTUM__QUANTUM_SCALE__SHIFT__CI__VI    0x00000004
#define CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL__SHIFT__CI__VI 0x00000000
#define CP_HQD_SEMA_CMD__RESULT__SHIFT__CI__VI          0x00000001
#define CP_HQD_SEMA_CMD__RETRY__SHIFT__CI__VI           0x00000000
#define CP_HQD_VMID__IB_VMID__SHIFT__CI__VI             0x00000008
#define CP_HQD_VMID__VMID__SHIFT__CI__VI                0x00000000
#define CP_HQD_VMID__VQID__SHIFT__CI__VI                0x00000010
#define CP_IB1_BASE_HI__IB1_BASE_HI__SHIFT              0x00000000
#define CP_IB1_BASE_LO__IB1_BASE_LO__SHIFT              0x00000002
#define CP_IB1_BUFSZ__IB1_BUFSZ__SHIFT                  0x00000000
#define CP_IB1_OFFSET__IB1_OFFSET__SHIFT                0x00000000
#define CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN__SHIFT 0x00000000
#define CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END__SHIFT    0x00000000
#define CP_IB2_BASE_HI__IB2_BASE_HI__SHIFT              0x00000000
#define CP_IB2_BASE_LO__IB2_BASE_LO__SHIFT              0x00000002
#define CP_IB2_BUFSZ__IB2_BUFSZ__SHIFT                  0x00000000
#define CP_IB2_OFFSET__IB2_OFFSET__SHIFT                0x00000000
#define CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN__SHIFT 0x00000000
#define CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END__SHIFT    0x00000000
#define CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE__SHIFT  0x00000013
#define CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE__SHIFT 0x00000014
#define CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT 0x00000016
#define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT   0x00000017
#define CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE__SHIFT  0x00000013
#define CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE__SHIFT 0x00000014
#define CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE__SHIFT 0x00000016
#define CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE__SHIFT   0x00000017
#define CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE__SHIFT  0x00000013
#define CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE__SHIFT 0x00000014
#define CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE__SHIFT 0x00000016
#define CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE__SHIFT   0x00000017
#define CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE__SHIFT        0x00000013
#define CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE__SHIFT       0x00000014
#define CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT     0x0000000e
#define CP_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT     0x00000018
#define CP_INT_CNTL__PRIV_INSTR_INT_ENABLE__SHIFT       0x00000016
#define CP_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT         0x00000017
#define CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT       0x0000001a
#define CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_INT_STATUS_RING0__CNTX_BUSY_INT_STAT__SHIFT__SI__CI 0x00000013
#define CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT__SHIFT 0x00000014
#define CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT__SHIFT 0x0000000e
#define CP_INT_STATUS_RING0__GENERIC0_INT_STAT__SHIFT__CI__VI 0x0000001f
#define CP_INT_STATUS_RING0__GENERIC1_INT_STAT__SHIFT__CI__VI 0x0000001e
#define CP_INT_STATUS_RING0__GENERIC2_INT_STAT__SHIFT__CI__VI 0x0000001d
#define CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT__SHIFT 0x00000018
#define CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT__SHIFT 0x00000016
#define CP_INT_STATUS_RING0__PRIV_REG_INT_STAT__SHIFT   0x00000017
#define CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x0000001b
#define CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT__SHIFT 0x0000001a
#define CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x00000011
#define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT__SHIFT  0x00000013
#define CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT__SHIFT 0x00000014
#define CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT__SHIFT 0x0000000e
#define CP_INT_STATUS_RING1__GENERIC0_INT_STAT__SHIFT__CI__VI 0x0000001f
#define CP_INT_STATUS_RING1__GENERIC1_INT_STAT__SHIFT__CI__VI 0x0000001e
#define CP_INT_STATUS_RING1__GENERIC2_INT_STAT__SHIFT__CI__VI 0x0000001d
#define CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT__SHIFT 0x00000018
#define CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT__SHIFT 0x00000016
#define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT   0x00000017
#define CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x0000001b
#define CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT__SHIFT 0x0000001a
#define CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x00000011
#define CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT__SHIFT  0x00000013
#define CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT__SHIFT 0x00000014
#define CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT__SHIFT 0x0000000e
#define CP_INT_STATUS_RING2__GENERIC0_INT_STAT__SHIFT__CI__VI 0x0000001f
#define CP_INT_STATUS_RING2__GENERIC1_INT_STAT__SHIFT__CI__VI 0x0000001e
#define CP_INT_STATUS_RING2__GENERIC2_INT_STAT__SHIFT__CI__VI 0x0000001d
#define CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT__SHIFT 0x00000018
#define CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT__SHIFT 0x00000016
#define CP_INT_STATUS_RING2__PRIV_REG_INT_STAT__SHIFT   0x00000017
#define CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x0000001b
#define CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT__SHIFT 0x0000001a
#define CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x00000011
#define CP_INT_STATUS__CNTX_BUSY_INT_STAT__SHIFT        0x00000013
#define CP_INT_STATUS__CNTX_EMPTY_INT_STAT__SHIFT       0x00000014
#define CP_INT_STATUS__CP_ECC_ERROR_INT_STAT__SHIFT     0x0000000e
#define CP_INT_STATUS__GENERIC0_INT_STAT__SHIFT__CI__VI 0x0000001f
#define CP_INT_STATUS__GENERIC1_INT_STAT__SHIFT__CI__VI 0x0000001e
#define CP_INT_STATUS__GENERIC2_INT_STAT__SHIFT__CI__VI 0x0000001d
#define CP_INT_STATUS__OPCODE_ERROR_INT_STAT__SHIFT     0x00000018
#define CP_INT_STATUS__PRIV_INSTR_INT_STAT__SHIFT       0x00000016
#define CP_INT_STATUS__PRIV_REG_INT_STAT__SHIFT         0x00000017
#define CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x0000001b
#define CP_INT_STATUS__TIME_STAMP_INT_STAT__SHIFT       0x0000001a
#define CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x00000011
#define CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED__SHIFT 0x00000013
#define CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED__SHIFT 0x00000014
#define CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT 0x0000000e
#define CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT__CI__VI 0x0000001f
#define CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT__CI__VI 0x0000001e
#define CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT__CI__VI 0x0000001d
#define CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT 0x00000018
#define CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED__SHIFT 0x00000016
#define CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT 0x00000017
#define CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT 0x0000001b
#define CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT 0x0000001a
#define CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT 0x00000011
#define CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD__SHIFT__CI__VI 0x00000008
#define CP_IQ_WAIT_TIME1__GWS__SHIFT__CI__VI            0x00000018
#define CP_IQ_WAIT_TIME1__IB_OFFLOAD__SHIFT__CI__VI     0x00000000
#define CP_IQ_WAIT_TIME1__WRM_OFFLOAD__SHIFT__CI__VI    0x00000010
#define CP_IQ_WAIT_TIME2__DEQ_RETRY__SHIFT__CI__VI      0x00000018
#define CP_IQ_WAIT_TIME2__QUE_SLEEP__SHIFT__CI__VI      0x00000000
#define CP_IQ_WAIT_TIME2__SCH_WAVE__SHIFT__CI__VI       0x00000008
#define CP_IQ_WAIT_TIME2__SEM_REARM__SHIFT__CI__VI      0x00000010
#define CP_MAX_CONTEXT__MAX_CONTEXT__SHIFT__CI__VI      0x00000000
#define CP_MC_PACK_DELAY_CNT__PACK_DELAY_CNT__SHIFT__SI__CI 0x00000000
#define CP_MC_TAG_CNTL__TAG_RAM_INDEX__SHIFT__CI        0x00000000
#define CP_MC_TAG_CNTL__TAG_RAM_SEL__SHIFT__CI          0x00000010
#define CP_MC_TAG_DATA__TAG_RAM_DATA__SHIFT__CI         0x00000000
#define CP_ME0_PIPE0_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME0_PIPE0_VMID__VMID__SHIFT__CI__VI          0x00000000
#define CP_ME0_PIPE1_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME0_PIPE1_VMID__VMID__SHIFT__CI__VI          0x00000000
#define CP_ME0_PIPE2_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT__CI__VI 0x00000000
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT__CI__VI 0x00000008
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT__CI__VI 0x00000010
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT__CI__VI 0x00000018
#define CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT__CI__VI 0x0000000e
#define CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED__SHIFT__CI__VI 0x0000000d
#define CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT__CI__VI 0x0000001f
#define CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT__CI__VI 0x0000001e
#define CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT__CI__VI 0x0000001d
#define CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT__CI__VI 0x00000018
#define CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT__CI__VI 0x00000017
#define CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT__CI__VI 0x0000001b
#define CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT__CI__VI 0x0000001a
#define CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT__CI__VI 0x00000011
#define CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000000e
#define CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT__CI__VI 0x0000000d
#define CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT__CI__VI 0x00000018
#define CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT__CI__VI 0x00000017
#define CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000001b
#define CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT__CI__VI 0x0000001a
#define CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT__CI__VI 0x00000011
#define CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000000e
#define CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT__CI__VI 0x0000000d
#define CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS__SHIFT__CI__VI 0x0000001f
#define CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS__SHIFT__CI__VI 0x0000001e
#define CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS__SHIFT__CI__VI 0x0000001d
#define CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT__CI__VI 0x00000018
#define CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT__CI__VI 0x00000017
#define CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000001b
#define CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT__CI__VI 0x0000001a
#define CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT__CI__VI 0x00000011
#define CP_ME1_PIPE0_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000000e
#define CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT__CI__VI 0x0000000d
#define CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT__CI__VI 0x00000018
#define CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT__CI__VI 0x00000017
#define CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000001b
#define CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT__CI__VI 0x0000001a
#define CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT__CI__VI 0x00000011
#define CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000000e
#define CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT__CI__VI 0x0000000d
#define CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS__SHIFT__CI__VI 0x0000001f
#define CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS__SHIFT__CI__VI 0x0000001e
#define CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS__SHIFT__CI__VI 0x0000001d
#define CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT__CI__VI 0x00000018
#define CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT__CI__VI 0x00000017
#define CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000001b
#define CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT__CI__VI 0x0000001a
#define CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT__CI__VI 0x00000011
#define CP_ME1_PIPE1_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000000e
#define CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT__CI__VI 0x0000000d
#define CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT__CI__VI 0x00000018
#define CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT__CI__VI 0x00000017
#define CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000001b
#define CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT__CI__VI 0x0000001a
#define CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT__CI__VI 0x00000011
#define CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000000e
#define CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT__CI__VI 0x0000000d
#define CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS__SHIFT__CI__VI 0x0000001f
#define CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS__SHIFT__CI__VI 0x0000001e
#define CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS__SHIFT__CI__VI 0x0000001d
#define CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT__CI__VI 0x00000018
#define CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT__CI__VI 0x00000017
#define CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000001b
#define CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT__CI__VI 0x0000001a
#define CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT__CI__VI 0x00000011
#define CP_ME1_PIPE2_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000000e
#define CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT__CI__VI 0x0000000d
#define CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT__CI__VI 0x00000018
#define CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT__CI__VI 0x00000017
#define CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000001b
#define CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT__CI__VI 0x0000001a
#define CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT__CI__VI 0x00000011
#define CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000000e
#define CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT__CI__VI 0x0000000d
#define CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS__SHIFT__CI__VI 0x0000001f
#define CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS__SHIFT__CI__VI 0x0000001e
#define CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS__SHIFT__CI__VI 0x0000001d
#define CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT__CI__VI 0x00000018
#define CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT__CI__VI 0x00000017
#define CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000001b
#define CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT__CI__VI 0x0000001a
#define CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT__CI__VI 0x00000011
#define CP_ME1_PIPE3_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT__CI__VI 0x00000000
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT__CI__VI 0x00000008
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT__CI__VI 0x00000010
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT__CI__VI 0x00000018
#define CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT__CI__VI 0x0000000e
#define CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED__SHIFT__CI__VI 0x0000000d
#define CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT__CI__VI 0x0000001f
#define CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT__CI__VI 0x0000001e
#define CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT__CI__VI 0x0000001d
#define CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT__CI__VI 0x00000018
#define CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT__CI__VI 0x00000017
#define CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT__CI__VI 0x0000001b
#define CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT__CI__VI 0x0000001a
#define CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT__CI__VI 0x00000011
#define CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000000e
#define CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT__CI__VI 0x0000000d
#define CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT__CI__VI 0x00000018
#define CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT__CI__VI 0x00000017
#define CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000001b
#define CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT__CI__VI 0x0000001a
#define CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT__CI__VI 0x00000011
#define CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000000e
#define CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT__CI__VI 0x0000000d
#define CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS__SHIFT__CI__VI 0x0000001f
#define CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS__SHIFT__CI__VI 0x0000001e
#define CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS__SHIFT__CI__VI 0x0000001d
#define CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT__CI__VI 0x00000018
#define CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT__CI__VI 0x00000017
#define CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000001b
#define CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT__CI__VI 0x0000001a
#define CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT__CI__VI 0x00000011
#define CP_ME2_PIPE0_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000000e
#define CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT__CI__VI 0x0000000d
#define CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT__CI__VI 0x00000018
#define CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT__CI__VI 0x00000017
#define CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000001b
#define CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT__CI__VI 0x0000001a
#define CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT__CI__VI 0x00000011
#define CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000000e
#define CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT__CI__VI 0x0000000d
#define CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS__SHIFT__CI__VI 0x0000001f
#define CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS__SHIFT__CI__VI 0x0000001e
#define CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS__SHIFT__CI__VI 0x0000001d
#define CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT__CI__VI 0x00000018
#define CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT__CI__VI 0x00000017
#define CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000001b
#define CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT__CI__VI 0x0000001a
#define CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT__CI__VI 0x00000011
#define CP_ME2_PIPE1_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000000e
#define CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT__CI__VI 0x0000000d
#define CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT__CI__VI 0x00000018
#define CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT__CI__VI 0x00000017
#define CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000001b
#define CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT__CI__VI 0x0000001a
#define CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT__CI__VI 0x00000011
#define CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000000e
#define CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT__CI__VI 0x0000000d
#define CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS__SHIFT__CI__VI 0x0000001f
#define CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS__SHIFT__CI__VI 0x0000001e
#define CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS__SHIFT__CI__VI 0x0000001d
#define CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT__CI__VI 0x00000018
#define CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT__CI__VI 0x00000017
#define CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000001b
#define CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT__CI__VI 0x0000001a
#define CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT__CI__VI 0x00000011
#define CP_ME2_PIPE2_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000000e
#define CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT__CI__VI 0x0000000d
#define CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT__CI__VI 0x0000001f
#define CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT__CI__VI 0x0000001e
#define CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT__CI__VI 0x0000001d
#define CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT__CI__VI 0x00000018
#define CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT__CI__VI 0x00000017
#define CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT__CI__VI 0x0000001b
#define CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT__CI__VI 0x0000001a
#define CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT__CI__VI 0x00000011
#define CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000000e
#define CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT__CI__VI 0x0000000d
#define CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS__SHIFT__CI__VI 0x0000001f
#define CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS__SHIFT__CI__VI 0x0000001e
#define CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS__SHIFT__CI__VI 0x0000001d
#define CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT__CI__VI 0x00000018
#define CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT__CI__VI 0x00000017
#define CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT__CI__VI 0x0000001b
#define CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT__CI__VI 0x0000001a
#define CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT__CI__VI 0x00000011
#define CP_ME2_PIPE3_PRIORITY__PRIORITY__SHIFT__CI__VI  0x00000000
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT__CI__VI 0x00000000
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT__CI__VI 0x00000008
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT__CI__VI 0x00000010
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT__CI__VI 0x00000018
#define CP_MEC1_F32_INTERRUPT__PRIV_REG_INT__SHIFT__CI__VI 0x00000001
#define CP_MEC1_INTR_ROUTINE_START__IR_START__SHIFT__CI__VI 0x00000000
#define CP_MEC1_PRGRM_CNTR_START__IP_START__SHIFT__CI__VI 0x00000000
#define CP_MEC2_F32_INTERRUPT__PRIV_REG_INT__SHIFT__CI__VI 0x00000001
#define CP_MEC2_INTR_ROUTINE_START__IR_START__SHIFT__CI__VI 0x00000000
#define CP_MEC2_PRGRM_CNTR_START__IP_START__SHIFT__CI__VI 0x00000000
#define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT__CI__VI 0x00000004
#define CP_MEC_CNTL__MEC_ME1_HALT__SHIFT__CI__VI        0x0000001e
#define CP_MEC_CNTL__MEC_ME1_STEP__SHIFT__CI__VI        0x0000001f
#define CP_MEC_CNTL__MEC_ME2_HALT__SHIFT__CI__VI        0x0000001c
#define CP_MEC_CNTL__MEC_ME2_STEP__SHIFT__CI__VI        0x0000001d
#define CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP__SHIFT__CI__VI 0x00000000
#define CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR__SHIFT__CI__VI 0x00000000
#define CP_MEC_ME1_UCODE_DATA__UCODE_DATA__SHIFT__CI__VI 0x00000000
#define CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP__SHIFT__CI__VI 0x00000000
#define CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR__SHIFT__CI__VI 0x00000000
#define CP_MEC_ME2_UCODE_DATA__UCODE_DATA__SHIFT__CI__VI 0x00000000
#define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT            0x00000001
#define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT            0x00000000
#define CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY__SHIFT     0x00000010
#define CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY__SHIFT      0x00000008
#define CP_MEM_SLP_CNTL__RESERVED1__SHIFT               0x00000018
#define CP_MEM_SLP_CNTL__RESERVED__SHIFT                0x00000002
#define CP_MEQ_AVAIL__MEQ_CNT__SHIFT                    0x00000000
#define CP_MEQ_STAT__MEQ_RPTR__SHIFT                    0x00000000
#define CP_MEQ_STAT__MEQ_WPTR__SHIFT                    0x00000010
#define CP_MEQ_STQ_THRESHOLD__STQ_START__SHIFT__CI__VI  0x00000000
#define CP_MEQ_THRESHOLDS__MEQ1_START__SHIFT            0x00000000
#define CP_MEQ_THRESHOLDS__MEQ2_START__SHIFT            0x00000008
#define CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT__CI__VI 0x00000000
#define CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT__CI__VI 0x00000000
#define CP_ME_CNTL__CE_HALT__SHIFT                      0x00000018
#define CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT__CI__VI 0x00000004
#define CP_ME_CNTL__CE_STEP__SHIFT                      0x00000019
#define CP_ME_CNTL__ME_HALT__SHIFT                      0x0000001c
#define CP_ME_CNTL__ME_INVALIDATE_ICACHE__SHIFT__CI__VI 0x00000008
#define CP_ME_CNTL__ME_STEP__SHIFT                      0x0000001d
#define CP_ME_CNTL__PFP_HALT__SHIFT                     0x0000001a
#define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT__CI__VI 0x00000006
#define CP_ME_CNTL__PFP_STEP__SHIFT                     0x0000001b
#define CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT__CI__VI 0x00000000
#define CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT__CI__VI 0x00000000
#define CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT__CI__VI 0x00000000
#define CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT__CI__VI 0x00000000
#define CP_ME_HEADER_DUMP__ME_HEADER_DUMP__SHIFT        0x00000000
#define CP_ME_INTR_ROUTINE_START__IR_START__SHIFT__CI__VI 0x00000000
#define CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI__SHIFT        0x00000000
#define CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO__SHIFT        0x00000002
#define CP_ME_MC_RADDR_LO__ME_MC_RADDR_SWAP__SHIFT      0x00000000
#define CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI__SHIFT        0x00000000
#define CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO__SHIFT        0x00000002
#define CP_ME_MC_WADDR_LO__ME_MC_WADDR_SWAP__SHIFT      0x00000000
#define CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI__SHIFT        0x00000000
#define CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO__SHIFT        0x00000000
#define CP_ME_PREEMPTION__ME_CNTXSW_PREEMPTION__SHIFT__SI__CI 0x00000000
#define CP_ME_PRGRM_CNTR_START__IP_START__SHIFT__CI__VI 0x00000000
#define CP_ME_RAM_DATA__ME_RAM_DATA__SHIFT              0x00000000
#define CP_ME_RAM_RADDR__ME_RAM_RADDR__SHIFT            0x00000000
#define CP_ME_RAM_WADDR__ME_RAM_WADDR__SHIFT            0x00000000
#define CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT__CI__VI 0x00000000
#define CP_MQD_BASE_ADDR__BASE_ADDR__SHIFT__CI__VI      0x00000002
#define CP_MQD_CONTROL__CACHE_POLICY__SHIFT__CI__VI     0x00000018
#define CP_MQD_CONTROL__MQD_ATC__SHIFT__CI__VI          0x00000017
#define CP_MQD_CONTROL__MQD_VOLATILE__SHIFT__CI         0x0000001a
#define CP_MQD_CONTROL__VMID__SHIFT__CI__VI             0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO__SHIFT 0x00000000
#define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT   0x00000000
#define CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO__SHIFT   0x00000000
#define CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI__SHIFT     0x00000000
#define CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO__SHIFT     0x00000000
#define CP_PERFMON_CNTL__PERFMON_ENABLE_MODE__SHIFT     0x00000008
#define CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT   0x0000000a
#define CP_PERFMON_CNTL__PERFMON_STATE__SHIFT           0x00000000
#define CP_PERFMON_CNTL__SPM_PERFMON_STATE__SHIFT__CI__VI 0x00000004
#define CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE__SHIFT     0x0000001f
#define CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT__CI__VI 0x00000000
#define CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT__CI__VI 0x00000000
#define CP_PFP_F32_INTERRUPT__PRIV_REG_INT__SHIFT__CI__VI 0x00000001
#define CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT__CI__VI 0x00000000
#define CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT__CI__VI 0x00000000
#define CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT__CI__VI 0x00000000
#define CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT__CI__VI 0x00000000
#define CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP__SHIFT      0x00000000
#define CP_PFP_IB_CONTROL__IB_EN__SHIFT                 0x00000000
#define CP_PFP_INTR_ROUTINE_START__IR_START__SHIFT__CI__VI 0x00000000
#define CP_PFP_LOAD_CONTROL__CNTX_REG_EN__SHIFT         0x00000001
#define CP_PFP_LOAD_CONTROL__CONFIG_REG_EN__SHIFT       0x00000000
#define CP_PFP_LOAD_CONTROL__SH_CS_REG_EN__SHIFT        0x00000018
#define CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN__SHIFT       0x00000010
#define CP_PFP_LOAD_CONTROL__UCONFIG_REG_EN__SHIFT__CI  0x0000000f
#define CP_PFP_PRGRM_CNTR_START__IP_START__SHIFT__CI__VI 0x00000000
#define CP_PFP_UCODE_ADDR__UCODE_ADDR__SHIFT            0x00000000
#define CP_PFP_UCODE_DATA__UCODE_DATA__SHIFT            0x00000000
#define CP_PIPEID__PIPE_ID__SHIFT__CI__VI               0x00000000
#define CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI__SHIFT 0x00000000
#define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO__SHIFT 0x00000002
#define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_SWAP__SHIFT__SI__CI 0x00000000
#define CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK__SHIFT__CI__VI 0x00000000
#define CP_PQ_WPTR_POLL_CNTL__EN__SHIFT__CI__VI         0x0000001f
#define CP_PQ_WPTR_POLL_CNTL__PERIOD__SHIFT__CI__VI     0x00000000
#define CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE__SHIFT__CI__VI 0x0000001e
#define CP_PRT_LOD_STATS_CNTL0__BU_SIZE__SHIFT__CI__VI  0x00000000
#define CP_PRT_LOD_STATS_CNTL1__BASE_LO__SHIFT__CI__VI  0x00000000
#define CP_PRT_LOD_STATS_CNTL2__BASE_HI__SHIFT__CI__VI  0x00000000
#define CP_PRT_LOD_STATS_CNTL2__INTERVAL__SHIFT__CI__VI 0x00000002
#define CP_PRT_LOD_STATS_CNTL2__MC_ENDIAN_SWAP__SHIFT__CI 0x00000014
#define CP_PRT_LOD_STATS_CNTL2__MC_VMID__SHIFT__CI__VI  0x00000017
#define CP_PRT_LOD_STATS_CNTL2__REPORT_AND_RESET__SHIFT__CI__VI 0x00000013
#define CP_PRT_LOD_STATS_CNTL2__RESET_CNT__SHIFT__CI__VI 0x0000000a
#define CP_PRT_LOD_STATS_CNTL2__RESET_FORCE__SHIFT__CI__VI 0x00000012
#define CP_PWR_CNTL__GFX_CLK_HALT__SHIFT__CI            0x00000000
#define CP_QUEUE_THRESHOLDS__ROQ_IB1_START__SHIFT       0x00000000
#define CP_QUEUE_THRESHOLDS__ROQ_IB2_START__SHIFT       0x00000008
#define CP_RB0_BASE_HI__RB_BASE_HI__SHIFT__CI__VI       0x00000000
#define CP_RB0_BASE__RB_BASE__SHIFT                     0x00000000
#define CP_RB0_CNTL__CACHE_POLICY__SHIFT__CI__VI        0x00000018
#define CP_RB0_CNTL__MIN_AVAILSZ__SHIFT                 0x00000014
#define CP_RB0_CNTL__MIN_IB_AVAILSZ__SHIFT              0x00000016
#define CP_RB0_CNTL__RB_BLKSZ__SHIFT                    0x00000008
#define CP_RB0_CNTL__RB_BUFSZ__SHIFT                    0x00000000
#define CP_RB0_CNTL__RB_NO_UPDATE__SHIFT                0x0000001b
#define CP_RB0_CNTL__RB_RPTR_WR_ENA__SHIFT              0x0000001f
#define CP_RB0_CNTL__RB_VOLATILE__SHIFT__CI             0x0000001a
#define CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT     0x00000000
#define CP_RB0_RPTR_ADDR__RB_RPTR_ADDR__SHIFT           0x00000002
#define CP_RB0_RPTR_ADDR__RB_RPTR_SWAP__SHIFT           0x00000000
#define CP_RB0_RPTR__RB_RPTR__SHIFT                     0x00000000
#define CP_RB0_WPTR__RB_WPTR__SHIFT                     0x00000000
#define CP_RB1_BASE_HI__RB_BASE_HI__SHIFT__CI__VI       0x00000000
#define CP_RB1_BASE__RB_BASE__SHIFT                     0x00000000
#define CP_RB1_CNTL__CACHE_POLICY__SHIFT__CI__VI        0x00000018
#define CP_RB1_CNTL__MIN_AVAILSZ__SHIFT                 0x00000014
#define CP_RB1_CNTL__MIN_IB_AVAILSZ__SHIFT              0x00000016
#define CP_RB1_CNTL__RB_BLKSZ__SHIFT                    0x00000008
#define CP_RB1_CNTL__RB_BUFSZ__SHIFT                    0x00000000
#define CP_RB1_CNTL__RB_NO_UPDATE__SHIFT                0x0000001b
#define CP_RB1_CNTL__RB_RPTR_WR_ENA__SHIFT              0x0000001f
#define CP_RB1_CNTL__RB_VOLATILE__SHIFT__CI             0x0000001a
#define CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT     0x00000000
#define CP_RB1_RPTR_ADDR__RB_RPTR_ADDR__SHIFT           0x00000002
#define CP_RB1_RPTR_ADDR__RB_RPTR_SWAP__SHIFT           0x00000000
#define CP_RB1_RPTR__RB_RPTR__SHIFT                     0x00000000
#define CP_RB1_WPTR__RB_WPTR__SHIFT                     0x00000000
#define CP_RB2_BASE__RB_BASE__SHIFT                     0x00000000
#define CP_RB2_CNTL__CACHE_POLICY__SHIFT__CI__VI        0x00000018
#define CP_RB2_CNTL__MIN_AVAILSZ__SHIFT                 0x00000014
#define CP_RB2_CNTL__MIN_IB_AVAILSZ__SHIFT              0x00000016
#define CP_RB2_CNTL__RB_BLKSZ__SHIFT                    0x00000008
#define CP_RB2_CNTL__RB_BUFSZ__SHIFT                    0x00000000
#define CP_RB2_CNTL__RB_NO_UPDATE__SHIFT                0x0000001b
#define CP_RB2_CNTL__RB_RPTR_WR_ENA__SHIFT              0x0000001f
#define CP_RB2_CNTL__RB_VOLATILE__SHIFT__CI             0x0000001a
#define CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT     0x00000000
#define CP_RB2_RPTR_ADDR__RB_RPTR_ADDR__SHIFT           0x00000002
#define CP_RB2_RPTR_ADDR__RB_RPTR_SWAP__SHIFT           0x00000000
#define CP_RB2_RPTR__RB_RPTR__SHIFT                     0x00000000
#define CP_RB2_WPTR__RB_WPTR__SHIFT                     0x00000000
#define CP_RB_BASE__RB_BASE__SHIFT                      0x00000000
#define CP_RB_CNTL__CACHE_POLICY__SHIFT__CI__VI         0x00000018
#define CP_RB_CNTL__MIN_AVAILSZ__SHIFT                  0x00000014
#define CP_RB_CNTL__MIN_IB_AVAILSZ__SHIFT               0x00000016
#define CP_RB_CNTL__RB_BLKSZ__SHIFT                     0x00000008
#define CP_RB_CNTL__RB_BUFSZ__SHIFT                     0x00000000
#define CP_RB_CNTL__RB_NO_UPDATE__SHIFT                 0x0000001b
#define CP_RB_CNTL__RB_RPTR_WR_ENA__SHIFT               0x0000001f
#define CP_RB_CNTL__RB_VOLATILE__SHIFT__CI              0x0000001a
#define CP_RB_OFFSET__RB_OFFSET__SHIFT                  0x00000000
#define CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT      0x00000000
#define CP_RB_RPTR_ADDR__RB_RPTR_ADDR__SHIFT            0x00000002
#define CP_RB_RPTR_ADDR__RB_RPTR_SWAP__SHIFT            0x00000000
#define CP_RB_RPTR_WR__RB_RPTR_WR__SHIFT                0x00000000
#define CP_RB_RPTR__RB_RPTR__SHIFT                      0x00000000
#define CP_RB_VMID__RB0_VMID__SHIFT                     0x00000000
#define CP_RB_VMID__RB1_VMID__SHIFT                     0x00000008
#define CP_RB_VMID__RB2_VMID__SHIFT                     0x00000010
#define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT__SHIFT        0x0000001c
#define CP_RB_WPTR_DELAY__PRE_WRITE_TIMER__SHIFT        0x00000000
#define CP_RB_WPTR_POLL_ADDR_HI__OBSOLETE__SHIFT__CI    0x00000000
#define CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI__SHIFT__SI__VI 0x00000000
#define CP_RB_WPTR_POLL_ADDR_LO__OBSOLETE__SHIFT__CI    0x00000002
#define CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO__SHIFT__SI__VI 0x00000002
#define CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT    0x00000010
#define CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY__SHIFT     0x00000000
#define CP_RB_WPTR__RB_WPTR__SHIFT                      0x00000000
#define CP_RING0_PRIORITY__PRIORITY__SHIFT              0x00000000
#define CP_RING1_PRIORITY__PRIORITY__SHIFT              0x00000000
#define CP_RING2_PRIORITY__PRIORITY__SHIFT              0x00000000
#define CP_RINGID__RINGID__SHIFT                        0x00000000
#define CP_RING_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT     0x00000000
#define CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT    0x00000008
#define CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT    0x00000010
#define CP_RING_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT     0x00000018
#define CP_ROQ1_THRESHOLDS__R0_IB1_START__SHIFT         0x00000010
#define CP_ROQ1_THRESHOLDS__R1_IB1_START__SHIFT         0x00000018
#define CP_ROQ1_THRESHOLDS__RB1_START__SHIFT            0x00000000
#define CP_ROQ1_THRESHOLDS__RB2_START__SHIFT            0x00000008
#define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT               0x00000000
#define CP_ROQ2_THRESHOLDS__R0_IB2_START__SHIFT         0x00000008
#define CP_ROQ2_THRESHOLDS__R1_IB2_START__SHIFT         0x00000010
#define CP_ROQ2_THRESHOLDS__R2_IB1_START__SHIFT         0x00000000
#define CP_ROQ2_THRESHOLDS__R2_IB2_START__SHIFT         0x00000018
#define CP_ROQ_AVAIL__ROQ_CNT_IB1__SHIFT                0x00000010
#define CP_ROQ_AVAIL__ROQ_CNT_RING__SHIFT               0x00000000
#define CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1__SHIFT      0x00000000
#define CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1__SHIFT      0x00000010
#define CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2__SHIFT      0x00000000
#define CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2__SHIFT      0x00000010
#define CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY__SHIFT         0x00000000
#define CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY__SHIFT         0x00000010
#define CP_ROQ_THRESHOLDS__IB1_START__SHIFT__CI__VI     0x00000000
#define CP_ROQ_THRESHOLDS__IB2_START__SHIFT__CI__VI     0x00000008
#define CP_SCRATCH_DATA__SCRATCH_DATA__SHIFT            0x00000000
#define CP_SCRATCH_INDEX__SCRATCH_INDEX__SHIFT          0x00000000
#define CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI__SHIFT 0x00000000
#define CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO__SHIFT 0x00000000
#define CP_SC_PSINVOC_COUNT1_HI__OBSOLETE__SHIFT__CI__VI 0x00000000
#define CP_SC_PSINVOC_COUNT1_LO__OBSOLETE__SHIFT__CI__VI 0x00000000
#define CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER__SHIFT        0x00000000
#define CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI__SHIFT          0x00000000
#define CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE__SHIFT      0x00000018
#define CP_SIG_SEM_ADDR_HI__SEM_SELECT__SHIFT           0x0000001d
#define CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE__SHIFT      0x00000014
#define CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX__SHIFT      0x00000010
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT          0x00000003
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP__SHIFT        0x00000000
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG__SHIFT 0x0000000a
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG__SHIFT 0x0000000b
#define CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA__SHIFT 0x0000000d
#define CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM__SHIFT 0x0000000c
#define CP_STALLED_STAT1__ME_WAITING_ON_MC_READ_DATA__SHIFT__SI__CI 0x0000000e
#define CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA__SHIFT 0x0000000f
#define CP_STALLED_STAT1__MIU_WAITING_ON_RDREQ_FREE__SHIFT__SI__CI 0x00000010
#define CP_STALLED_STAT1__MIU_WAITING_ON_WRREQ_FREE__SHIFT__SI__CI 0x00000011
#define CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV__SHIFT 0x00000000
#define CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV__SHIFT 0x00000004
#define CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV__SHIFT 0x00000002
#define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION__SHIFT__CI__VI 0x0000001d
#define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION__SHIFT__SI 0x0000001c
#define CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ__SHIFT__CI__VI 0x0000001c
#define CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ__SHIFT 0x0000001b
#define CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ__SHIFT 0x0000001a
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE__SHIFT 0x00000017
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE__SHIFT 0x00000018
#define CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE__SHIFT 0x00000019
#define CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION__SHIFT 0x0000001c
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE__SHIFT 0x00000019
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE__SHIFT 0x0000001a
#define CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE__SHIFT 0x0000001d
#define CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM__SHIFT 0x0000001b
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE__SHIFT 0x00000015
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM__SHIFT 0x00000016
#define CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME__SHIFT 0x0000000b
#define CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV__SHIFT 0x00000010
#define CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV__SHIFT 0x0000000c
#define CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV__SHIFT 0x0000000d
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP__SHIFT 0x0000000e
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ__SHIFT 0x00000012
#define CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH__SHIFT 0x0000000f
#define CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER__SHIFT 0x0000000a
#define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT  0x00000009
#define CP_STALLED_STAT2__PFP_MIU_READ_PENDING__SHIFT__SI__CI 0x00000006
#define CP_STALLED_STAT2__PFP_RCIU_READ_PENDING__SHIFT  0x00000005
#define CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA__SHIFT__CI__VI 0x00000014
#define CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM__SHIFT__CI__VI 0x00000013
#define CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV__SHIFT 0x00000000
#define CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV__SHIFT 0x00000001
#define CP_STALLED_STAT2__PFP_TO_MIU_WRITE_NOT_RDY_TO_RCV__SHIFT__SI__CI 0x00000007
#define CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV__SHIFT 0x00000002
#define CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING__SHIFT 0x00000004
#define CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA__SHIFT 0x00000008
#define CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING__SHIFT 0x00000018
#define CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV__SHIFT 0x00000011
#define CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING__SHIFT 0x00000017
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN__SHIFT 0x0000001f
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS__SHIFT 0x0000001e
#define CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV__SHIFT 0x00000000
#define CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV__SHIFT 0x00000006
#define CP_STALLED_STAT3__CE_TO_MIU_WRITE_NOT_RDY_TO_RCV__SHIFT__SI__CI 0x00000008
#define CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY__SHIFT 0x00000004
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV__SHIFT 0x00000001
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY__SHIFT 0x00000003
#define CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY__SHIFT 0x00000005
#define CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV__SHIFT 0x00000007
#define CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA__SHIFT 0x0000000a
#define CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG__SHIFT 0x0000000b
#define CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER__SHIFT 0x00000002
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW__SHIFT 0x0000000d
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER__SHIFT 0x0000000c
#define CP_STALLED_STAT3__TCIU_WAITING_ON_FREE__SHIFT   0x0000000e
#define CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS__SHIFT   0x0000000f
#define CP_STAT__CE_BUSY__SHIFT                         0x0000001a
#define CP_STAT__CPC_CPG_BUSY__SHIFT__CI__VI            0x00000019
#define CP_STAT__CP_BUSY__SHIFT                         0x0000001f
#define CP_STAT__DC_BUSY__SHIFT__CI__VI                 0x0000000d
#define CP_STAT__DMA_BUSY__SHIFT                        0x00000016
#define CP_STAT__INTERRUPT_BUSY__SHIFT                  0x00000014
#define CP_STAT__MEQ_BUSY__SHIFT                        0x00000010
#define CP_STAT__ME_BUSY__SHIFT                         0x00000011
#define CP_STAT__MIU_RDREQ_BUSY__SHIFT__SI__CI          0x00000007
#define CP_STAT__MIU_WRREQ_BUSY__SHIFT__SI__CI          0x00000008
#define CP_STAT__PFP_BUSY__SHIFT                        0x0000000f
#define CP_STAT__QUERY_BUSY__SHIFT                      0x00000012
#define CP_STAT__RCIU_BUSY__SHIFT                       0x00000017
#define CP_STAT__ROQ_CE_INDIRECT1_BUSY__SHIFT           0x0000001d
#define CP_STAT__ROQ_CE_INDIRECT2_BUSY__SHIFT           0x0000001e
#define CP_STAT__ROQ_CE_RING_BUSY__SHIFT                0x0000001c
#define CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT              0x0000000a
#define CP_STAT__ROQ_INDIRECT2_BUSY__SHIFT              0x0000000b
#define CP_STAT__ROQ_RING_BUSY__SHIFT                   0x00000009
#define CP_STAT__ROQ_STATE_BUSY__SHIFT                  0x0000000c
#define CP_STAT__SCRATCH_RAM_BUSY__SHIFT                0x00000018
#define CP_STAT__SEMAPHORE_BUSY__SHIFT                  0x00000013
#define CP_STAT__SURFACE_SYNC_BUSY__SHIFT               0x00000015
#define CP_STAT__TCIU_BUSY__SHIFT                       0x0000001b
#define CP_STQ_AVAIL__STQ_CNT__SHIFT                    0x00000000
#define CP_STQ_STAT__STQ_RPTR__SHIFT                    0x00000000
#define CP_STQ_THRESHOLDS__STQ0_START__SHIFT            0x00000000
#define CP_STQ_THRESHOLDS__STQ1_START__SHIFT            0x00000008
#define CP_STQ_THRESHOLDS__STQ2_START__SHIFT            0x00000010
#define CP_STQ_WR_STAT__STQ_WPTR__SHIFT__CI__VI         0x00000000
#define CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI__SHIFT 0x00000000
#define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO__SHIFT 0x00000002
#define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_SWAP__SHIFT__SI__CI 0x00000000
#define CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE__SHIFT      0x00000000
#define CP_ST_BASE_HI__ST_BASE_HI__SHIFT                0x00000000
#define CP_ST_BASE_LO__ST_BASE_LO__SHIFT                0x00000002
#define CP_ST_BUFSZ__ST_BUFSZ__SHIFT                    0x00000000
#define CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI__SHIFT 0x00000000
#define CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO__SHIFT 0x00000000
#define CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI__SHIFT 0x00000000
#define CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO__SHIFT 0x00000000
#define CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI__SHIFT 0x00000000
#define CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO__SHIFT 0x00000000
#define CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI__SHIFT  0x00000000
#define CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO__SHIFT  0x00000000
#define CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI__SHIFT 0x00000000
#define CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO__SHIFT 0x00000000
#define CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI__SHIFT  0x00000000
#define CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO__SHIFT  0x00000000
#define CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI__SHIFT  0x00000000
#define CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO__SHIFT  0x00000000
#define CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI__SHIFT 0x00000000
#define CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO__SHIFT 0x00000000
#define CP_VMID_PREEMPT__PREEMPT_REQUEST__SHIFT__CI__VI 0x00000000
#define CP_VMID_PREEMPT__PREEMPT_STATUS__SHIFT__CI      0x00000010
#define CP_VMID_RESET__RESET_REQUEST__SHIFT__CI__VI     0x00000000
#define CP_VMID_RESET__RESET_STATUS__SHIFT__CI__VI      0x00000010
#define CP_VMID__VMID__SHIFT                            0x00000000
#define CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT__SHIFT 0x00000000
#define CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI__SHIFT         0x00000000
#define CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE__SHIFT     0x00000018
#define CP_WAIT_SEM_ADDR_HI__SEM_SELECT__SHIFT          0x0000001d
#define CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE__SHIFT     0x00000014
#define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX__SHIFT     0x00000010
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT         0x00000003
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP__SHIFT       0x00000000
#define CRT00__H_TOTAL__SHIFT__SI__VI                   0x00000000
#define CRT01__H_DISP_END__SHIFT__SI__VI                0x00000000
#define CRT02__H_BLANK_START__SHIFT__SI__VI             0x00000000
#define CRT03__CR10CR11_R_DIS_B__SHIFT__SI__VI          0x00000007
#define CRT03__H_BLANK_END__SHIFT__SI__VI               0x00000000
#define CRT03__H_DE_SKEW__SHIFT__SI__VI                 0x00000005
#define CRT04__H_SYNC_START__SHIFT__SI__VI              0x00000000
#define CRT05__H_BLANK_END_B5__SHIFT__SI__VI            0x00000007
#define CRT05__H_SYNC_END__SHIFT__SI__VI                0x00000000
#define CRT05__H_SYNC_SKEW__SHIFT__SI__VI               0x00000005
#define CRT06__V_TOTAL__SHIFT__SI__VI                   0x00000000
#define CRT07__LINE_CMP_B8__SHIFT__SI__VI               0x00000004
#define CRT07__V_BLANK_START_B8__SHIFT__SI__VI          0x00000003
#define CRT07__V_DISP_END_B8__SHIFT__SI__VI             0x00000001
#define CRT07__V_DISP_END_B9__SHIFT__SI__VI             0x00000006
#define CRT07__V_SYNC_START_B8__SHIFT__SI__VI           0x00000002
#define CRT07__V_SYNC_START_B9__SHIFT__SI__VI           0x00000007
#define CRT07__V_TOTAL_B8__SHIFT__SI__VI                0x00000000
#define CRT07__V_TOTAL_B9__SHIFT__SI__VI                0x00000005
#define CRT08__BYTE_PAN__SHIFT__SI__VI                  0x00000005
#define CRT08__ROW_SCAN_START__SHIFT__SI__VI            0x00000000
#define CRT09__DOUBLE_CHAR_HEIGHT__SHIFT__SI__VI        0x00000007
#define CRT09__LINE_CMP_B9__SHIFT__SI__VI               0x00000006
#define CRT09__MAX_ROW_SCAN__SHIFT__SI__VI              0x00000000
#define CRT09__V_BLANK_START_B9__SHIFT__SI__VI          0x00000005
#define CRT0A__CURSOR_DISABLE__SHIFT__SI__VI            0x00000005
#define CRT0A__CURSOR_START__SHIFT__SI__VI              0x00000000
#define CRT0B__CURSOR_END__SHIFT__SI__VI                0x00000000
#define CRT0B__CURSOR_SKEW__SHIFT__SI__VI               0x00000005
#define CRT0C__DISP_START__SHIFT__SI__VI                0x00000000
#define CRT0D__DISP_START__SHIFT__SI__VI                0x00000000
#define CRT0E__CURSOR_LOC_HI__SHIFT__SI__VI             0x00000000
#define CRT0F__CURSOR_LOC_LO__SHIFT__SI__VI             0x00000000
#define CRT10__V_SYNC_START__SHIFT__SI__VI              0x00000000
#define CRT11__C0T7_WR_ONLY__SHIFT__SI__VI              0x00000007
#define CRT11__SEL5_REFRESH_CYC__SHIFT__SI__VI          0x00000006
#define CRT11__V_INTR_CLR__SHIFT__SI__VI                0x00000004
#define CRT11__V_INTR_EN__SHIFT__SI__VI                 0x00000005
#define CRT11__V_SYNC_END__SHIFT__SI__VI                0x00000000
#define CRT12__V_DISP_END__SHIFT__SI__VI                0x00000000
#define CRT13__DISP_PITCH__SHIFT__SI__VI                0x00000000
#define CRT14__ADDR_CNT_BY4__SHIFT__SI__VI              0x00000005
#define CRT14__DOUBLE_WORD__SHIFT__SI__VI               0x00000006
#define CRT14__UNDRLN_LOC__SHIFT__SI__VI                0x00000000
#define CRT15__V_BLANK_START__SHIFT__SI__VI             0x00000000
#define CRT16__V_BLANK_END__SHIFT__SI__VI               0x00000000
#define CRT17__ADDR_CNT_BY2__SHIFT__SI__VI              0x00000003
#define CRT17__BYTE_MODE__SHIFT__SI__VI                 0x00000006
#define CRT17__CRTC_SYNC_EN__SHIFT__SI__VI              0x00000007
#define CRT17__RA0_AS_A13B__SHIFT__SI__VI               0x00000000
#define CRT17__RA1_AS_A14B__SHIFT__SI__VI               0x00000001
#define CRT17__VCOUNT_BY2__SHIFT__SI__VI                0x00000002
#define CRT17__WRAP_A15TOA0__SHIFT__SI__VI              0x00000005
#define CRT18__LINE_CMP__SHIFT__SI__VI                  0x00000000
#define CRT1E__GRPH_DEC_RD1__SHIFT__SI__VI              0x00000001
#define CRT1F__GRPH_DEC_RD0__SHIFT__SI__VI              0x00000000
#define CRT22__GRPH_LATCH_DATA__SHIFT__SI__VI           0x00000000
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_PIXEL_RATE_SOURCE__SHIFT__SI__VI 0x00000000
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_ENABLE__SHIFT__SI 0x00000001
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_PIXEL_RATE_SOURCE__SHIFT__SI__VI 0x00000000
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_ENABLE__SHIFT__SI 0x00000001
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_PIXEL_RATE_SOURCE__SHIFT__SI__VI 0x00000000
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_ENABLE__SHIFT__SI 0x00000001
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_PIXEL_RATE_SOURCE__SHIFT__SI__VI 0x00000000
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_ENABLE__SHIFT__SI 0x00000001
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_PIXEL_RATE_SOURCE__SHIFT__SI__VI 0x00000000
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_ENABLE__SHIFT__SI 0x00000001
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_PIXEL_RATE_SOURCE__SHIFT__SI__VI 0x00000000
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_ENABLE__SHIFT__SI 0x00000001
#define CRTC8_DATA__VCRTC_DATA__SHIFT__SI__VI           0x00000000
#define CRTC8_IDX__VCRTC_IDX__SHIFT__SI__VI             0x00000000
#define CRTC_ALLOW_STOP_OFF_V_CNT__CRTC_ALLOW_STOP_OFF_V_CNT__SHIFT__SI__VI 0x00000000
#define CRTC_ALLOW_STOP_OFF_V_CNT__CRTC_DISABLE_ALLOW_STOP_OFF_V_CNT__SHIFT__SI__VI 0x00000010
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_B_CB__SHIFT__SI__VI 0x00000000
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_G_Y__SHIFT__SI__VI 0x0000000a
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_R_CR__SHIFT__SI__VI 0x00000014
#define CRTC_BLANK_CONTROL__CRTC_BLANK_DATA_EN__SHIFT__SI__VI 0x00000008
#define CRTC_BLANK_CONTROL__CRTC_BLANK_DE_MODE__SHIFT__SI__VI 0x00000010
#define CRTC_BLANK_CONTROL__CRTC_CURRENT_BLANK_STATE__SHIFT__SI__VI 0x00000000
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_BLUE_CB__SHIFT__SI__VI 0x00000000
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_GREEN_Y__SHIFT__SI__VI 0x0000000a
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_RED_CR__SHIFT__SI__VI 0x00000014
#define CRTC_CONTROL__CRTC_CURRENT_MASTER_EN_STATE__SHIFT__SI__VI 0x00000010
#define CRTC_CONTROL__CRTC_DISABLE_POINT_CNTL__SHIFT__SI__VI 0x00000008
#define CRTC_CONTROL__CRTC_DISP_READ_REQUEST_DISABLE__SHIFT__SI__VI 0x00000018
#define CRTC_CONTROL__CRTC_FIELD_NUMBER_CNTL__SHIFT__SI__VI 0x0000000d
#define CRTC_CONTROL__CRTC_HBLANK_EARLY_CONTROL__SHIFT__SI__VI 0x00000014
#define CRTC_CONTROL__CRTC_MASTER_EN__SHIFT__SI__VI     0x00000000
#define CRTC_CONTROL__CRTC_SOF_PULL_EN__SHIFT__SI__VI   0x0000001d
#define CRTC_CONTROL__CRTC_START_POINT_CNTL__SHIFT__SI__VI 0x0000000c
#define CRTC_CONTROL__CRTC_SYNC_RESET_SEL__SHIFT__SI__VI 0x00000004
#define CRTC_COUNT_CONTROL__CRTC_HORZ_COUNT_BY2_EN__SHIFT__SI__VI 0x00000000
#define CRTC_COUNT_CONTROL__CRTC_HORZ_REPETITION_COUNT__SHIFT__SI__VI 0x00000001
#define CRTC_COUNT_RESET__CRTC_RESET_FRAME_COUNT__SHIFT__SI__VI 0x00000000
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_BLANK_DATA_DOUBLE_BUFFER_EN__SHIFT__SI__VI 0x00000010
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_UPDATE_INSTANTLY__SHIFT__SI__VI 0x00000008
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_UPDATE_PENDING__SHIFT__SI__VI 0x00000000
#define CRTC_DTMTEST_CNTL__CRTC_DTMTEST_CLK_DIV__SHIFT__SI__VI 0x00000001
#define CRTC_DTMTEST_CNTL__CRTC_DTMTEST_CRTC_EN__SHIFT__SI__VI 0x00000000
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_HORZ_COUNT__SHIFT__SI__VI 0x00000010
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_VERT_COUNT__SHIFT__SI__VI 0x00000000
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_GRANULARITY__SHIFT__SI__VI 0x00000010
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_INPUT_STATUS__SHIFT__SI__VI 0x00000018
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_POLARITY__SHIFT__SI__VI 0x00000008
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_SOURCE_SELECT__SHIFT__SI__VI 0x00000000
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_CLEAR__SHIFT__SI__VI 0x00000018
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_MODE__SHIFT__SI__VI 0x00000000
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_OCCURRED__SHIFT__SI__VI 0x00000010
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_TRIG_SEL__SHIFT__SI__VI 0x00000008
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_END__SHIFT__SI__VI 0x00000010
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_START__SHIFT__SI__VI 0x00000000
#define CRTC_H_SYNC_A_CNTL__CRTC_COMP_SYNC_A_EN__SHIFT__SI__VI 0x00000010
#define CRTC_H_SYNC_A_CNTL__CRTC_H_SYNC_A_CUTOFF__SHIFT__SI__VI 0x00000011
#define CRTC_H_SYNC_A_CNTL__CRTC_H_SYNC_A_POL__SHIFT__SI__VI 0x00000000
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_END__SHIFT__SI__VI 0x00000010
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_START__SHIFT__SI__VI 0x00000000
#define CRTC_H_SYNC_B_CNTL__CRTC_COMP_SYNC_B_EN__SHIFT__SI__VI 0x00000010
#define CRTC_H_SYNC_B_CNTL__CRTC_H_SYNC_B_CUTOFF__SHIFT__SI__VI 0x00000011
#define CRTC_H_SYNC_B_CNTL__CRTC_H_SYNC_B_POL__SHIFT__SI__VI 0x00000000
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_END__SHIFT__SI__VI 0x00000010
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_START__SHIFT__SI__VI 0x00000000
#define CRTC_H_TOTAL__CRTC_H_TOTAL__SHIFT__SI__VI       0x00000000
#define CRTC_INTERLACE_CONTROL__CRTC_INTERLACE_ENABLE__SHIFT__SI__VI 0x00000000
#define CRTC_INTERLACE_CONTROL__CRTC_INTERLACE_FORCE_NEXT_FIELD__SHIFT__SI__VI 0x00000010
#define CRTC_INTERLACE_STATUS__CRTC_INTERLACE_CURRENT_FIELD__SHIFT__SI__VI 0x00000000
#define CRTC_INTERLACE_STATUS__CRTC_INTERLACE_NEXT_FIELD__SHIFT__SI__VI 0x00000001
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_COUNT_NOW_INT_MSK__SHIFT__SI__VI 0x00000008
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_COUNT_NOW_INT_TYPE__SHIFT__SI__VI 0x00000009
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK__SHIFT__SI__VI 0x00000010
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE__SHIFT__SI__VI 0x00000011
#define CRTC_INTERRUPT_CONTROL__CRTC_SNAPSHOT_INT_MSK__SHIFT__SI__VI 0x00000000
#define CRTC_INTERRUPT_CONTROL__CRTC_SNAPSHOT_INT_TYPE__SHIFT__SI__VI 0x00000001
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGA_INT_MSK__SHIFT__SI__VI 0x00000018
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGA_INT_TYPE__SHIFT__SI__VI 0x0000001a
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGB_INT_MSK__SHIFT__SI__VI 0x00000019
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGB_INT_TYPE__SHIFT__SI__VI 0x0000001b
#define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_MSK__SHIFT__SI__VI 0x0000001c
#define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_TYPE__SHIFT__SI__VI 0x0000001d
#define CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK__SHIFT__SI__VI 0x00000004
#define CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_TYPE__SHIFT__SI__VI 0x00000005
#define CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SHIFT__SI__VI 0x00000000
#define CRTC_MASTER_EN__CRTC_MASTER_EN__SHIFT__SI__VI   0x00000000
#define CRTC_MVP_INBAND_CNTL_INSERT_TIMER__CRTC_MVP_INBAND_CNTL_CHAR_INSERT_TIMER__SHIFT__SI__VI 0x00000000
#define CRTC_MVP_INBAND_CNTL_INSERT__CRTC_MVP_INBAND_CNTL_CHAR_INSERT__SHIFT__SI__VI 0x00000008
#define CRTC_MVP_INBAND_CNTL_INSERT__CRTC_MVP_INBAND_OUT_MODE__SHIFT__SI__VI 0x00000000
#define CRTC_MVP_STATUS__CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR__SHIFT__SI__VI 0x00000014
#define CRTC_MVP_STATUS__CRTC_AFR_HSYNC_SWITCH_DONE_OCCURRED__SHIFT__SI__VI 0x00000004
#define CRTC_MVP_STATUS__CRTC_FLIP_NOW_CLEAR__SHIFT__SI__VI 0x00000010
#define CRTC_MVP_STATUS__CRTC_FLIP_NOW_OCCURRED__SHIFT__SI__VI 0x00000000
#define CRTC_NOM_VERT_POSITION__CRTC_VERT_COUNT_NOM__SHIFT__SI__VI 0x00000000
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_BLUE__SHIFT__SI__VI 0x00000000
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_GREEN__SHIFT__SI__VI 0x0000000a
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_RED__SHIFT__SI__VI 0x00000014
#define CRTC_SNAPSHOT_CONTROL__CRTC_AUTO_SNAPSHOT_TRIG_SEL__SHIFT__SI__VI 0x00000000
#define CRTC_SNAPSHOT_FRAME__CRTC_SNAPSHOT_FRAME_COUNT__SHIFT__SI__VI 0x00000000
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_HORZ_COUNT__SHIFT__SI__VI 0x00000010
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_VERT_COUNT__SHIFT__SI__VI 0x00000000
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_CLEAR__SHIFT__SI__VI 0x00000001
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_MANUAL_TRIGGER__SHIFT__SI__VI 0x00000002
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_OCCURRED__SHIFT__SI__VI 0x00000000
#define CRTC_START_LINE_CONTROL__CRTC_INTERLACE_START_LINE_EARLY__SHIFT__SI__VI 0x00000008
#define CRTC_START_LINE_CONTROL__CRTC_PROGRESSIVE_START_LINE_EARLY__SHIFT__SI__VI 0x00000000
#define CRTC_STATUS_FRAME_COUNT__CRTC_FRAME_COUNT__SHIFT__SI__VI 0x00000000
#define CRTC_STATUS_HV_COUNT__CRTC_HV_COUNT__SHIFT__SI__VI 0x00000000
#define CRTC_STATUS_POSITION__CRTC_HORZ_COUNT__SHIFT__SI__VI 0x00000010
#define CRTC_STATUS_POSITION__CRTC_VERT_COUNT__SHIFT__SI__VI 0x00000000
#define CRTC_STATUS_VF_COUNT__CRTC_VF_COUNT__SHIFT__SI__VI 0x00000000
#define CRTC_STATUS__CRTC_H_ACTIVE_DISP__SHIFT__SI__VI  0x00000011
#define CRTC_STATUS__CRTC_H_BLANK__SHIFT__SI__VI        0x00000010
#define CRTC_STATUS__CRTC_H_SYNC_A__SHIFT__SI__VI       0x00000012
#define CRTC_STATUS__CRTC_V_ACTIVE_DISP__SHIFT__SI__VI  0x00000001
#define CRTC_STATUS__CRTC_V_BLANK__SHIFT__SI__VI        0x00000000
#define CRTC_STATUS__CRTC_V_START_LINE__SHIFT__SI__VI   0x00000004
#define CRTC_STATUS__CRTC_V_SYNC_A__SHIFT__SI__VI       0x00000002
#define CRTC_STATUS__CRTC_V_UPDATE__SHIFT__SI__VI       0x00000003
#define CRTC_STEREO_CONTROL__CRTC_STEREO_EN__SHIFT__SI__VI 0x00000018
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_POLARITY__SHIFT__SI 0x00000008
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_SELECT_POLARITY__SHIFT__SI__VI 0x00000010
#define CRTC_STEREO_FORCE_NEXT_EYE__CRTC_STEREO_FORCE_NEXT_EYE__SHIFT__SI__VI 0x00000000
#define CRTC_STEREO_STATUS__CRTC_STEREO_CURRENT_EYE__SHIFT__SI__VI 0x00000000
#define CRTC_STEREO_STATUS__CRTC_STEREO_FORCE_NEXT_EYE_PENDING__SHIFT__SI__VI 0x00000018
#define CRTC_STEREO_STATUS__CRTC_STEREO_SYNC_OUTPUT__SHIFT__SI__VI 0x00000008
#define CRTC_STEREO_STATUS__CRTC_STEREO_SYNC_SELECT__SHIFT__SI__VI 0x00000010
#define CRTC_TEST_DEBUG_DATA__CRTC_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define CRTC_TEST_DEBUG_INDEX__CRTC_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define CRTC_TEST_DEBUG_INDEX__CRTC_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define CRTC_TEST_PATTERN_COLOR__CRTC_TEST_PATTERN_DATA__SHIFT__SI__VI 0x00000000
#define CRTC_TEST_PATTERN_COLOR__CRTC_TEST_PATTERN_MASK__SHIFT__SI__VI 0x00000010
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_COLOR_FORMAT__SHIFT__SI__VI 0x00000018
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_DYNAMIC_RANGE__SHIFT__SI__VI 0x00000010
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_EN__SHIFT__SI__VI 0x00000000
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_MODE__SHIFT__SI__VI 0x00000008
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_HRES__SHIFT__SI__VI 0x0000000c
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_INC0__SHIFT__SI__VI 0x00000000
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_INC1__SHIFT__SI__VI 0x00000004
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_RAMP0_OFFSET__SHIFT__SI__VI 0x00000010
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_VRES__SHIFT__SI__VI 0x00000008
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_CLEAR__SHIFT__SI__VI 0x0000001f
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_DELAY__SHIFT__SI__VI 0x00000018
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_FALLING_EDGE_DETECT_CNTL__SHIFT__SI__VI 0x00000010
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_FREQUENCY_SELECT__SHIFT__SI__VI 0x00000014
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_INPUT_STATUS__SHIFT__SI__VI 0x00000009
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_OCCURRED__SHIFT__SI__VI 0x0000000b
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_SELECT__SHIFT__SI 0x00000004
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_STATUS__SHIFT__SI__VI 0x0000000a
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_RESYNC_BYPASS_EN__SHIFT__SI__VI 0x00000008
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_RISING_EDGE_DETECT_CNTL__SHIFT__SI__VI 0x0000000c
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_SOURCE_SELECT__SHIFT__SI__VI 0x00000000
#define CRTC_TRIGA_MANUAL_TRIG__CRTC_TRIGA_MANUAL_TRIG__SHIFT__SI__VI 0x00000000
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_CLEAR__SHIFT__SI__VI 0x0000001f
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_DELAY__SHIFT__SI__VI 0x00000018
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_FALLING_EDGE_DETECT_CNTL__SHIFT__SI__VI 0x00000010
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_FREQUENCY_SELECT__SHIFT__SI__VI 0x00000014
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_INPUT_STATUS__SHIFT__SI__VI 0x00000009
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_OCCURRED__SHIFT__SI__VI 0x0000000b
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_SELECT__SHIFT__SI 0x00000004
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_STATUS__SHIFT__SI__VI 0x0000000a
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_RESYNC_BYPASS_EN__SHIFT__SI__VI 0x00000008
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_RISING_EDGE_DETECT_CNTL__SHIFT__SI__VI 0x0000000c
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_SOURCE_SELECT__SHIFT__SI__VI 0x00000000
#define CRTC_TRIGB_MANUAL_TRIG__CRTC_TRIGB_MANUAL_TRIG__SHIFT__SI__VI 0x00000000
#define CRTC_UPDATE_LOCK__CRTC_UPDATE_LOCK__SHIFT__SI__VI 0x00000000
#define CRTC_VBI_END__CRTC_VBI_H_END__SHIFT__SI__VI     0x00000010
#define CRTC_VBI_END__CRTC_VBI_V_END__SHIFT__SI__VI     0x00000000
#define CRTC_VERT_SYNC_CONTROL__CRTC_AUTO_FORCE_VSYNC_MODE__SHIFT__SI__VI 0x00000010
#define CRTC_VERT_SYNC_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR__SHIFT__SI__VI 0x00000008
#define CRTC_VERT_SYNC_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_OCCURRED__SHIFT__SI__VI 0x00000000
#define CRTC_VGA_PARAMETER_CAPTURE_MODE__CRTC_VGA_PARAMETER_CAPTURE_MODE__SHIFT__SI__VI 0x00000000
#define CRTC_VSYNC_NOM_INT_STATUS__CRTC_VSYNC_NOM_INT_CLEAR__SHIFT__SI__VI 0x00000004
#define CRTC_VSYNC_NOM_INT_STATUS__CRTC_VSYNC_NOM__SHIFT__SI__VI 0x00000000
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_END__SHIFT__SI__VI 0x00000010
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_START__SHIFT__SI__VI 0x00000000
#define CRTC_V_SYNC_A_CNTL__CRTC_V_SYNC_A_POL__SHIFT__SI__VI 0x00000000
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_END__SHIFT__SI__VI 0x00000010
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_START__SHIFT__SI__VI 0x00000000
#define CRTC_V_SYNC_B_CNTL__CRTC_V_SYNC_B_POL__SHIFT__SI__VI 0x00000000
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_END__SHIFT__SI__VI 0x00000010
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_START__SHIFT__SI__VI 0x00000000
#define CRTC_V_TOTAL_CONTROL__CRTC_FORCE_LOCK_ON_EVENT__SHIFT__SI__VI 0x00000008
#define CRTC_V_TOTAL_CONTROL__CRTC_FORCE_LOCK_TO_MASTER_VSYNC__SHIFT__SI__VI 0x0000000c
#define CRTC_V_TOTAL_CONTROL__CRTC_SET_V_TOTAL_MIN_MASK__SHIFT__SI__VI 0x00000010
#define CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MAX_SEL__SHIFT__SI__VI 0x00000004
#define CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MIN_SEL__SHIFT__SI__VI 0x00000000
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK__SHIFT__SI__VI 0x00000008
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT__SI__VI 0x00000004
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_MSK__SHIFT__SI__VI 0x0000000c
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED__SHIFT__SI__VI 0x00000000
#define CRTC_V_TOTAL_MAX__CRTC_V_TOTAL_MAX__SHIFT__SI__VI 0x00000000
#define CRTC_V_TOTAL_MIN__CRTC_V_TOTAL_MIN__SHIFT__SI__VI 0x00000000
#define CRTC_V_TOTAL__CRTC_V_TOTAL__SHIFT__SI__VI       0x00000000
#define CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_CLEAR__SHIFT__SI__VI 0x00000008
#define CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_OCCURRED__SHIFT__SI__VI 0x00000000
#define CSPRIV_CONNECT__DOORBELL_OFFSET__SHIFT__CI__VI  0x00000000
#define CSPRIV_CONNECT__QUEUE_ID__SHIFT__CI__VI         0x00000015
#define CSPRIV_CONNECT__UNORD_DISP__SHIFT__CI__VI       0x0000001f
#define CSPRIV_CONNECT__VMID__SHIFT__CI__VI             0x0000001a
#define CSPRIV_THREAD_TRACE_EVENT__EVENT_ID__SHIFT__CI__VI 0x00000000
#define CSPRIV_THREAD_TRACE_TG0__TGID_X__SHIFT__CI__VI  0x00000000
#define CSPRIV_THREAD_TRACE_TG1__TGID_Y__SHIFT__CI__VI  0x00000000
#define CSPRIV_THREAD_TRACE_TG2__TGID_Z__SHIFT__CI__VI  0x00000000
#define CSPRIV_THREAD_TRACE_TG3__FIRST_TG__SHIFT__CI__VI 0x0000001c
#define CSPRIV_THREAD_TRACE_TG3__LAST_TG__SHIFT__CI__VI 0x0000001b
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_X_FLAG__SHIFT__CI__VI 0x00000018
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Y_FLAG__SHIFT__CI__VI 0x00000019
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Z_FLAG__SHIFT__CI__VI 0x0000001a
#define CSPRIV_THREAD_TRACE_TG3__THREADS_IN_GROUP__SHIFT__CI__VI 0x0000000c
#define CSPRIV_THREAD_TRACE_TG3__WAVE_ID_BASE__SHIFT__CI__VI 0x00000000
#define CS_COPY_STATE__SRC_STATE_ID__SHIFT              0x00000000
#define CUR_COLOR1__CUR_COLOR1_BLUE__SHIFT__SI__VI      0x00000000
#define CUR_COLOR1__CUR_COLOR1_GREEN__SHIFT__SI__VI     0x00000008
#define CUR_COLOR1__CUR_COLOR1_RED__SHIFT__SI__VI       0x00000010
#define CUR_COLOR2__CUR_COLOR2_BLUE__SHIFT__SI__VI      0x00000000
#define CUR_COLOR2__CUR_COLOR2_GREEN__SHIFT__SI__VI     0x00000008
#define CUR_COLOR2__CUR_COLOR2_RED__SHIFT__SI__VI       0x00000010
#define CUR_CONTROL__CURSOR_2X_MAGNIFY__SHIFT__SI__VI   0x00000010
#define CUR_CONTROL__CURSOR_EN__SHIFT__SI__VI           0x00000000
#define CUR_CONTROL__CURSOR_FORCE_MC_ON__SHIFT__SI__VI  0x00000014
#define CUR_CONTROL__CURSOR_MODE__SHIFT__SI__VI         0x00000008
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_X__SHIFT__SI__VI  0x00000010
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_Y__SHIFT__SI__VI  0x00000000
#define CUR_POSITION__CURSOR_X_POSITION__SHIFT__SI__VI  0x00000010
#define CUR_POSITION__CURSOR_Y_POSITION__SHIFT__SI__VI  0x00000000
#define CUR_SIZE__CURSOR_HEIGHT__SHIFT__SI__VI          0x00000000
#define CUR_SIZE__CURSOR_WIDTH__SHIFT__SI__VI           0x00000010
#define CUR_SURFACE_ADDRESS_HIGH__CURSOR_SURFACE_ADDRESS_HIGH__SHIFT__SI__VI 0x00000000
#define CUR_SURFACE_ADDRESS__CURSOR_SURFACE_ADDRESS__SHIFT__SI__VI 0x00000000
#define CUR_UPDATE__CURSOR_DISABLE_MULTIPLE_UPDATE__SHIFT__SI__VI 0x00000018
#define CUR_UPDATE__CURSOR_UPDATE_LOCK__SHIFT__SI__VI   0x00000010
#define CUR_UPDATE__CURSOR_UPDATE_PENDING__SHIFT__SI__VI 0x00000000
#define CUR_UPDATE__CURSOR_UPDATE_TAKEN__SHIFT__SI__VI  0x00000001
#define D1VGA_CONTROL__D1VGA_MODE_ENABLE__SHIFT__SI__VI 0x00000000
#define D1VGA_CONTROL__D1VGA_OVERSCAN_COLOR_EN__SHIFT__SI__VI 0x00000010
#define D1VGA_CONTROL__D1VGA_ROTATE__SHIFT__SI__VI      0x00000018
#define D1VGA_CONTROL__D1VGA_SYNC_POLARITY_SELECT__SHIFT__SI__VI 0x00000009
#define D1VGA_CONTROL__D1VGA_TIMING_SELECT__SHIFT__SI__VI 0x00000008
#define D2VGA_CONTROL__D2VGA_MODE_ENABLE__SHIFT__SI__VI 0x00000000
#define D2VGA_CONTROL__D2VGA_OVERSCAN_COLOR_EN__SHIFT__SI__VI 0x00000010
#define D2VGA_CONTROL__D2VGA_ROTATE__SHIFT__SI__VI      0x00000018
#define D2VGA_CONTROL__D2VGA_SYNC_POLARITY_SELECT__SHIFT__SI__VI 0x00000009
#define D2VGA_CONTROL__D2VGA_TIMING_SELECT__SHIFT__SI__VI 0x00000008
#define D3VGA_CONTROL__D3VGA_MODE_ENABLE__SHIFT__SI__VI 0x00000000
#define D3VGA_CONTROL__D3VGA_OVERSCAN_COLOR_EN__SHIFT__SI__VI 0x00000010
#define D3VGA_CONTROL__D3VGA_ROTATE__SHIFT__SI__VI      0x00000018
#define D3VGA_CONTROL__D3VGA_SYNC_POLARITY_SELECT__SHIFT__SI__VI 0x00000009
#define D3VGA_CONTROL__D3VGA_TIMING_SELECT__SHIFT__SI__VI 0x00000008
#define D4VGA_CONTROL__D4VGA_MODE_ENABLE__SHIFT__SI__VI 0x00000000
#define D4VGA_CONTROL__D4VGA_OVERSCAN_COLOR_EN__SHIFT__SI__VI 0x00000010
#define D4VGA_CONTROL__D4VGA_ROTATE__SHIFT__SI__VI      0x00000018
#define D4VGA_CONTROL__D4VGA_SYNC_POLARITY_SELECT__SHIFT__SI__VI 0x00000009
#define D4VGA_CONTROL__D4VGA_TIMING_SELECT__SHIFT__SI__VI 0x00000008
#define D5VGA_CONTROL__D5VGA_MODE_ENABLE__SHIFT__SI__VI 0x00000000
#define D5VGA_CONTROL__D5VGA_OVERSCAN_COLOR_EN__SHIFT__SI__VI 0x00000010
#define D5VGA_CONTROL__D5VGA_ROTATE__SHIFT__SI__VI      0x00000018
#define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT__SHIFT__SI__VI 0x00000009
#define D5VGA_CONTROL__D5VGA_TIMING_SELECT__SHIFT__SI__VI 0x00000008
#define D6VGA_CONTROL__D6VGA_MODE_ENABLE__SHIFT__SI__VI 0x00000000
#define D6VGA_CONTROL__D6VGA_OVERSCAN_COLOR_EN__SHIFT__SI__VI 0x00000010
#define D6VGA_CONTROL__D6VGA_ROTATE__SHIFT__SI__VI      0x00000018
#define D6VGA_CONTROL__D6VGA_SYNC_POLARITY_SELECT__SHIFT__SI__VI 0x00000009
#define D6VGA_CONTROL__D6VGA_TIMING_SELECT__SHIFT__SI__VI 0x00000008
#define DAC_AUTODETECT_CONTROL2__DAC_AUTODETECT_POWERUP_COUNTER__SHIFT__SI__VI 0x00000000
#define DAC_AUTODETECT_CONTROL2__DAC_AUTODETECT_TESTMODE__SHIFT__SI__VI 0x00000008
#define DAC_AUTODETECT_CONTROL3__DAC_AUTODET_COMPARATOR_IN_DELAY__SHIFT__SI__VI 0x00000000
#define DAC_AUTODETECT_CONTROL3__DAC_AUTODET_COMPARATOR_OUT_DELAY__SHIFT__SI__VI 0x00000008
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_CHECK_MASK__SHIFT__SI__VI 0x00000010
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_FRAME_TIME_COUNTER__SHIFT__SI__VI 0x00000008
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_MODE__SHIFT__SI__VI 0x00000000
#define DAC_AUTODETECT_INT_CONTROL__DAC_AUTODETECT_ACK__SHIFT__SI__VI 0x00000000
#define DAC_AUTODETECT_INT_CONTROL__DAC_AUTODETECT_INT_ENABLE__SHIFT__SI__VI 0x00000010
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_BLUE_SENSE__SHIFT__SI__VI 0x00000018
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_CONNECT__SHIFT__SI__VI 0x00000004
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_GREEN_SENSE__SHIFT__SI__VI 0x00000010
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_RED_SENSE__SHIFT__SI__VI 0x00000008
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_STATUS__SHIFT__SI__VI 0x00000000
#define DAC_COMPARATOR_ENABLE__DAC_B_ASYNC_ENABLE__SHIFT__SI__VI 0x00000012
#define DAC_COMPARATOR_ENABLE__DAC_COMP_DDET_REF_EN__SHIFT__SI__VI 0x00000000
#define DAC_COMPARATOR_ENABLE__DAC_COMP_SDET_REF_EN__SHIFT__SI__VI 0x00000008
#define DAC_COMPARATOR_ENABLE__DAC_G_ASYNC_ENABLE__SHIFT__SI__VI 0x00000011
#define DAC_COMPARATOR_ENABLE__DAC_R_ASYNC_ENABLE__SHIFT__SI__VI 0x00000010
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_BLUE__SHIFT__SI__VI 0x00000001
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_GREEN__SHIFT__SI__VI 0x00000002
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_RED__SHIFT__SI__VI 0x00000003
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT__SHIFT__SI__VI 0x00000000
#define DAC_CONTROL__DAC_DFORCE_EN__SHIFT__SI__VI       0x00000000
#define DAC_CONTROL__DAC_TV_ENABLE__SHIFT__SI__VI       0x00000008
#define DAC_CONTROL__DAC_ZSCALE_SHIFT__SHIFT__SI__VI    0x00000010
#define DAC_CRC_CONTROL__DAC_CRC_FIELD__SHIFT__SI__VI   0x00000000
#define DAC_CRC_CONTROL__DAC_CRC_ONLY_BLANKb__SHIFT__SI 0x00000008
#define DAC_CRC_EN__DAC_CRC_CONT_EN__SHIFT__SI__VI      0x00000010
#define DAC_CRC_EN__DAC_CRC_EN__SHIFT__SI__VI           0x00000000
#define DAC_CRC_SIG_CONTROL_MASK__DAC_CRC_SIG_CONTROL_MASK__SHIFT__SI__VI 0x00000000
#define DAC_CRC_SIG_CONTROL__DAC_CRC_SIG_CONTROL__SHIFT__SI__VI 0x00000000
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_BLUE_MASK__SHIFT__SI__VI 0x00000000
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_GREEN_MASK__SHIFT__SI__VI 0x0000000a
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_RED_MASK__SHIFT__SI__VI 0x00000014
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_BLUE__SHIFT__SI__VI 0x00000000
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_GREEN__SHIFT__SI__VI 0x0000000a
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_RED__SHIFT__SI__VI 0x00000014
#define DAC_DATA__DAC_DATA__SHIFT__SI__VI               0x00000000
#define DAC_DFT_CONFIG__DAC_DFT_CONFIG__SHIFT__SI__VI   0x00000000
#define DAC_ENABLE__DAC_ENABLE__SHIFT__SI__VI           0x00000000
#define DAC_FORCE_DATA__DAC_FORCE_DATA__SHIFT__SI__VI   0x00000000
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_EN__SHIFT__SI__VI 0x00000000
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_ON_BLANKb_ONLY__SHIFT__SI 0x00000018
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_SEL__SHIFT__SI__VI 0x00000008
#define DAC_MASK__DAC_MASK__SHIFT__SI__VI               0x00000000
#define DAC_POWERDOWN__DAC_POWERDOWN_BLUE__SHIFT__SI__VI 0x00000008
#define DAC_POWERDOWN__DAC_POWERDOWN_GREEN__SHIFT__SI__VI 0x00000010
#define DAC_POWERDOWN__DAC_POWERDOWN_RED__SHIFT__SI__VI 0x00000018
#define DAC_POWERDOWN__DAC_POWERDOWN__SHIFT__SI__VI     0x00000000
#define DAC_PWR_CNTL__DAC_BG_MODE__SHIFT__SI__VI        0x00000000
#define DAC_PWR_CNTL__DAC_PWRCNTL__SHIFT__SI__VI        0x00000010
#define DAC_R_INDEX__DAC_R_INDEX__SHIFT__SI__VI         0x00000000
#define DAC_SOURCE_SELECT__DAC_SOURCE_SELECT__SHIFT__SI__VI 0x00000000
#define DAC_SOURCE_SELECT__DAC_TV_SELECT__SHIFT__SI__VI 0x00000003
#define DAC_STEREOSYNC_SELECT__DAC_STEREOSYNC_SELECT__SHIFT__SI__VI 0x00000000
#define DAC_SYNC_TRISTATE_CONTROL__DAC_HSYNCA_TRISTATE__SHIFT__SI__VI 0x00000000
#define DAC_SYNC_TRISTATE_CONTROL__DAC_SYNCA_TRISTATE__SHIFT__SI__VI 0x00000010
#define DAC_SYNC_TRISTATE_CONTROL__DAC_VSYNCA_TRISTATE__SHIFT__SI__VI 0x00000008
#define DAC_W_INDEX__DAC_W_INDEX__SHIFT__SI__VI         0x00000000
#define DBG_BYPASS_SRBM_ACCESS__DBG_APER_AD__SHIFT__CI  0x00000001
#define DBG_BYPASS_SRBM_ACCESS__DBG_BYPASS_SRBM_ACCESS_EN__SHIFT__CI 0x00000000
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE__SHIFT   0x00000000
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0__SHIFT  0x00000008
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1__SHIFT  0x0000000a
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2__SHIFT  0x0000000c
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3__SHIFT  0x0000000e
#define DB_ALPHA_TO_MASK__OFFSET_ROUND__SHIFT           0x00000010
#define DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS__SHIFT       0x00000004
#define DB_CGTT_CLK_CTRL_0__ON_DELAY__SHIFT             0x00000000
#define DB_CGTT_CLK_CTRL_0__RESERVED__SHIFT             0x0000000c
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0__SHIFT       0x0000001f
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1__SHIFT       0x0000001e
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2__SHIFT       0x0000001d
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3__SHIFT       0x0000001c
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4__SHIFT       0x0000001b
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5__SHIFT       0x0000001a
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6__SHIFT       0x00000019
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7__SHIFT       0x00000018
#define DB_COUNT_CONTROL__DBFAIL_ENABLE__SHIFT__CI__VI  0x00000014
#define DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS__SHIFT   0x00000001
#define DB_COUNT_CONTROL__SAMPLE_RATE__SHIFT            0x00000004
#define DB_COUNT_CONTROL__SFAIL_ENABLE__SHIFT__CI__VI   0x00000010
#define DB_COUNT_CONTROL__SLICE_EVEN_ENABLE__SHIFT__CI__VI 0x00000018
#define DB_COUNT_CONTROL__SLICE_ODD_ENABLE__SHIFT__CI__VI 0x0000001c
#define DB_COUNT_CONTROL__ZFAIL_ENABLE__SHIFT__CI__VI   0x0000000c
#define DB_COUNT_CONTROL__ZPASS_ENABLE__SHIFT__CI__VI   0x00000008
#define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE__SHIFT 0x00000000
#define DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS__SHIFT     0x0000000a
#define DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS__SHIFT      0x00000018
#define DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS__SHIFT      0x00000005
#define DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS__SHIFT      0x00000000
#define DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING__SHIFT      0x00000000
#define DB_DEBUG2__CLK_OFF_DELAY__SHIFT                 0x00000009
#define DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING__SHIFT   0x00000012
#define DB_DEBUG2__DISABLE_HTILE_PAIRED_PIPES__SHIFT    0x00000010
#define DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING__SHIFT   0x00000011
#define DB_DEBUG2__DISABLE_PREZL_CB_STALL_REZ__SHIFT    0x00000008
#define DB_DEBUG2__DISABLE_PREZL_LPF_STALL_REZ__SHIFT   0x00000007
#define DB_DEBUG2__DISABLE_PREZL_LPF_STALL__SHIFT       0x00000005
#define DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL__SHIFT  0x0000001d
#define DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL__SHIFT  0x00000013
#define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM__SHIFT__CI__VI 0x0000001e
#define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM__SHIFT__SI 0x0000001f
#define DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE__SHIFT      0x00000002
#define DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE__SHIFT    0x00000001
#define DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER__SHIFT 0x0000000e
#define DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT__SHIFT__CI__VI 0x0000001f
#define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT  0x00000004
#define DB_DEBUG2__DTR_ROUND_ROBIN_ARB__SHIFT           0x00000003
#define DB_DEBUG2__ENABLE_PREZL_CB_STALL__SHIFT         0x00000006
#define DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM__SHIFT       0x0000001c
#define DB_DEBUG2__ENABLE_SUBTILE_GROUPING__SHIFT       0x0000000f
#define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION__SHIFT__CI__VI 0x00000010
#define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION__SHIFT__SI   0x00000011
#define DB_DEBUG3__DB_EXTRA_DEBUG3__SHIFT__CI           0x0000001e
#define DB_DEBUG3__DB_EXTRA_DEBUG3__SHIFT__SI           0x0000001a
#define DB_DEBUG3__DISABLE_DI_DT_STALL__SHIFT__CI__VI   0x00000019
#define DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT__SHIFT__CI__VI 0x00000018
#define DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP__SHIFT    0x00000004
#define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE__SHIFT__CI__VI 0x00000014
#define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE__SHIFT__SI 0x00000015
#define DB_DEBUG3__DISABLE_OP_DF_BYPASS__SHIFT__CI__VI  0x0000000d
#define DB_DEBUG3__DISABLE_OP_DF_BYPASS__SHIFT__SI      0x0000000e
#define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK__SHIFT__CI__VI 0x0000000f
#define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK__SHIFT__SI 0x00000010
#define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE__SHIFT__CI__VI 0x0000000e
#define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE__SHIFT__SI 0x0000000f
#define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING__SHIFT__CI__VI 0x00000012
#define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING__SHIFT__SI 0x00000013
#define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING__SHIFT__CI__VI 0x0000000c
#define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING__SHIFT__SI 0x0000000d
#define DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX__SHIFT__CI__VI 0x0000001b
#define DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD__SHIFT__CI__VI 0x00000017
#define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP__SHIFT__CI__VI 0x0000000a
#define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP__SHIFT__SI 0x0000000b
#define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT__SHIFT__CI__VI 0x00000009
#define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT__SHIFT__SI 0x0000000a
#define DB_DEBUG3__DISABLE_TCP_CAM_BYPASS__SHIFT        0x00000007
#define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE__SHIFT__CI__VI 0x00000013
#define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE__SHIFT__SI 0x00000014
#define DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION__SHIFT 0x00000003
#define DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION__SHIFT 0x00000008
#define DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND__SHIFT__CI__VI 0x0000001d
#define DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND__SHIFT__CI__VI 0x0000001c
#define DB_DEBUG3__ENABLE_DB_PROCESS_RESET__SHIFT__CI__VI 0x0000001a
#define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS__SHIFT__CI__VI 0x0000000b
#define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS__SHIFT__SI 0x0000000c
#define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT__SHIFT__CI__VI 0x00000015
#define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT__SHIFT__SI 0x00000016
#define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB__SHIFT__CI__VI 0x00000016
#define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB__SHIFT__SI 0x00000017
#define DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z__SHIFT       0x00000005
#define DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z__SHIFT        0x00000006
#define DB_DEBUG3__FORCE_DB_IS_GOOD__SHIFT              0x00000002
#define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE__SHIFT__CI__VI 0x00000011
#define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE__SHIFT__SI 0x00000012
#define DB_DEBUG4__DB_EXTRA_DEBUG4__SHIFT__CI           0x00000004
#define DB_DEBUG4__DB_EXTRA_DEBUG4__SHIFT__SI__VI       0x00000006
#define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL__SHIFT__CI__VI 0x00000003
#define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL__SHIFT__SI 0x00000005
#define DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION__SHIFT 0x00000001
#define DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION__SHIFT   0x00000000
#define DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL__SHIFT 0x00000002
#define DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE__SHIFT   0x00000001
#define DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE__SHIFT     0x0000000f
#define DB_DEBUG__DEBUG_FAST_Z_DISABLE__SHIFT           0x0000000e
#define DB_DEBUG__DEBUG_FORCE_DEPTH_READ__SHIFT         0x00000006
#define DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE__SHIFT       0x00000013
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0__SHIFT        0x0000000a
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1__SHIFT        0x0000000c
#define DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE__SHIFT         0x00000008
#define DB_DEBUG__DEBUG_FORCE_STENCIL_READ__SHIFT       0x00000007
#define DB_DEBUG__DEBUG_NOOP_CULL_DISABLE__SHIFT        0x00000010
#define DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE__SHIFT 0x00000000
#define DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES__SHIFT     0x00000018
#define DB_DEBUG__DEPTH_CACHE_FORCE_MISS__SHIFT         0x00000012
#define DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC__SHIFT     0x0000001e
#define DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC__SHIFT     0x0000001f
#define DB_DEBUG__DISABLE_SUMM_SQUADS__SHIFT            0x00000011
#define DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION__SHIFT 0x00000017
#define DB_DEBUG__FETCH_FULL_STENCIL_TILE__SHIFT        0x00000003
#define DB_DEBUG__FETCH_FULL_Z_TILE__SHIFT              0x00000002
#define DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT__SHIFT     0x0000001d
#define DB_DEBUG__FORCE_Z_MODE__SHIFT                   0x00000004
#define DB_DEBUG__NEVER_FREE_Z_ONLY__SHIFT              0x00000015
#define DB_DEBUG__ONE_FREE_IN_FLIGHT__SHIFT             0x0000001c
#define DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS__SHIFT 0x00000016
#define DB_DEPTH_BOUNDS_MAX__MAX__SHIFT                 0x00000000
#define DB_DEPTH_BOUNDS_MIN__MIN__SHIFT                 0x00000000
#define DB_DEPTH_CLEAR__DEPTH_CLEAR__SHIFT              0x00000000
#define DB_DEPTH_CONTROL__BACKFACE_ENABLE__SHIFT        0x00000007
#define DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE__SHIFT    0x00000003
#define DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS__SHIFT 0x0000001f
#define DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL__SHIFT 0x0000001e
#define DB_DEPTH_CONTROL__STENCILFUNC_BF__SHIFT         0x00000014
#define DB_DEPTH_CONTROL__STENCILFUNC__SHIFT            0x00000008
#define DB_DEPTH_CONTROL__STENCIL_ENABLE__SHIFT         0x00000000
#define DB_DEPTH_CONTROL__ZFUNC__SHIFT                  0x00000004
#define DB_DEPTH_CONTROL__Z_ENABLE__SHIFT               0x00000001
#define DB_DEPTH_CONTROL__Z_WRITE_ENABLE__SHIFT         0x00000002
#define DB_DEPTH_INFO__ADDR5_SWIZZLE_MASK__SHIFT        0x00000000
#define DB_DEPTH_INFO__ARRAY_MODE__SHIFT__CI__VI        0x00000004
#define DB_DEPTH_INFO__BANK_HEIGHT__SHIFT__CI__VI       0x0000000f
#define DB_DEPTH_INFO__BANK_WIDTH__SHIFT__CI__VI        0x0000000d
#define DB_DEPTH_INFO__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000011
#define DB_DEPTH_INFO__NUM_BANKS__SHIFT__CI__VI         0x00000013
#define DB_DEPTH_INFO__PIPE_CONFIG__SHIFT__CI__VI       0x00000008
#define DB_DEPTH_SIZE__HEIGHT_TILE_MAX__SHIFT           0x0000000b
#define DB_DEPTH_SIZE__PITCH_TILE_MAX__SHIFT            0x00000000
#define DB_DEPTH_SLICE__SLICE_TILE_MAX__SHIFT           0x00000000
#define DB_DEPTH_VIEW__SLICE_MAX__SHIFT                 0x0000000d
#define DB_DEPTH_VIEW__SLICE_START__SHIFT               0x00000000
#define DB_DEPTH_VIEW__STENCIL_READ_ONLY__SHIFT         0x00000019
#define DB_DEPTH_VIEW__Z_READ_ONLY__SHIFT               0x00000018
#define DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE__SHIFT      0x00000015
#define DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES__SHIFT       0x0000000c
#define DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION__SHIFT  0x0000001b
#define DB_EQAA__HIGH_QUALITY_INTERSECTIONS__SHIFT      0x00000010
#define DB_EQAA__INCOHERENT_EQAA_READS__SHIFT           0x00000011
#define DB_EQAA__INTERPOLATE_COMP_Z__SHIFT              0x00000012
#define DB_EQAA__INTERPOLATE_SRC_Z__SHIFT               0x00000013
#define DB_EQAA__MASK_EXPORT_NUM_SAMPLES__SHIFT         0x00000008
#define DB_EQAA__MAX_ANCHOR_SAMPLES__SHIFT              0x00000000
#define DB_EQAA__OVERRASTERIZATION_AMOUNT__SHIFT        0x00000018
#define DB_EQAA__PS_ITER_SAMPLES__SHIFT                 0x00000004
#define DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS__SHIFT      0x00000014
#define DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH__SHIFT   0x00000015
#define DB_FIFO_DEPTH1__MCC_DEPTH__SHIFT                0x0000000a
#define DB_FIFO_DEPTH1__MI_RDREQ_FIFO_DEPTH__SHIFT      0x00000000
#define DB_FIFO_DEPTH1__MI_WRREQ_FIFO_DEPTH__SHIFT      0x00000005
#define DB_FIFO_DEPTH1__QC_DEPTH__SHIFT                 0x00000010
#define DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH__SHIFT         0x00000000
#define DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH__SHIFT      0x00000008
#define DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH__SHIFT         0x0000000f
#define DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH__SHIFT      0x00000019
#define DB_FREE_CACHELINES__FREE_DTILE_DEPTH__SHIFT     0x00000000
#define DB_FREE_CACHELINES__FREE_HTILE_DEPTH__SHIFT     0x00000015
#define DB_FREE_CACHELINES__FREE_PLANE_DEPTH__SHIFT     0x00000007
#define DB_FREE_CACHELINES__FREE_Z_DEPTH__SHIFT         0x0000000e
#define DB_FREE_CACHELINES__QUAD_READ_REQS__SHIFT       0x00000019
#define DB_HTILE_DATA_BASE__BASE_256B__SHIFT            0x00000000
#define DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE__SHIFT 0x00000010
#define DB_HTILE_SURFACE__FULL_CACHE__SHIFT             0x00000001
#define DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN__SHIFT 0x00000002
#define DB_HTILE_SURFACE__LINEAR__SHIFT                 0x00000000
#define DB_HTILE_SURFACE__PREFETCH_HEIGHT__SHIFT        0x0000000a
#define DB_HTILE_SURFACE__PREFETCH_WIDTH__SHIFT         0x00000004
#define DB_HTILE_SURFACE__PRELOAD__SHIFT                0x00000003
#define DB_OCCLUSION_COUNT0_HI__COUNT_HI__SHIFT__CI__VI 0x00000000
#define DB_OCCLUSION_COUNT0_LOW__COUNT_LOW__SHIFT__CI__VI 0x00000000
#define DB_OCCLUSION_COUNT1_HI__COUNT_HI__SHIFT__CI__VI 0x00000000
#define DB_OCCLUSION_COUNT1_LOW__COUNT_LOW__SHIFT__CI__VI 0x00000000
#define DB_OCCLUSION_COUNT2_HI__COUNT_HI__SHIFT__CI__VI 0x00000000
#define DB_OCCLUSION_COUNT2_LOW__COUNT_LOW__SHIFT__CI__VI 0x00000000
#define DB_OCCLUSION_COUNT3_HI__COUNT_HI__SHIFT__CI__VI 0x00000000
#define DB_OCCLUSION_COUNT3_LOW__COUNT_LOW__SHIFT__CI__VI 0x00000000
#define DB_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define DB_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x0000001c
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x00000018
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define DB_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define DB_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define DB_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define DB_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT         0x00000000
#define DB_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define DB_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x0000001c
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x00000018
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define DB_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define DB_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define DB_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define DB_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define DB_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT         0x00000000
#define DB_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define DB_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define DB_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define DB_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define DB_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define DB_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define DB_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT         0x00000000
#define DB_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define DB_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define DB_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define DB_PERFCOUNTER3_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define DB_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define DB_PERFCOUNTER3_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define DB_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT         0x00000000
#define DB_PRELOAD_CONTROL__MAX_X__SHIFT                0x00000010
#define DB_PRELOAD_CONTROL__MAX_Y__SHIFT                0x00000018
#define DB_PRELOAD_CONTROL__START_X__SHIFT              0x00000000
#define DB_PRELOAD_CONTROL__START_Y__SHIFT              0x00000008
#define DB_READ_DEBUG_0__BUSY_DATA0__SHIFT              0x00000000
#define DB_READ_DEBUG_1__BUSY_DATA1__SHIFT              0x00000000
#define DB_READ_DEBUG_2__BUSY_DATA2__SHIFT              0x00000000
#define DB_READ_DEBUG_3__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_4__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_5__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_6__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_7__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_8__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_9__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_A__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_B__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_C__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_D__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_E__DEBUG_DATA__SHIFT              0x00000000
#define DB_READ_DEBUG_F__DEBUG_DATA__SHIFT              0x00000000
#define DB_RENDER_CONTROL__COPY_CENTROID__SHIFT         0x00000007
#define DB_RENDER_CONTROL__COPY_SAMPLE__SHIFT           0x00000008
#define DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE__SHIFT    0x00000000
#define DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE__SHIFT 0x00000006
#define DB_RENDER_CONTROL__DEPTH_COPY__SHIFT            0x00000002
#define DB_RENDER_CONTROL__RESUMMARIZE_ENABLE__SHIFT    0x00000004
#define DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE__SHIFT  0x00000001
#define DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE__SHIFT 0x00000005
#define DB_RENDER_CONTROL__STENCIL_COPY__SHIFT          0x00000003
#define DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH__SHIFT 0x00000008
#define DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE__SHIFT 0x0000000a
#define DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION__SHIFT 0x00000007
#define DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS__SHIFT__CI__VI 0x00000017
#define DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP__SHIFT   0x00000009
#define DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION__SHIFT 0x00000006
#define DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION__SHIFT 0x00000005
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_BF__SHIFT__CI__VI 0x00000012
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_FF__SHIFT__CI__VI 0x0000000f
#define DB_RENDER_OVERRIDE2__HIZ_ZFUNC__SHIFT__CI__VI   0x0000000c
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL__SHIFT 0x00000000
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN__SHIFT 0x00000002
#define DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS__SHIFT__CI__VI 0x00000016
#define DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE__SHIFT__CI__VI 0x00000015
#define DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE__SHIFT__CI__VI 0x0000000b
#define DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED__SHIFT 0x00000012
#define DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES__SHIFT 0x0000001a
#define DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP__SHIFT 0x00000010
#define DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE__SHIFT 0x00000008
#define DB_RENDER_OVERRIDE__FAST_Z_DISABLE__SHIFT       0x00000007
#define DB_RENDER_OVERRIDE__FORCE_COLOR_KILL__SHIFT     0x0000000a
#define DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE__SHIFT   0x0000000d
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0__SHIFT    0x00000002
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1__SHIFT    0x00000004
#define DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE__SHIFT     0x00000000
#define DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT__SHIFT 0x0000000f
#define DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER__SHIFT 0x00000006
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY__SHIFT  0x0000001c
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_READ__SHIFT   0x0000000c
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID__SHIFT  0x0000001e
#define DB_RENDER_OVERRIDE__FORCE_Z_DIRTY__SHIFT        0x0000001b
#define DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM__SHIFT   0x00000013
#define DB_RENDER_OVERRIDE__FORCE_Z_READ__SHIFT         0x0000000b
#define DB_RENDER_OVERRIDE__FORCE_Z_VALID__SHIFT        0x0000001d
#define DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE__SHIFT     0x00000011
#define DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT__SHIFT     0x00000015
#define DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE__SHIFT    0x00000009
#define DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION__SHIFT 0x0000001f
#define DB_RING_CONTROL__COUNTER_CONTROL__SHIFT__CI__VI 0x00000000
#define DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE__SHIFT 0x0000000b
#define DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT__SHIFT 0x0000000d
#define DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE__SHIFT 0x00000007
#define DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER__SHIFT   0x0000000c
#define DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL__SHIFT     0x00000009
#define DB_SHADER_CONTROL__EXEC_ON_NOOP__SHIFT          0x0000000a
#define DB_SHADER_CONTROL__KILL_ENABLE__SHIFT           0x00000006
#define DB_SHADER_CONTROL__MASK_EXPORT_ENABLE__SHIFT    0x00000008
#define DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE__SHIFT 0x00000002
#define DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE__SHIFT 0x00000001
#define DB_SHADER_CONTROL__Z_EXPORT_ENABLE__SHIFT       0x00000000
#define DB_SHADER_CONTROL__Z_ORDER__SHIFT               0x00000004
#define DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0__SHIFT 0x00000000
#define DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0__SHIFT 0x0000000c
#define DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0__SHIFT 0x00000004
#define DB_SRESULTS_COMPARE_STATE0__ENABLE0__SHIFT      0x00000018
#define DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1__SHIFT 0x00000000
#define DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1__SHIFT 0x0000000c
#define DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1__SHIFT 0x00000004
#define DB_SRESULTS_COMPARE_STATE1__ENABLE1__SHIFT      0x00000018
#define DB_STENCILREFMASK_BF__STENCILMASK_BF__SHIFT     0x00000008
#define DB_STENCILREFMASK_BF__STENCILOPVAL_BF__SHIFT    0x00000018
#define DB_STENCILREFMASK_BF__STENCILTESTVAL_BF__SHIFT  0x00000000
#define DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF__SHIFT 0x00000010
#define DB_STENCILREFMASK__STENCILMASK__SHIFT           0x00000008
#define DB_STENCILREFMASK__STENCILOPVAL__SHIFT          0x00000018
#define DB_STENCILREFMASK__STENCILTESTVAL__SHIFT        0x00000000
#define DB_STENCILREFMASK__STENCILWRITEMASK__SHIFT      0x00000010
#define DB_STENCIL_CLEAR__CLEAR__SHIFT                  0x00000000
#define DB_STENCIL_CONTROL__STENCILFAIL_BF__SHIFT       0x0000000c
#define DB_STENCIL_CONTROL__STENCILFAIL__SHIFT          0x00000000
#define DB_STENCIL_CONTROL__STENCILZFAIL_BF__SHIFT      0x00000014
#define DB_STENCIL_CONTROL__STENCILZFAIL__SHIFT         0x00000008
#define DB_STENCIL_CONTROL__STENCILZPASS_BF__SHIFT      0x00000010
#define DB_STENCIL_CONTROL__STENCILZPASS__SHIFT         0x00000004
#define DB_STENCIL_INFO__ALLOW_EXPCLEAR__SHIFT          0x0000001b
#define DB_STENCIL_INFO__FORMAT__SHIFT                  0x00000000
#define DB_STENCIL_INFO__TILE_MODE_INDEX__SHIFT         0x00000014
#define DB_STENCIL_INFO__TILE_SPLIT__SHIFT__CI__VI      0x0000000d
#define DB_STENCIL_INFO__TILE_STENCIL_DISABLE__SHIFT    0x0000001d
#define DB_STENCIL_READ_BASE__BASE_256B__SHIFT          0x00000000
#define DB_STENCIL_WRITE_BASE__BASE_256B__SHIFT         0x00000000
#define DB_SUBTILE_CONTROL__MSAA16_X__SHIFT             0x00000010
#define DB_SUBTILE_CONTROL__MSAA16_Y__SHIFT             0x00000012
#define DB_SUBTILE_CONTROL__MSAA1_X__SHIFT              0x00000000
#define DB_SUBTILE_CONTROL__MSAA1_Y__SHIFT              0x00000002
#define DB_SUBTILE_CONTROL__MSAA2_X__SHIFT              0x00000004
#define DB_SUBTILE_CONTROL__MSAA2_Y__SHIFT              0x00000006
#define DB_SUBTILE_CONTROL__MSAA4_X__SHIFT              0x00000008
#define DB_SUBTILE_CONTROL__MSAA4_Y__SHIFT              0x0000000a
#define DB_SUBTILE_CONTROL__MSAA8_X__SHIFT              0x0000000c
#define DB_SUBTILE_CONTROL__MSAA8_Y__SHIFT              0x0000000e
#define DB_WATERMARKS__AUTO_FLUSH_HTILE__SHIFT          0x0000001e
#define DB_WATERMARKS__AUTO_FLUSH_QUAD__SHIFT           0x0000001f
#define DB_WATERMARKS__DEPTH_CACHELINE_FREE__SHIFT      0x00000014
#define DB_WATERMARKS__DEPTH_FLUSH__SHIFT               0x00000005
#define DB_WATERMARKS__DEPTH_FREE__SHIFT                0x00000000
#define DB_WATERMARKS__DEPTH_PENDING_FREE__SHIFT        0x0000000f
#define DB_WATERMARKS__EARLY_Z_PANIC_DISABLE__SHIFT     0x0000001b
#define DB_WATERMARKS__FORCE_SUMMARIZE__SHIFT           0x0000000b
#define DB_WATERMARKS__LATE_Z_PANIC_DISABLE__SHIFT      0x0000001c
#define DB_WATERMARKS__RE_Z_PANIC_DISABLE__SHIFT        0x0000001d
#define DB_ZPASS_COUNT_HI__COUNT_HI__SHIFT              0x00000000
#define DB_ZPASS_COUNT_LOW__COUNT_LOW__SHIFT            0x00000000
#define DB_Z_INFO__ALLOW_EXPCLEAR__SHIFT                0x0000001b
#define DB_Z_INFO__FORMAT__SHIFT                        0x00000000
#define DB_Z_INFO__NUM_SAMPLES__SHIFT                   0x00000002
#define DB_Z_INFO__READ_SIZE__SHIFT                     0x0000001c
#define DB_Z_INFO__TILE_MODE_INDEX__SHIFT               0x00000014
#define DB_Z_INFO__TILE_SPLIT__SHIFT__CI__VI            0x0000000d
#define DB_Z_INFO__TILE_SURFACE_ENABLE__SHIFT           0x0000001d
#define DB_Z_INFO__ZRANGE_PRECISION__SHIFT              0x0000001f
#define DB_Z_READ_BASE__BASE_256B__SHIFT                0x00000000
#define DB_Z_WRITE_BASE__BASE_256B__SHIFT               0x00000000
#define DCCG_AUDIO_DTO0_MODULE__DCCG_AUDIO_DTO0_MODULE__SHIFT__SI__VI 0x00000000
#define DCCG_AUDIO_DTO0_PHASE__DCCG_AUDIO_DTO0_PHASE__SHIFT__SI__VI 0x00000000
#define DCCG_GATE_DISABLE_CNTL__DACACLK_GATE_DISABLE__SHIFT__SI__VI 0x00000004
#define DCCG_GATE_DISABLE_CNTL__DACBCLK_GATE_DISABLE__SHIFT__SI__VI 0x00000005
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_DCCG_GATE_DISABLE__SHIFT__SI__VI 0x00000000
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_R_DCCG_GATE_DISABLE__SHIFT__SI__VI 0x00000001
#define DCCG_GATE_DISABLE_CNTL__DVOACLK_GATE_DISABLE__SHIFT__SI__VI 0x00000006
#define DCCG_GATE_DISABLE_CNTL__PCLK_TV_GATE_DISABLE__SHIFT__SI__VI 0x00000010
#define DCCG_GATE_DISABLE_CNTL__SYMCLKA_GATE_DISABLE__SHIFT__SI 0x00000008
#define DCCG_GATE_DISABLE_CNTL__SYMCLKB_GATE_DISABLE__SHIFT__SI 0x00000009
#define DCCG_GATE_DISABLE_CNTL__SYMCLKC_GATE_DISABLE__SHIFT__SI 0x0000000a
#define DCCG_GATE_DISABLE_CNTL__SYMCLKD_GATE_DISABLE__SHIFT__SI 0x0000000b
#define DCCG_GATE_DISABLE_CNTL__SYMCLKE_GATE_DISABLE__SHIFT__SI 0x0000000c
#define DCCG_GATE_DISABLE_CNTL__SYMCLKF_GATE_DISABLE__SHIFT__SI 0x0000000d
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_INV__SHIFT__SI 0x00000010
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_SEL__SHIFT__SI__VI 0x00000000
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_INV__SHIFT__SI 0x00000018
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_SEL__SHIFT__SI 0x00000008
#define DCCG_TEST_DEBUG_DATA__DCCG_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define DCCG_TEST_DEBUG_INDEX__DCCG_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define DCCG_TEST_DEBUG_INDEX__DCCG_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define DCCG_VPCLK_CNTL__DCCG_VPCLK_POL__SHIFT__SI      0x00000000
#define DCDEBUG_BUS_CLK1_SEL__DCDEBUG_BUS_CLK1_SEL__SHIFT__SI__VI 0x00000000
#define DCDEBUG_BUS_CLK2_SEL__DCDEBUG_BUS_CLK2_SEL__SHIFT__SI__VI 0x00000000
#define DCDEBUG_BUS_CLK3_SEL__DCDEBUG_BUS_CLK3_SEL__SHIFT__SI__VI 0x00000000
#define DCDEBUG_BUS_CLK4_SEL__DCDEBUG_BUS_CLK4_SEL__SHIFT__SI__VI 0x00000000
#define DCDEBUG_OUT_CNTL__DCDEBUG_BLOCK_SEL__SHIFT__SI__VI 0x00000000
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_EN__SHIFT__SI     0x00000005
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_PIN_SEL__SHIFT__SI 0x00000006
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_SEL__SHIFT__SI    0x00000014
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_EN__SHIFT__SI 0x00000007
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA__SHIFT__SI 0x00000008
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_EN__SHIFT__SI__VI 0x0000000c
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_PIN_SEL__SHIFT__SI__VI 0x00000000
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_REGBIT_SEL__SHIFT__SI 0x00000004
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_EN__SHIFT__SI__VI 0x0000001c
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_PIN_SEL__SHIFT__SI 0x00000010
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_REGBIT_SEL__SHIFT__SI__VI 0x00000014
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_PREMUX__SHIFT__SI 0x0000000e
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_REG__SHIFT__SI 0x0000000d
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0__SHIFT__SI   0x0000000f
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_PREMUX__SHIFT__SI 0x00000013
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_REG__SHIFT__SI 0x00000010
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN__SHIFT__SI   0x00000014
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_MASK_REG__SHIFT__SI 0x00000016
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_MUX__SHIFT__SI  0x00000015
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_SEL0_PREMUX__SHIFT__SI 0x0000001a
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_SEL0__SHIFT__SI 0x0000001b
#define DCIO_DEBUG1__DOUT_DCIO_DVO_CLK_TRISTATE__SHIFT__SI 0x00000012
#define DCIO_DEBUG1__DOUT_DCIO_DVO_ENABLE__SHIFT__SI    0x00000017
#define DCIO_DEBUG1__DOUT_DCIO_DVO_HSYNC_TRISTATE__SHIFT__SI 0x00000011
#define DCIO_DEBUG1__DOUT_DCIO_DVO_RATE_SEL__SHIFT__SI  0x00000019
#define DCIO_DEBUG1__DOUT_DCIO_DVO_VSYNC_TRISTATE__SHIFT__SI 0x00000018
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCLK_C__SHIFT__SI  0x0000000c
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_A0_REG__SHIFT__SI 0x00000000
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_A0__SHIFT__SI 0x00000006
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_EN_REG__SHIFT__SI 0x00000004
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_EN__SHIFT__SI 0x0000000a
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_MASK_REG__SHIFT__SI 0x00000002
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_SEL0__SHIFT__SI 0x00000008
#define DCIO_DEBUG2__DCIO_DEBUG2__SHIFT__SI__VI         0x00000000
#define DCIO_DEBUG3__DCIO_DEBUG3__SHIFT__SI__VI         0x00000000
#define DCIO_DEBUG4__DCIO_DEBUG4__SHIFT__SI__VI         0x00000000
#define DCIO_DEBUG5__DCIO_DEBUG5__SHIFT__SI__VI         0x00000000
#define DCIO_DEBUG6__DCIO_DEBUG6__SHIFT__SI__VI         0x00000000
#define DCIO_DEBUG7__DCIO_DEBUG7__SHIFT__SI__VI         0x00000000
#define DCIO_DEBUG__DCIO_DEBUG__SHIFT__SI__VI           0x00000000
#define DCIO_IMPCAL_CNTL_AB__CALR_CNTL_OVERRIDE__SHIFT__SI 0x00000000
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_ARB_STATE__SHIFT__SI 0x0000000c
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_SOFT_RESET__SHIFT__SI 0x00000005
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_STATUS__SHIFT__SI   0x00000008
#define DCIO_IMPCAL_CNTL_CD__CALR_CNTL_OVERRIDE__SHIFT__SI__VI 0x00000000
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_ARB_STATE__SHIFT__SI__VI 0x0000000c
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_SOFT_RESET__SHIFT__SI__VI 0x00000005
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_STATUS__SHIFT__SI__VI 0x00000008
#define DCIO_IMPCAL_CNTL_EF__CALR_CNTL_OVERRIDE__SHIFT__SI__VI 0x00000000
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_ARB_STATE__SHIFT__SI__VI 0x0000000c
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_SOFT_RESET__SHIFT__SI__VI 0x00000005
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_STATUS__SHIFT__SI__VI 0x00000008
#define DCI_TEST_DEBUG_DATA__DCI_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define DCI_TEST_DEBUG_INDEX__DCI_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define DCI_TEST_DEBUG_INDEX__DCI_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define DCP_CRC_CONTROL__DCP_CRC_ENABLE__SHIFT__SI__VI  0x00000000
#define DCP_CRC_CONTROL__DCP_CRC_LINE_SEL__SHIFT__SI__VI 0x00000008
#define DCP_CRC_CONTROL__DCP_CRC_SOURCE_SEL__SHIFT__SI__VI 0x00000002
#define DCP_CRC_CURRENT__DCP_CRC_CURRENT__SHIFT__SI__VI 0x00000000
#define DCP_CRC_LAST__DCP_CRC_LAST__SHIFT__SI__VI       0x00000000
#define DCP_CRC_MASK__DCP_CRC_MASK__SHIFT__SI__VI       0x00000000
#define DCP_DEBUG__DCP_DEBUG__SHIFT__SI__VI             0x00000000
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_20BPP__SHIFT__SI__VI 0x00000000
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_30BPP__SHIFT__SI__VI 0x00000004
#define DCP_TEST_DEBUG_DATA__DCP_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define DCP_TEST_DEBUG_INDEX__DCP_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define DCP_TEST_DEBUG_INDEX__DCP_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define DC_ABM1_ACE_CNTL_MISC__ABM1_ACE_REG_WR_MISSED_FRAME_CLEAR__SHIFT__SI__VI 0x00000008
#define DC_ABM1_ACE_CNTL_MISC__ABM1_ACE_REG_WR_MISSED_FRAME__SHIFT__SI__VI 0x00000000
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_OFFSET_0__SHIFT__SI__VI 0x00000010
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_SLOPE_0__SHIFT__SI__VI 0x00000000
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_OFFSET_1__SHIFT__SI__VI 0x00000010
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_SLOPE_1__SHIFT__SI__VI 0x00000000
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_OFFSET_2__SHIFT__SI__VI 0x00000010
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_SLOPE_2__SHIFT__SI__VI 0x00000000
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_OFFSET_3__SHIFT__SI__VI 0x00000010
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_SLOPE_3__SHIFT__SI__VI 0x00000000
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_OFFSET_4__SHIFT__SI__VI 0x00000010
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_SLOPE_4__SHIFT__SI__VI 0x00000000
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_THRES_1__SHIFT__SI__VI 0x00000000
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_THRES_2__SHIFT__SI__VI 0x00000010
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_DBUF_REG_UPDATE_PENDING__SHIFT__SI__VI 0x0000001e
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_IGNORE_MASTER_LOCK_EN__SHIFT__SI__VI 0x0000001c
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN__SHIFT__SI__VI 0x0000001d
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_THRES_3__SHIFT__SI__VI 0x00000000
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_THRES_4__SHIFT__SI__VI 0x00000010
#define DC_ABM1_BL_MASTER_LOCK__ABM1_BL_MASTER_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_CNTL__ABM1_EN__SHIFT__SI__VI            0x00000000
#define DC_ABM1_CNTL__ABM1_SOURCE_SELECT__SHIFT__SI__VI 0x00000008
#define DC_ABM1_DEBUG_MISC__ABM1_BL_FORCE_INTERRUPT__SHIFT__SI__VI 0x00000010
#define DC_ABM1_DEBUG_MISC__ABM1_HG_FORCE_INTERRUPT__SHIFT__SI__VI 0x00000000
#define DC_ABM1_DEBUG_MISC__ABM1_LS_FORCE_INTERRUPT__SHIFT__SI__VI 0x00000008
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_IN_PROGRESS__SHIFT__SI__VI 0x00000002
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME_CLEAR__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME__SHIFT__SI__VI 0x0000000a
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_IN_PROGRESS__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_MISSED_FRAME_CLEAR__SHIFT__SI__VI 0x00000010
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_MISSED_FRAME__SHIFT__SI__VI 0x00000008
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_IN_PROGRESS__SHIFT__SI__VI 0x00000001
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_MISSED_FRAME_CLEAR__SHIFT__SI__VI 0x00000018
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_MISSED_FRAME__SHIFT__SI__VI 0x00000009
#define DC_ABM1_HG_BIN_17_24_SHIFT_INDEX__ABM1_HG_BIN_17_24_SHIFT_INDEX__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_BIN_1_32_SHIFT_FLAG__ABM1_HG_BIN_1_32_SHIFT_FLAG__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_BIN_1_8_SHIFT_INDEX__ABM1_HG_BIN_1_8_SHIFT_INDEX__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_BIN_25_32_SHIFT_INDEX__ABM1_HG_BIN_25_32_SHIFT_INDEX__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_BIN_9_16_SHIFT_INDEX__ABM1_HG_BIN_9_16_SHIFT_INDEX__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN__SHIFT__SI 0x0000001b
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL__SHIFT__SI 0x0000001d
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_UPDATE_AT_FRAME_START__SHIFT__SI__VI 0x0000001c
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_UPDATE_PENDING__SHIFT__SI__VI 0x0000001e
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN__SHIFT__SI 0x0000001a
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_REG_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_BIN_BITWIDTH_SIZE_SEL__SHIFT__SI__VI 0x00000010
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_FINE_MODE_BIN_SEL__SHIFT__SI__VI 0x0000000c
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_NUM_OF_BINS_SEL__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_VMAX_SEL__SHIFT__SI__VI 0x00000008
#define DC_ABM1_HG_MISC_CTRL__ABM1_OVR_SCAN_PIXEL_PROCESS_EN__SHIFT__SI__VI 0x00000014
#define DC_ABM1_HG_RESULT_10__ABM1_HG_RESULT_10__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_11__ABM1_HG_RESULT_11__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_12__ABM1_HG_RESULT_12__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_13__ABM1_HG_RESULT_13__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_14__ABM1_HG_RESULT_14__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_15__ABM1_HG_RESULT_15__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_16__ABM1_HG_RESULT_16__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_17__ABM1_HG_RESULT_17__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_18__ABM1_HG_RESULT_18__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_19__ABM1_HG_RESULT_19__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_1__ABM1_HG_RESULT_1__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_20__ABM1_HG_RESULT_20__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_21__ABM1_HG_RESULT_21__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_22__ABM1_HG_RESULT_22__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_23__ABM1_HG_RESULT_23__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_24__ABM1_HG_RESULT_24__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_2__ABM1_HG_RESULT_2__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_3__ABM1_HG_RESULT_3__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_4__ABM1_HG_RESULT_4__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_5__ABM1_HG_RESULT_5__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_6__ABM1_HG_RESULT_6__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_7__ABM1_HG_RESULT_7__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_8__ABM1_HG_RESULT_8__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_RESULT_9__ABM1_HG_RESULT_9__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HGLS_REG_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET__SHIFT__SI__VI 0x00000010
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_RESET_SAMPLE_RATE_FRAME_COUNTER__SHIFT__SI__VI 0x00000001
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_SAMPLE_RATE_COUNT_EN__SHIFT__SI__VI 0x00000000
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_SAMPLE_RATE_FRAME_COUNT__SHIFT__SI__VI 0x00000008
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_HGLS_REG_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_B__SHIFT__SI__VI 0x00000000
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_G__SHIFT__SI__VI 0x00000008
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_R__SHIFT__SI__VI 0x00000010
#define DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__ABM1_LS_FILTERED_MAX_LUMA__SHIFT__SI__VI 0x00000010
#define DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__ABM1_LS_FILTERED_MIN_LUMA__SHIFT__SI__VI 0x00000000
#define DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT__ABM1_LS_MAX_PIXEL_VALUE_COUNT__SHIFT__SI__VI 0x00000000
#define DC_ABM1_LS_MIN_MAX_LUMA__ABM1_LS_MAX_LUMA__SHIFT__SI__VI 0x00000010
#define DC_ABM1_LS_MIN_MAX_LUMA__ABM1_LS_MIN_LUMA__SHIFT__SI__VI 0x00000000
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_HGLS_REG_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_LS_MAX_PIXEL_VALUE_THRES__SHIFT__SI__VI 0x00000010
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_LS_MIN_PIXEL_VALUE_THRES__SHIFT__SI__VI 0x00000000
#define DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT__ABM1_LS_MIN_PIXEL_VALUE_COUNT__SHIFT__SI__VI 0x00000000
#define DC_ABM1_LS_OVR_SCAN_BIN__ABM1_LS_OVR_SCAN_BIN__SHIFT__SI__VI 0x00000000
#define DC_ABM1_LS_PIXEL_COUNT__ABM1_LS_PIXEL_COUNT__SHIFT__SI__VI 0x00000000
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_HGLS_REG_LOCK__SHIFT__SI__VI 0x0000001f
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET__SHIFT__SI__VI 0x00000010
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_RESET_SAMPLE_RATE_FRAME_COUNTER__SHIFT__SI__VI 0x00000001
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_SAMPLE_RATE_COUNT_EN__SHIFT__SI__VI 0x00000000
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_SAMPLE_RATE_FRAME_COUNT__SHIFT__SI__VI 0x00000008
#define DC_ABM1_LS_SUM_OF_LUMA__ABM1_LS_SUM_OF_LUMA__SHIFT__SI__VI 0x00000000
#define DC_DMCU_SCRATCH__DMCU_SCRATCH__SHIFT__SI__VI    0x00000000
#define DC_GENERICA__GENERICA_EN__SHIFT__SI__VI         0x00000000
#define DC_GENERICA__GENERICA_SEL__SHIFT__SI            0x00000008
#define DC_GENERICB__GENERICB_EN__SHIFT__SI__VI         0x00000000
#define DC_GENERICB__GENERICB_SEL__SHIFT__SI__VI        0x00000008
#define DC_GPIO_DDC1_A__DC_GPIO_DDC1CLK_A__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC1_A__DC_GPIO_DDC1DATA_A__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC1_EN__DC_GPIO_DDC1CLK_EN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC1_EN__DC_GPIO_DDC1DATA_EN__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC1_MASK__AUX1_POL__SHIFT__SI__VI      0x00000014
#define DC_GPIO_DDC1_MASK__AUX_PAD1_MODE__SHIFT__SI__VI 0x00000010
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_PD_EN__SHIFT__SI__VI 0x00000004
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_RECV__SHIFT__SI__VI 0x00000006
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_STR__SHIFT__SI__VI 0x00000018
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_MASK__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_PD_EN__SHIFT__SI__VI 0x0000000c
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_RECV__SHIFT__SI__VI 0x0000000e
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_STR__SHIFT__SI__VI 0x0000001c
#define DC_GPIO_DDC1_Y__DC_GPIO_DDC1CLK_Y__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC1_Y__DC_GPIO_DDC1DATA_Y__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC2_A__DC_GPIO_DDC2CLK_A__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC2_A__DC_GPIO_DDC2DATA_A__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC2_EN__DC_GPIO_DDC2CLK_EN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC2_EN__DC_GPIO_DDC2DATA_EN__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC2_MASK__AUX2_POL__SHIFT__SI__VI      0x00000014
#define DC_GPIO_DDC2_MASK__AUX_PAD2_MODE__SHIFT__SI__VI 0x00000010
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_PD_EN__SHIFT__SI__VI 0x00000004
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_RECV__SHIFT__SI__VI 0x00000006
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_STR__SHIFT__SI__VI 0x00000018
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_MASK__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_PD_EN__SHIFT__SI__VI 0x0000000c
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_RECV__SHIFT__SI__VI 0x0000000e
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_STR__SHIFT__SI__VI 0x0000001c
#define DC_GPIO_DDC2_Y__DC_GPIO_DDC2CLK_Y__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC2_Y__DC_GPIO_DDC2DATA_Y__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC3_A__DC_GPIO_DDC3CLK_A__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC3_A__DC_GPIO_DDC3DATA_A__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC3_EN__DC_GPIO_DDC3CLK_EN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC3_EN__DC_GPIO_DDC3DATA_EN__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC3_MASK__AUX3_POL__SHIFT__SI__VI      0x00000014
#define DC_GPIO_DDC3_MASK__AUX_PAD3_MODE__SHIFT__SI__VI 0x00000010
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_PD_EN__SHIFT__SI__VI 0x00000004
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_RECV__SHIFT__SI__VI 0x00000006
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_STR__SHIFT__SI__VI 0x00000018
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_MASK__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_PD_EN__SHIFT__SI__VI 0x0000000c
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_RECV__SHIFT__SI__VI 0x0000000e
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_STR__SHIFT__SI__VI 0x0000001c
#define DC_GPIO_DDC3_Y__DC_GPIO_DDC3CLK_Y__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC3_Y__DC_GPIO_DDC3DATA_Y__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC4_A__DC_GPIO_DDC4CLK_A__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC4_A__DC_GPIO_DDC4DATA_A__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC4_EN__DC_GPIO_DDC4CLK_EN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC4_EN__DC_GPIO_DDC4DATA_EN__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC4_MASK__AUX4_POL__SHIFT__SI__VI      0x00000014
#define DC_GPIO_DDC4_MASK__AUX_PAD4_MODE__SHIFT__SI__VI 0x00000010
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_PD_EN__SHIFT__SI__VI 0x00000004
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_RECV__SHIFT__SI__VI 0x00000006
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_STR__SHIFT__SI__VI 0x00000018
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_MASK__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_PD_EN__SHIFT__SI__VI 0x0000000c
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_RECV__SHIFT__SI__VI 0x0000000e
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_STR__SHIFT__SI__VI 0x0000001c
#define DC_GPIO_DDC4_Y__DC_GPIO_DDC4CLK_Y__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC4_Y__DC_GPIO_DDC4DATA_Y__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC5_A__DC_GPIO_DDC5CLK_A__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC5_A__DC_GPIO_DDC5DATA_A__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC5_EN__DC_GPIO_DDC5CLK_EN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC5_EN__DC_GPIO_DDC5DATA_EN__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT__SI__VI      0x00000014
#define DC_GPIO_DDC5_MASK__AUX_PAD5_MODE__SHIFT__SI__VI 0x00000010
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_PD_EN__SHIFT__SI__VI 0x00000004
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_RECV__SHIFT__SI__VI 0x00000006
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_STR__SHIFT__SI__VI 0x00000018
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_MASK__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_PD_EN__SHIFT__SI__VI 0x0000000c
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_RECV__SHIFT__SI__VI 0x0000000e
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_STR__SHIFT__SI__VI 0x0000001c
#define DC_GPIO_DDC5_Y__DC_GPIO_DDC5CLK_Y__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC5_Y__DC_GPIO_DDC5DATA_Y__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC6_A__DC_GPIO_DDC6CLK_A__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC6_A__DC_GPIO_DDC6DATA_A__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC6_EN__DC_GPIO_DDC6CLK_EN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC6_EN__DC_GPIO_DDC6DATA_EN__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC6_MASK__AUX6_POL__SHIFT__SI__VI      0x00000014
#define DC_GPIO_DDC6_MASK__AUX_PAD6_MODE__SHIFT__SI__VI 0x00000010
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_PD_EN__SHIFT__SI__VI 0x00000004
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_RECV__SHIFT__SI__VI 0x00000006
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_STR__SHIFT__SI__VI 0x00000018
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_MASK__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_PD_EN__SHIFT__SI__VI 0x0000000c
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_RECV__SHIFT__SI__VI 0x0000000e
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_STR__SHIFT__SI__VI 0x0000001c
#define DC_GPIO_DDC6_Y__DC_GPIO_DDC6CLK_Y__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DDC6_Y__DC_GPIO_DDC6DATA_Y__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DEBUG__DC_GPIO_MACRO_DEBUG__SHIFT__SI__VI 0x00000008
#define DC_GPIO_DEBUG__DC_GPIO_VIP_DEBUG__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCLK_A__SHIFT__SI  0x0000001c
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCNTL_A__SHIFT__SI__VI 0x00000018
#define DC_GPIO_DVODATA_A__DC_GPIO_DVODATA_A__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DVODATA_A__DC_GPIO_MVP_DVOCNTL_A__SHIFT__SI__VI 0x0000001e
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCLK_EN__SHIFT__SI 0x0000001c
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCNTL_EN__SHIFT__SI__VI 0x00000018
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVODATA_EN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DVODATA_EN__DC_GPIO_MVP_DVOCNTL_EN__SHIFT__SI__VI 0x0000001e
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCLK_MASK__SHIFT__SI 0x0000001c
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCNTL_MASK__SHIFT__SI__VI 0x00000018
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVODATA_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DVODATA_MASK__DC_GPIO_MVP_DVOCNTL_MASK__SHIFT__SI__VI 0x0000001e
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCLK_Y__SHIFT__SI  0x0000001c
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCNTL_Y__SHIFT__SI__VI 0x00000018
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVODATA_Y__SHIFT__SI__VI 0x00000000
#define DC_GPIO_DVODATA_Y__DC_GPIO_MVP_DVOCNTL_Y__SHIFT__SI__VI 0x0000001e
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICA_A__SHIFT__SI__VI 0x00000000
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICB_A__SHIFT__SI__VI 0x00000008
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICC_A__SHIFT__SI__VI 0x00000010
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICD_A__SHIFT__SI__VI 0x00000014
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICE_A__SHIFT__SI__VI 0x00000015
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICF_A__SHIFT__SI__VI 0x00000016
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICG_A__SHIFT__SI__VI 0x00000017
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICA_EN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICB_EN__SHIFT__SI__VI 0x00000008
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICC_EN__SHIFT__SI__VI 0x00000010
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICD_EN__SHIFT__SI__VI 0x00000014
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICE_EN__SHIFT__SI__VI 0x00000015
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICF_EN__SHIFT__SI__VI 0x00000016
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICG_EN__SHIFT__SI__VI 0x00000017
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_PD_DIS__SHIFT__SI__VI 0x00000001
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_RECV__SHIFT__SI__VI 0x00000002
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_MASK__SHIFT__SI__VI 0x00000004
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_PD_DIS__SHIFT__SI__VI 0x00000005
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_RECV__SHIFT__SI__VI 0x00000006
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_MASK__SHIFT__SI__VI 0x00000008
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_PD_DIS__SHIFT__SI__VI 0x00000009
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_RECV__SHIFT__SI__VI 0x0000000a
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_MASK__SHIFT__SI__VI 0x0000000c
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_PD_DIS__SHIFT__SI__VI 0x0000000d
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_RECV__SHIFT__SI__VI 0x0000000e
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_MASK__SHIFT__SI__VI 0x00000010
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_PD_DIS__SHIFT__SI__VI 0x00000011
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_RECV__SHIFT__SI__VI 0x00000012
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_MASK__SHIFT__SI__VI 0x00000014
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_PD_DIS__SHIFT__SI__VI 0x00000015
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_RECV__SHIFT__SI__VI 0x00000016
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_MASK__SHIFT__SI__VI 0x00000018
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_PD_DIS__SHIFT__SI__VI 0x00000019
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_RECV__SHIFT__SI__VI 0x0000001a
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICA_Y__SHIFT__SI__VI 0x00000000
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICB_Y__SHIFT__SI__VI 0x00000008
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICC_Y__SHIFT__SI__VI 0x00000010
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICD_Y__SHIFT__SI__VI 0x00000014
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICE_Y__SHIFT__SI__VI 0x00000015
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICF_Y__SHIFT__SI__VI 0x00000016
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICG_Y__SHIFT__SI__VI 0x00000017
#define DC_GPIO_HPD_A__DC_GPIO_HPD1_A__SHIFT__SI__VI    0x00000000
#define DC_GPIO_HPD_A__DC_GPIO_HPD2_A__SHIFT__SI__VI    0x00000008
#define DC_GPIO_HPD_A__DC_GPIO_HPD3_A__SHIFT__SI__VI    0x00000010
#define DC_GPIO_HPD_A__DC_GPIO_HPD4_A__SHIFT__SI__VI    0x00000018
#define DC_GPIO_HPD_A__DC_GPIO_HPD5_A__SHIFT__SI__VI    0x0000001a
#define DC_GPIO_HPD_A__DC_GPIO_HPD6_A__SHIFT__SI__VI    0x0000001c
#define DC_GPIO_HPD_EN__DC_GPIO_HPD1_EN__SHIFT__SI__VI  0x00000000
#define DC_GPIO_HPD_EN__DC_GPIO_HPD2_EN__SHIFT__SI__VI  0x00000008
#define DC_GPIO_HPD_EN__DC_GPIO_HPD3_EN__SHIFT__SI__VI  0x00000010
#define DC_GPIO_HPD_EN__DC_GPIO_HPD4_EN__SHIFT__SI__VI  0x00000018
#define DC_GPIO_HPD_EN__DC_GPIO_HPD5_EN__SHIFT__SI__VI  0x0000001a
#define DC_GPIO_HPD_EN__DC_GPIO_HPD6_EN__SHIFT__SI__VI  0x0000001c
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_PD_DIS__SHIFT__SI__VI 0x00000004
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_RECV__SHIFT__SI__VI 0x00000006
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_MASK__SHIFT__SI__VI 0x00000008
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_MASK__SHIFT__SI__VI 0x00000010
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_MASK__SHIFT__SI  0x00000018
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_MASK__SHIFT__SI  0x0000001a
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_MASK__SHIFT__SI__VI 0x0000001c
#define DC_GPIO_HPD_Y__DC_GPIO_HPD1_Y__SHIFT__SI__VI    0x00000000
#define DC_GPIO_HPD_Y__DC_GPIO_HPD2_Y__SHIFT__SI__VI    0x00000008
#define DC_GPIO_HPD_Y__DC_GPIO_HPD3_Y__SHIFT__SI__VI    0x00000010
#define DC_GPIO_HPD_Y__DC_GPIO_HPD4_Y__SHIFT__SI__VI    0x00000018
#define DC_GPIO_HPD_Y__DC_GPIO_HPD5_Y__SHIFT__SI__VI    0x0000001a
#define DC_GPIO_HPD_Y__DC_GPIO_HPD6_Y__SHIFT__SI__VI    0x0000001c
#define DC_GPIO_PAD_STRENGTH_1__SYNC_STRENGTH_SN__SHIFT__SI__VI 0x00000018
#define DC_GPIO_PAD_STRENGTH_1__SYNC_STRENGTH_SP__SHIFT__SI__VI 0x0000001c
#define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN__SHIFT__SI__VI 0x00000010
#define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SP__SHIFT__SI__VI 0x00000014
#define DC_GPIO_PAD_STRENGTH_2__STRENGTH_SN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_PAD_STRENGTH_2__STRENGTH_SP__SHIFT__SI__VI 0x00000004
#define DC_GPIO_PWRSEQ_A__DC_GPIO_BLON_A__SHIFT__SI__VI 0x00000000
#define DC_GPIO_PWRSEQ_A__DC_GPIO_DIGON_A__SHIFT__SI__VI 0x00000008
#define DC_GPIO_PWRSEQ_A__DC_GPIO_ENA_BL_A__SHIFT__SI__VI 0x00000010
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_BLON_EN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_DIGON_EN__SHIFT__SI__VI 0x00000008
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_ENA_BL_EN__SHIFT__SI__VI 0x00000010
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_VARY_BL_GENERICA_EN__SHIFT__SI__VI 0x00000001
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_PD_DIS__SHIFT__SI__VI 0x00000004
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_RECV__SHIFT__SI__VI 0x00000006
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_MASK__SHIFT__SI__VI 0x00000008
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_PD_DIS__SHIFT__SI__VI 0x0000000c
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_RECV__SHIFT__SI__VI 0x0000000e
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_MASK__SHIFT__SI__VI 0x00000010
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_PD_DIS__SHIFT__SI__VI 0x00000014
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_RECV__SHIFT__SI__VI 0x00000016
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_BLON_Y__SHIFT__SI__VI 0x00000000
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_DIGON_Y__SHIFT__SI__VI 0x00000008
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_ENA_BL_Y__SHIFT__SI__VI 0x00000010
#define DC_GPIO_SYNCA_A__DC_GPIO_HSYNCA_A__SHIFT__SI__VI 0x00000000
#define DC_GPIO_SYNCA_A__DC_GPIO_VSYNCA_A__SHIFT__SI__VI 0x00000008
#define DC_GPIO_SYNCA_EN__DC_GPIO_HSYNCA_EN__SHIFT__SI__VI 0x00000000
#define DC_GPIO_SYNCA_EN__DC_GPIO_VSYNCA_EN__SHIFT__SI__VI 0x00000008
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_MASK__SHIFT__SI__VI 0x00000000
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_PD_DIS__SHIFT__SI__VI 0x00000004
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_RECV__SHIFT__SI__VI 0x00000006
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_MASK__SHIFT__SI__VI 0x00000008
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_PD_DIS__SHIFT__SI__VI 0x0000000c
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_RECV__SHIFT__SI__VI 0x0000000e
#define DC_GPIO_SYNCA_Y__DC_GPIO_HSYNCA_Y__SHIFT__SI__VI 0x00000000
#define DC_GPIO_SYNCA_Y__DC_GPIO_VSYNCA_Y__SHIFT__SI__VI 0x00000008
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_READ_SELECT__SHIFT__SI__VI 0x00000000
#define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ__SHIFT__SI__VI 0x00000000
#define DC_HPD1_CONTROL__DC_HPD1_CONNECTION_TIMER__SHIFT__SI 0x00000000
#define DC_HPD1_CONTROL__DC_HPD1_EN__SHIFT__SI          0x0000001c
#define DC_HPD1_CONTROL__DC_HPD1_RX_INT_TIMER__SHIFT__SI 0x00000010
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_ACK__SHIFT__SI 0x00000000
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN__SHIFT__SI  0x00000010
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_POLARITY__SHIFT__SI 0x00000008
#define DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_ACK__SHIFT__SI 0x00000014
#define DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN__SHIFT__SI 0x00000018
#define DC_HPD1_INT_STATUS__DC_HPD1_INT_STATUS__SHIFT__SI 0x00000000
#define DC_HPD1_INT_STATUS__DC_HPD1_RX_INT_STATUS__SHIFT__SI 0x00000008
#define DC_HPD1_INT_STATUS__DC_HPD1_SENSE__SHIFT__SI    0x00000001
#define DC_HPD2_CONTROL__DC_HPD2_CONNECTION_TIMER__SHIFT__SI 0x00000000
#define DC_HPD2_CONTROL__DC_HPD2_EN__SHIFT__SI          0x0000001c
#define DC_HPD2_CONTROL__DC_HPD2_RX_INT_TIMER__SHIFT__SI 0x00000010
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_ACK__SHIFT__SI 0x00000000
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_EN__SHIFT__SI  0x00000010
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_POLARITY__SHIFT__SI 0x00000008
#define DC_HPD2_INT_CONTROL__DC_HPD2_RX_INT_ACK__SHIFT__SI 0x00000014
#define DC_HPD2_INT_CONTROL__DC_HPD2_RX_INT_EN__SHIFT__SI 0x00000018
#define DC_HPD2_INT_STATUS__DC_HPD2_INT_STATUS__SHIFT__SI 0x00000000
#define DC_HPD2_INT_STATUS__DC_HPD2_RX_INT_STATUS__SHIFT__SI 0x00000008
#define DC_HPD2_INT_STATUS__DC_HPD2_SENSE__SHIFT__SI    0x00000001
#define DC_HPD3_CONTROL__DC_HPD3_CONNECTION_TIMER__SHIFT__SI 0x00000000
#define DC_HPD3_CONTROL__DC_HPD3_EN__SHIFT__SI          0x0000001c
#define DC_HPD3_CONTROL__DC_HPD3_RX_INT_TIMER__SHIFT__SI 0x00000010
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_ACK__SHIFT__SI 0x00000000
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_EN__SHIFT__SI  0x00000010
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_POLARITY__SHIFT__SI 0x00000008
#define DC_HPD3_INT_CONTROL__DC_HPD3_RX_INT_ACK__SHIFT__SI 0x00000014
#define DC_HPD3_INT_CONTROL__DC_HPD3_RX_INT_EN__SHIFT__SI 0x00000018
#define DC_HPD3_INT_STATUS__DC_HPD3_INT_STATUS__SHIFT__SI 0x00000000
#define DC_HPD3_INT_STATUS__DC_HPD3_RX_INT_STATUS__SHIFT__SI 0x00000008
#define DC_HPD3_INT_STATUS__DC_HPD3_SENSE__SHIFT__SI    0x00000001
#define DC_HPD4_CONTROL__DC_HPD4_CONNECTION_TIMER__SHIFT__SI 0x00000000
#define DC_HPD4_CONTROL__DC_HPD4_EN__SHIFT__SI          0x0000001c
#define DC_HPD4_CONTROL__DC_HPD4_RX_INT_TIMER__SHIFT__SI 0x00000010
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_ACK__SHIFT__SI 0x00000000
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_EN__SHIFT__SI  0x00000010
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_POLARITY__SHIFT__SI 0x00000008
#define DC_HPD4_INT_CONTROL__DC_HPD4_RX_INT_ACK__SHIFT__SI 0x00000014
#define DC_HPD4_INT_CONTROL__DC_HPD4_RX_INT_EN__SHIFT__SI 0x00000018
#define DC_HPD4_INT_STATUS__DC_HPD4_INT_STATUS__SHIFT__SI 0x00000000
#define DC_HPD4_INT_STATUS__DC_HPD4_RX_INT_STATUS__SHIFT__SI 0x00000008
#define DC_HPD4_INT_STATUS__DC_HPD4_SENSE__SHIFT__SI    0x00000001
#define DC_HPD5_CONTROL__DC_HPD5_CONNECTION_TIMER__SHIFT__SI 0x00000000
#define DC_HPD5_CONTROL__DC_HPD5_EN__SHIFT__SI          0x0000001c
#define DC_HPD5_CONTROL__DC_HPD5_RX_INT_TIMER__SHIFT__SI 0x00000010
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_ACK__SHIFT__SI 0x00000000
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_EN__SHIFT__SI  0x00000010
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_POLARITY__SHIFT__SI 0x00000008
#define DC_HPD5_INT_CONTROL__DC_HPD5_RX_INT_ACK__SHIFT__SI 0x00000014
#define DC_HPD5_INT_CONTROL__DC_HPD5_RX_INT_EN__SHIFT__SI 0x00000018
#define DC_HPD5_INT_STATUS__DC_HPD5_INT_STATUS__SHIFT__SI 0x00000000
#define DC_HPD5_INT_STATUS__DC_HPD5_RX_INT_STATUS__SHIFT__SI 0x00000008
#define DC_HPD5_INT_STATUS__DC_HPD5_SENSE__SHIFT__SI    0x00000001
#define DC_HPD6_CONTROL__DC_HPD6_CONNECTION_TIMER__SHIFT__SI 0x00000000
#define DC_HPD6_CONTROL__DC_HPD6_EN__SHIFT__SI          0x0000001c
#define DC_HPD6_CONTROL__DC_HPD6_RX_INT_TIMER__SHIFT__SI 0x00000010
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_ACK__SHIFT__SI 0x00000000
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_EN__SHIFT__SI  0x00000010
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_POLARITY__SHIFT__SI 0x00000008
#define DC_HPD6_INT_CONTROL__DC_HPD6_RX_INT_ACK__SHIFT__SI 0x00000014
#define DC_HPD6_INT_CONTROL__DC_HPD6_RX_INT_EN__SHIFT__SI 0x00000018
#define DC_HPD6_INT_STATUS__DC_HPD6_INT_STATUS__SHIFT__SI 0x00000000
#define DC_HPD6_INT_STATUS__DC_HPD6_RX_INT_STATUS__SHIFT__SI 0x00000008
#define DC_HPD6_INT_STATUS__DC_HPD6_SENSE__SHIFT__SI    0x00000001
#define DC_I2C_ARBITRATION__DC_I2C_ABORT_HW_XFER__SHIFT__SI__VI 0x00000008
#define DC_I2C_ARBITRATION__DC_I2C_ABORT_SW_XFER__SHIFT__SI__VI 0x0000000c
#define DC_I2C_ARBITRATION__DC_I2C_DMCU_DONE_USING_I2C_REG__SHIFT__SI__VI 0x00000019
#define DC_I2C_ARBITRATION__DC_I2C_DMCU_USE_I2C_REG_REQ__SHIFT__SI__VI 0x00000018
#define DC_I2C_ARBITRATION__DC_I2C_NO_QUEUED_SW_GO__SHIFT__SI__VI 0x00000004
#define DC_I2C_ARBITRATION__DC_I2C_REG_RW_CNTL_STATUS__SHIFT__SI__VI 0x00000002
#define DC_I2C_ARBITRATION__DC_I2C_SW_DONE_USING_I2C_REG__SHIFT__SI__VI 0x00000015
#define DC_I2C_ARBITRATION__DC_I2C_SW_PRIORITY__SHIFT__SI__VI 0x00000000
#define DC_I2C_ARBITRATION__DC_I2C_SW_USE_I2C_REG_REQ__SHIFT__SI__VI 0x00000014
#define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL__SHIFT__SI__VI 0x0000001f
#define DC_I2C_CONTROL__DC_I2C_DDC_SELECT__SHIFT__SI__VI 0x00000008
#define DC_I2C_CONTROL__DC_I2C_GO__SHIFT__SI__VI        0x00000000
#define DC_I2C_CONTROL__DC_I2C_SEND_RESET__SHIFT__SI__VI 0x00000002
#define DC_I2C_CONTROL__DC_I2C_SOFT_RESET__SHIFT__SI__VI 0x00000001
#define DC_I2C_CONTROL__DC_I2C_SW_STATUS_RESET__SHIFT__SI__VI 0x00000003
#define DC_I2C_CONTROL__DC_I2C_TRANSACTION_COUNT__SHIFT__SI__VI 0x00000014
#define DC_I2C_DATA__DC_I2C_DATA_RW__SHIFT__SI__VI      0x00000000
#define DC_I2C_DATA__DC_I2C_DATA__SHIFT__SI__VI         0x00000008
#define DC_I2C_DATA__DC_I2C_INDEX_WRITE__SHIFT__SI__VI  0x0000001f
#define DC_I2C_DATA__DC_I2C_INDEX__SHIFT__SI__VI        0x00000010
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_DONE__SHIFT__SI__VI 0x00000003
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_REQ__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_STATUS__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_URG__SHIFT__SI__VI 0x00000011
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_CLK_DRIVE_EN__SHIFT__SI__VI 0x00000007
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_DATA_DRIVE_EN__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_DATA_DRIVE_SEL__SHIFT__SI__VI 0x00000001
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_INTRA_BYTE_DELAY__SHIFT__SI__VI 0x00000008
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_INTRA_TRANSACTION_DELAY__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_TIME_LIMIT__SHIFT__SI__VI 0x00000018
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_DISABLE_FILTER_DURING_STALL__SHIFT__SI__VI 0x00000004
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_PRESCALE__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_THRESHOLD__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_DONE__SHIFT__SI__VI 0x00000003
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_REQ__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_STATUS__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_URG__SHIFT__SI__VI 0x00000011
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_CLK_DRIVE_EN__SHIFT__SI__VI 0x00000007
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_DATA_DRIVE_EN__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_DATA_DRIVE_SEL__SHIFT__SI__VI 0x00000001
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_INTRA_BYTE_DELAY__SHIFT__SI__VI 0x00000008
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_INTRA_TRANSACTION_DELAY__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_TIME_LIMIT__SHIFT__SI__VI 0x00000018
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_DISABLE_FILTER_DURING_STALL__SHIFT__SI__VI 0x00000004
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_PRESCALE__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_THRESHOLD__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_DONE__SHIFT__SI__VI 0x00000003
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_REQ__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_STATUS__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_URG__SHIFT__SI__VI 0x00000011
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_CLK_DRIVE_EN__SHIFT__SI__VI 0x00000007
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_DATA_DRIVE_EN__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_DATA_DRIVE_SEL__SHIFT__SI__VI 0x00000001
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_INTRA_BYTE_DELAY__SHIFT__SI__VI 0x00000008
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_INTRA_TRANSACTION_DELAY__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_TIME_LIMIT__SHIFT__SI__VI 0x00000018
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_DISABLE_FILTER_DURING_STALL__SHIFT__SI__VI 0x00000004
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_PRESCALE__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_THRESHOLD__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_DONE__SHIFT__SI__VI 0x00000003
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_REQ__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_STATUS__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_URG__SHIFT__SI__VI 0x00000011
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_CLK_DRIVE_EN__SHIFT__SI__VI 0x00000007
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_DATA_DRIVE_EN__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_DATA_DRIVE_SEL__SHIFT__SI__VI 0x00000001
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_INTRA_BYTE_DELAY__SHIFT__SI__VI 0x00000008
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_INTRA_TRANSACTION_DELAY__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_TIME_LIMIT__SHIFT__SI__VI 0x00000018
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_DISABLE_FILTER_DURING_STALL__SHIFT__SI__VI 0x00000004
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_PRESCALE__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_THRESHOLD__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_DONE__SHIFT__SI__VI 0x00000003
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_REQ__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_STATUS__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_URG__SHIFT__SI__VI 0x00000011
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_CLK_DRIVE_EN__SHIFT__SI__VI 0x00000007
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_DATA_DRIVE_EN__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_DATA_DRIVE_SEL__SHIFT__SI__VI 0x00000001
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_INTRA_BYTE_DELAY__SHIFT__SI__VI 0x00000008
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_INTRA_TRANSACTION_DELAY__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_TIME_LIMIT__SHIFT__SI__VI 0x00000018
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_DISABLE_FILTER_DURING_STALL__SHIFT__SI__VI 0x00000004
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_PRESCALE__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_THRESHOLD__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_DONE__SHIFT__SI__VI 0x00000003
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_REQ__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_STATUS__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_URG__SHIFT__SI__VI 0x00000011
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_CLK_DRIVE_EN__SHIFT__SI__VI 0x00000007
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_DATA_DRIVE_EN__SHIFT__SI__VI 0x00000000
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_DATA_DRIVE_SEL__SHIFT__SI__VI 0x00000001
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_INTRA_BYTE_DELAY__SHIFT__SI__VI 0x00000008
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_INTRA_TRANSACTION_DELAY__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_TIME_LIMIT__SHIFT__SI__VI 0x00000018
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_DISABLE_FILTER_DURING_STALL__SHIFT__SI__VI 0x00000004
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_PRESCALE__SHIFT__SI__VI 0x00000010
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_THRESHOLD__SHIFT__SI__VI 0x00000000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_ACK__SHIFT__SI__VI 0x00000005
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_INT__SHIFT__SI__VI 0x00000004
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_MASK__SHIFT__SI__VI 0x00000006
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_ACK__SHIFT__SI__VI 0x00000009
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_INT__SHIFT__SI__VI 0x00000008
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_MASK__SHIFT__SI__VI 0x0000000a
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_ACK__SHIFT__SI__VI 0x0000000d
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_INT__SHIFT__SI__VI 0x0000000c
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_MASK__SHIFT__SI__VI 0x0000000e
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_ACK__SHIFT__SI__VI 0x00000011
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_INT__SHIFT__SI__VI 0x00000010
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_MASK__SHIFT__SI__VI 0x00000012
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_ACK__SHIFT__SI__VI 0x00000015
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_INT__SHIFT__SI__VI 0x00000014
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_MASK__SHIFT__SI__VI 0x00000016
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_ACK__SHIFT__SI__VI 0x00000019
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_INT__SHIFT__SI__VI 0x00000018
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_MASK__SHIFT__SI__VI 0x0000001a
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_ACK__SHIFT__SI__VI 0x00000001
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_INT__SHIFT__SI__VI 0x00000000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_MASK__SHIFT__SI__VI 0x00000002
#define DC_I2C_SW_STATUS__DC_I2C_SW_ABORTED__SHIFT__SI__VI 0x00000004
#define DC_I2C_SW_STATUS__DC_I2C_SW_BUFFER_OVERFLOW__SHIFT__SI__VI 0x00000007
#define DC_I2C_SW_STATUS__DC_I2C_SW_DONE__SHIFT__SI__VI 0x00000002
#define DC_I2C_SW_STATUS__DC_I2C_SW_INTERRUPTED__SHIFT__SI__VI 0x00000006
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK0__SHIFT__SI__VI 0x0000000c
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK1__SHIFT__SI__VI 0x0000000d
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK2__SHIFT__SI__VI 0x0000000e
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK3__SHIFT__SI__VI 0x0000000f
#define DC_I2C_SW_STATUS__DC_I2C_SW_REQ__SHIFT__SI__VI  0x00000012
#define DC_I2C_SW_STATUS__DC_I2C_SW_STATUS__SHIFT__SI__VI 0x00000000
#define DC_I2C_SW_STATUS__DC_I2C_SW_STOPPED_ON_NACK__SHIFT__SI__VI 0x00000008
#define DC_I2C_SW_STATUS__DC_I2C_SW_TIMEOUT__SHIFT__SI__VI 0x00000005
#define DC_I2C_TRANSACTION0__DC_I2C_COUNT0__SHIFT__SI__VI 0x00000010
#define DC_I2C_TRANSACTION0__DC_I2C_RW0__SHIFT__SI__VI  0x00000000
#define DC_I2C_TRANSACTION0__DC_I2C_START0__SHIFT__SI__VI 0x0000000c
#define DC_I2C_TRANSACTION0__DC_I2C_STOP0__SHIFT__SI__VI 0x0000000d
#define DC_I2C_TRANSACTION0__DC_I2C_STOP_ON_NACK0__SHIFT__SI__VI 0x00000008
#define DC_I2C_TRANSACTION1__DC_I2C_COUNT1__SHIFT__SI__VI 0x00000010
#define DC_I2C_TRANSACTION1__DC_I2C_RW1__SHIFT__SI__VI  0x00000000
#define DC_I2C_TRANSACTION1__DC_I2C_START1__SHIFT__SI__VI 0x0000000c
#define DC_I2C_TRANSACTION1__DC_I2C_STOP1__SHIFT__SI__VI 0x0000000d
#define DC_I2C_TRANSACTION1__DC_I2C_STOP_ON_NACK1__SHIFT__SI__VI 0x00000008
#define DC_I2C_TRANSACTION2__DC_I2C_COUNT2__SHIFT__SI__VI 0x00000010
#define DC_I2C_TRANSACTION2__DC_I2C_RW2__SHIFT__SI__VI  0x00000000
#define DC_I2C_TRANSACTION2__DC_I2C_START2__SHIFT__SI__VI 0x0000000c
#define DC_I2C_TRANSACTION2__DC_I2C_STOP2__SHIFT__SI__VI 0x0000000d
#define DC_I2C_TRANSACTION2__DC_I2C_STOP_ON_NACK2__SHIFT__SI__VI 0x00000008
#define DC_I2C_TRANSACTION3__DC_I2C_COUNT3__SHIFT__SI__VI 0x00000010
#define DC_I2C_TRANSACTION3__DC_I2C_RW3__SHIFT__SI__VI  0x00000000
#define DC_I2C_TRANSACTION3__DC_I2C_START3__SHIFT__SI__VI 0x0000000c
#define DC_I2C_TRANSACTION3__DC_I2C_STOP3__SHIFT__SI__VI 0x0000000d
#define DC_I2C_TRANSACTION3__DC_I2C_STOP_ON_NACK3__SHIFT__SI__VI 0x00000008
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_BLUE__SHIFT__SI__VI 0x00000000
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_GREEN__SHIFT__SI__VI 0x0000000a
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_RED__SHIFT__SI__VI 0x00000014
#define DC_LUT_AUTOFILL__DC_LUT_AUTOFILL_DONE__SHIFT__SI__VI 0x00000001
#define DC_LUT_AUTOFILL__DC_LUT_AUTOFILL__SHIFT__SI__VI 0x00000000
#define DC_LUT_BLACK_OFFSET_BLUE__DC_LUT_BLACK_OFFSET_BLUE__SHIFT__SI__VI 0x00000000
#define DC_LUT_BLACK_OFFSET_GREEN__DC_LUT_BLACK_OFFSET_GREEN__SHIFT__SI__VI 0x00000000
#define DC_LUT_BLACK_OFFSET_RED__DC_LUT_BLACK_OFFSET_RED__SHIFT__SI__VI 0x00000000
#define DC_LUT_CONTROL__DC_LUT_DATA_B_FLOAT_POINT_EN__SHIFT__SI__VI 0x00000005
#define DC_LUT_CONTROL__DC_LUT_DATA_B_SIGNED_EN__SHIFT__SI__VI 0x00000004
#define DC_LUT_CONTROL__DC_LUT_DATA_G_FLOAT_POINT_EN__SHIFT__SI__VI 0x0000000d
#define DC_LUT_CONTROL__DC_LUT_DATA_G_SIGNED_EN__SHIFT__SI__VI 0x0000000c
#define DC_LUT_CONTROL__DC_LUT_DATA_R_FLOAT_POINT_EN__SHIFT__SI__VI 0x00000015
#define DC_LUT_CONTROL__DC_LUT_DATA_R_SIGNED_EN__SHIFT__SI__VI 0x00000014
#define DC_LUT_CONTROL__DC_LUT_INC_B__SHIFT__SI__VI     0x00000000
#define DC_LUT_CONTROL__DC_LUT_INC_G__SHIFT__SI__VI     0x00000008
#define DC_LUT_CONTROL__DC_LUT_INC_R__SHIFT__SI__VI     0x00000010
#define DC_LUT_PWL_DATA__DC_LUT_BASE__SHIFT__SI__VI     0x00000000
#define DC_LUT_PWL_DATA__DC_LUT_DELTA__SHIFT__SI__VI    0x00000010
#define DC_LUT_RW_INDEX__DC_LUT_RW_INDEX__SHIFT__SI__VI 0x00000000
#define DC_LUT_RW_MODE__DC_LUT_RW_MODE__SHIFT__SI__VI   0x00000000
#define DC_LUT_SEQ_COLOR__DC_LUT_SEQ_COLOR__SHIFT__SI__VI 0x00000000
#define DC_LUT_WHITE_OFFSET_BLUE__DC_LUT_WHITE_OFFSET_BLUE__SHIFT__SI__VI 0x00000000
#define DC_LUT_WHITE_OFFSET_GREEN__DC_LUT_WHITE_OFFSET_GREEN__SHIFT__SI__VI 0x00000000
#define DC_LUT_WHITE_OFFSET_RED__DC_LUT_WHITE_OFFSET_RED__SHIFT__SI__VI 0x00000000
#define DC_LUT_WRITE_EN_MASK__DC_LUT_WRITE_EN_MASK__SHIFT__SI__VI 0x00000000
#define DC_MVP_LB_CONTROL__DC_MVP_SPARE_FLOPS__SHIFT__SI__VI 0x0000001f
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_IN_CAP__SHIFT__SI__VI 0x0000001c
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_FORCE_ONE__SHIFT__SI__VI 0x0000000c
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_FORCE_ZERO__SHIFT__SI__VI 0x00000010
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_SEL__SHIFT__SI__VI 0x00000008
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_STATUS__SHIFT__SI__VI 0x00000014
#define DC_MVP_LB_CONTROL__MVP_SWAP_LOCK_IN_MODE__SHIFT__SI__VI 0x00000000
#define DC_PAD_EXTERN_SIG__DC_PAD_EXTERN_SIG_SEL__SHIFT__SI__VI 0x00000000
#define DC_PAD_EXTERN_SIG__MVP_PIXEL_SRC_STATUS__SHIFT__SI__VI 0x00000004
#define DC_PINSTRAPS__DC_PINSTRAPS_AUDIO__SHIFT__SI__VI 0x0000000e
#define DC_PINSTRAPS__DC_PINSTRAPS_CCBYPASS__SHIFT__SI__VI 0x00000010
#define DC_PINSTRAPS__DC_PINSTRAPS_SMS_EN_HARD__SHIFT__SI__VI 0x0000000d
#define DC_PINSTRAPS__DC_PINSTRAPS_VIP_DEVICE__SHIFT__SI 0x0000000b
#define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL__SHIFT__SI__VI 0x00000000
#define DC_TEST_DEBUG_DATA__DC_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define DC_TEST_DEBUG_INDEX__DC_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define DC_TEST_DEBUG_INDEX__DC_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define DEBUG_DATA__DEBUG_DATA__SHIFT                   0x00000000
#define DEBUG_INDEX__DEBUG_INDEX__SHIFT                 0x00000000
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHGTOG__SHIFT__SI__VI 0x00000011
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_DONE__SHIFT__SI 0x00000010
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_DONETOG__SHIFT__SI__VI 0x00000012
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_RDIVIDER__SHIFT__SI__VI 0x00000008
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_WDIVIDER__SHIFT__SI__VI 0x00000000
#define DEVICE_CAP2__ARI_FORWARDING_SUPPORTED__SHIFT__CI__VI 0x00000005
#define DEVICE_CAP2__CPL_TIMEOUT_DIS_SUPPORTED__SHIFT__CI__VI 0x00000004
#define DEVICE_CAP2__CPL_TIMEOUT_RANGE_SUPPORTED__SHIFT__CI__VI 0x00000000
#define DEVICE_CAP2__END_END_TLP_PREFIX_SUPPORTED__SHIFT__CI__VI 0x00000015
#define DEVICE_CAP2__EXTENDED_FMT_FIELD_SUPPORTED__SHIFT__CI__VI 0x00000014
#define DEVICE_CAP2__MAX_END_END_TLP_PREFIXES__SHIFT__CI__VI 0x00000016
#define DEVICE_CAP__CAPTURED_SLOT_POWER_LIMIT__SHIFT    0x00000012
#define DEVICE_CAP__CAPTURED_SLOT_POWER_SCALE__SHIFT    0x0000001a
#define DEVICE_CAP__EXTENDED_TAG__SHIFT                 0x00000005
#define DEVICE_CAP__FLR_CAPABLE__SHIFT                  0x0000001c
#define DEVICE_CAP__L0S_ACCEPTABLE_LATENCY__SHIFT       0x00000006
#define DEVICE_CAP__L1_ACCEPTABLE_LATENCY__SHIFT        0x00000009
#define DEVICE_CAP__MAX_PAYLOAD_SUPPORT__SHIFT          0x00000000
#define DEVICE_CAP__PHANTOM_FUNC__SHIFT                 0x00000003
#define DEVICE_CAP__ROLE_BASED_ERR_REPORTING__SHIFT     0x0000000f
#define DEVICE_CNTL2__ARI_FORWARDING_EN__SHIFT__CI__VI  0x00000005
#define DEVICE_CNTL2__CPL_TIMEOUT_DIS__SHIFT            0x00000004
#define DEVICE_CNTL2__CPL_TIMEOUT_VALUE__SHIFT          0x00000000
#define DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING__SHIFT__CI__VI 0x0000000f
#define DEVICE_CNTL__AUX_POWER_PM_EN__SHIFT             0x0000000a
#define DEVICE_CNTL__CORR_ERR_EN__SHIFT                 0x00000000
#define DEVICE_CNTL__EXTENDED_TAG_EN__SHIFT             0x00000008
#define DEVICE_CNTL__FATAL_ERR_EN__SHIFT                0x00000002
#define DEVICE_CNTL__INITIATE_FLR__SHIFT__CI__VI        0x0000000f
#define DEVICE_CNTL__MAX_PAYLOAD_SIZE__SHIFT            0x00000005
#define DEVICE_CNTL__MAX_READ_REQUEST_SIZE__SHIFT__CI__VI 0x0000000c
#define DEVICE_CNTL__NON_FATAL_ERR_EN__SHIFT            0x00000001
#define DEVICE_CNTL__NO_SNOOP_EN__SHIFT                 0x0000000b
#define DEVICE_CNTL__PHANTOM_FUNC_EN__SHIFT             0x00000009
#define DEVICE_CNTL__RELAXED_ORD_EN__SHIFT              0x00000004
#define DEVICE_CNTL__USR_REPORT_EN__SHIFT               0x00000003
#define DEVICE_ID__DEVICE_ID__SHIFT                     0x00000000
#define DEVICE_STATUS2__RESERVED__SHIFT                 0x00000000
#define DEVICE_STATUS__AUX_PWR__SHIFT                   0x00000004
#define DEVICE_STATUS__CORR_ERR__SHIFT                  0x00000000
#define DEVICE_STATUS__FATAL_ERR__SHIFT                 0x00000002
#define DEVICE_STATUS__NON_FATAL_ERR__SHIFT             0x00000001
#define DEVICE_STATUS__TRANSACTIONS_PEND__SHIFT         0x00000005
#define DEVICE_STATUS__USR_DETECTED__SHIFT              0x00000003
#define DH_TEST__DH_TEST__SHIFT                         0x00000000
#define DIDT_DB_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT__CI__VI 0x00000005
#define DIDT_DB_CTRL0__DIDT_CTRL_EN__SHIFT__CI__VI      0x00000000
#define DIDT_DB_CTRL0__DIDT_CTRL_RST__SHIFT__CI__VI     0x00000004
#define DIDT_DB_CTRL0__PHASE_OFFSET__SHIFT__CI__VI      0x00000002
#define DIDT_DB_CTRL0__USE_REF_CLOCK__SHIFT__CI__VI     0x00000001
#define DIDT_DB_CTRL1__MAX_POWER__SHIFT__CI__VI         0x00000010
#define DIDT_DB_CTRL1__MIN_POWER__SHIFT__CI__VI         0x00000000
#define DIDT_DB_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT__CI__VI 0x0000001b
#define DIDT_DB_CTRL2__MAX_POWER_DELTA__SHIFT__CI__VI   0x00000000
#define DIDT_DB_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT__CI__VI 0x00000010
#define DIDT_DB_WEIGHT0_3__WEIGHT0__SHIFT__CI__VI       0x00000000
#define DIDT_DB_WEIGHT0_3__WEIGHT1__SHIFT__CI__VI       0x00000008
#define DIDT_DB_WEIGHT0_3__WEIGHT2__SHIFT__CI__VI       0x00000010
#define DIDT_DB_WEIGHT0_3__WEIGHT3__SHIFT__CI__VI       0x00000018
#define DIDT_DB_WEIGHT4_7__WEIGHT4__SHIFT__CI__VI       0x00000000
#define DIDT_DB_WEIGHT4_7__WEIGHT5__SHIFT__CI__VI       0x00000008
#define DIDT_DB_WEIGHT4_7__WEIGHT6__SHIFT__CI__VI       0x00000010
#define DIDT_DB_WEIGHT4_7__WEIGHT7__SHIFT__CI__VI       0x00000018
#define DIDT_DB_WEIGHT8_11__WEIGHT10__SHIFT__CI__VI     0x00000010
#define DIDT_DB_WEIGHT8_11__WEIGHT11__SHIFT__CI__VI     0x00000018
#define DIDT_DB_WEIGHT8_11__WEIGHT8__SHIFT__CI__VI      0x00000000
#define DIDT_DB_WEIGHT8_11__WEIGHT9__SHIFT__CI__VI      0x00000008
#define DIDT_IND_DATA__DIDT_IND_DATA__SHIFT__CI__VI     0x00000000
#define DIDT_IND_INDEX__DIDT_IND_INDEX__SHIFT__CI__VI   0x00000000
#define DIDT_SQ_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT__CI__VI 0x00000005
#define DIDT_SQ_CTRL0__DIDT_CTRL_EN__SHIFT__CI__VI      0x00000000
#define DIDT_SQ_CTRL0__DIDT_CTRL_RST__SHIFT__CI__VI     0x00000004
#define DIDT_SQ_CTRL0__PHASE_OFFSET__SHIFT__CI__VI      0x00000002
#define DIDT_SQ_CTRL0__USE_REF_CLOCK__SHIFT__CI__VI     0x00000001
#define DIDT_SQ_CTRL1__MAX_POWER__SHIFT__CI__VI         0x00000010
#define DIDT_SQ_CTRL1__MIN_POWER__SHIFT__CI__VI         0x00000000
#define DIDT_SQ_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT__CI__VI 0x0000001b
#define DIDT_SQ_CTRL2__MAX_POWER_DELTA__SHIFT__CI__VI   0x00000000
#define DIDT_SQ_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT__CI__VI 0x00000010
#define DIDT_SQ_WEIGHT0_3__WEIGHT0__SHIFT__CI__VI       0x00000000
#define DIDT_SQ_WEIGHT0_3__WEIGHT1__SHIFT__CI__VI       0x00000008
#define DIDT_SQ_WEIGHT0_3__WEIGHT2__SHIFT__CI__VI       0x00000010
#define DIDT_SQ_WEIGHT0_3__WEIGHT3__SHIFT__CI__VI       0x00000018
#define DIDT_SQ_WEIGHT4_7__WEIGHT4__SHIFT__CI__VI       0x00000000
#define DIDT_SQ_WEIGHT4_7__WEIGHT5__SHIFT__CI__VI       0x00000008
#define DIDT_SQ_WEIGHT4_7__WEIGHT6__SHIFT__CI__VI       0x00000010
#define DIDT_SQ_WEIGHT4_7__WEIGHT7__SHIFT__CI__VI       0x00000018
#define DIDT_SQ_WEIGHT8_11__WEIGHT10__SHIFT__CI__VI     0x00000010
#define DIDT_SQ_WEIGHT8_11__WEIGHT11__SHIFT__CI__VI     0x00000018
#define DIDT_SQ_WEIGHT8_11__WEIGHT8__SHIFT__CI__VI      0x00000000
#define DIDT_SQ_WEIGHT8_11__WEIGHT9__SHIFT__CI__VI      0x00000008
#define DIDT_TCP_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT__CI__VI 0x00000005
#define DIDT_TCP_CTRL0__DIDT_CTRL_EN__SHIFT__CI__VI     0x00000000
#define DIDT_TCP_CTRL0__DIDT_CTRL_RST__SHIFT__CI__VI    0x00000004
#define DIDT_TCP_CTRL0__PHASE_OFFSET__SHIFT__CI__VI     0x00000002
#define DIDT_TCP_CTRL0__USE_REF_CLOCK__SHIFT__CI__VI    0x00000001
#define DIDT_TCP_CTRL1__MAX_POWER__SHIFT__CI__VI        0x00000010
#define DIDT_TCP_CTRL1__MIN_POWER__SHIFT__CI__VI        0x00000000
#define DIDT_TCP_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT__CI__VI 0x0000001b
#define DIDT_TCP_CTRL2__MAX_POWER_DELTA__SHIFT__CI__VI  0x00000000
#define DIDT_TCP_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT__CI__VI 0x00000010
#define DIDT_TCP_WEIGHT0_3__WEIGHT0__SHIFT__CI__VI      0x00000000
#define DIDT_TCP_WEIGHT0_3__WEIGHT1__SHIFT__CI__VI      0x00000008
#define DIDT_TCP_WEIGHT0_3__WEIGHT2__SHIFT__CI__VI      0x00000010
#define DIDT_TCP_WEIGHT0_3__WEIGHT3__SHIFT__CI__VI      0x00000018
#define DIDT_TCP_WEIGHT4_7__WEIGHT4__SHIFT__CI__VI      0x00000000
#define DIDT_TCP_WEIGHT4_7__WEIGHT5__SHIFT__CI__VI      0x00000008
#define DIDT_TCP_WEIGHT4_7__WEIGHT6__SHIFT__CI__VI      0x00000010
#define DIDT_TCP_WEIGHT4_7__WEIGHT7__SHIFT__CI__VI      0x00000018
#define DIDT_TCP_WEIGHT8_11__WEIGHT10__SHIFT__CI__VI    0x00000010
#define DIDT_TCP_WEIGHT8_11__WEIGHT11__SHIFT__CI__VI    0x00000018
#define DIDT_TCP_WEIGHT8_11__WEIGHT8__SHIFT__CI__VI     0x00000000
#define DIDT_TCP_WEIGHT8_11__WEIGHT9__SHIFT__CI__VI     0x00000008
#define DIDT_TD_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT__CI__VI 0x00000005
#define DIDT_TD_CTRL0__DIDT_CTRL_EN__SHIFT__CI__VI      0x00000000
#define DIDT_TD_CTRL0__DIDT_CTRL_RST__SHIFT__CI__VI     0x00000004
#define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT__CI__VI      0x00000002
#define DIDT_TD_CTRL0__USE_REF_CLOCK__SHIFT__CI__VI     0x00000001
#define DIDT_TD_CTRL1__MAX_POWER__SHIFT__CI__VI         0x00000010
#define DIDT_TD_CTRL1__MIN_POWER__SHIFT__CI__VI         0x00000000
#define DIDT_TD_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT__CI__VI 0x0000001b
#define DIDT_TD_CTRL2__MAX_POWER_DELTA__SHIFT__CI__VI   0x00000000
#define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT__CI__VI 0x00000010
#define DIDT_TD_WEIGHT0_3__WEIGHT0__SHIFT__CI__VI       0x00000000
#define DIDT_TD_WEIGHT0_3__WEIGHT1__SHIFT__CI__VI       0x00000008
#define DIDT_TD_WEIGHT0_3__WEIGHT2__SHIFT__CI__VI       0x00000010
#define DIDT_TD_WEIGHT0_3__WEIGHT3__SHIFT__CI__VI       0x00000018
#define DIDT_TD_WEIGHT4_7__WEIGHT4__SHIFT__CI__VI       0x00000000
#define DIDT_TD_WEIGHT4_7__WEIGHT5__SHIFT__CI__VI       0x00000008
#define DIDT_TD_WEIGHT4_7__WEIGHT6__SHIFT__CI__VI       0x00000010
#define DIDT_TD_WEIGHT4_7__WEIGHT7__SHIFT__CI__VI       0x00000018
#define DIDT_TD_WEIGHT8_11__WEIGHT10__SHIFT__CI__VI     0x00000010
#define DIDT_TD_WEIGHT8_11__WEIGHT11__SHIFT__CI__VI     0x00000018
#define DIDT_TD_WEIGHT8_11__WEIGHT8__SHIFT__CI__VI      0x00000000
#define DIDT_TD_WEIGHT8_11__WEIGHT9__SHIFT__CI__VI      0x00000008
#define DIG_CLOCK_PATTERN__DIG_CLOCK_PATTERN__SHIFT__SI__VI 0x00000000
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_DATA_SEL__SHIFT__SI__VI 0x00000008
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_EN__SHIFT__SI__VI 0x00000000
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_LINK_SEL__SHIFT__SI__VI 0x00000004
#define DIG_OUTPUT_CRC_RESULT__DIG_OUTPUT_CRC_RESULT__SHIFT__SI__VI 0x00000000
#define DIG_RANDOM_PATTERN_SEED__DIG_RANDOM_PATTERN_SEED__SHIFT__SI__VI 0x00000000
#define DIG_RANDOM_PATTERN_SEED__DIG_RAN_PAT_DURING_DE_ONLY__SHIFT__SI__VI 0x00000018
#define DIG_TEST_PATTERN__DIG_HALF_CLOCK_PATTERN_SEL__SHIFT__SI__VI 0x00000001
#define DIG_TEST_PATTERN__DIG_RANDOM_PATTERN_OUT_EN__SHIFT__SI__VI 0x00000004
#define DIG_TEST_PATTERN__DIG_RANDOM_PATTERN_RESET__SHIFT__SI__VI 0x00000005
#define DIG_TEST_PATTERN__DIG_STATIC_TEST_PATTERN__SHIFT__SI__VI 0x00000010
#define DIG_TEST_PATTERN__DIG_TEST_PATTERN_EXTERNAL_RESET_EN__SHIFT__SI__VI 0x00000006
#define DIG_TEST_PATTERN__DIG_TEST_PATTERN_OUT_EN__SHIFT__SI__VI 0x00000000
#define DIG_TEST_PATTERN__LVDS_EYE_PATTERN__SHIFT__SI__VI 0x00000008
#define DIG_TEST_PATTERN__LVDS_TEST_CLOCK_DATA__SHIFT__SI__VI 0x00000002
#define DISPCLK_CGTT_BLK_CTRL_REG__DISPCLK_TURN_OFF_DELAY__SHIFT__SI__VI 0x00000004
#define DISPCLK_CGTT_BLK_CTRL_REG__DISPCLK_TURN_ON_DELAY__SHIFT__SI__VI 0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_LS_DONE_INTERRUPT__SHIFT__SI 0x0000000a
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_SW_DONE_INTERRUPT__SHIFT__SI 0x00000009
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_RX_INTERRUPT__SHIFT__SI 0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_RX_INTERRUPT__SHIFT__SI 0x0000001e
#define DISP_INTERRUPT_STATUS_CONTINUE__DISP_INTERRUPT_STATUS_CONTINUE2__SHIFT__SI__VI 0x0000001f
#define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT__SHIFT__SI__VI 0x0000001e
#define DISP_INTERRUPT_STATUS__ABM1_HG_READY_INT__SHIFT__SI__VI 0x0000001c
#define DISP_INTERRUPT_STATUS__ABM1_LS_READY_INT__SHIFT__SI__VI 0x0000001d
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_COUNT_NOW_INTERRUPT__SHIFT__SI 0x00000008
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT__SI 0x00000007
#define DISP_INTERRUPT_STATUS__CRTC1_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT__SI 0x00000019
#define DISP_INTERRUPT_STATUS__CRTC1_SNAPSHOT_INTERRUPT__SHIFT__SI 0x00000006
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGA_INTERRUPT__SHIFT__SI 0x00000009
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGB_INTERRUPT__SHIFT__SI 0x0000000a
#define DISP_INTERRUPT_STATUS__CRTC1_VSYNC_NOM_INTERRUPT__SHIFT__SI 0x00000017
#define DISP_INTERRUPT_STATUS__DACA_AUTODETECT_INTERRUPT__SHIFT__SI 0x00000010
#define DISP_INTERRUPT_STATUS__DACB_AUTODETECT_INTERRUPT__SHIFT__SI 0x00000011
#define DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT__SHIFT__SI 0x00000012
#define DISP_INTERRUPT_STATUS__DC_I2C_HW_DONE_INTERRUPT__SHIFT__SI 0x00000015
#define DISP_INTERRUPT_STATUS__DC_I2C_SW_DONE_INTERRUPT__SHIFT__SI 0x00000014
#define DISP_INTERRUPT_STATUS__DISP_INTERRUPT_STATUS_CONTINUE__SHIFT__SI__VI 0x0000001f
#define DISP_INTERRUPT_STATUS__DMCU_UC_INTERNAL_INT__SHIFT__SI 0x0000001b
#define DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT__SHIFT__SI 0x00000004
#define DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT__SHIFT__SI__VI 0x00000002
#define DISP_INTERRUPT_STATUS__SCL_DISP1_MODE_CHANGE_INTERRUPT__SHIFT__SI__VI 0x00000000
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT__SHIFT__SI 0x00000000
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE__SHIFT__SI 0x00000019
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_MSK__SHIFT__SI 0x0000001b
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_RUNNING__SHIFT__SI 0x0000001a
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK__SHIFT__SI 0x0000001d
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT__SHIFT__SI 0x0000001c
#define DISP_TIMER_CONTROL__DISP_TIMER_INT__SHIFT__SI   0x0000001e
#define DLL_CNTL__DLL_LOCK_TIME__SHIFT__SI__CI          0x0000000c
#define DLL_CNTL__DLL_RESET_TIME__SHIFT__SI__CI         0x00000000
#define DLL_CNTL__MRDCK0_BYPASS__SHIFT__SI__CI          0x00000018
#define DLL_CNTL__MRDCK1_BYPASS__SHIFT__SI__CI          0x00000019
#define DMA_POSITION_LOWER_BASE_ADDRESS__DMA_POSITION_BUFFER_ENABLE__SHIFT__SI__VI 0x00000000
#define DMA_POSITION_LOWER_BASE_ADDRESS__DMA_POSITION_LOWER_BASE_ADDRESS__SHIFT__SI__VI 0x00000007
#define DMA_POSITION_LOWER_BASE_ADDRESS__DMA_POSITION_LOWER_BASE_UNIMPLEMENTED_BITS__SHIFT__SI__VI 0x00000001
#define DMA_POSITION_UPPER_BASE_ADDRESS__DMA_POSITION_UPPER_BASE_ADDRESS__SHIFT__SI__VI 0x00000000
#define DMCU_CTRL__DISABLE_IRQ_TO_UC__SHIFT__SI__VI     0x00000002
#define DMCU_CTRL__DISABLE_XIRQ_TO_UC__SHIFT__SI__VI    0x00000003
#define DMCU_CTRL__IGNORE_PWRMGT__SHIFT__SI__VI         0x00000001
#define DMCU_CTRL__RESET_UC__SHIFT__SI__VI              0x00000000
#define DMCU_CTRL__UC_REG_RD_TIMEOUT__SHIFT__SI         0x00000016
#define DMCU_ERAM_RD_CTRL__ERAM_RD_ADDR__SHIFT__SI__VI  0x00000000
#define DMCU_ERAM_RD_CTRL__ERAM_RD_BE__SHIFT__SI__VI    0x00000010
#define DMCU_ERAM_RD_CTRL__ERAM_RD_BYTE_MODE__SHIFT__SI__VI 0x00000014
#define DMCU_ERAM_RD_DATA__ERAM_RD_DATA__SHIFT__SI__VI  0x00000000
#define DMCU_ERAM_WR_CTRL__ERAM_WR_ADDR__SHIFT__SI__VI  0x00000000
#define DMCU_ERAM_WR_CTRL__ERAM_WR_BE__SHIFT__SI__VI    0x00000010
#define DMCU_ERAM_WR_CTRL__ERAM_WR_BYTE_MODE__SHIFT__SI__VI 0x00000014
#define DMCU_ERAM_WR_DATA__ERAM_WR_DATA__SHIFT__SI__VI  0x00000000
#define DMCU_EVENT_TRIGGER__GEN_SW_INT_TO_UC__SHIFT__SI__VI 0x00000000
#define DMCU_EVENT_TRIGGER__GEN_UC_INTERNAL_INT_TO_HOST__SHIFT__SI__VI 0x00000017
#define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE__SHIFT__SI__VI 0x00000010
#define DMCU_FW_CHECKSUM_SMPL_BYTE_POS__DMCU_FW_CHECKSUM_HI_SMPL_BYTE_POS__SHIFT__SI__VI 0x00000002
#define DMCU_FW_CHECKSUM_SMPL_BYTE_POS__DMCU_FW_CHECKSUM_LO_SMPL_BYTE_POS__SHIFT__SI__VI 0x00000000
#define DMCU_FW_CS_HI__FW_CHECKSUM_HI__SHIFT__SI__VI    0x00000000
#define DMCU_FW_CS_LO__FW_CHECKSUM_LO__SHIFT__SI__VI    0x00000000
#define DMCU_FW_END_ADDR__FW_END_ADDR_LSB__SHIFT__SI__VI 0x00000000
#define DMCU_FW_END_ADDR__FW_END_ADDR_MSB__SHIFT__SI__VI 0x00000008
#define DMCU_FW_ISR_START_ADDR__FW_ISR_START_ADDR_LSB__SHIFT__SI__VI 0x00000000
#define DMCU_FW_ISR_START_ADDR__FW_ISR_START_ADDR_MSB__SHIFT__SI__VI 0x00000008
#define DMCU_FW_START_ADDR__FW_START_ADDR_LSB__SHIFT__SI__VI 0x00000000
#define DMCU_FW_START_ADDR__FW_START_ADDR_MSB__SHIFT__SI__VI 0x00000008
#define DMCU_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_CLEAR__SHIFT__SI__VI 0x00000002
#define DMCU_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_OCCURRED__SHIFT__SI__VI 0x00000002
#define DMCU_INTERRUPT_STATUS__ABM1_HG_READY_INT_CLEAR__SHIFT__SI__VI 0x00000000
#define DMCU_INTERRUPT_STATUS__ABM1_HG_READY_INT_OCCURRED__SHIFT__SI__VI 0x00000000
#define DMCU_INTERRUPT_STATUS__ABM1_LS_READY_INT_CLEAR__SHIFT__SI__VI 0x00000001
#define DMCU_INTERRUPT_STATUS__ABM1_LS_READY_INT_OCCURRED__SHIFT__SI__VI 0x00000001
#define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR__SHIFT__SI__VI 0x00000008
#define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_OCCURRED__SHIFT__SI__VI 0x00000008
#define DMCU_INTERRUPT_STATUS__MCP_INT_OCCURRED__SHIFT__SI__VI 0x00000003
#define DMCU_INTERRUPT_STATUS__SCP_INT_OCCURRED__SHIFT__SI__VI 0x00000009
#define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR__SHIFT__SI__VI 0x0000000a
#define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_OCCURRED__SHIFT__SI__VI 0x0000000a
#define DMCU_INTERRUPT_STATUS__UC_REG_RD_TIMEOUT_INT_CLEAR__SHIFT__SI__VI 0x0000000b
#define DMCU_INTERRUPT_STATUS__UC_REG_RD_TIMEOUT_INT_OCCURRED__SHIFT__SI__VI 0x0000000b
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT__SI 0x00000006
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_OCCURRED__SHIFT__SI 0x00000006
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_CLEAR__SHIFT__SI 0x00000007
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_OCCURRED__SHIFT__SI 0x00000007
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_BL_UPDATE_INT_MASK__SHIFT__SI__VI 0x00000002
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_HG_READY_INT_MASK__SHIFT__SI__VI 0x00000000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_LS_READY_INT_MASK__SHIFT__SI__VI 0x00000001
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__SCP_INT_MASK__SHIFT__SI__VI 0x00000009
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__UC_INTERNAL_INT_MASK__SHIFT__SI__VI 0x0000000a
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__UC_REG_RD_TIMEOUT_INT_MASK__SHIFT__SI__VI 0x0000000b
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_BL_UPDATE_INT_TO_UC_EN__SHIFT__SI__VI 0x00000002
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_HG_READY_INT_TO_UC_EN__SHIFT__SI__VI 0x00000000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_LS_READY_INT_TO_UC_EN__SHIFT__SI__VI 0x00000001
#define DMCU_INTERRUPT_TO_UC_EN_MASK__EXTERNAL_SW_INT_TO_UC_EN__SHIFT__SI__VI 0x00000008
#define DMCU_INTERRUPT_TO_UC_EN_MASK__MCP_INT_TO_UC_EN__SHIFT__SI__VI 0x00000003
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK1_INT_TO_UC_EN__SHIFT__SI 0x00000006
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK2_INT_TO_UC_EN__SHIFT__SI 0x00000007
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_BL_UPDATE_INT_XIRQ_IRQ_SEL__SHIFT__SI__VI 0x00000002
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_HG_READY_INT_XIRQ_IRQ_SEL__SHIFT__SI__VI 0x00000000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_LS_READY_INT_XIRQ_IRQ_SEL__SHIFT__SI__VI 0x00000001
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__EXTERNAL_SW_INT_XIRQ_IRQ_SEL__SHIFT__SI__VI 0x00000008
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__MCP_INT_XIRQ_IRQ_SEL__SHIFT__SI__VI 0x00000003
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK1_INT_XIRQ_IRQ_SEL__SHIFT__SI 0x00000006
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK2_INT_XIRQ_IRQ_SEL__SHIFT__SI 0x00000007
#define DMCU_INT_CNT__DMCU_ABM1_BL_UPDATE_INT_CNT__SHIFT__SI__VI 0x00000010
#define DMCU_INT_CNT__DMCU_ABM1_HG_READY_INT_CNT__SHIFT__SI__VI 0x00000000
#define DMCU_INT_CNT__DMCU_ABM1_LS_READY_INT_CNT__SHIFT__SI__VI 0x00000008
#define DMCU_IRAM_RD_CTRL__IRAM_RD_ADDR__SHIFT__SI__VI  0x00000000
#define DMCU_IRAM_RD_DATA__IRAM_RD_DATA__SHIFT__SI__VI  0x00000000
#define DMCU_IRAM_WR_CTRL__IRAM_WR_ADDR__SHIFT__SI__VI  0x00000000
#define DMCU_IRAM_WR_DATA__IRAM_WR_DATA__SHIFT__SI__VI  0x00000000
#define DMCU_PC_START_ADDR__PC_START_ADDR_LSB__SHIFT__SI__VI 0x00000000
#define DMCU_PC_START_ADDR__PC_START_ADDR_MSB__SHIFT__SI__VI 0x00000008
#define DMCU_RAM_ACCESS_CTRL__ERAM_RD_ADDR_AUTO_INC__SHIFT__SI__VI 0x00000001
#define DMCU_RAM_ACCESS_CTRL__ERAM_WR_ADDR_AUTO_INC__SHIFT__SI__VI 0x00000000
#define DMCU_RAM_ACCESS_CTRL__IRAM_RD_ADDR_AUTO_INC__SHIFT__SI__VI 0x00000003
#define DMCU_RAM_ACCESS_CTRL__IRAM_WR_ADDR_AUTO_INC__SHIFT__SI__VI 0x00000002
#define DMCU_STATUS__UC_IN_RESET__SHIFT__SI__VI         0x00000000
#define DMCU_STATUS__UC_IN_STOP_MODE__SHIFT__SI__VI     0x00000002
#define DMCU_STATUS__UC_IN_WAIT_MODE__SHIFT__SI__VI     0x00000001
#define DMCU_TEST_DEBUG_DATA__DMCU_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define DMCU_TEST_DEBUG_INDEX__DMCU_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define DMCU_TEST_DEBUG_INDEX__DMCU_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_ILLEGAL_OPCODE_TRAP__SHIFT__SI__VI 0x00000003
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_IRQ_N_PIN__SHIFT__SI__VI 0x00000000
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_PULSE_ACCUMULATOR_INPUT_EDGE__SHIFT__SI__VI 0x0000000e
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_PULSE_ACCUMULATOR_OVERFLOW__SHIFT__SI__VI 0x0000000f
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_REAL_TIME_INTERRUPT__SHIFT__SI__VI 0x00000009
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_SOFTWARE_INTERRUPT__SHIFT__SI__VI 0x00000002
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_1__SHIFT__SI__VI 0x0000000d
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_2__SHIFT__SI__VI 0x0000000c
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_3__SHIFT__SI__VI 0x0000000b
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_4_OUTPUT_COMPARE_5__SHIFT__SI__VI 0x0000000a
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_1__SHIFT__SI__VI 0x00000007
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_2__SHIFT__SI__VI 0x00000006
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_3__SHIFT__SI__VI 0x00000005
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_4__SHIFT__SI__VI 0x00000004
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OVERFLOW__SHIFT__SI__VI 0x00000008
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_XIRQ_N_PIN__SHIFT__SI__VI 0x00000001
#define DMIF_ARBITRATION_CONTROL__DMIF_ARBITRATION_REFERENCE_CLOCK_PERIOD__SHIFT__SI__VI 0x00000000
#define DMIF_CONTROL__DMIF_BUFF_SIZE__SHIFT__SI__VI     0x00000000
#define DMIF_CONTROL__DMIF_REQ_BURST_SIZE__SHIFT__SI__VI 0x00000008
#define DMIF_HW_DEBUG__DMIF_HW_DEBUG__SHIFT__SI__VI     0x00000000
#define DMIF_STATUS__DMIF_CLEAR_MC_SEND_ON_IDLE__SHIFT__SI__VI 0x00000008
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_ENABLE__SHIFT__SI__VI 0x00000010
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_URGENT_ONLY__SHIFT__SI__VI 0x00000011
#define DMIF_STATUS__DMIF_MC_SEND_ON_IDLE__SHIFT__SI__VI 0x00000000
#define DMIF_TEST_DEBUG_DATA__DMIF_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define DMIF_TEST_DEBUG_INDEX__DMIF_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define DMIF_TEST_DEBUG_INDEX__DMIF_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define DOUT_POWER_MANAGEMENT_CNTL__PM_ASSERT_RESET__SHIFT__SI 0x00000015
#define DOUT_SCRATCH0__DOUT_SCRATCH0__SHIFT__SI         0x00000000
#define DOUT_SCRATCH1__DOUT_SCRATCH1__SHIFT__SI         0x00000000
#define DOUT_SCRATCH2__DOUT_SCRATCH2__SHIFT__SI         0x00000000
#define DOUT_SCRATCH3__DOUT_SCRATCH3__SHIFT__SI         0x00000000
#define DOUT_SCRATCH4__DOUT_SCRATCH4__SHIFT__SI         0x00000000
#define DOUT_SCRATCH5__DOUT_SCRATCH5__SHIFT__SI         0x00000000
#define DOUT_SCRATCH6__DOUT_SCRATCH6__SHIFT__SI         0x00000000
#define DOUT_SCRATCH7__DOUT_SCRATCH7__SHIFT__SI         0x00000000
#define DOUT_TEST_DEBUG_DATA__DOUT_TEST_DEBUG_DATA__SHIFT__SI 0x00000000
#define DOUT_TEST_DEBUG_INDEX__DOUT_TEST_DEBUG_INDEX__SHIFT__SI 0x00000000
#define DOUT_TEST_DEBUG_INDEX__DOUT_TEST_DEBUG_WRITE_EN__SHIFT__SI 0x00000008
#define DP_AUX1_DEBUG_A__DP_AUX1_DEBUG_A__SHIFT__SI     0x00000000
#define DP_AUX1_DEBUG_B__DP_AUX1_DEBUG_B__SHIFT__SI     0x00000000
#define DP_AUX1_DEBUG_C__DP_AUX1_DEBUG_C__SHIFT__SI     0x00000000
#define DP_AUX1_DEBUG_D__DP_AUX1_DEBUG_D__SHIFT__SI     0x00000000
#define DP_AUX1_DEBUG_E__DP_AUX1_DEBUG_E__SHIFT__SI     0x00000000
#define DP_AUX1_DEBUG_F__DP_AUX1_DEBUG_F__SHIFT__SI     0x00000000
#define DP_AUX1_DEBUG_G__DP_AUX1_DEBUG_G__SHIFT__SI     0x00000000
#define DP_AUX1_DEBUG_H__DP_AUX1_DEBUG_H__SHIFT__SI     0x00000000
#define DP_AUX1_DEBUG_I__DP_AUX1_DEBUG_I__SHIFT__SI     0x00000000
#define DP_AUX2_DEBUG_A__DP_AUX2_DEBUG_A__SHIFT__SI     0x00000000
#define DP_AUX2_DEBUG_B__DP_AUX2_DEBUG_B__SHIFT__SI     0x00000000
#define DP_AUX2_DEBUG_C__DP_AUX2_DEBUG_C__SHIFT__SI     0x00000000
#define DP_AUX2_DEBUG_D__DP_AUX2_DEBUG_D__SHIFT__SI     0x00000000
#define DP_AUX2_DEBUG_E__DP_AUX2_DEBUG_E__SHIFT__SI     0x00000000
#define DP_AUX2_DEBUG_F__DP_AUX2_DEBUG_F__SHIFT__SI     0x00000000
#define DP_AUX2_DEBUG_G__DP_AUX2_DEBUG_G__SHIFT__SI     0x00000000
#define DP_AUX2_DEBUG_H__DP_AUX2_DEBUG_H__SHIFT__SI     0x00000000
#define DP_AUX2_DEBUG_I__DP_AUX2_DEBUG_I__SHIFT__SI     0x00000000
#define DP_AUX3_DEBUG_A__DP_AUX3_DEBUG_A__SHIFT__SI     0x00000000
#define DP_AUX3_DEBUG_B__DP_AUX3_DEBUG_B__SHIFT__SI     0x00000000
#define DP_AUX3_DEBUG_C__DP_AUX3_DEBUG_C__SHIFT__SI     0x00000000
#define DP_AUX3_DEBUG_D__DP_AUX3_DEBUG_D__SHIFT__SI     0x00000000
#define DP_AUX3_DEBUG_E__DP_AUX3_DEBUG_E__SHIFT__SI     0x00000000
#define DP_AUX3_DEBUG_F__DP_AUX3_DEBUG_F__SHIFT__SI     0x00000000
#define DP_AUX3_DEBUG_G__DP_AUX3_DEBUG_G__SHIFT__SI     0x00000000
#define DP_AUX3_DEBUG_H__DP_AUX3_DEBUG_H__SHIFT__SI     0x00000000
#define DP_AUX3_DEBUG_I__DP_AUX3_DEBUG_I__SHIFT__SI     0x00000000
#define DP_AUX4_DEBUG_A__DP_AUX4_DEBUG_A__SHIFT__SI     0x00000000
#define DP_AUX4_DEBUG_B__DP_AUX4_DEBUG_B__SHIFT__SI     0x00000000
#define DP_AUX4_DEBUG_C__DP_AUX4_DEBUG_C__SHIFT__SI     0x00000000
#define DP_AUX4_DEBUG_D__DP_AUX4_DEBUG_D__SHIFT__SI     0x00000000
#define DP_AUX4_DEBUG_E__DP_AUX4_DEBUG_E__SHIFT__SI     0x00000000
#define DP_AUX4_DEBUG_F__DP_AUX4_DEBUG_F__SHIFT__SI     0x00000000
#define DP_AUX4_DEBUG_G__DP_AUX4_DEBUG_G__SHIFT__SI     0x00000000
#define DP_AUX4_DEBUG_H__DP_AUX4_DEBUG_H__SHIFT__SI     0x00000000
#define DP_AUX4_DEBUG_I__DP_AUX4_DEBUG_I__SHIFT__SI     0x00000000
#define DP_AUX5_DEBUG_A__DP_AUX5_DEBUG_A__SHIFT__SI     0x00000000
#define DP_AUX5_DEBUG_B__DP_AUX5_DEBUG_B__SHIFT__SI     0x00000000
#define DP_AUX5_DEBUG_C__DP_AUX5_DEBUG_C__SHIFT__SI     0x00000000
#define DP_AUX5_DEBUG_D__DP_AUX5_DEBUG_D__SHIFT__SI     0x00000000
#define DP_AUX5_DEBUG_E__DP_AUX5_DEBUG_E__SHIFT__SI     0x00000000
#define DP_AUX5_DEBUG_F__DP_AUX5_DEBUG_F__SHIFT__SI     0x00000000
#define DP_AUX5_DEBUG_G__DP_AUX5_DEBUG_G__SHIFT__SI     0x00000000
#define DP_AUX5_DEBUG_H__DP_AUX5_DEBUG_H__SHIFT__SI     0x00000000
#define DP_AUX5_DEBUG_I__DP_AUX5_DEBUG_I__SHIFT__SI     0x00000000
#define DP_AUX6_DEBUG_A__DP_AUX6_DEBUG_A__SHIFT__SI     0x00000000
#define DP_AUX6_DEBUG_B__DP_AUX6_DEBUG_B__SHIFT__SI     0x00000000
#define DP_AUX6_DEBUG_C__DP_AUX6_DEBUG_C__SHIFT__SI     0x00000000
#define DP_AUX6_DEBUG_D__DP_AUX6_DEBUG_D__SHIFT__SI     0x00000000
#define DP_AUX6_DEBUG_E__DP_AUX6_DEBUG_E__SHIFT__SI     0x00000000
#define DP_AUX6_DEBUG_F__DP_AUX6_DEBUG_F__SHIFT__SI     0x00000000
#define DP_AUX6_DEBUG_G__DP_AUX6_DEBUG_G__SHIFT__SI     0x00000000
#define DP_AUX6_DEBUG_H__DP_AUX6_DEBUG_H__SHIFT__SI     0x00000000
#define DP_AUX6_DEBUG_I__DP_AUX6_DEBUG_I__SHIFT__SI     0x00000000
#define DP_CONFIG__DP_UDI_LANES__SHIFT__SI__VI          0x00000000
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_EXT_DISP__SHIFT__SI__VI 0x00000010
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_RESET__SHIFT__SI__VI 0x00000008
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE0__SHIFT__SI__VI 0x00000000
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE1__SHIFT__SI__VI 0x00000001
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE2__SHIFT__SI__VI 0x00000002
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE3__SHIFT__SI__VI 0x00000003
#define DP_DPHY_CNTL__DPHY_BYPASS__SHIFT__SI__VI        0x00000010
#define DP_DPHY_CNTL__DPHY_SKEW_BYPASS__SHIFT__SI__VI   0x00000018
#define DP_DPHY_CRC_CNTL__DPHY_CRC_FIELD__SHIFT__SI__VI 0x00000000
#define DP_DPHY_CRC_CNTL__DPHY_CRC_MASK__SHIFT__SI__VI  0x00000010
#define DP_DPHY_CRC_CNTL__DPHY_CRC_SEL__SHIFT__SI__VI   0x00000004
#define DP_DPHY_CRC_EN__DPHY_CRC_CONT_EN__SHIFT__SI__VI 0x00000004
#define DP_DPHY_CRC_EN__DPHY_CRC_EN__SHIFT__SI__VI      0x00000000
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT__SHIFT__SI__VI 0x00000000
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP1_TIME__SHIFT__SI__VI 0x00000008
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP2_TIME__SHIFT__SI__VI 0x00000014
#define DP_DPHY_FAST_TRAINING__DPHY_RX_FAST_TRAINING_CAPABLE__SHIFT__SI__VI 0x00000000
#define DP_DPHY_FAST_TRAINING__DPHY_SW_FAST_TRAINING_START__SHIFT__SI__VI 0x00000001
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_EN__SHIFT__SI__VI  0x00000000
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEED__SHIFT__SI__VI 0x00000008
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEL__SHIFT__SI__VI 0x00000004
#define DP_DPHY_TRAINING_PATTERN_SEL__DPHY_TRAINING_PATTERN_SEL__SHIFT__SI__VI 0x00000000
#define DP_DTO0_MODULO__DP_DTO0_MODULO__SHIFT__SI__VI   0x00000000
#define DP_DTO0_PHASE__DP_DTO0_PHASE__SHIFT__SI__VI     0x00000000
#define DP_DTO1_MODULO__DP_DTO1_MODULO__SHIFT__SI__VI   0x00000000
#define DP_DTO1_PHASE__DP_DTO1_PHASE__SHIFT__SI__VI     0x00000000
#define DP_DTO2_MODULO__DP_DTO2_MODULO__SHIFT__SI__VI   0x00000000
#define DP_DTO2_PHASE__DP_DTO2_PHASE__SHIFT__SI__VI     0x00000000
#define DP_DTO3_MODULO__DP_DTO3_MODULO__SHIFT__SI__VI   0x00000000
#define DP_DTO3_PHASE__DP_DTO3_PHASE__SHIFT__SI__VI     0x00000000
#define DP_DTO4_MODULO__DP_DTO4_MODULO__SHIFT__SI__VI   0x00000000
#define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT__SI__VI     0x00000000
#define DP_DTO5_MODULO__DP_DTO5_MODULO__SHIFT__SI__VI   0x00000000
#define DP_DTO5_PHASE__DP_DTO5_PHASE__SHIFT__SI__VI     0x00000000
#define DP_LINK_CNTL__DP_EMBEDDED_PANEL_MODE__SHIFT__SI__VI 0x00000011
#define DP_LINK_CNTL__DP_LINK_STATUS__SHIFT__SI__VI     0x00000008
#define DP_LINK_CNTL__DP_LINK_TRAINING_COMPLETE__SHIFT__SI__VI 0x00000004
#define DP_PIXEL_FORMAT__DP_COMPONENT_DEPTH__SHIFT__SI__VI 0x00000018
#define DP_PIXEL_FORMAT__DP_DYN_RANGE__SHIFT__SI__VI    0x00000008
#define DP_PIXEL_FORMAT__DP_PIXEL_ENCODING__SHIFT__SI__VI 0x00000000
#define DP_PIXEL_FORMAT__DP_YCBCR_RANGE__SHIFT__SI__VI  0x00000010
#define DP_SEC_AUD_M_READBACK__DP_SEC_AUD_M_READBACK__SHIFT__SI__VI 0x00000000
#define DP_SEC_AUD_M__DP_SEC_AUD_M__SHIFT__SI__VI       0x00000000
#define DP_SEC_AUD_N_READBACK__DP_SEC_AUD_N_READBACK__SHIFT__SI__VI 0x00000000
#define DP_SEC_AUD_N__DP_SEC_AUD_N__SHIFT__SI__VI       0x00000000
#define DP_SEC_CNTL__DP_SEC_AIP_ENABLE__SHIFT__SI__VI   0x0000000c
#define DP_SEC_CNTL__DP_SEC_ASP_ENABLE__SHIFT__SI__VI   0x00000004
#define DP_SEC_CNTL__DP_SEC_ATP_ENABLE__SHIFT__SI__VI   0x00000008
#define DP_SEC_CNTL__DP_SEC_AVI_ENABLE__SHIFT__SI__VI   0x00000018
#define DP_SEC_CNTL__DP_SEC_MPG_ENABLE__SHIFT__SI__VI   0x0000001c
#define DP_SEC_CNTL__DP_SEC_STREAM_ENABLE__SHIFT__SI__VI 0x00000000
#define DP_SEC_FRAMING1__DP_SEC_FRAME_START_LOCATION__SHIFT__SI__VI 0x00000000
#define DP_SEC_FRAMING1__DP_SEC_VBLANK_TRANSMIT_WIDTH__SHIFT__SI__VI 0x00000010
#define DP_SEC_FRAMING2__DP_SEC_HBLANK_TRANSMIT_WIDTH__SHIFT__SI__VI 0x00000010
#define DP_SEC_FRAMING2__DP_SEC_START_POSITION__SHIFT__SI__VI 0x00000000
#define DP_SEC_FRAMING3__DP_SEC_IDLE_FRAME_SIZE__SHIFT__SI__VI 0x00000000
#define DP_SEC_FRAMING3__DP_SEC_IDLE_TRANSMIT_WIDTH__SHIFT__SI__VI 0x00000010
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_STATUS__SHIFT__SI__VI 0x0000001d
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE__SHIFT__SI__VI 0x0000001c
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_ACK__SHIFT__SI__VI 0x00000018
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_STATUS__SHIFT__SI__VI 0x00000014
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CODING_TYPE__SHIFT__SI 0x00000000
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_PRIORITY__SHIFT__SI__VI 0x00000004
#define DP_SEC_PACKET_CNTL__DP_SEC_VERSION__SHIFT__SI__VI 0x00000008
#define DP_SEC_TIMESTAMP__DP_SEC_TIMESTAMP_MODE__SHIFT__SI__VI 0x00000000
#define DP_STEER_FIFO__DP_STEER_FIFO_RESET__SHIFT__SI__VI 0x00000000
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_ACK__SHIFT__SI__VI 0x00000006
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_FLAG__SHIFT__SI__VI 0x00000004
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_INT__SHIFT__SI__VI 0x00000005
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_MASK__SHIFT__SI__VI 0x00000007
#define DP_TEST_DEBUG_DATA__DP_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_ACK__SHIFT__SI__VI 0x00000001
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_INT__SHIFT__SI__VI 0x00000000
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_MASK__SHIFT__SI__VI 0x00000002
#define DP_VID_MSA_VBID__DP_VID_MSA_LOCATION__SHIFT__SI__VI 0x00000000
#define DP_VID_MSA_VBID__DP_VID_MSA_TOP_FIELD_MODE__SHIFT__SI__VI 0x00000010
#define DP_VID_MSA_VBID__DP_VID_VBID_FIELD_POL__SHIFT__SI__VI 0x00000018
#define DP_VID_M__DP_VID_M__SHIFT__SI__VI               0x00000000
#define DP_VID_N__DP_VID_N__SHIFT__SI__VI               0x00000000
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_CHANGE_KEEPOUT__SHIFT__SI__VI 0x00000014
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_DIS_DEFER__SHIFT__SI__VI 0x00000008
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_ENABLE__SHIFT__SI__VI 0x00000000
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_STATUS__SHIFT__SI__VI 0x00000010
#define DP_VID_TIMING__DP_VID_M_N_GEN_EN__SHIFT__SI__VI 0x00000008
#define DP_VID_TIMING__DP_VID_N_DIV__SHIFT__SI__VI      0x00000018
#define DP_VID_TIMING__DP_VID_TIMING_MODE__SHIFT__SI__VI 0x00000000
#define DVOACLKC_CNTL__DVOACLKC_COARSE_ADJUST_EN__SHIFT__SI__VI 0x00000011
#define DVOACLKC_CNTL__DVOACLKC_COARSE_SKEW_CNTL__SHIFT__SI__VI 0x00000008
#define DVOACLKC_CNTL__DVOACLKC_FINE_ADJUST_EN__SHIFT__SI__VI 0x00000010
#define DVOACLKC_CNTL__DVOACLKC_FINE_SKEW_CNTL__SHIFT__SI__VI 0x00000000
#define DVOACLKC_CNTL__DVOACLKC_IN_PHASE__SHIFT__SI__VI 0x00000012
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_COARSE_ADJUST_EN__SHIFT__SI__VI 0x00000011
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_COARSE_SKEW_CNTL__SHIFT__SI__VI 0x00000008
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_FINE_ADJUST_EN__SHIFT__SI__VI 0x00000010
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_FINE_SKEW_CNTL__SHIFT__SI__VI 0x00000000
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_IN_PHASE__SHIFT__SI__VI 0x00000012
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_SKEW_PHASE_OVERRIDE__SHIFT__SI__VI 0x00000014
#define DVOACLKC_MVP_CNTL__MVP_CLK_A_SRC_SEL__SHIFT__SI__VI 0x00000018
#define DVOACLKC_MVP_CNTL__MVP_CLK_B_SRC_SEL__SHIFT__SI__VI 0x0000001c
#define DVOACLKD_CNTL__DVOACLKD_COARSE_ADJUST_EN__SHIFT__SI__VI 0x00000011
#define DVOACLKD_CNTL__DVOACLKD_COARSE_SKEW_CNTL__SHIFT__SI__VI 0x00000008
#define DVOACLKD_CNTL__DVOACLKD_FINE_ADJUST_EN__SHIFT__SI__VI 0x00000010
#define DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL__SHIFT__SI__VI 0x00000000
#define DVOACLKD_CNTL__DVOACLKD_IN_PHASE__SHIFT__SI__VI 0x00000012
#define DVO_CONTROL__DVO_COLOR_FORMAT__SHIFT__SI__VI    0x00000018
#define DVO_CONTROL__DVO_CTL3__SHIFT__SI__VI            0x0000001f
#define DVO_CONTROL__DVO_DUAL_CHANNEL_EN__SHIFT__SI__VI 0x00000008
#define DVO_CONTROL__DVO_INVERT_DVOCLK__SHIFT__SI__VI   0x00000012
#define DVO_CONTROL__DVO_RATE_SELECT__SHIFT__SI__VI     0x00000000
#define DVO_CONTROL__DVO_RESET_FIFO__SHIFT__SI__VI      0x00000010
#define DVO_CONTROL__DVO_SDRCLK_SEL__SHIFT__SI__VI      0x00000001
#define DVO_CONTROL__DVO_SYNC_PHASE__SHIFT__SI__VI      0x00000011
#define DVO_CRC2_SIG_MASK__DVO_CRC2_SIG_MASK__SHIFT__SI__VI 0x00000000
#define DVO_CRC2_SIG_RESULT__DVO_CRC2_SIG_RESULT__SHIFT__SI__VI 0x00000000
#define DVO_CRC_EN__DVO_CRC2_EN__SHIFT__SI__VI          0x00000010
#define DVO_ENABLE__DVO_ENABLE__SHIFT__SI__VI           0x00000000
#define DVO_OUTPUT__DVO_CLOCK_MODE__SHIFT__SI__VI       0x00000008
#define DVO_OUTPUT__DVO_OUTPUT_ENABLE_MODE__SHIFT__SI__VI 0x00000000
#define DVO_SOURCE_SELECT__DVO_SOURCE_SELECT__SHIFT__SI__VI 0x00000000
#define DVO_SOURCE_SELECT__DVO_STEREOSYNC_SELECT__SHIFT__SI__VI 0x00000010
#define DVO_STRENGTH_CONTROL__DVOCLK_SN__SHIFT__SI__VI  0x0000000c
#define DVO_STRENGTH_CONTROL__DVOCLK_SP__SHIFT__SI__VI  0x00000008
#define DVO_STRENGTH_CONTROL__DVO_LSB_VMODE__SHIFT__SI__VI 0x0000001c
#define DVO_STRENGTH_CONTROL__DVO_MSB_VMODE__SHIFT__SI__VI 0x0000001d
#define DVO_STRENGTH_CONTROL__DVO_SN__SHIFT__SI__VI     0x00000004
#define DVO_STRENGTH_CONTROL__DVO_SP__SHIFT__SI__VI     0x00000000
#define EXP0__RESERVED__SHIFT                           0x00000000
#define EXP1__RESERVED__SHIFT                           0x00000000
#define EXP2__RESERVED__SHIFT                           0x00000000
#define EXP3__RESERVED__SHIFT                           0x00000000
#define EXP4__RESERVED__SHIFT                           0x00000000
#define EXP5__RESERVED__SHIFT                           0x00000000
#define EXP6__RESERVED__SHIFT                           0x00000000
#define EXP7__RESERVED__SHIFT                           0x00000000
#define EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_LEFT__SHIFT__SI__VI 0x00000010
#define EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_RIGHT__SHIFT__SI__VI 0x00000000
#define EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_BOTTOM__SHIFT__SI__VI 0x00000000
#define EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_TOP__SHIFT__SI__VI 0x00000010
#define FBC_CLIENT_REGION_MASK__FBC_MEMORY_REGION_MASK__SHIFT__SI__VI 0x00000010
#define FBC_CNTL__FBC_COHERENCY_MODE__SHIFT__SI__VI     0x00000010
#define FBC_CNTL__FBC_EN__SHIFT__SI__VI                 0x0000001f
#define FBC_CNTL__FBC_GRPH_COMP_EN__SHIFT__SI__VI       0x00000000
#define FBC_CNTL__FBC_SOFT_COMPRESS_EN__SHIFT__SI__VI   0x00000019
#define FBC_CNTL__FBC_SRC_SEL__SHIFT__SI__VI            0x00000001
#define FBC_COMP_CNTL__FBC_DEPTH_MONO08_EN__SHIFT__SI__VI 0x00000010
#define FBC_COMP_CNTL__FBC_DEPTH_MONO16_EN__SHIFT__SI__VI 0x00000011
#define FBC_COMP_CNTL__FBC_DEPTH_RGB04_EN__SHIFT__SI__VI 0x00000012
#define FBC_COMP_CNTL__FBC_DEPTH_RGB08_EN__SHIFT__SI__VI 0x00000013
#define FBC_COMP_CNTL__FBC_DEPTH_RGB16_EN__SHIFT__SI__VI 0x00000014
#define FBC_COMP_CNTL__FBC_MIN_COMPRESSION__SHIFT__SI__VI 0x00000000
#define FBC_COMP_MODE__FBC_DPCM4_RGB_EN__SHIFT__SI__VI  0x00000008
#define FBC_COMP_MODE__FBC_DPCM4_YUV_EN__SHIFT__SI__VI  0x0000000a
#define FBC_COMP_MODE__FBC_DPCM8_RGB_EN__SHIFT__SI__VI  0x00000009
#define FBC_COMP_MODE__FBC_DPCM8_YUV_EN__SHIFT__SI__VI  0x0000000b
#define FBC_COMP_MODE__FBC_IND_EN__SHIFT__SI__VI        0x00000010
#define FBC_COMP_MODE__FBC_RLE_EN__SHIFT__SI__VI        0x00000000
#define FBC_CSM_REGION_OFFSET_01__FBC_CSM_REGION_OFFSET_0__SHIFT__SI__VI 0x00000000
#define FBC_CSM_REGION_OFFSET_01__FBC_CSM_REGION_OFFSET_1__SHIFT__SI__VI 0x00000010
#define FBC_CSM_REGION_OFFSET_23__FBC_CSM_REGION_OFFSET_2__SHIFT__SI__VI 0x00000000
#define FBC_CSM_REGION_OFFSET_23__FBC_CSM_REGION_OFFSET_3__SHIFT__SI__VI 0x00000010
#define FBC_DEBUG0__FBC_COMP_WAKE_DIS__SHIFT__SI__VI    0x00000010
#define FBC_DEBUG0__FBC_DEBUG0__SHIFT__SI__VI           0x00000011
#define FBC_DEBUG0__FBC_DEBUG_MUX__SHIFT__SI__VI        0x00000018
#define FBC_DEBUG0__FBC_PERF_MUX0__SHIFT__SI__VI        0x00000000
#define FBC_DEBUG0__FBC_PERF_MUX1__SHIFT__SI__VI        0x00000008
#define FBC_DEBUG1__FBC_DEBUG1__SHIFT__SI__VI           0x00000000
#define FBC_DEBUG2__FBC_DEBUG2__SHIFT__SI__VI           0x00000000
#define FBC_DEBUG_COMP__FBC_COMP_BUSY_HYSTERESIS__SHIFT__SI__VI 0x00000004
#define FBC_DEBUG_COMP__FBC_COMP_CLK_CNTL__SHIFT__SI__VI 0x00000008
#define FBC_DEBUG_COMP__FBC_COMP_RSIZE__SHIFT__SI__VI   0x00000003
#define FBC_DEBUG_COMP__FBC_COMP_SWAP__SHIFT__SI__VI    0x00000000
#define FBC_DEBUG_CSR_RDATA__FBC_DEBUG_CSR_RDATA__SHIFT__SI__VI 0x00000000
#define FBC_DEBUG_CSR_WDATA__FBC_DEBUG_CSR_WDATA__SHIFT__SI__VI 0x00000000
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_ADDR__SHIFT__SI__VI 0x00000000
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_EN__SHIFT__SI__VI  0x0000001f
#define FBC_IDLE_FORCE_CLEAR_MASK__FBC_IDLE_FORCE_CLEAR_MASK__SHIFT__SI__VI 0x00000000
#define FBC_IDLE_MASK__FBC_IDLE_MASK__SHIFT__SI__VI     0x00000000
#define FBC_IND_LUT0__FBC_IND_LUT0__SHIFT__SI__VI       0x00000000
#define FBC_IND_LUT10__FBC_IND_LUT10__SHIFT__SI__VI     0x00000000
#define FBC_IND_LUT11__FBC_IND_LUT11__SHIFT__SI__VI     0x00000000
#define FBC_IND_LUT12__FBC_IND_LUT12__SHIFT__SI__VI     0x00000000
#define FBC_IND_LUT13__FBC_IND_LUT13__SHIFT__SI__VI     0x00000000
#define FBC_IND_LUT14__FBC_IND_LUT14__SHIFT__SI__VI     0x00000000
#define FBC_IND_LUT15__FBC_IND_LUT15__SHIFT__SI__VI     0x00000000
#define FBC_IND_LUT1__FBC_IND_LUT1__SHIFT__SI__VI       0x00000000
#define FBC_IND_LUT2__FBC_IND_LUT2__SHIFT__SI__VI       0x00000000
#define FBC_IND_LUT3__FBC_IND_LUT3__SHIFT__SI__VI       0x00000000
#define FBC_IND_LUT4__FBC_IND_LUT4__SHIFT__SI__VI       0x00000000
#define FBC_IND_LUT5__FBC_IND_LUT5__SHIFT__SI__VI       0x00000000
#define FBC_IND_LUT6__FBC_IND_LUT6__SHIFT__SI__VI       0x00000000
#define FBC_IND_LUT7__FBC_IND_LUT7__SHIFT__SI__VI       0x00000000
#define FBC_IND_LUT8__FBC_IND_LUT8__SHIFT__SI__VI       0x00000000
#define FBC_IND_LUT9__FBC_IND_LUT9__SHIFT__SI__VI       0x00000000
#define FBC_MISC__FBC_DECOMPRESS_ERROR_CLEAR__SHIFT__SI__VI 0x00000010
#define FBC_MISC__FBC_DECOMPRESS_ERROR__SHIFT__SI__VI   0x00000000
#define FBC_MISC__FBC_DIVIDE_X__SHIFT__SI__VI           0x00000008
#define FBC_MISC__FBC_DIVIDE_Y__SHIFT__SI__VI           0x0000000a
#define FBC_MISC__FBC_ERROR_PIXEL__SHIFT__SI__VI        0x00000004
#define FBC_MISC__FBC_INVALIDATE_ON_ERROR__SHIFT__SI__VI 0x00000003
#define FBC_MISC__FBC_RSM_UNCOMP_DATA_IMMEDIATELY__SHIFT__SI__VI 0x0000000c
#define FBC_MISC__FBC_RSM_WRITE_VALUE__SHIFT__SI__VI    0x0000000b
#define FBC_MISC__FBC_STOP_ON_ERROR__SHIFT__SI__VI      0x00000002
#define FBC_START_STOP_DELAY__FBC_COMP_START_DELAY__SHIFT__SI__VI 0x00000008
#define FBC_START_STOP_DELAY__FBC_DECOMP_START_DELAY__SHIFT__SI__VI 0x00000000
#define FBC_START_STOP_DELAY__FBC_DECOMP_STOP_DELAY__SHIFT__SI__VI 0x00000007
#define FBC_TEST_DEBUG_DATA__FBC_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define FBC_TEST_DEBUG_INDEX__FBC_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define FBC_TEST_DEBUG_INDEX__FBC_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define FIRMWARE_FLAGS__INTERRUPTS_ENABLED__SHIFT__CI__VI 0x00000000
#define FIRMWARE_FLAGS__RESERVED__SHIFT__CI__VI         0x00000001
#define FIRMWARE_FLAGS__TEST_COUNT__SHIFT__CI__VI       0x00000018
#define FMT_BIT_DEPTH_CONTROL__FMT_25FRC_SEL__SHIFT__SI__VI 0x0000001a
#define FMT_BIT_DEPTH_CONTROL__FMT_50FRC_SEL__SHIFT__SI__VI 0x0000001c
#define FMT_BIT_DEPTH_CONTROL__FMT_75FRC_SEL__SHIFT__SI__VI 0x0000001e
#define FMT_BIT_DEPTH_CONTROL__FMT_FRAME_RANDOM_ENABLE__SHIFT__SI__VI 0x0000000d
#define FMT_BIT_DEPTH_CONTROL__FMT_HIGHPASS_RANDOM_ENABLE__SHIFT__SI__VI 0x0000000f
#define FMT_BIT_DEPTH_CONTROL__FMT_RGB_RANDOM_ENABLE__SHIFT__SI__VI 0x0000000e
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_DEPTH__SHIFT__SI 0x0000000c
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_EN__SHIFT__SI__VI 0x00000008
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_MODE__SHIFT__SI__VI 0x00000009
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_DEPTH__SHIFT__SI 0x00000014
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_EN__SHIFT__SI__VI 0x00000010
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_OFFSET__SHIFT__SI__VI 0x00000015
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_RESET__SHIFT__SI__VI 0x00000019
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_LEVEL__SHIFT__SI__VI 0x00000018
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_DEPTH__SHIFT__SI__VI 0x00000004
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_EN__SHIFT__SI__VI 0x00000000
#define FMT_CLAMP_CNTL__FMT_CLAMP_COLOR_FORMAT__SHIFT__SI__VI 0x00000010
#define FMT_CLAMP_CNTL__FMT_CLAMP_DATA_EN__SHIFT__SI__VI 0x00000000
#define FMT_CONTROL__FMT_PIXEL_ENCODING__SHIFT__SI__VI  0x00000010
#define FMT_CRC_CNTL__FMT_CRC_CONT_EN__SHIFT__SI__VI    0x00000004
#define FMT_CRC_CNTL__FMT_CRC_EN__SHIFT__SI__VI         0x00000000
#define FMT_CRC_CNTL__FMT_CRC_EVEN_ODD_PIX_ENABLE__SHIFT__SI__VI 0x00000014
#define FMT_CRC_CNTL__FMT_CRC_EVEN_ODD_PIX_SELECT__SHIFT__SI__VI 0x00000018
#define FMT_CRC_CNTL__FMT_CRC_INTERLACE_MODE__SHIFT__SI__VI 0x0000000c
#define FMT_CRC_CNTL__FMT_CRC_ONLY_BLANKb__SHIFT__SI    0x00000008
#define FMT_CRC_CNTL__FMT_CRC_USE_NEW_AND_REPEATED_PIXELS__SHIFT__SI__VI 0x00000010
#define FMT_CRC_SIG_BLUE_CONTROL_MASK__FMT_CRC_SIG_BLUE_MASK__SHIFT__SI__VI 0x00000000
#define FMT_CRC_SIG_BLUE_CONTROL_MASK__FMT_CRC_SIG_CONTROL_MASK__SHIFT__SI__VI 0x00000010
#define FMT_CRC_SIG_BLUE_CONTROL__FMT_CRC_SIG_BLUE__SHIFT__SI__VI 0x00000000
#define FMT_CRC_SIG_BLUE_CONTROL__FMT_CRC_SIG_CONTROL__SHIFT__SI__VI 0x00000010
#define FMT_CRC_SIG_RED_GREEN_MASK__FMT_CRC_SIG_GREEN_MASK__SHIFT__SI__VI 0x00000010
#define FMT_CRC_SIG_RED_GREEN_MASK__FMT_CRC_SIG_RED_MASK__SHIFT__SI__VI 0x00000000
#define FMT_CRC_SIG_RED_GREEN__FMT_CRC_SIG_GREEN__SHIFT__SI__VI 0x00000010
#define FMT_CRC_SIG_RED_GREEN__FMT_CRC_SIG_RED__SHIFT__SI__VI 0x00000000
#define FMT_DEBUG_CNTL__FMT_DEBUG_COLOR_SELECT__SHIFT__SI__VI 0x00000000
#define FMT_DITHER_RAND_B_SEED__FMT_RAND_B_SEED__SHIFT__SI__VI 0x00000000
#define FMT_DITHER_RAND_G_SEED__FMT_RAND_G_SEED__SHIFT__SI__VI 0x00000000
#define FMT_DITHER_RAND_R_SEED__FMT_RAND_R_SEED__SHIFT__SI__VI 0x00000000
#define FMT_DYNAMIC_EXP_CNTL__FMT_DYNAMIC_EXP_EN__SHIFT__SI__VI 0x00000000
#define FMT_DYNAMIC_EXP_CNTL__FMT_DYNAMIC_EXP_MODE__SHIFT__SI__VI 0x00000004
#define FMT_FORCE_DATA_0_1__FMT_FORCE_DATA0__SHIFT__SI__VI 0x00000000
#define FMT_FORCE_DATA_0_1__FMT_FORCE_DATA1__SHIFT__SI__VI 0x00000010
#define FMT_FORCE_DATA_2_3__FMT_FORCE_DATA2__SHIFT__SI__VI 0x00000000
#define FMT_FORCE_DATA_2_3__FMT_FORCE_DATA3__SHIFT__SI__VI 0x00000010
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_EN__SHIFT__SI__VI 0x00000000
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_ON_BLANKb_ONLY__SHIFT__SI 0x00000010
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_SEL_COLOR__SHIFT__SI__VI 0x00000008
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_SEL_SLOT__SHIFT__SI__VI 0x0000000c
#define FMT_TEMPORAL_DITHER_PATTERN_CONTROL__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_RGB1_BGR0__SHIFT__SI__VI 0x00000004
#define FMT_TEMPORAL_DITHER_PATTERN_CONTROL__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_SELECT__SHIFT__SI__VI 0x00000000
#define FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SHIFT__SI__VI 0x00000000
#define FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SHIFT__SI__VI 0x00000000
#define GARLIC_FLUSH_ADDR_END_0__ADDR_END__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_END_1__ADDR_END__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_END_2__ADDR_END__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_END_3__ADDR_END__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_END_4__ADDR_END__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_END_5__ADDR_END__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_END_6__ADDR_END__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_END_7__ADDR_END__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_START_0__ADDR_START__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_START_0__ENABLE__SHIFT__CI__VI 0x00000000
#define GARLIC_FLUSH_ADDR_START_0__MODE__SHIFT__CI__VI  0x00000001
#define GARLIC_FLUSH_ADDR_START_1__ADDR_START__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_START_1__ENABLE__SHIFT__CI__VI 0x00000000
#define GARLIC_FLUSH_ADDR_START_1__MODE__SHIFT__CI__VI  0x00000001
#define GARLIC_FLUSH_ADDR_START_2__ADDR_START__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_START_2__ENABLE__SHIFT__CI__VI 0x00000000
#define GARLIC_FLUSH_ADDR_START_2__MODE__SHIFT__CI__VI  0x00000001
#define GARLIC_FLUSH_ADDR_START_3__ADDR_START__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_START_3__ENABLE__SHIFT__CI__VI 0x00000000
#define GARLIC_FLUSH_ADDR_START_3__MODE__SHIFT__CI__VI  0x00000001
#define GARLIC_FLUSH_ADDR_START_4__ADDR_START__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_START_4__ENABLE__SHIFT__CI__VI 0x00000000
#define GARLIC_FLUSH_ADDR_START_4__MODE__SHIFT__CI__VI  0x00000001
#define GARLIC_FLUSH_ADDR_START_5__ADDR_START__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_START_5__ENABLE__SHIFT__CI__VI 0x00000000
#define GARLIC_FLUSH_ADDR_START_5__MODE__SHIFT__CI__VI  0x00000001
#define GARLIC_FLUSH_ADDR_START_6__ADDR_START__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_START_6__ENABLE__SHIFT__CI__VI 0x00000000
#define GARLIC_FLUSH_ADDR_START_6__MODE__SHIFT__CI__VI  0x00000001
#define GARLIC_FLUSH_ADDR_START_7__ADDR_START__SHIFT__CI__VI 0x00000002
#define GARLIC_FLUSH_ADDR_START_7__ENABLE__SHIFT__CI__VI 0x00000000
#define GARLIC_FLUSH_ADDR_START_7__MODE__SHIFT__CI__VI  0x00000001
#define GARLIC_FLUSH_CNTL__CP_DMA_ME_COMMAND__SHIFT__CI__VI 0x00000006
#define GARLIC_FLUSH_CNTL__CP_DMA_PFP_COMMAND__SHIFT__CI__VI 0x00000007
#define GARLIC_FLUSH_CNTL__CP_RB0_WPTR__SHIFT__CI__VI   0x00000000
#define GARLIC_FLUSH_CNTL__CP_RB1_WPTR__SHIFT__CI__VI   0x00000001
#define GARLIC_FLUSH_CNTL__CP_RB2_WPTR__SHIFT__CI__VI   0x00000002
#define GARLIC_FLUSH_CNTL__DISABLE_ALL__SHIFT__CI__VI   0x0000001f
#define GARLIC_FLUSH_CNTL__DISPLAY__SHIFT__CI__VI       0x00000010
#define GARLIC_FLUSH_CNTL__UVD_RBC_RB_WPTR__SHIFT__CI__VI 0x00000003
#define GARLIC_FLUSH_CNTL__VCE_OUT_RB_WPTR__SHIFT__CI__VI 0x0000000a
#define GARLIC_FLUSH_CNTL__VCE_RB_WPTR2__SHIFT__CI__VI  0x0000000b
#define GARLIC_FLUSH_CNTL__VCE_RB_WPTR__SHIFT__CI__VI   0x0000000c
#define GARLIC_FLUSH_REQ__FLUSH_REQ__SHIFT__CI__VI      0x00000000
#define GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT     0x00000008
#define GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT      0x00000018
#define GB_ADDR_CONFIG__NUM_GPUS__SHIFT                 0x00000014
#define GB_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT          0x0000001e
#define GB_ADDR_CONFIG__NUM_PIPES__SHIFT                0x00000000
#define GB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT       0x0000000c
#define GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT     0x00000004
#define GB_ADDR_CONFIG__ROW_SIZE__SHIFT                 0x0000001c
#define GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT  0x00000010
#define GB_BACKEND_MAP__BACKEND_MAP__SHIFT              0x00000000
#define GB_EDC_MODE__BYPASS__SHIFT                      0x0000001f
#define GB_EDC_MODE__DED_MODE__SHIFT                    0x00000014
#define GB_EDC_MODE__FORCE_SEC_ON_DED__SHIFT            0x00000010
#define GB_EDC_MODE__PROP_FED__SHIFT                    0x0000001d
#define GB_GPU_ID__GPU_ID__SHIFT                        0x00000000
#define GB_MACROTILE_MODE0__BANK_HEIGHT__SHIFT__CI__VI  0x00000002
#define GB_MACROTILE_MODE0__BANK_WIDTH__SHIFT__CI__VI   0x00000000
#define GB_MACROTILE_MODE0__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE0__NUM_BANKS__SHIFT__CI__VI    0x00000006
#define GB_MACROTILE_MODE10__BANK_HEIGHT__SHIFT__CI__VI 0x00000002
#define GB_MACROTILE_MODE10__BANK_WIDTH__SHIFT__CI__VI  0x00000000
#define GB_MACROTILE_MODE10__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE10__NUM_BANKS__SHIFT__CI__VI   0x00000006
#define GB_MACROTILE_MODE11__BANK_HEIGHT__SHIFT__CI__VI 0x00000002
#define GB_MACROTILE_MODE11__BANK_WIDTH__SHIFT__CI__VI  0x00000000
#define GB_MACROTILE_MODE11__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE11__NUM_BANKS__SHIFT__CI__VI   0x00000006
#define GB_MACROTILE_MODE12__BANK_HEIGHT__SHIFT__CI__VI 0x00000002
#define GB_MACROTILE_MODE12__BANK_WIDTH__SHIFT__CI__VI  0x00000000
#define GB_MACROTILE_MODE12__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE12__NUM_BANKS__SHIFT__CI__VI   0x00000006
#define GB_MACROTILE_MODE13__BANK_HEIGHT__SHIFT__CI__VI 0x00000002
#define GB_MACROTILE_MODE13__BANK_WIDTH__SHIFT__CI__VI  0x00000000
#define GB_MACROTILE_MODE13__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE13__NUM_BANKS__SHIFT__CI__VI   0x00000006
#define GB_MACROTILE_MODE14__BANK_HEIGHT__SHIFT__CI__VI 0x00000002
#define GB_MACROTILE_MODE14__BANK_WIDTH__SHIFT__CI__VI  0x00000000
#define GB_MACROTILE_MODE14__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE14__NUM_BANKS__SHIFT__CI__VI   0x00000006
#define GB_MACROTILE_MODE15__BANK_HEIGHT__SHIFT__CI__VI 0x00000002
#define GB_MACROTILE_MODE15__BANK_WIDTH__SHIFT__CI__VI  0x00000000
#define GB_MACROTILE_MODE15__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE15__NUM_BANKS__SHIFT__CI__VI   0x00000006
#define GB_MACROTILE_MODE1__BANK_HEIGHT__SHIFT__CI__VI  0x00000002
#define GB_MACROTILE_MODE1__BANK_WIDTH__SHIFT__CI__VI   0x00000000
#define GB_MACROTILE_MODE1__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE1__NUM_BANKS__SHIFT__CI__VI    0x00000006
#define GB_MACROTILE_MODE2__BANK_HEIGHT__SHIFT__CI__VI  0x00000002
#define GB_MACROTILE_MODE2__BANK_WIDTH__SHIFT__CI__VI   0x00000000
#define GB_MACROTILE_MODE2__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE2__NUM_BANKS__SHIFT__CI__VI    0x00000006
#define GB_MACROTILE_MODE3__BANK_HEIGHT__SHIFT__CI__VI  0x00000002
#define GB_MACROTILE_MODE3__BANK_WIDTH__SHIFT__CI__VI   0x00000000
#define GB_MACROTILE_MODE3__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE3__NUM_BANKS__SHIFT__CI__VI    0x00000006
#define GB_MACROTILE_MODE4__BANK_HEIGHT__SHIFT__CI__VI  0x00000002
#define GB_MACROTILE_MODE4__BANK_WIDTH__SHIFT__CI__VI   0x00000000
#define GB_MACROTILE_MODE4__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE4__NUM_BANKS__SHIFT__CI__VI    0x00000006
#define GB_MACROTILE_MODE5__BANK_HEIGHT__SHIFT__CI__VI  0x00000002
#define GB_MACROTILE_MODE5__BANK_WIDTH__SHIFT__CI__VI   0x00000000
#define GB_MACROTILE_MODE5__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE5__NUM_BANKS__SHIFT__CI__VI    0x00000006
#define GB_MACROTILE_MODE6__BANK_HEIGHT__SHIFT__CI__VI  0x00000002
#define GB_MACROTILE_MODE6__BANK_WIDTH__SHIFT__CI__VI   0x00000000
#define GB_MACROTILE_MODE6__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE6__NUM_BANKS__SHIFT__CI__VI    0x00000006
#define GB_MACROTILE_MODE7__BANK_HEIGHT__SHIFT__CI__VI  0x00000002
#define GB_MACROTILE_MODE7__BANK_WIDTH__SHIFT__CI__VI   0x00000000
#define GB_MACROTILE_MODE7__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE7__NUM_BANKS__SHIFT__CI__VI    0x00000006
#define GB_MACROTILE_MODE8__BANK_HEIGHT__SHIFT__CI__VI  0x00000002
#define GB_MACROTILE_MODE8__BANK_WIDTH__SHIFT__CI__VI   0x00000000
#define GB_MACROTILE_MODE8__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE8__NUM_BANKS__SHIFT__CI__VI    0x00000006
#define GB_MACROTILE_MODE9__BANK_HEIGHT__SHIFT__CI__VI  0x00000002
#define GB_MACROTILE_MODE9__BANK_WIDTH__SHIFT__CI__VI   0x00000000
#define GB_MACROTILE_MODE9__MACRO_TILE_ASPECT__SHIFT__CI__VI 0x00000004
#define GB_MACROTILE_MODE9__NUM_BANKS__SHIFT__CI__VI    0x00000006
#define GB_TILE_MODE0__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE0__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE0__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE0__SAMPLE_SPLIT__SHIFT__CI__VI      0x00000019
#define GB_TILE_MODE0__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE10__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE10__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE10__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE10__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE10__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE11__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE11__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE11__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE11__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE11__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE12__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE12__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE12__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE12__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE12__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE13__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE13__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE13__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE13__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE13__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE14__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE14__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE14__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE14__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE14__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE15__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE15__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE15__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE15__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE15__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE16__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE16__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE16__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE16__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE16__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE17__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE17__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE17__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE17__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE17__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE18__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE18__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE18__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE18__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE18__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE19__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE19__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE19__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE19__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE19__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE1__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE1__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE1__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE1__SAMPLE_SPLIT__SHIFT__CI__VI      0x00000019
#define GB_TILE_MODE1__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE20__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE20__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE20__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE20__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE20__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE21__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE21__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE21__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE21__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE21__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE22__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE22__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE22__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE22__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE22__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE23__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE23__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE23__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE23__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE23__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE24__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE24__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE24__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE24__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE24__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE25__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE25__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE25__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE25__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE25__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE26__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE26__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE26__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE26__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE26__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE27__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE27__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE27__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE27__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE27__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE28__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE28__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE28__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE28__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE28__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE29__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE29__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE29__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE29__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE29__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE2__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE2__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE2__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE2__SAMPLE_SPLIT__SHIFT__CI__VI      0x00000019
#define GB_TILE_MODE2__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE30__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE30__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE30__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE30__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE30__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE31__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE31__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE31__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE31__SAMPLE_SPLIT__SHIFT__CI__VI     0x00000019
#define GB_TILE_MODE31__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE3__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE3__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE3__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE3__SAMPLE_SPLIT__SHIFT__CI__VI      0x00000019
#define GB_TILE_MODE3__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE4__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE4__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE4__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE4__SAMPLE_SPLIT__SHIFT__CI__VI      0x00000019
#define GB_TILE_MODE4__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE5__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE5__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE5__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE5__SAMPLE_SPLIT__SHIFT__CI__VI      0x00000019
#define GB_TILE_MODE5__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE6__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE6__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE6__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE6__SAMPLE_SPLIT__SHIFT__CI__VI      0x00000019
#define GB_TILE_MODE6__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE7__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE7__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE7__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE7__SAMPLE_SPLIT__SHIFT__CI__VI      0x00000019
#define GB_TILE_MODE7__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE8__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE8__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE8__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE8__SAMPLE_SPLIT__SHIFT__CI__VI      0x00000019
#define GB_TILE_MODE8__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE9__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE9__MICRO_TILE_MODE_NEW__SHIFT__CI__VI 0x00000016
#define GB_TILE_MODE9__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE9__SAMPLE_SPLIT__SHIFT__CI__VI      0x00000019
#define GB_TILE_MODE9__TILE_SPLIT__SHIFT                0x0000000b
#define GCK_PLL_TEST_CNTL__REF_TEST_COUNT__SHIFT__CI    0x00000008
#define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE__SHIFT__CI  0x00000010
#define GCK_PLL_TEST_CNTL__TST_REF_SEL__SHIFT__CI       0x00000004
#define GCK_PLL_TEST_CNTL__TST_RESET__SHIFT__CI         0x0000000f
#define GCK_PLL_TEST_CNTL__TST_SRC_SEL__SHIFT__CI__VI   0x00000000
#define GCK_SMC_IND_DATA__SMC_IND_DATA__SHIFT__CI__VI   0x00000000
#define GCK_SMC_IND_INDEX__SMC_IND_ADDR__SHIFT__CI__VI  0x00000000
#define GC_USER_PRIM_CONFIG__INACTIVE_IA__SHIFT__CI__VI 0x00000010
#define GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA__SHIFT__CI__VI 0x00000018
#define GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT 0x00000010
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT__CI__VI 0x0000000c
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT__CI__VI 0x00000014
#define GC_USER_RB_REDUNDANCY__FAILED_RB0__SHIFT__CI__VI 0x00000008
#define GC_USER_RB_REDUNDANCY__FAILED_RB1__SHIFT__CI__VI 0x00000010
#define GC_USER_SHADER_ARRAY_CONFIG__DPFP_RATE__SHIFT__CI 0x00000001
#define GC_USER_SHADER_ARRAY_CONFIG__HALF_LDS__SHIFT__CI 0x00000004
#define GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT 0x00000010
#define GC_USER_SHADER_ARRAY_CONFIG__SQC_BALANCE_DISABLE__SHIFT__CI 0x00000003
#define GC_USER_SYS_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT 0x00000010
#define GDS_ATOM_BASE__BASE__SHIFT                      0x00000000
#define GDS_ATOM_BASE__UNUSED__SHIFT                    0x00000010
#define GDS_ATOM_CNTL__AINC__SHIFT                      0x00000000
#define GDS_ATOM_CNTL__DMODE__SHIFT                     0x00000008
#define GDS_ATOM_CNTL__UNUSED1__SHIFT                   0x00000006
#define GDS_ATOM_COMPLETE__COMPLETE__SHIFT              0x00000000
#define GDS_ATOM_COMPLETE__UNUSED__SHIFT                0x00000001
#define GDS_ATOM_DST__DST__SHIFT                        0x00000000
#define GDS_ATOM_OFFSET0__OFFSET0__SHIFT                0x00000000
#define GDS_ATOM_OFFSET0__UNUSED__SHIFT                 0x00000008
#define GDS_ATOM_OFFSET1__OFFSET1__SHIFT                0x00000000
#define GDS_ATOM_OFFSET1__UNUSED__SHIFT                 0x00000008
#define GDS_ATOM_OP__OP__SHIFT                          0x00000000
#define GDS_ATOM_OP__UNUSED__SHIFT                      0x00000008
#define GDS_ATOM_READ0_U__DATA__SHIFT                   0x00000000
#define GDS_ATOM_READ0__DATA__SHIFT                     0x00000000
#define GDS_ATOM_READ1_U__DATA__SHIFT                   0x00000000
#define GDS_ATOM_READ1__DATA__SHIFT                     0x00000000
#define GDS_ATOM_SIZE__SIZE__SHIFT                      0x00000000
#define GDS_ATOM_SIZE__UNUSED__SHIFT                    0x00000010
#define GDS_ATOM_SRC0_U__DATA__SHIFT                    0x00000000
#define GDS_ATOM_SRC0__DATA__SHIFT                      0x00000000
#define GDS_ATOM_SRC1_U__DATA__SHIFT                    0x00000000
#define GDS_ATOM_SRC1__DATA__SHIFT                      0x00000000
#define GDS_CNTL_STATUS__DS_ADDR_CONFLICT__SHIFT        0x00000004
#define GDS_CNTL_STATUS__DS_BANK_CONFLICT__SHIFT        0x00000003
#define GDS_CNTL_STATUS__DS_RD_CLAMP__SHIFT             0x00000006
#define GDS_CNTL_STATUS__DS_WR_CLAMP__SHIFT             0x00000005
#define GDS_CNTL_STATUS__GDS_BUSY__SHIFT                0x00000000
#define GDS_CNTL_STATUS__GRBM_WBUF_BUSY__SHIFT          0x00000001
#define GDS_CNTL_STATUS__ORD_APP_BUSY__SHIFT            0x00000002
#define GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT__CI__VI 0x00000000
#define GDS_CONFIG__SH0_GPR_PHASE_SEL__SHIFT            0x00000001
#define GDS_CONFIG__SH1_GPR_PHASE_SEL__SHIFT            0x00000003
#define GDS_CONFIG__SH2_GPR_PHASE_SEL__SHIFT            0x00000005
#define GDS_CONFIG__SH3_GPR_PHASE_SEL__SHIFT            0x00000007
#define GDS_DEBUG_CNTL__GDS_DEBUG_INDX__SHIFT           0x00000000
#define GDS_DEBUG_CNTL__UNUSED__SHIFT                   0x00000005
#define GDS_DEBUG_DATA__DATA__SHIFT                     0x00000000
#define GDS_DEBUG_REG0__buff_write__SHIFT__CI__VI       0x00000011
#define GDS_DEBUG_REG0__cstate__SHIFT__CI__VI           0x0000000d
#define GDS_DEBUG_REG0__flush_request__SHIFT__CI__VI    0x00000012
#define GDS_DEBUG_REG0__last_pixel_ptr__SHIFT__CI__VI   0x0000000c
#define GDS_DEBUG_REG0__spare1__SHIFT                   0x00000000
#define GDS_DEBUG_REG0__spare__SHIFT__CI__VI            0x00000016
#define GDS_DEBUG_REG0__spare__SHIFT__SI                0x00000018
#define GDS_DEBUG_REG0__wbuf_fifo_empty__SHIFT__CI__VI  0x00000014
#define GDS_DEBUG_REG0__wbuf_fifo_full__SHIFT__CI__VI   0x00000015
#define GDS_DEBUG_REG0__wr_buffer_wr_complete__SHIFT__CI__VI 0x00000013
#define GDS_DEBUG_REG0__wr_pixel_nxt_ptr__SHIFT__CI__VI 0x00000007
#define GDS_DEBUG_REG0__write_buff_valid__SHIFT__CI__VI 0x00000006
#define GDS_DEBUG_REG1__addr_fifo_empty__SHIFT__CI__VI  0x00000015
#define GDS_DEBUG_REG1__addr_fifo_full__SHIFT__CI__VI   0x00000014
#define GDS_DEBUG_REG1__awaiting_data__SHIFT__CI__VI    0x00000013
#define GDS_DEBUG_REG1__buffer_invalid__SHIFT__CI__VI   0x00000017
#define GDS_DEBUG_REG1__buffer_loaded__SHIFT__CI__VI    0x00000016
#define GDS_DEBUG_REG1__data_ready__SHIFT__CI__VI       0x00000012
#define GDS_DEBUG_REG1__pixel_addr__SHIFT__CI__VI       0x00000002
#define GDS_DEBUG_REG1__pixel_vld__SHIFT__CI__VI        0x00000011
#define GDS_DEBUG_REG1__spare__SHIFT                    0x00000018
#define GDS_DEBUG_REG1__tag_hit__SHIFT__CI__VI          0x00000000
#define GDS_DEBUG_REG1__tag_miss__SHIFT__CI__VI         0x00000001
#define GDS_DEBUG_REG2__app_sel__SHIFT__CI__VI          0x00000004
#define GDS_DEBUG_REG2__cmd_write__SHIFT__CI__VI        0x00000003
#define GDS_DEBUG_REG2__ds_credit_avail__SHIFT__CI__VI  0x00000001
#define GDS_DEBUG_REG2__ds_full__SHIFT__CI__VI          0x00000000
#define GDS_DEBUG_REG2__ord_idx_free__SHIFT__CI__VI     0x00000002
#define GDS_DEBUG_REG2__req__SHIFT__CI__VI              0x00000008
#define GDS_DEBUG_REG2__spare__SHIFT__CI__VI            0x00000017
#define GDS_DEBUG_REG2__spare__SHIFT__SI                0x00000018
#define GDS_DEBUG_REG3__pipe0_busy_num__SHIFT__CI__VI   0x0000000b
#define GDS_DEBUG_REG3__pipe_num_busy__SHIFT__CI__VI    0x00000000
#define GDS_DEBUG_REG3__spare__SHIFT__CI__VI            0x0000000f
#define GDS_DEBUG_REG3__spare__SHIFT__SI                0x00000018
#define GDS_DEBUG_REG4__cmd_write__SHIFT__CI__VI        0x00000011
#define GDS_DEBUG_REG4__credit_cnt_gt0__SHIFT__CI__VI   0x00000010
#define GDS_DEBUG_REG4__cur_reso__SHIFT__CI__VI         0x00000003
#define GDS_DEBUG_REG4__cur_reso_barrier__SHIFT__CI__VI 0x0000000d
#define GDS_DEBUG_REG4__cur_reso_cnt_gt0__SHIFT__CI__VI 0x0000000f
#define GDS_DEBUG_REG4__cur_reso_fed__SHIFT__CI__VI     0x0000000c
#define GDS_DEBUG_REG4__cur_reso_flag__SHIFT__CI__VI    0x0000000e
#define GDS_DEBUG_REG4__cur_reso_head_dirty__SHIFT__CI__VI 0x0000000a
#define GDS_DEBUG_REG4__cur_reso_head_flag__SHIFT__CI__VI 0x0000000b
#define GDS_DEBUG_REG4__cur_reso_head_valid__SHIFT__CI__VI 0x00000009
#define GDS_DEBUG_REG4__grbm_gws_reso_rd__SHIFT__CI__VI 0x00000013
#define GDS_DEBUG_REG4__grbm_gws_reso_wr__SHIFT__CI__VI 0x00000012
#define GDS_DEBUG_REG4__gws_bulkfree__SHIFT__CI__VI     0x00000015
#define GDS_DEBUG_REG4__gws_busy__SHIFT__CI__VI         0x00000000
#define GDS_DEBUG_REG4__gws_out_stall__SHIFT__CI__VI    0x00000002
#define GDS_DEBUG_REG4__gws_req__SHIFT__CI__VI          0x00000001
#define GDS_DEBUG_REG4__ram_gws_re__SHIFT__CI__VI       0x00000016
#define GDS_DEBUG_REG4__ram_gws_we__SHIFT__CI__VI       0x00000017
#define GDS_DEBUG_REG4__ram_read_busy__SHIFT__CI__VI    0x00000014
#define GDS_DEBUG_REG4__spare__SHIFT                    0x00000018
#define GDS_DEBUG_REG5__alloc_opco_error__SHIFT__CI__VI 0x00000002
#define GDS_DEBUG_REG5__dealloc_opco_error__SHIFT__CI__VI 0x00000003
#define GDS_DEBUG_REG5__dec_error__SHIFT__CI__VI        0x00000001
#define GDS_DEBUG_REG5__error_ds_address__SHIFT__CI__VI 0x00000008
#define GDS_DEBUG_REG5__spare1__SHIFT__CI__VI           0x00000016
#define GDS_DEBUG_REG5__spare__SHIFT__CI__VI            0x00000005
#define GDS_DEBUG_REG5__spare__SHIFT__SI                0x00000018
#define GDS_DEBUG_REG5__wrap_opco_error__SHIFT__CI__VI  0x00000004
#define GDS_DEBUG_REG5__write_dis__SHIFT__CI__VI        0x00000000
#define GDS_DEBUG_REG6__counters_busy__SHIFT__CI__VI    0x00000005
#define GDS_DEBUG_REG6__counters_enabled__SHIFT__CI__VI 0x00000001
#define GDS_DEBUG_REG6__oa_busy__SHIFT__CI__VI          0x00000000
#define GDS_DEBUG_REG6__spare__SHIFT__CI__VI            0x00000015
#define GDS_DEBUG_REG6__spare__SHIFT__SI                0x00000018
#define GDS_ENHANCE2__MISC__SHIFT__CI__VI               0x00000000
#define GDS_ENHANCE2__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_ENHANCE__AUTO_INC_INDEX__SHIFT__CI__VI      0x00000010
#define GDS_ENHANCE__CGPG_RESTORE__SHIFT__CI__VI        0x00000011
#define GDS_ENHANCE__MISC__SHIFT                        0x00000000
#define GDS_ENHANCE__UNUSED__SHIFT__CI__VI              0x00000012
#define GDS_ENHANCE__UNUSED__SHIFT__SI                  0x00000010
#define GDS_GRBM_SECDED_CNT__DED__SHIFT__CI             0x00000000
#define GDS_GRBM_SECDED_CNT__DED__SHIFT__SI             0x00000010
#define GDS_GRBM_SECDED_CNT__SEC__SHIFT__CI             0x00000010
#define GDS_GRBM_SECDED_CNT__SEC__SHIFT__SI             0x00000000
#define GDS_GWS_RESET0__RESOURCE0_RESET__SHIFT__CI__VI  0x00000000
#define GDS_GWS_RESET0__RESOURCE10_RESET__SHIFT__CI__VI 0x0000000a
#define GDS_GWS_RESET0__RESOURCE11_RESET__SHIFT__CI__VI 0x0000000b
#define GDS_GWS_RESET0__RESOURCE12_RESET__SHIFT__CI__VI 0x0000000c
#define GDS_GWS_RESET0__RESOURCE13_RESET__SHIFT__CI__VI 0x0000000d
#define GDS_GWS_RESET0__RESOURCE14_RESET__SHIFT__CI__VI 0x0000000e
#define GDS_GWS_RESET0__RESOURCE15_RESET__SHIFT__CI__VI 0x0000000f
#define GDS_GWS_RESET0__RESOURCE16_RESET__SHIFT__CI__VI 0x00000010
#define GDS_GWS_RESET0__RESOURCE17_RESET__SHIFT__CI__VI 0x00000011
#define GDS_GWS_RESET0__RESOURCE18_RESET__SHIFT__CI__VI 0x00000012
#define GDS_GWS_RESET0__RESOURCE19_RESET__SHIFT__CI__VI 0x00000013
#define GDS_GWS_RESET0__RESOURCE1_RESET__SHIFT__CI__VI  0x00000001
#define GDS_GWS_RESET0__RESOURCE20_RESET__SHIFT__CI__VI 0x00000014
#define GDS_GWS_RESET0__RESOURCE21_RESET__SHIFT__CI__VI 0x00000015
#define GDS_GWS_RESET0__RESOURCE22_RESET__SHIFT__CI__VI 0x00000016
#define GDS_GWS_RESET0__RESOURCE23_RESET__SHIFT__CI__VI 0x00000017
#define GDS_GWS_RESET0__RESOURCE24_RESET__SHIFT__CI__VI 0x00000018
#define GDS_GWS_RESET0__RESOURCE25_RESET__SHIFT__CI__VI 0x00000019
#define GDS_GWS_RESET0__RESOURCE26_RESET__SHIFT__CI__VI 0x0000001a
#define GDS_GWS_RESET0__RESOURCE27_RESET__SHIFT__CI__VI 0x0000001b
#define GDS_GWS_RESET0__RESOURCE28_RESET__SHIFT__CI__VI 0x0000001c
#define GDS_GWS_RESET0__RESOURCE29_RESET__SHIFT__CI__VI 0x0000001d
#define GDS_GWS_RESET0__RESOURCE2_RESET__SHIFT__CI__VI  0x00000002
#define GDS_GWS_RESET0__RESOURCE30_RESET__SHIFT__CI__VI 0x0000001e
#define GDS_GWS_RESET0__RESOURCE31_RESET__SHIFT__CI__VI 0x0000001f
#define GDS_GWS_RESET0__RESOURCE3_RESET__SHIFT__CI__VI  0x00000003
#define GDS_GWS_RESET0__RESOURCE4_RESET__SHIFT__CI__VI  0x00000004
#define GDS_GWS_RESET0__RESOURCE5_RESET__SHIFT__CI__VI  0x00000005
#define GDS_GWS_RESET0__RESOURCE6_RESET__SHIFT__CI__VI  0x00000006
#define GDS_GWS_RESET0__RESOURCE7_RESET__SHIFT__CI__VI  0x00000007
#define GDS_GWS_RESET0__RESOURCE8_RESET__SHIFT__CI__VI  0x00000008
#define GDS_GWS_RESET0__RESOURCE9_RESET__SHIFT__CI__VI  0x00000009
#define GDS_GWS_RESET1__RESOURCE32_RESET__SHIFT__CI__VI 0x00000000
#define GDS_GWS_RESET1__RESOURCE33_RESET__SHIFT__CI__VI 0x00000001
#define GDS_GWS_RESET1__RESOURCE34_RESET__SHIFT__CI__VI 0x00000002
#define GDS_GWS_RESET1__RESOURCE35_RESET__SHIFT__CI__VI 0x00000003
#define GDS_GWS_RESET1__RESOURCE36_RESET__SHIFT__CI__VI 0x00000004
#define GDS_GWS_RESET1__RESOURCE37_RESET__SHIFT__CI__VI 0x00000005
#define GDS_GWS_RESET1__RESOURCE38_RESET__SHIFT__CI__VI 0x00000006
#define GDS_GWS_RESET1__RESOURCE39_RESET__SHIFT__CI__VI 0x00000007
#define GDS_GWS_RESET1__RESOURCE40_RESET__SHIFT__CI__VI 0x00000008
#define GDS_GWS_RESET1__RESOURCE41_RESET__SHIFT__CI__VI 0x00000009
#define GDS_GWS_RESET1__RESOURCE42_RESET__SHIFT__CI__VI 0x0000000a
#define GDS_GWS_RESET1__RESOURCE43_RESET__SHIFT__CI__VI 0x0000000b
#define GDS_GWS_RESET1__RESOURCE44_RESET__SHIFT__CI__VI 0x0000000c
#define GDS_GWS_RESET1__RESOURCE45_RESET__SHIFT__CI__VI 0x0000000d
#define GDS_GWS_RESET1__RESOURCE46_RESET__SHIFT__CI__VI 0x0000000e
#define GDS_GWS_RESET1__RESOURCE47_RESET__SHIFT__CI__VI 0x0000000f
#define GDS_GWS_RESET1__RESOURCE48_RESET__SHIFT__CI__VI 0x00000010
#define GDS_GWS_RESET1__RESOURCE49_RESET__SHIFT__CI__VI 0x00000011
#define GDS_GWS_RESET1__RESOURCE50_RESET__SHIFT__CI__VI 0x00000012
#define GDS_GWS_RESET1__RESOURCE51_RESET__SHIFT__CI__VI 0x00000013
#define GDS_GWS_RESET1__RESOURCE52_RESET__SHIFT__CI__VI 0x00000014
#define GDS_GWS_RESET1__RESOURCE53_RESET__SHIFT__CI__VI 0x00000015
#define GDS_GWS_RESET1__RESOURCE54_RESET__SHIFT__CI__VI 0x00000016
#define GDS_GWS_RESET1__RESOURCE55_RESET__SHIFT__CI__VI 0x00000017
#define GDS_GWS_RESET1__RESOURCE56_RESET__SHIFT__CI__VI 0x00000018
#define GDS_GWS_RESET1__RESOURCE57_RESET__SHIFT__CI__VI 0x00000019
#define GDS_GWS_RESET1__RESOURCE58_RESET__SHIFT__CI__VI 0x0000001a
#define GDS_GWS_RESET1__RESOURCE59_RESET__SHIFT__CI__VI 0x0000001b
#define GDS_GWS_RESET1__RESOURCE60_RESET__SHIFT__CI__VI 0x0000001c
#define GDS_GWS_RESET1__RESOURCE61_RESET__SHIFT__CI__VI 0x0000001d
#define GDS_GWS_RESET1__RESOURCE62_RESET__SHIFT__CI__VI 0x0000001e
#define GDS_GWS_RESET1__RESOURCE63_RESET__SHIFT__CI__VI 0x0000001f
#define GDS_GWS_RESOURCE_CNTL__INDEX__SHIFT             0x00000000
#define GDS_GWS_RESOURCE_CNTL__UNUSED__SHIFT            0x00000006
#define GDS_GWS_RESOURCE_CNT__RESOURCE_CNT__SHIFT__CI__VI 0x00000000
#define GDS_GWS_RESOURCE_CNT__UNUSED__SHIFT__CI__VI     0x00000010
#define GDS_GWS_RESOURCE_RESET__RESET__SHIFT__CI__VI    0x00000000
#define GDS_GWS_RESOURCE_RESET__RESOURCE_ID__SHIFT__CI__VI 0x00000008
#define GDS_GWS_RESOURCE__COUNTER__SHIFT                0x00000001
#define GDS_GWS_RESOURCE__DED__SHIFT                    0x0000000e
#define GDS_GWS_RESOURCE__FLAG__SHIFT                   0x00000000
#define GDS_GWS_RESOURCE__HEAD_QUEUE__SHIFT             0x00000010
#define GDS_GWS_RESOURCE__RELEASE_ALL__SHIFT__CI__VI    0x0000000f
#define GDS_GWS_RESOURCE__TYPE__SHIFT                   0x0000000d
#define GDS_GWS_VMID0__BASE__SHIFT__CI__VI              0x00000000
#define GDS_GWS_VMID0__SIZE__SHIFT__CI__VI              0x00000010
#define GDS_GWS_VMID10__BASE__SHIFT__CI__VI             0x00000000
#define GDS_GWS_VMID10__SIZE__SHIFT__CI__VI             0x00000010
#define GDS_GWS_VMID11__BASE__SHIFT__CI__VI             0x00000000
#define GDS_GWS_VMID11__SIZE__SHIFT__CI__VI             0x00000010
#define GDS_GWS_VMID12__BASE__SHIFT__CI__VI             0x00000000
#define GDS_GWS_VMID12__SIZE__SHIFT__CI__VI             0x00000010
#define GDS_GWS_VMID13__BASE__SHIFT__CI__VI             0x00000000
#define GDS_GWS_VMID13__SIZE__SHIFT__CI__VI             0x00000010
#define GDS_GWS_VMID14__BASE__SHIFT__CI__VI             0x00000000
#define GDS_GWS_VMID14__SIZE__SHIFT__CI__VI             0x00000010
#define GDS_GWS_VMID15__BASE__SHIFT__CI__VI             0x00000000
#define GDS_GWS_VMID15__SIZE__SHIFT__CI__VI             0x00000010
#define GDS_GWS_VMID1__BASE__SHIFT__CI__VI              0x00000000
#define GDS_GWS_VMID1__SIZE__SHIFT__CI__VI              0x00000010
#define GDS_GWS_VMID2__BASE__SHIFT__CI__VI              0x00000000
#define GDS_GWS_VMID2__SIZE__SHIFT__CI__VI              0x00000010
#define GDS_GWS_VMID3__BASE__SHIFT__CI__VI              0x00000000
#define GDS_GWS_VMID3__SIZE__SHIFT__CI__VI              0x00000010
#define GDS_GWS_VMID4__BASE__SHIFT__CI__VI              0x00000000
#define GDS_GWS_VMID4__SIZE__SHIFT__CI__VI              0x00000010
#define GDS_GWS_VMID5__BASE__SHIFT__CI__VI              0x00000000
#define GDS_GWS_VMID5__SIZE__SHIFT__CI__VI              0x00000010
#define GDS_GWS_VMID6__BASE__SHIFT__CI__VI              0x00000000
#define GDS_GWS_VMID6__SIZE__SHIFT__CI__VI              0x00000010
#define GDS_GWS_VMID7__BASE__SHIFT__CI__VI              0x00000000
#define GDS_GWS_VMID7__SIZE__SHIFT__CI__VI              0x00000010
#define GDS_GWS_VMID8__BASE__SHIFT__CI__VI              0x00000000
#define GDS_GWS_VMID8__SIZE__SHIFT__CI__VI              0x00000010
#define GDS_GWS_VMID9__BASE__SHIFT__CI__VI              0x00000000
#define GDS_GWS_VMID9__SIZE__SHIFT__CI__VI              0x00000010
#define GDS_OA_ADDRESS__CRAWLER_TYPE__SHIFT__CI         0x00000010
#define GDS_OA_ADDRESS__CRAWLER__SHIFT__CI              0x00000014
#define GDS_OA_ADDRESS__DS_ADDRESS__SHIFT__CI__VI       0x00000000
#define GDS_OA_ADDRESS__ENABLE__SHIFT__CI__VI           0x0000001f
#define GDS_OA_ADDRESS__NO_ALLOC__SHIFT__CI__VI         0x0000001e
#define GDS_OA_ADDRESS__UNUSED__SHIFT__CI               0x00000018
#define GDS_OA_CGPG_RESTORE__MEID__SHIFT__CI__VI        0x00000008
#define GDS_OA_CGPG_RESTORE__PIPEID__SHIFT__CI__VI      0x0000000c
#define GDS_OA_CGPG_RESTORE__UNUSED__SHIFT__CI          0x00000010
#define GDS_OA_CGPG_RESTORE__VMID__SHIFT__CI__VI        0x00000000
#define GDS_OA_CNTL__INDEX__SHIFT__CI__VI               0x00000000
#define GDS_OA_CNTL__UNUSED__SHIFT__CI__VI              0x00000004
#define GDS_OA_COUNTER__SPACE_AVAILABLE__SHIFT__CI__VI  0x00000000
#define GDS_OA_DED__ME0_CS_DED__SHIFT__CI               0x00000002
#define GDS_OA_DED__ME0_GFXHP3D_PIX_DED__SHIFT__CI      0x00000000
#define GDS_OA_DED__ME0_GFXHP3D_VTX_DED__SHIFT__CI      0x00000001
#define GDS_OA_DED__ME1_PIPE0_DED__SHIFT__CI            0x00000004
#define GDS_OA_DED__ME1_PIPE1_DED__SHIFT__CI            0x00000005
#define GDS_OA_DED__ME1_PIPE2_DED__SHIFT__CI            0x00000006
#define GDS_OA_DED__ME1_PIPE3_DED__SHIFT__CI            0x00000007
#define GDS_OA_DED__ME2_PIPE0_DED__SHIFT__CI            0x00000008
#define GDS_OA_DED__ME2_PIPE1_DED__SHIFT__CI            0x00000009
#define GDS_OA_DED__ME2_PIPE2_DED__SHIFT__CI            0x0000000a
#define GDS_OA_DED__ME2_PIPE3_DED__SHIFT__CI            0x0000000b
#define GDS_OA_DED__UNUSED0__SHIFT__CI                  0x00000003
#define GDS_OA_DED__UNUSED1__SHIFT__CI                  0x0000000c
#define GDS_OA_INCDEC__INCDEC__SHIFT__CI__VI            0x0000001f
#define GDS_OA_INCDEC__VALUE__SHIFT__CI__VI             0x00000000
#define GDS_OA_RESET_MASK__ME0_CS_RESET__SHIFT__CI__VI  0x00000002
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET__SHIFT__CI__VI 0x00000000
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET__SHIFT__CI__VI 0x00000001
#define GDS_OA_RESET_MASK__ME1_PIPE0_RESET__SHIFT__CI__VI 0x00000004
#define GDS_OA_RESET_MASK__ME1_PIPE1_RESET__SHIFT__CI__VI 0x00000005
#define GDS_OA_RESET_MASK__ME1_PIPE2_RESET__SHIFT__CI__VI 0x00000006
#define GDS_OA_RESET_MASK__ME1_PIPE3_RESET__SHIFT__CI__VI 0x00000007
#define GDS_OA_RESET_MASK__ME2_PIPE0_RESET__SHIFT__CI__VI 0x00000008
#define GDS_OA_RESET_MASK__ME2_PIPE1_RESET__SHIFT__CI__VI 0x00000009
#define GDS_OA_RESET_MASK__ME2_PIPE2_RESET__SHIFT__CI__VI 0x0000000a
#define GDS_OA_RESET_MASK__ME2_PIPE3_RESET__SHIFT__CI__VI 0x0000000b
#define GDS_OA_RESET_MASK__UNUSED0__SHIFT__CI__VI       0x00000003
#define GDS_OA_RESET_MASK__UNUSED1__SHIFT__CI__VI       0x0000000c
#define GDS_OA_RESET__PIPE_ID__SHIFT__CI__VI            0x00000008
#define GDS_OA_RESET__RESET__SHIFT__CI__VI              0x00000000
#define GDS_OA_RING_SIZE__RING_SIZE__SHIFT__CI__VI      0x00000000
#define GDS_OA_VMID0__MASK__SHIFT__CI__VI               0x00000000
#define GDS_OA_VMID0__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_OA_VMID10__MASK__SHIFT__CI__VI              0x00000000
#define GDS_OA_VMID10__UNUSED__SHIFT__CI__VI            0x00000010
#define GDS_OA_VMID11__MASK__SHIFT__CI__VI              0x00000000
#define GDS_OA_VMID11__UNUSED__SHIFT__CI__VI            0x00000010
#define GDS_OA_VMID12__MASK__SHIFT__CI__VI              0x00000000
#define GDS_OA_VMID12__UNUSED__SHIFT__CI__VI            0x00000010
#define GDS_OA_VMID13__MASK__SHIFT__CI__VI              0x00000000
#define GDS_OA_VMID13__UNUSED__SHIFT__CI__VI            0x00000010
#define GDS_OA_VMID14__MASK__SHIFT__CI__VI              0x00000000
#define GDS_OA_VMID14__UNUSED__SHIFT__CI__VI            0x00000010
#define GDS_OA_VMID15__MASK__SHIFT__CI__VI              0x00000000
#define GDS_OA_VMID15__UNUSED__SHIFT__CI__VI            0x00000010
#define GDS_OA_VMID1__MASK__SHIFT__CI__VI               0x00000000
#define GDS_OA_VMID1__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_OA_VMID2__MASK__SHIFT__CI__VI               0x00000000
#define GDS_OA_VMID2__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_OA_VMID3__MASK__SHIFT__CI__VI               0x00000000
#define GDS_OA_VMID3__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_OA_VMID4__MASK__SHIFT__CI__VI               0x00000000
#define GDS_OA_VMID4__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_OA_VMID5__MASK__SHIFT__CI__VI               0x00000000
#define GDS_OA_VMID5__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_OA_VMID6__MASK__SHIFT__CI__VI               0x00000000
#define GDS_OA_VMID6__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_OA_VMID7__MASK__SHIFT__CI__VI               0x00000000
#define GDS_OA_VMID7__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_OA_VMID8__MASK__SHIFT__CI__VI               0x00000000
#define GDS_OA_VMID8__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_OA_VMID9__MASK__SHIFT__CI__VI               0x00000000
#define GDS_OA_VMID9__UNUSED__SHIFT__CI__VI             0x00000010
#define GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2__SHIFT__CI__VI 0x00000000
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3__SHIFT__CI__VI 0x0000000a
#define GDS_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1__SHIFT__CI__VI 0x0000000a
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define GDS_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1__SHIFT__CI__VI 0x0000000a
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define GDS_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1__SHIFT__CI__VI 0x0000000a
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define GDS_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1__SHIFT__CI__VI 0x0000000a
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define GDS_PROTECTION_FAULT__ADDRESS__SHIFT__CI__VI    0x00000010
#define GDS_PROTECTION_FAULT__CU_ID__SHIFT__CI__VI      0x00000006
#define GDS_PROTECTION_FAULT__FAULT_DETECTED__SHIFT__CI__VI 0x00000001
#define GDS_PROTECTION_FAULT__GRBM__SHIFT__CI__VI       0x00000002
#define GDS_PROTECTION_FAULT__SH_ID__SHIFT__CI__VI      0x00000003
#define GDS_PROTECTION_FAULT__SIMD_ID__SHIFT__CI__VI    0x0000000a
#define GDS_PROTECTION_FAULT__WAVE_ID__SHIFT__CI__VI    0x0000000c
#define GDS_PROTECTION_FAULT__WRITE_DIS__SHIFT__CI__VI  0x00000000
#define GDS_RD_ADDR__READ_ADDR__SHIFT                   0x00000000
#define GDS_RD_BURST_ADDR__BURST_ADDR__SHIFT            0x00000000
#define GDS_RD_BURST_COUNT__BURST_COUNT__SHIFT          0x00000000
#define GDS_RD_BURST_DATA__BURST_DATA__SHIFT            0x00000000
#define GDS_RD_DATA__READ_DATA__SHIFT                   0x00000000
#define GDS_SECDED_CNT__DED__SHIFT__CI                  0x00000000
#define GDS_SECDED_CNT__DED__SHIFT__SI                  0x00000010
#define GDS_SECDED_CNT__SEC__SHIFT__CI                  0x00000010
#define GDS_SECDED_CNT__SEC__SHIFT__SI                  0x00000000
#define GDS_VMID0_BASE__BASE__SHIFT__CI__VI             0x00000000
#define GDS_VMID0_SIZE__SIZE__SHIFT__CI__VI             0x00000000
#define GDS_VMID10_BASE__BASE__SHIFT__CI__VI            0x00000000
#define GDS_VMID10_SIZE__SIZE__SHIFT__CI__VI            0x00000000
#define GDS_VMID11_BASE__BASE__SHIFT__CI__VI            0x00000000
#define GDS_VMID11_SIZE__SIZE__SHIFT__CI__VI            0x00000000
#define GDS_VMID12_BASE__BASE__SHIFT__CI__VI            0x00000000
#define GDS_VMID12_SIZE__SIZE__SHIFT__CI__VI            0x00000000
#define GDS_VMID13_BASE__BASE__SHIFT__CI__VI            0x00000000
#define GDS_VMID13_SIZE__SIZE__SHIFT__CI__VI            0x00000000
#define GDS_VMID14_BASE__BASE__SHIFT__CI__VI            0x00000000
#define GDS_VMID14_SIZE__SIZE__SHIFT__CI__VI            0x00000000
#define GDS_VMID15_BASE__BASE__SHIFT__CI__VI            0x00000000
#define GDS_VMID15_SIZE__SIZE__SHIFT__CI__VI            0x00000000
#define GDS_VMID1_BASE__BASE__SHIFT__CI__VI             0x00000000
#define GDS_VMID1_SIZE__SIZE__SHIFT__CI__VI             0x00000000
#define GDS_VMID2_BASE__BASE__SHIFT__CI__VI             0x00000000
#define GDS_VMID2_SIZE__SIZE__SHIFT__CI__VI             0x00000000
#define GDS_VMID3_BASE__BASE__SHIFT__CI__VI             0x00000000
#define GDS_VMID3_SIZE__SIZE__SHIFT__CI__VI             0x00000000
#define GDS_VMID4_BASE__BASE__SHIFT__CI__VI             0x00000000
#define GDS_VMID4_SIZE__SIZE__SHIFT__CI__VI             0x00000000
#define GDS_VMID5_BASE__BASE__SHIFT__CI__VI             0x00000000
#define GDS_VMID5_SIZE__SIZE__SHIFT__CI__VI             0x00000000
#define GDS_VMID6_BASE__BASE__SHIFT__CI__VI             0x00000000
#define GDS_VMID6_SIZE__SIZE__SHIFT__CI__VI             0x00000000
#define GDS_VMID7_BASE__BASE__SHIFT__CI__VI             0x00000000
#define GDS_VMID7_SIZE__SIZE__SHIFT__CI__VI             0x00000000
#define GDS_VMID8_BASE__BASE__SHIFT__CI__VI             0x00000000
#define GDS_VMID8_SIZE__SIZE__SHIFT__CI__VI             0x00000000
#define GDS_VMID9_BASE__BASE__SHIFT__CI__VI             0x00000000
#define GDS_VMID9_SIZE__SIZE__SHIFT__CI__VI             0x00000000
#define GDS_VM_PROTECTION_FAULT__ADDRESS__SHIFT__CI__VI 0x00000010
#define GDS_VM_PROTECTION_FAULT__FAULT_DETECTED__SHIFT__CI__VI 0x00000001
#define GDS_VM_PROTECTION_FAULT__GRBM__SHIFT__CI__VI    0x00000004
#define GDS_VM_PROTECTION_FAULT__GWS__SHIFT__CI__VI     0x00000002
#define GDS_VM_PROTECTION_FAULT__OA__SHIFT__CI__VI      0x00000003
#define GDS_VM_PROTECTION_FAULT__VMID__SHIFT__CI__VI    0x00000008
#define GDS_VM_PROTECTION_FAULT__WRITE_DIS__SHIFT__CI__VI 0x00000000
#define GDS_WRITE_COMPLETE__WRITE_COMPLETE__SHIFT       0x00000000
#define GDS_WR_ADDR__WRITE_ADDR__SHIFT                  0x00000000
#define GDS_WR_BURST_ADDR__WRITE_ADDR__SHIFT            0x00000000
#define GDS_WR_BURST_DATA__WRITE_DATA__SHIFT            0x00000000
#define GDS_WR_DATA__WRITE_DATA__SHIFT                  0x00000000
#define GENENB__BLK_IO_BASE__SHIFT__SI__VI              0x00000000
#define GENERAL_PWRMGT__ACPI_D3_VID__SHIFT__CI__VI      0x00000013
#define GENERAL_PWRMGT__DYN_SPREAD_SPECTRUM_EN__SHIFT   0x00000017
#define GENERAL_PWRMGT__GLOBAL_PWRMGT_EN__SHIFT         0x00000000
#define GENERAL_PWRMGT__GPU_COUNTER_ACPI__SHIFT__CI__VI 0x0000000e
#define GENERAL_PWRMGT__GPU_COUNTER_CLK__SHIFT__CI__VI  0x0000000f
#define GENERAL_PWRMGT__GPU_COUNTER_INTF_OFF__SHIFT__CI__VI 0x00000011
#define GENERAL_PWRMGT__GPU_COUNTER_OFF__SHIFT__CI__VI  0x00000010
#define GENERAL_PWRMGT__LOW_VOLT_D2_ACPI__SHIFT__CI__VI 0x00000008
#define GENERAL_PWRMGT__LOW_VOLT_D3_ACPI__SHIFT__CI__VI 0x00000009
#define GENERAL_PWRMGT__SPARE11__SHIFT                  0x0000000b
#define GENERAL_PWRMGT__SPARE18__SHIFT                  0x00000012
#define GENERAL_PWRMGT__SPARE27__SHIFT__CI__VI          0x0000001b
#define GENERAL_PWRMGT__SPARE__SHIFT__CI__VI            0x0000001c
#define GENERAL_PWRMGT__SPARE__SHIFT__SI                0x0000001b
#define GENERAL_PWRMGT__STATIC_PM_EN__SHIFT             0x00000001
#define GENERAL_PWRMGT__SW_SMIO_INDEX__SHIFT            0x00000006
#define GENERAL_PWRMGT__THERMAL_PROTECTION_DIS__SHIFT   0x00000002
#define GENERAL_PWRMGT__THERMAL_PROTECTION_TYPE__SHIFT  0x00000003
#define GENERAL_PWRMGT__VOLT_PWRMGT_EN__SHIFT           0x0000000a
#define GENERIC_I2C_CONTROL__GENERIC_I2C_DBG_REF_SEL__SHIFT__SI__VI 0x0000001f
#define GENERIC_I2C_CONTROL__GENERIC_I2C_GO__SHIFT__SI__VI 0x00000000
#define GENERIC_I2C_CONTROL__GENERIC_I2C_SEND_RESET__SHIFT__SI__VI 0x00000002
#define GENERIC_I2C_CONTROL__GENERIC_I2C_SOFT_RESET__SHIFT__SI__VI 0x00000001
#define GENERIC_I2C_DATA__GENERIC_I2C_DATA_RW__SHIFT__SI__VI 0x00000000
#define GENERIC_I2C_DATA__GENERIC_I2C_DATA__SHIFT__SI__VI 0x00000008
#define GENERIC_I2C_DATA__GENERIC_I2C_INDEX_WRITE__SHIFT__SI__VI 0x0000001f
#define GENERIC_I2C_DATA__GENERIC_I2C_INDEX__SHIFT__SI__VI 0x00000010
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_ACK__SHIFT__SI__VI 0x00000001
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_INT__SHIFT__SI__VI 0x00000000
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_MASK__SHIFT__SI__VI 0x00000002
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_EN__SHIFT__SI__VI 0x00000002
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_INPUT__SHIFT__SI__VI 0x00000001
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_OUTPUT__SHIFT__SI__VI 0x00000000
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_EN__SHIFT__SI__VI 0x00000006
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_INPUT__SHIFT__SI__VI 0x00000005
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_OUTPUT__SHIFT__SI__VI 0x00000004
#define GENERIC_I2C_PIN_SELECTION__GENERIC_I2C_SCL_PIN_SEL__SHIFT__SI__VI 0x00000000
#define GENERIC_I2C_PIN_SELECTION__GENERIC_I2C_SDA_PIN_SEL__SHIFT__SI__VI 0x00000008
#define GENERIC_I2C_SETUP__GENERIC_I2C_CLK_DRIVE_EN__SHIFT__SI__VI 0x00000007
#define GENERIC_I2C_SETUP__GENERIC_I2C_DATA_DRIVE_EN__SHIFT__SI__VI 0x00000000
#define GENERIC_I2C_SETUP__GENERIC_I2C_DATA_DRIVE_SEL__SHIFT__SI__VI 0x00000001
#define GENERIC_I2C_SETUP__GENERIC_I2C_INTRA_BYTE_DELAY__SHIFT__SI__VI 0x00000008
#define GENERIC_I2C_SETUP__GENERIC_I2C_TIME_LIMIT__SHIFT__SI__VI 0x00000018
#define GENERIC_I2C_SPEED__GENERIC_I2C_DISABLE_FILTER_DURING_STALL__SHIFT__SI__VI 0x00000004
#define GENERIC_I2C_SPEED__GENERIC_I2C_PRESCALE__SHIFT__SI__VI 0x00000010
#define GENERIC_I2C_SPEED__GENERIC_I2C_THRESHOLD__SHIFT__SI__VI 0x00000000
#define GENERIC_I2C_STATUS__GENERIC_I2C_ABORTED__SHIFT__SI__VI 0x00000005
#define GENERIC_I2C_STATUS__GENERIC_I2C_DONE__SHIFT__SI__VI 0x00000004
#define GENERIC_I2C_STATUS__GENERIC_I2C_NACK__SHIFT__SI__VI 0x0000000a
#define GENERIC_I2C_STATUS__GENERIC_I2C_STATUS__SHIFT__SI__VI 0x00000000
#define GENERIC_I2C_STATUS__GENERIC_I2C_STOPPED_ON_NACK__SHIFT__SI__VI 0x00000009
#define GENERIC_I2C_STATUS__GENERIC_I2C_TIMEOUT__SHIFT__SI__VI 0x00000006
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_ACK_ON_READ__SHIFT__SI__VI 0x00000009
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_COUNT__SHIFT__SI__VI 0x00000010
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_RW__SHIFT__SI__VI 0x00000000
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_START__SHIFT__SI__VI 0x0000000c
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_STOP_ON_NACK__SHIFT__SI__VI 0x00000008
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_STOP__SHIFT__SI__VI 0x0000000d
#define GENFC_RD__VSYNC_SEL_R__SHIFT__SI__VI            0x00000003
#define GENFC_WT__VSYNC_SEL_W__SHIFT__SI__VI            0x00000003
#define GENMO_RD__GENMO_MONO_ADDRESS_B__SHIFT__SI__VI   0x00000000
#define GENMO_RD__ODD_EVEN_MD_PGSEL__SHIFT__SI__VI      0x00000005
#define GENMO_RD__VGA_CKSEL__SHIFT__SI__VI              0x00000002
#define GENMO_RD__VGA_HSYNC_POL__SHIFT__SI__VI          0x00000006
#define GENMO_RD__VGA_RAM_EN__SHIFT__SI__VI             0x00000001
#define GENMO_RD__VGA_VSYNC_POL__SHIFT__SI__VI          0x00000007
#define GENMO_WT__GENMO_MONO_ADDRESS_B__SHIFT__SI__VI   0x00000000
#define GENMO_WT__ODD_EVEN_MD_PGSEL__SHIFT__SI__VI      0x00000005
#define GENMO_WT__VGA_CKSEL__SHIFT__SI__VI              0x00000002
#define GENMO_WT__VGA_HSYNC_POL__SHIFT__SI__VI          0x00000006
#define GENMO_WT__VGA_RAM_EN__SHIFT__SI__VI             0x00000001
#define GENMO_WT__VGA_VSYNC_POL__SHIFT__SI__VI          0x00000007
#define GENS0__CRT_INTR__SHIFT__SI__VI                  0x00000007
#define GENS0__SENSE_SWITCH__SHIFT__SI__VI              0x00000004
#define GENS1__NO_DISPLAY__SHIFT__SI__VI                0x00000000
#define GENS1__PIXEL_READ_BACK__SHIFT__SI__VI           0x00000004
#define GENS1__VGA_VSTATUS__SHIFT__SI__VI               0x00000003
#define GFX_COPY_STATE__SRC_STATE_ID__SHIFT             0x00000000
#define GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN__SHIFT__CI__VI 0x00000010
#define GFX_PIPE_CONTROL__HYSTERESIS_CNT__SHIFT__CI__VI 0x00000000
#define GFX_PIPE_CONTROL__RESERVED__SHIFT__CI__VI       0x0000000d
#define GFX_PIPE_PRIORITY__HP_PIPE_SELECT__SHIFT__CI__VI 0x00000000
#define GLOBAL_CAPABILITIES__NUMBER_OF_BIDIRECTIONAL_STREAMS_SUPPORTED__SHIFT__SI__VI 0x00000003
#define GLOBAL_CAPABILITIES__NUMBER_OF_INPUT_STREAMS_SUPPORTED__SHIFT__SI__VI 0x00000008
#define GLOBAL_CAPABILITIES__NUMBER_OF_OUTPUT_STREAMS_SUPPORTED__SHIFT__SI__VI 0x0000000c
#define GLOBAL_CAPABILITIES__NUMBER_OF_SERIAL_DATA_OUTPUT_SIGNALS__SHIFT__SI__VI 0x00000001
#define GLOBAL_CAPABILITIES__SIXTY_FOUR_BIT_ADDRESS_SUPPORTED__SHIFT__SI__VI 0x00000000
#define GLOBAL_CONTROL__ACCEPT_UNSOLICITED_RESPONSE_ENABLE__SHIFT__SI__VI 0x00000008
#define GLOBAL_CONTROL__CONTROLLER_RESET__SHIFT__SI__VI 0x00000000
#define GLOBAL_CONTROL__FLUSH_CONTROL__SHIFT__SI__VI    0x00000001
#define GLOBAL_STATUS__FLUSH_STATUS__SHIFT__SI__VI      0x00000001
#define GMCON_DEBUG__GFX_CLEAR__SHIFT__CI__VI           0x00000001
#define GMCON_DEBUG__GFX_STALL__SHIFT__CI__VI           0x00000000
#define GMCON_DEBUG__MISC_FLAGS__SHIFT__CI              0x00000002
#define GMCON_MASK__STCTRL_BUSY_MASK_ACP_RD__SHIFT__CI__VI 0x00000000
#define GMCON_MASK__STCTRL_BUSY_MASK_ACP_WR__SHIFT__CI__VI 0x00000001
#define GMCON_MASK__STCTRL_BUSY_MASK_VCE_RD__SHIFT__CI__VI 0x00000002
#define GMCON_MASK__STCTRL_BUSY_MASK_VCE_WR__SHIFT__CI__VI 0x00000003
#define GMCON_MASK__STCTRL_SR_HANDSHAKE_MASK__SHIFT__CI__VI 0x00000004
#define GMCON_MISC2__RENG_MEM_POWER_CTRL_OVERRIDE0__SHIFT__CI 0x00000000
#define GMCON_MISC2__RENG_MEM_POWER_CTRL_OVERRIDE1__SHIFT__CI 0x00000003
#define GMCON_MISC2__RENG_SR_HOLD_THRESHOLD__SHIFT__CI__VI 0x0000000b
#define GMCON_MISC2__STCTRL_EXTEND_GMC_OFFLINE__SHIFT__CI__VI 0x0000001e
#define GMCON_MISC2__STCTRL_IGNORE_ARB_BUSY__SHIFT__CI__VI 0x0000001d
#define GMCON_MISC2__STCTRL_LPT_TARGET__SHIFT__CI       0x00000011
#define GMCON_MISC2__STCTRL_NONDISP_IDLE_THRESHOLD__SHIFT__CI__VI 0x00000006
#define GMCON_MISC2__STCTRL_TIMER_PULSE_OVERRIDE__SHIFT__CI__VI 0x0000001f
#define GMCON_MISC3__RENG_DISABLE_MCC__SHIFT__CI__VI    0x00000000
#define GMCON_MISC3__RENG_DISABLE_MCD__SHIFT__CI        0x00000006
#define GMCON_MISC3__RENG_MEM_LS_ENABLE__SHIFT__CI      0x00000019
#define GMCON_MISC3__STCTRL_EXCLUDE_NONMEM_CLIENTS__SHIFT__CI 0x0000001a
#define GMCON_MISC3__STCTRL_FORCE_PGFSM_CMD_DONE__SHIFT__CI 0x0000000c
#define GMCON_MISC3__STCTRL_IGNORE_ALLOW_STUTTER__SHIFT__CI 0x00000018
#define GMCON_MISC__ALLOW_DEEP_SLEEP_MODE__SHIFT__CI__VI 0x0000001c
#define GMCON_MISC__CRITICAL_REGS_LOCK__SHIFT__CI__VI   0x0000001b
#define GMCON_MISC__RENG_EXECUTE_NOW_MODE__SHIFT__CI__VI 0x0000000a
#define GMCON_MISC__RENG_EXECUTE_ON_REG_UPDATE__SHIFT__CI__VI 0x0000000b
#define GMCON_MISC__RENG_SRBM_CREDITS_MCD__SHIFT__CI__VI 0x0000000c
#define GMCON_MISC__STCTRL_DISABLE_ALLOW_SR__SHIFT__CI__VI 0x00000019
#define GMCON_MISC__STCTRL_DISABLE_GMC_OFFLINE__SHIFT__CI__VI 0x0000001a
#define GMCON_MISC__STCTRL_FORCE_ALLOW_SR__SHIFT__CI__VI 0x0000001f
#define GMCON_MISC__STCTRL_GMC_IDLE_THRESHOLD__SHIFT__CI__VI 0x00000011
#define GMCON_MISC__STCTRL_IGNORE_ALLOW_STOP__SHIFT__CI__VI 0x00000016
#define GMCON_MISC__STCTRL_IGNORE_PRE_SR__SHIFT__CI__VI 0x00000015
#define GMCON_MISC__STCTRL_IGNORE_PROTECTION_FAULT__SHIFT__CI__VI 0x00000018
#define GMCON_MISC__STCTRL_IGNORE_SR_COMMIT__SHIFT__CI__VI 0x00000017
#define GMCON_MISC__STCTRL_SRBM_IDLE_THRESHOLD__SHIFT__CI__VI 0x00000013
#define GMCON_MISC__STCTRL_STUTTER_EN__SHIFT__CI__VI    0x00000010
#define GMCON_PERF_MON_CNTL0__ALLOW_WRAP__SHIFT__CI__VI 0x0000001c
#define GMCON_PERF_MON_CNTL0__START_MODE__SHIFT__CI__VI 0x00000018
#define GMCON_PERF_MON_CNTL0__START_THRESH__SHIFT__CI__VI 0x00000000
#define GMCON_PERF_MON_CNTL0__STOP_MODE__SHIFT__CI__VI  0x0000001a
#define GMCON_PERF_MON_CNTL0__STOP_THRESH__SHIFT__CI__VI 0x0000000c
#define GMCON_PERF_MON_CNTL1__MON0_ID__SHIFT__CI__VI    0x00000012
#define GMCON_PERF_MON_CNTL1__MON1_ID__SHIFT__CI        0x00000018
#define GMCON_PERF_MON_CNTL1__START_TRIG_ID__SHIFT__CI__VI 0x00000006
#define GMCON_PERF_MON_CNTL1__STOP_TRIG_ID__SHIFT__CI__VI 0x0000000c
#define GMCON_PERF_MON_CNTL1__THRESH_CNTR_ID__SHIFT__CI__VI 0x00000000
#define GMCON_PERF_MON_RSLT0__COUNT__SHIFT__CI__VI      0x00000000
#define GMCON_PERF_MON_RSLT1__COUNT__SHIFT__CI__VI      0x00000000
#define GMCON_PGFSM_CONFIG__FSM_ADDR__SHIFT__CI__VI     0x00000000
#define GMCON_PGFSM_CONFIG__P1_SELECT__SHIFT__CI__VI    0x0000000a
#define GMCON_PGFSM_CONFIG__P2_SELECT__SHIFT__CI__VI    0x0000000b
#define GMCON_PGFSM_CONFIG__POWER_DOWN__SHIFT__CI__VI   0x00000008
#define GMCON_PGFSM_CONFIG__POWER_UP__SHIFT__CI__VI     0x00000009
#define GMCON_PGFSM_CONFIG__READ__SHIFT__CI__VI         0x0000000d
#define GMCON_PGFSM_CONFIG__REG_ADDR__SHIFT__CI__VI     0x0000001c
#define GMCON_PGFSM_CONFIG__RSRVD__SHIFT__CI__VI        0x0000000e
#define GMCON_PGFSM_CONFIG__SRBM_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define GMCON_PGFSM_CONFIG__WRITE__SHIFT__CI__VI        0x0000000c
#define GMCON_PGFSM_READ__PGFSM_SELECT__SHIFT__CI__VI   0x00000018
#define GMCON_PGFSM_READ__READ_VALUE__SHIFT__CI__VI     0x00000000
#define GMCON_PGFSM_READ__SERDES_MASTER_BUSY__SHIFT__CI__VI 0x0000001c
#define GMCON_PGFSM_WRITE__WRITE_VALUE__SHIFT__CI__VI   0x00000000
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_DSP_END_PTR__SHIFT__CI__VI 0x0000000c
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_END_PTR__SHIFT__CI__VI 0x00000016
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_NOW_START_PTR__SHIFT__CI__VI 0x00000002
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_NOW__SHIFT__CI__VI 0x00000001
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_ON_PWR_UP__SHIFT__CI__VI 0x00000000
#define GMCON_RENG_RAM_DATA__RENG_RAM_DATA__SHIFT__CI__VI 0x00000000
#define GMCON_RENG_RAM_INDEX__RENG_RAM_INDEX__SHIFT__CI__VI 0x00000000
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET0__STCTRL_REGISTER_SAVE_EXCL0__SHIFT__CI__VI 0x00000000
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET0__STCTRL_REGISTER_SAVE_EXCL1__SHIFT__CI__VI 0x00000010
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET1__STCTRL_REGISTER_SAVE_EXCL2__SHIFT__CI__VI 0x00000000
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET1__STCTRL_REGISTER_SAVE_EXCL3__SHIFT__CI__VI 0x00000010
#define GMCON_STCTRL_REGISTER_SAVE_RANGE0__STCTRL_REGISTER_SAVE_BASE0__SHIFT__CI__VI 0x00000000
#define GMCON_STCTRL_REGISTER_SAVE_RANGE0__STCTRL_REGISTER_SAVE_LIMIT0__SHIFT__CI__VI 0x00000010
#define GMCON_STCTRL_REGISTER_SAVE_RANGE1__STCTRL_REGISTER_SAVE_BASE1__SHIFT__CI__VI 0x00000000
#define GMCON_STCTRL_REGISTER_SAVE_RANGE1__STCTRL_REGISTER_SAVE_LIMIT1__SHIFT__CI__VI 0x00000010
#define GMCON_STCTRL_REGISTER_SAVE_RANGE2__STCTRL_REGISTER_SAVE_BASE2__SHIFT__CI__VI 0x00000000
#define GMCON_STCTRL_REGISTER_SAVE_RANGE2__STCTRL_REGISTER_SAVE_LIMIT2__SHIFT__CI__VI 0x00000010
#define GPIOPAD_A__GPIO_A__SHIFT                        0x00000000
#define GPIOPAD_EN__GPIO_EN__SHIFT                      0x00000000
#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_CLR__SHIFT 0x00000005
#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_READ__SHIFT 0x00000006
#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_SEL__SHIFT 0x00000000
#define GPIOPAD_INT_EN__GPIO_INT_EN__SHIFT              0x00000000
#define GPIOPAD_INT_EN__SW_INITIATED_INT_EN__SHIFT      0x0000001f
#define GPIOPAD_INT_POLARITY__GPIO_INT_POLARITY__SHIFT  0x00000000
#define GPIOPAD_INT_POLARITY__SW_INITIATED_INT_POLARITY__SHIFT 0x0000001f
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0__SHIFT  0x00000000
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10__SHIFT 0x0000000a
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11__SHIFT 0x0000000b
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12__SHIFT 0x0000000c
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13__SHIFT 0x0000000d
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14__SHIFT 0x0000000e
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15__SHIFT 0x0000000f
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16__SHIFT 0x00000010
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17__SHIFT 0x00000011
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18__SHIFT 0x00000012
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19__SHIFT 0x00000013
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1__SHIFT  0x00000001
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20__SHIFT 0x00000014
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21__SHIFT 0x00000015
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22__SHIFT 0x00000016
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23__SHIFT 0x00000017
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24__SHIFT 0x00000018
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25__SHIFT 0x00000019
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26__SHIFT 0x0000001a
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27__SHIFT 0x0000001b
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28__SHIFT 0x0000001c
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2__SHIFT  0x00000002
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3__SHIFT  0x00000003
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4__SHIFT  0x00000004
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5__SHIFT  0x00000005
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6__SHIFT  0x00000006
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7__SHIFT  0x00000007
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8__SHIFT  0x00000008
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9__SHIFT  0x00000009
#define GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK__SHIFT 0x0000001f
#define GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN__SHIFT    0x00000000
#define GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN__SHIFT 0x0000001f
#define GPIOPAD_INT_STAT__GPIO_INT_STAT__SHIFT          0x00000000
#define GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT__SHIFT  0x0000001f
#define GPIOPAD_INT_TYPE__GPIO_INT_TYPE__SHIFT          0x00000000
#define GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE__SHIFT  0x0000001f
#define GPIOPAD_MASK__GPIO_MASK__SHIFT                  0x00000000
#define GPIOPAD_PD_EN__GPIO_PD_EN__SHIFT                0x00000000
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_0__SHIFT       0x00000000
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_10__SHIFT      0x0000000a
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_11__SHIFT      0x0000000b
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_12__SHIFT      0x0000000c
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_13__SHIFT      0x0000000d
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_14__SHIFT      0x0000000e
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_15__SHIFT      0x0000000f
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_16__SHIFT      0x00000010
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_17__SHIFT      0x00000011
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_18__SHIFT      0x00000012
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_19__SHIFT      0x00000013
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_1__SHIFT       0x00000001
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_20__SHIFT      0x00000014
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_21__SHIFT      0x00000015
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_22__SHIFT      0x00000016
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_23__SHIFT      0x00000017
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_24__SHIFT      0x00000018
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_25__SHIFT      0x00000019
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_26__SHIFT      0x0000001a
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_27__SHIFT      0x0000001b
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_28__SHIFT      0x0000001c
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_29__SHIFT      0x0000001d
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_2__SHIFT       0x00000002
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_30__SHIFT      0x0000001e
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_3__SHIFT       0x00000003
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_4__SHIFT       0x00000004
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_5__SHIFT       0x00000005
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_6__SHIFT       0x00000006
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_7__SHIFT       0x00000007
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_8__SHIFT       0x00000008
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_9__SHIFT       0x00000009
#define GPIOPAD_PU_EN__GPIO_PU_EN__SHIFT                0x00000000
#define GPIOPAD_RCVR_SEL__GPIO_RCVR_SEL__SHIFT          0x00000000
#define GPIOPAD_STRENGTH__GPIO_STRENGTH_SN__SHIFT       0x00000000
#define GPIOPAD_STRENGTH__GPIO_STRENGTH_SP__SHIFT       0x00000004
#define GPIOPAD_SW_INT_STAT__SW_INT_STAT__SHIFT         0x00000000
#define GPIOPAD_Y__GPIO_Y__SHIFT                        0x00000000
#define GPU_GARLIC_FLUSH_DONE__CP0__SHIFT__CI__VI       0x00000000
#define GPU_GARLIC_FLUSH_DONE__CP1__SHIFT__CI__VI       0x00000001
#define GPU_GARLIC_FLUSH_DONE__CP2__SHIFT__CI__VI       0x00000002
#define GPU_GARLIC_FLUSH_DONE__CP3__SHIFT__CI__VI       0x00000003
#define GPU_GARLIC_FLUSH_DONE__CP4__SHIFT__CI__VI       0x00000004
#define GPU_GARLIC_FLUSH_DONE__CP5__SHIFT__CI__VI       0x00000005
#define GPU_GARLIC_FLUSH_DONE__CP6__SHIFT__CI__VI       0x00000006
#define GPU_GARLIC_FLUSH_DONE__CP7__SHIFT__CI__VI       0x00000007
#define GPU_GARLIC_FLUSH_DONE__CP8__SHIFT__CI__VI       0x00000008
#define GPU_GARLIC_FLUSH_DONE__CP9__SHIFT__CI__VI       0x00000009
#define GPU_GARLIC_FLUSH_DONE__SDMA0__SHIFT__CI__VI     0x0000000a
#define GPU_GARLIC_FLUSH_DONE__SDMA1__SHIFT__CI__VI     0x0000000b
#define GPU_GARLIC_FLUSH_REQ__CP0__SHIFT__CI__VI        0x00000000
#define GPU_GARLIC_FLUSH_REQ__CP1__SHIFT__CI__VI        0x00000001
#define GPU_GARLIC_FLUSH_REQ__CP2__SHIFT__CI__VI        0x00000002
#define GPU_GARLIC_FLUSH_REQ__CP3__SHIFT__CI__VI        0x00000003
#define GPU_GARLIC_FLUSH_REQ__CP4__SHIFT__CI__VI        0x00000004
#define GPU_GARLIC_FLUSH_REQ__CP5__SHIFT__CI__VI        0x00000005
#define GPU_GARLIC_FLUSH_REQ__CP6__SHIFT__CI__VI        0x00000006
#define GPU_GARLIC_FLUSH_REQ__CP7__SHIFT__CI__VI        0x00000007
#define GPU_GARLIC_FLUSH_REQ__CP8__SHIFT__CI__VI        0x00000008
#define GPU_GARLIC_FLUSH_REQ__CP9__SHIFT__CI__VI        0x00000009
#define GPU_GARLIC_FLUSH_REQ__SDMA0__SHIFT__CI__VI      0x0000000a
#define GPU_GARLIC_FLUSH_REQ__SDMA1__SHIFT__CI__VI      0x0000000b
#define GPU_HDP_FLUSH_DONE__CP0__SHIFT__CI__VI          0x00000000
#define GPU_HDP_FLUSH_DONE__CP1__SHIFT__CI__VI          0x00000001
#define GPU_HDP_FLUSH_DONE__CP2__SHIFT__CI__VI          0x00000002
#define GPU_HDP_FLUSH_DONE__CP3__SHIFT__CI__VI          0x00000003
#define GPU_HDP_FLUSH_DONE__CP4__SHIFT__CI__VI          0x00000004
#define GPU_HDP_FLUSH_DONE__CP5__SHIFT__CI__VI          0x00000005
#define GPU_HDP_FLUSH_DONE__CP6__SHIFT__CI__VI          0x00000006
#define GPU_HDP_FLUSH_DONE__CP7__SHIFT__CI__VI          0x00000007
#define GPU_HDP_FLUSH_DONE__CP8__SHIFT__CI__VI          0x00000008
#define GPU_HDP_FLUSH_DONE__CP9__SHIFT__CI__VI          0x00000009
#define GPU_HDP_FLUSH_DONE__SDMA0__SHIFT__CI__VI        0x0000000a
#define GPU_HDP_FLUSH_DONE__SDMA1__SHIFT__CI__VI        0x0000000b
#define GPU_HDP_FLUSH_REQ__CP0__SHIFT__CI__VI           0x00000000
#define GPU_HDP_FLUSH_REQ__CP1__SHIFT__CI__VI           0x00000001
#define GPU_HDP_FLUSH_REQ__CP2__SHIFT__CI__VI           0x00000002
#define GPU_HDP_FLUSH_REQ__CP3__SHIFT__CI__VI           0x00000003
#define GPU_HDP_FLUSH_REQ__CP4__SHIFT__CI__VI           0x00000004
#define GPU_HDP_FLUSH_REQ__CP5__SHIFT__CI__VI           0x00000005
#define GPU_HDP_FLUSH_REQ__CP6__SHIFT__CI__VI           0x00000006
#define GPU_HDP_FLUSH_REQ__CP7__SHIFT__CI__VI           0x00000007
#define GPU_HDP_FLUSH_REQ__CP8__SHIFT__CI__VI           0x00000008
#define GPU_HDP_FLUSH_REQ__CP9__SHIFT__CI__VI           0x00000009
#define GPU_HDP_FLUSH_REQ__SDMA0__SHIFT__CI__VI         0x0000000a
#define GPU_HDP_FLUSH_REQ__SDMA1__SHIFT__CI__VI         0x0000000b
#define GRA00__GRPH_SET_RESET0__SHIFT__SI__VI           0x00000000
#define GRA00__GRPH_SET_RESET1__SHIFT__SI__VI           0x00000001
#define GRA00__GRPH_SET_RESET2__SHIFT__SI__VI           0x00000002
#define GRA00__GRPH_SET_RESET3__SHIFT__SI__VI           0x00000003
#define GRA01__GRPH_SET_RESET_ENA0__SHIFT__SI__VI       0x00000000
#define GRA01__GRPH_SET_RESET_ENA1__SHIFT__SI__VI       0x00000001
#define GRA01__GRPH_SET_RESET_ENA2__SHIFT__SI__VI       0x00000002
#define GRA01__GRPH_SET_RESET_ENA3__SHIFT__SI__VI       0x00000003
#define GRA02__GRPH_CCOMP__SHIFT__SI__VI                0x00000000
#define GRA03__GRPH_FN_SEL__SHIFT__SI__VI               0x00000003
#define GRA03__GRPH_ROTATE__SHIFT__SI__VI               0x00000000
#define GRA04__GRPH_RMAP__SHIFT__SI__VI                 0x00000000
#define GRA05__CGA_ODDEVEN__SHIFT__SI__VI               0x00000004
#define GRA05__GRPH_OES__SHIFT__SI__VI                  0x00000005
#define GRA05__GRPH_PACK__SHIFT__SI__VI                 0x00000006
#define GRA05__GRPH_READ1__SHIFT__SI__VI                0x00000003
#define GRA05__GRPH_WRITE_MODE__SHIFT__SI__VI           0x00000000
#define GRA06__GRPH_ADRSEL__SHIFT__SI__VI               0x00000002
#define GRA06__GRPH_GRAPHICS__SHIFT__SI__VI             0x00000000
#define GRA06__GRPH_ODDEVEN__SHIFT__SI__VI              0x00000001
#define GRA07__GRPH_XCARE0__SHIFT__SI__VI               0x00000000
#define GRA07__GRPH_XCARE1__SHIFT__SI__VI               0x00000001
#define GRA07__GRPH_XCARE2__SHIFT__SI__VI               0x00000002
#define GRA07__GRPH_XCARE3__SHIFT__SI__VI               0x00000003
#define GRA08__GRPH_BMSK__SHIFT__SI__VI                 0x00000000
#define GRBM_CAM_DATA__CAM_ADDR__SHIFT                  0x00000000
#define GRBM_CAM_DATA__CAM_REMAPADDR__SHIFT             0x00000010
#define GRBM_CAM_INDEX__CAM_INDEX__SHIFT                0x00000000
#define GRBM_CNTL__READ_TIMEOUT__SHIFT                  0x00000000
#define GRBM_DEBUG_CNTL__GRBM_DEBUG_INDEX__SHIFT        0x00000000
#define GRBM_DEBUG_DATA__DATA__SHIFT                    0x00000000
#define GRBM_DEBUG_SNAPSHOT__CPF_RDY__SHIFT__CI__VI     0x00000000
#define GRBM_DEBUG_SNAPSHOT__CPG_RDY__SHIFT__CI__VI     0x00000001
#define GRBM_DEBUG_SNAPSHOT__GDS_RDY__SHIFT__CI__VI     0x00000005
#define GRBM_DEBUG_SNAPSHOT__GDS_RDY__SHIFT__SI         0x00000009
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY0__SHIFT__CI__VI 0x00000006
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY1__SHIFT__CI__VI 0x0000000e
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY0__SHIFT__CI__VI 0x00000007
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY1__SHIFT__CI__VI 0x0000000f
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY0__SHIFT__CI__VI 0x00000008
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY1__SHIFT__CI__VI 0x00000010
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY0__SHIFT__CI__VI 0x00000009
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY1__SHIFT__CI__VI 0x00000011
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY0__SHIFT__CI__VI 0x0000000a
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY1__SHIFT__CI__VI 0x00000012
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY0__SHIFT__CI__VI 0x0000000b
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY1__SHIFT__CI__VI 0x00000013
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY0__SHIFT__CI__VI 0x0000000c
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY1__SHIFT__CI__VI 0x00000014
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY0__SHIFT__CI__VI 0x0000000d
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY1__SHIFT__CI__VI 0x00000015
#define GRBM_DEBUG_SNAPSHOT__SRBM_RDY__SHIFT__CI__VI    0x00000002
#define GRBM_DEBUG_SNAPSHOT__SRBM_RDY__SHIFT__SI        0x00000001
#define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE0_RDY__SHIFT__CI__VI 0x00000003
#define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE1_RDY__SHIFT__CI__VI 0x00000004
#define GRBM_DEBUG__DISABLE_READ_TIMEOUT__SHIFT         0x00000006
#define GRBM_DEBUG__GFX_CLOCK_DOMAIN_OVERRIDE__SHIFT    0x0000000c
#define GRBM_DEBUG__HYSTERESIS_GUI_ACTIVE__SHIFT        0x00000008
#define GRBM_DEBUG__IGNORE_FAO__SHIFT                   0x00000005
#define GRBM_DEBUG__IGNORE_RDY__SHIFT                   0x00000001
#define GRBM_DEBUG__SNAPSHOT_FREE_CNTRS__SHIFT          0x00000007
#define GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT__SHIFT      0x00000008
#define GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT    0x00000000
#define GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES__SHIFT 0x0000001e
#define GRBM_GFX_INDEX__INSTANCE_INDEX__SHIFT           0x00000000
#define GRBM_GFX_INDEX__SE_BROADCAST_WRITES__SHIFT      0x0000001f
#define GRBM_GFX_INDEX__SE_INDEX__SHIFT                 0x00000010
#define GRBM_GFX_INDEX__SH_BROADCAST_WRITES__SHIFT      0x0000001d
#define GRBM_GFX_INDEX__SH_INDEX__SHIFT                 0x00000008
#define GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE__SHIFT       0x00000013
#define GRBM_INT_CNTL__RDERR_INT_ENABLE__SHIFT          0x00000000
#define GRBM_NOWHERE__DATA__SHIFT                       0x00000000
#define GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT     0x00000000
#define GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT     0x00000000
#define GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000019
#define GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000015
#define GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000b
#define GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK__SHIFT 0x00000016
#define GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000014
#define GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000a
#define GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK__SHIFT 0x00000018
#define GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK__SHIFT 0x00000013
#define GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000017
#define GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000012
#define GRBM_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT       0x00000000
#define GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001a
#define GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x00000011
#define GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000010
#define GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000e
#define GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000d
#define GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001b
#define GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000c
#define GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000001c
#define GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT     0x00000000
#define GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT     0x00000000
#define GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000019
#define GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000015
#define GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000b
#define GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK__SHIFT 0x00000016
#define GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000014
#define GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000a
#define GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK__SHIFT 0x00000018
#define GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK__SHIFT 0x00000013
#define GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000017
#define GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000012
#define GRBM_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT       0x00000000
#define GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001a
#define GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x00000011
#define GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000010
#define GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000e
#define GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000d
#define GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001b
#define GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000c
#define GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000001c
#define GRBM_PWR_CNTL__REQ_TYPE__SHIFT__SI__CI          0x00000000
#define GRBM_PWR_CNTL__RSP_TYPE__SHIFT__SI__CI          0x00000004
#define GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA__SHIFT__CI__VI 0x00000013
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF__SHIFT__CI__VI 0x00000014
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF__SHIFT__CI__VI 0x00000015
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF__SHIFT__CI__VI 0x00000016
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF__SHIFT__CI__VI 0x00000017
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0__SHIFT__CI__VI 0x00000018
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1__SHIFT__CI__VI 0x00000019
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2__SHIFT__CI__VI 0x0000001a
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3__SHIFT__CI__VI 0x0000001b
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0__SHIFT__CI__VI 0x0000001c
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1__SHIFT__CI__VI 0x0000001d
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2__SHIFT__CI__VI 0x0000001e
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3__SHIFT__CI__VI 0x0000001f
#define GRBM_READ_ERROR2__READ_REQUESTER_RLC__SHIFT__CI__VI 0x00000012
#define GRBM_READ_ERROR2__READ_REQUESTER_SRBM__SHIFT__CI__VI 0x00000011
#define GRBM_READ_ERROR__READ_ADDRESS__SHIFT            0x00000002
#define GRBM_READ_ERROR__READ_ERROR__SHIFT              0x0000001f
#define GRBM_READ_ERROR__READ_MEID__SHIFT__CI__VI       0x00000016
#define GRBM_READ_ERROR__READ_PIPEID__SHIFT__CI__VI     0x00000014
#define GRBM_SCRATCH_REG0__SCRATCH_REG0__SHIFT          0x00000000
#define GRBM_SCRATCH_REG1__SCRATCH_REG1__SHIFT          0x00000000
#define GRBM_SCRATCH_REG2__SCRATCH_REG2__SHIFT          0x00000000
#define GRBM_SCRATCH_REG3__SCRATCH_REG3__SHIFT          0x00000000
#define GRBM_SCRATCH_REG4__SCRATCH_REG4__SHIFT          0x00000000
#define GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT          0x00000000
#define GRBM_SCRATCH_REG6__SCRATCH_REG6__SHIFT          0x00000000
#define GRBM_SCRATCH_REG7__SCRATCH_REG7__SHIFT          0x00000000
#define GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT  0x00000000
#define GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT  0x00000000
#define GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000015
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000012
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000b
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000011
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000a
#define GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000014
#define GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL__SHIFT    0x00000000
#define GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x00000010
#define GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000f
#define GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000d
#define GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000c
#define GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT 0x00000013
#define GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT  0x00000000
#define GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT  0x00000000
#define GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000015
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000012
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000b
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000011
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000a
#define GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000014
#define GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL__SHIFT    0x00000000
#define GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x00000010
#define GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000f
#define GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000d
#define GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000c
#define GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT 0x00000013
#define GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000015
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000012
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000000b
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000011
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000000a
#define GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000014
#define GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000010
#define GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000000f
#define GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000000d
#define GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000000c
#define GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000013
#define GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000015
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000012
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000000b
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000011
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000000a
#define GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000014
#define GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000010
#define GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000000f
#define GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000000d
#define GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x0000000c
#define GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT__CI__VI 0x00000013
#define GRBM_SKEW_CNTL__SKEW_COUNT__SHIFT               0x00000006
#define GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD__SHIFT       0x00000000
#define GRBM_SOFT_RESET__SOFT_RESET_CPC__SHIFT__CI__VI  0x00000012
#define GRBM_SOFT_RESET__SOFT_RESET_CPF__SHIFT__CI__VI  0x00000011
#define GRBM_SOFT_RESET__SOFT_RESET_CPG__SHIFT__CI__VI  0x00000013
#define GRBM_SOFT_RESET__SOFT_RESET_CP__SHIFT           0x00000000
#define GRBM_SOFT_RESET__SOFT_RESET_GFX__SHIFT__CI__VI  0x00000010
#define GRBM_SOFT_RESET__SOFT_RESET_RLC__SHIFT          0x00000002
#define GRBM_STATUS2__CPC_BUSY__SHIFT__CI__VI           0x0000001d
#define GRBM_STATUS2__CPF_BUSY__SHIFT__CI__VI           0x0000001c
#define GRBM_STATUS2__CPG_BUSY__SHIFT__CI__VI           0x0000001e
#define GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING__SHIFT__CI__VI 0x00000004
#define GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL__SHIFT__CI__VI 0x00000000
#define GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING__SHIFT__CI__VI 0x00000005
#define GRBM_STATUS2__ME1PIPE0_RQ_PENDING__SHIFT__CI__VI 0x00000006
#define GRBM_STATUS2__ME1PIPE1_RQ_PENDING__SHIFT__CI__VI 0x00000007
#define GRBM_STATUS2__ME1PIPE2_RQ_PENDING__SHIFT__CI__VI 0x00000008
#define GRBM_STATUS2__ME1PIPE3_RQ_PENDING__SHIFT__CI__VI 0x00000009
#define GRBM_STATUS2__ME2PIPE0_RQ_PENDING__SHIFT__CI__VI 0x0000000a
#define GRBM_STATUS2__ME2PIPE1_RQ_PENDING__SHIFT__CI__VI 0x0000000b
#define GRBM_STATUS2__ME2PIPE2_RQ_PENDING__SHIFT__CI__VI 0x0000000c
#define GRBM_STATUS2__ME2PIPE3_RQ_PENDING__SHIFT__CI__VI 0x0000000d
#define GRBM_STATUS2__RLC_BUSY__SHIFT__CI__VI           0x00000018
#define GRBM_STATUS2__RLC_BUSY__SHIFT__SI               0x00000008
#define GRBM_STATUS2__RLC_RQ_PENDING__SHIFT__CI__VI     0x0000000e
#define GRBM_STATUS2__RLC_RQ_PENDING__SHIFT__SI         0x00000000
#define GRBM_STATUS2__TC_BUSY__SHIFT__CI__VI            0x00000019
#define GRBM_STATUS2__TC_BUSY__SHIFT__SI                0x00000009
#define GRBM_STATUS_SE0__BCI_BUSY__SHIFT                0x00000016
#define GRBM_STATUS_SE0__CB_BUSY__SHIFT                 0x0000001f
#define GRBM_STATUS_SE0__CB_CLEAN__SHIFT                0x00000002
#define GRBM_STATUS_SE0__DB_BUSY__SHIFT                 0x0000001e
#define GRBM_STATUS_SE0__DB_CLEAN__SHIFT                0x00000001
#define GRBM_STATUS_SE0__PA_BUSY__SHIFT                 0x00000018
#define GRBM_STATUS_SE0__SC_BUSY__SHIFT                 0x0000001d
#define GRBM_STATUS_SE0__SPI_BUSY__SHIFT                0x0000001b
#define GRBM_STATUS_SE0__SX_BUSY__SHIFT                 0x0000001a
#define GRBM_STATUS_SE0__TA_BUSY__SHIFT                 0x00000019
#define GRBM_STATUS_SE0__VGT_BUSY__SHIFT                0x00000017
#define GRBM_STATUS_SE1__BCI_BUSY__SHIFT                0x00000016
#define GRBM_STATUS_SE1__CB_BUSY__SHIFT                 0x0000001f
#define GRBM_STATUS_SE1__CB_CLEAN__SHIFT                0x00000002
#define GRBM_STATUS_SE1__DB_BUSY__SHIFT                 0x0000001e
#define GRBM_STATUS_SE1__DB_CLEAN__SHIFT                0x00000001
#define GRBM_STATUS_SE1__PA_BUSY__SHIFT                 0x00000018
#define GRBM_STATUS_SE1__SC_BUSY__SHIFT                 0x0000001d
#define GRBM_STATUS_SE1__SPI_BUSY__SHIFT                0x0000001b
#define GRBM_STATUS_SE1__SX_BUSY__SHIFT                 0x0000001a
#define GRBM_STATUS_SE1__TA_BUSY__SHIFT                 0x00000019
#define GRBM_STATUS_SE1__VGT_BUSY__SHIFT                0x00000017
#define GRBM_STATUS_SE2__BCI_BUSY__SHIFT__CI__VI        0x00000016
#define GRBM_STATUS_SE2__CB_BUSY__SHIFT__CI__VI         0x0000001f
#define GRBM_STATUS_SE2__CB_CLEAN__SHIFT__CI__VI        0x00000002
#define GRBM_STATUS_SE2__DB_BUSY__SHIFT__CI__VI         0x0000001e
#define GRBM_STATUS_SE2__DB_CLEAN__SHIFT__CI__VI        0x00000001
#define GRBM_STATUS_SE2__PA_BUSY__SHIFT__CI__VI         0x00000018
#define GRBM_STATUS_SE2__SC_BUSY__SHIFT__CI__VI         0x0000001d
#define GRBM_STATUS_SE2__SPI_BUSY__SHIFT__CI__VI        0x0000001b
#define GRBM_STATUS_SE2__SX_BUSY__SHIFT__CI__VI         0x0000001a
#define GRBM_STATUS_SE2__TA_BUSY__SHIFT__CI__VI         0x00000019
#define GRBM_STATUS_SE2__VGT_BUSY__SHIFT__CI__VI        0x00000017
#define GRBM_STATUS_SE3__BCI_BUSY__SHIFT__CI__VI        0x00000016
#define GRBM_STATUS_SE3__CB_BUSY__SHIFT__CI__VI         0x0000001f
#define GRBM_STATUS_SE3__CB_CLEAN__SHIFT__CI__VI        0x00000002
#define GRBM_STATUS_SE3__DB_BUSY__SHIFT__CI__VI         0x0000001e
#define GRBM_STATUS_SE3__DB_CLEAN__SHIFT__CI__VI        0x00000001
#define GRBM_STATUS_SE3__PA_BUSY__SHIFT__CI__VI         0x00000018
#define GRBM_STATUS_SE3__SC_BUSY__SHIFT__CI__VI         0x0000001d
#define GRBM_STATUS_SE3__SPI_BUSY__SHIFT__CI__VI        0x0000001b
#define GRBM_STATUS_SE3__SX_BUSY__SHIFT__CI__VI         0x0000001a
#define GRBM_STATUS_SE3__TA_BUSY__SHIFT__CI__VI         0x00000019
#define GRBM_STATUS_SE3__VGT_BUSY__SHIFT__CI__VI        0x00000017
#define GRBM_STATUS__BCI_BUSY__SHIFT                    0x00000017
#define GRBM_STATUS__CB_BUSY__SHIFT                     0x0000001e
#define GRBM_STATUS__CB_CLEAN__SHIFT                    0x0000000d
#define GRBM_STATUS__CP_BUSY__SHIFT                     0x0000001d
#define GRBM_STATUS__CP_COHERENCY_BUSY__SHIFT           0x0000001c
#define GRBM_STATUS__DB_BUSY__SHIFT                     0x0000001a
#define GRBM_STATUS__DB_CLEAN__SHIFT                    0x0000000c
#define GRBM_STATUS__GDS_BUSY__SHIFT                    0x0000000f
#define GRBM_STATUS__GDS_DMA_RQ_PENDING__SHIFT          0x00000009
#define GRBM_STATUS__GUI_ACTIVE__SHIFT                  0x0000001f
#define GRBM_STATUS__IA_BUSY_NO_DMA__SHIFT              0x00000012
#define GRBM_STATUS__IA_BUSY__SHIFT                     0x00000013
#define GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING__SHIFT__CI__VI 0x00000007
#define GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL__SHIFT__CI__VI 0x00000000
#define GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING__SHIFT__CI__VI 0x00000008
#define GRBM_STATUS__PA_BUSY__SHIFT                     0x00000019
#define GRBM_STATUS__SC_BUSY__SHIFT                     0x00000018
#define GRBM_STATUS__SPI_BUSY__SHIFT                    0x00000016
#define GRBM_STATUS__SRBM_RQ_PENDING__SHIFT             0x00000005
#define GRBM_STATUS__SX_BUSY__SHIFT                     0x00000014
#define GRBM_STATUS__TA_BUSY__SHIFT                     0x0000000e
#define GRBM_STATUS__VGT_BUSY__SHIFT                    0x00000011
#define GRBM_STATUS__WD_BUSY_NO_DMA__SHIFT__CI__VI      0x00000010
#define GRBM_STATUS__WD_BUSY__SHIFT__CI__VI             0x00000015
#define GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS__SHIFT  0x00000000
#define GRPH8_DATA__GRPH_DATA__SHIFT__SI__VI            0x00000000
#define GRPH8_IDX__GRPH_IDX__SHIFT__SI__VI              0x00000000
#define GRPH_COMPRESS_PITCH__GRPH_COMPRESS_PITCH__SHIFT__SI__VI 0x00000006
#define GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SHIFT__SI__VI 0x00000000
#define GRPH_COMPRESS_SURFACE_ADDRESS__GRPH_COMPRESS_SURFACE_ADDRESS__SHIFT__SI__VI 0x00000008
#define GRPH_CONTROL__GRPH_ADDRESS_TRANSLATION_ENABLE__SHIFT__SI__VI 0x00000010
#define GRPH_CONTROL__GRPH_ARRAY_MODE__SHIFT__SI__VI    0x00000014
#define GRPH_CONTROL__GRPH_DEPTH__SHIFT__SI__VI         0x00000000
#define GRPH_CONTROL__GRPH_FORMAT__SHIFT__SI__VI        0x00000008
#define GRPH_CONTROL__GRPH_PRIVILEGED_ACCESS_ENABLE__SHIFT__SI__VI 0x00000011
#define GRPH_CONTROL__GRPH_Z__SHIFT__SI__VI             0x00000004
#define GRPH_DFQ_CONTROL__GRPH_DFQ_MIN_FREE_ENTRIES__SHIFT__SI__VI 0x00000008
#define GRPH_DFQ_CONTROL__GRPH_DFQ_RESET__SHIFT__SI__VI 0x00000000
#define GRPH_DFQ_CONTROL__GRPH_DFQ_SIZE__SHIFT__SI__VI  0x00000004
#define GRPH_DFQ_STATUS__GRPH_DFQ_RESET_ACK__SHIFT__SI__VI 0x00000009
#define GRPH_DFQ_STATUS__GRPH_DFQ_RESET_FLAG__SHIFT__SI__VI 0x00000008
#define GRPH_DFQ_STATUS__GRPH_PRIMARY_DFQ_NUM_ENTRIES__SHIFT__SI__VI 0x00000000
#define GRPH_DFQ_STATUS__GRPH_SECONDARY_DFQ_NUM_ENTRIES__SHIFT__SI__VI 0x00000004
#define GRPH_ENABLE__GRPH_ENABLE__SHIFT__SI__VI         0x00000000
#define GRPH_FLIP_CONTROL__GRPH_SURFACE_UPDATE_H_RETRACE_EN__SHIFT__SI__VI 0x00000000
#define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK__SHIFT__SI__VI 0x00000000
#define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_TYPE__SHIFT__SI__VI 0x00000008
#define GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR__SHIFT__SI__VI 0x00000008
#define GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED__SHIFT__SI__VI 0x00000000
#define GRPH_LUT_10BIT_BYPASS__GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN__SHIFT__SI__VI 0x00000010
#define GRPH_LUT_10BIT_BYPASS__GRPH_LUT_10BIT_BYPASS_EN__SHIFT__SI__VI 0x00000008
#define GRPH_PITCH__GRPH_PITCH__SHIFT__SI__VI           0x00000000
#define GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__SHIFT__SI__VI 0x00000000
#define GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_DFQ_ENABLE__SHIFT__SI__VI 0x00000000
#define GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS__SHIFT__SI__VI 0x00000008
#define GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SHIFT__SI__VI 0x00000000
#define GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_DFQ_ENABLE__SHIFT__SI__VI 0x00000000
#define GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS__SHIFT__SI__VI 0x00000008
#define GRPH_SURFACE_ADDRESS_HIGH_INUSE__GRPH_SURFACE_ADDRESS_HIGH_INUSE__SHIFT__SI__VI 0x00000000
#define GRPH_SURFACE_ADDRESS_INUSE__GRPH_SURFACE_ADDRESS_INUSE__SHIFT__SI__VI 0x00000008
#define GRPH_SURFACE_OFFSET_X__GRPH_SURFACE_OFFSET_X__SHIFT__SI__VI 0x00000000
#define GRPH_SURFACE_OFFSET_Y__GRPH_SURFACE_OFFSET_Y__SHIFT__SI__VI 0x00000000
#define GRPH_SWAP_CNTL__GRPH_ALPHA_CROSSBAR__SHIFT__SI__VI 0x0000000a
#define GRPH_SWAP_CNTL__GRPH_BLUE_CROSSBAR__SHIFT__SI__VI 0x00000008
#define GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT__SI__VI 0x00000000
#define GRPH_SWAP_CNTL__GRPH_GREEN_CROSSBAR__SHIFT__SI__VI 0x00000006
#define GRPH_SWAP_CNTL__GRPH_RED_CROSSBAR__SHIFT__SI__VI 0x00000004
#define GRPH_UPDATE__GRPH_MODE_DISABLE_MULTIPLE_UPDATE__SHIFT__SI__VI 0x00000018
#define GRPH_UPDATE__GRPH_MODE_UPDATE_PENDING__SHIFT__SI__VI 0x00000000
#define GRPH_UPDATE__GRPH_MODE_UPDATE_TAKEN__SHIFT__SI__VI 0x00000001
#define GRPH_UPDATE__GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE__SHIFT__SI__VI 0x0000001c
#define GRPH_UPDATE__GRPH_SURFACE_UPDATE_PENDING__SHIFT__SI__VI 0x00000002
#define GRPH_UPDATE__GRPH_SURFACE_UPDATE_TAKEN__SHIFT__SI__VI 0x00000003
#define GRPH_UPDATE__GRPH_UPDATE_LOCK__SHIFT__SI__VI    0x00000010
#define GRPH_X_END__GRPH_X_END__SHIFT__SI__VI           0x00000000
#define GRPH_X_START__GRPH_X_START__SHIFT__SI__VI       0x00000000
#define GRPH_Y_END__GRPH_Y_END__SHIFT__SI__VI           0x00000000
#define GRPH_Y_START__GRPH_Y_START__SHIFT__SI__VI       0x00000000
#define HDMI_ACR_32_0__HDMI_ACR_CTS_32__SHIFT__SI__VI   0x0000000c
#define HDMI_ACR_32_1__HDMI_ACR_N_32__SHIFT__SI__VI     0x00000000
#define HDMI_ACR_44_0__HDMI_ACR_CTS_44__SHIFT__SI__VI   0x0000000c
#define HDMI_ACR_44_1__HDMI_ACR_N_44__SHIFT__SI__VI     0x00000000
#define HDMI_ACR_48_0__HDMI_ACR_CTS_48__SHIFT__SI__VI   0x0000000c
#define HDMI_ACR_48_1__HDMI_ACR_N_48__SHIFT__SI__VI     0x00000000
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUDIO_PRIORITY__SHIFT__SI__VI 0x0000001f
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUTO_SEND__SHIFT__SI__VI 0x0000000c
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_CONT__SHIFT__SI__VI 0x00000001
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_N_MULTIPLE__SHIFT__SI__VI 0x00000010
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SELECT__SHIFT__SI__VI 0x00000004
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SEND__SHIFT__SI__VI 0x00000000
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SOURCE__SHIFT__SI__VI 0x00000008
#define HDMI_ACR_STATUS_0__HDMI_ACR_CTS__SHIFT__SI__VI  0x0000000c
#define HDMI_ACR_STATUS_1__HDMI_ACR_N__SHIFT__SI__VI    0x00000000
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_DELAY_EN__SHIFT__SI__VI 0x00000004
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_PACKETS_PER_LINE__SHIFT__SI__VI 0x00000010
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_SEND_MAX_PACKETS__SHIFT__SI__VI 0x00000008
#define HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH__SHIFT__SI__VI 0x0000001c
#define HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE__SHIFT__SI__VI 0x00000018
#define HDMI_CONTROL__HDMI_ERROR_ACK__SHIFT__SI__VI     0x00000008
#define HDMI_CONTROL__HDMI_ERROR_MASK__SHIFT__SI__VI    0x00000009
#define HDMI_CONTROL__HDMI_KEEPOUT_MODE__SHIFT__SI__VI  0x00000000
#define HDMI_CONTROL__HDMI_PACKET_GEN_VERSION__SHIFT__SI__VI 0x00000004
#define HDMI_GC__HDMI_DEFAULT_PHASE__SHIFT__SI__VI      0x00000004
#define HDMI_GC__HDMI_GC_AVMUTE_CONT__SHIFT__SI__VI     0x00000002
#define HDMI_GC__HDMI_GC_AVMUTE__SHIFT__SI__VI          0x00000000
#define HDMI_GC__HDMI_PACKING_PHASE_OVERRIDE__SHIFT__SI__VI 0x0000000c
#define HDMI_GC__HDMI_PACKING_PHASE__SHIFT__SI__VI      0x00000008
#define HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_CONT__SHIFT__SI__VI 0x00000005
#define HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_SEND__SHIFT__SI__VI 0x00000004
#define HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_CONT__SHIFT__SI__VI 0x00000001
#define HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_SEND__SHIFT__SI__VI 0x00000000
#define HDMI_INFOFRAME_CONTROL0__HDMI_MPEG_INFO_CONT__SHIFT__SI__VI 0x00000009
#define HDMI_INFOFRAME_CONTROL0__HDMI_MPEG_INFO_SEND__SHIFT__SI__VI 0x00000008
#define HDMI_INFOFRAME_CONTROL1__HDMI_AUDIO_INFO_LINE__SHIFT__SI__VI 0x00000008
#define HDMI_INFOFRAME_CONTROL1__HDMI_AVI_INFO_LINE__SHIFT__SI__VI 0x00000000
#define HDMI_INFOFRAME_CONTROL1__HDMI_MPEG_INFO_LINE__SHIFT__SI__VI 0x00000010
#define HDMI_STATUS__HDMI_ACTIVE_AVMUTE__SHIFT__SI__VI  0x00000000
#define HDMI_STATUS__HDMI_AUDIO_PACKET_ERROR__SHIFT__SI__VI 0x00000010
#define HDMI_STATUS__HDMI_ERROR_INT__SHIFT__SI__VI      0x0000001b
#define HDMI_STATUS__HDMI_VBI_PACKET_ERROR__SHIFT__SI__VI 0x00000014
#define HDMI_VBI_PACKET_CONTROL__HDMI_GC_CONT__SHIFT__SI__VI 0x00000005
#define HDMI_VBI_PACKET_CONTROL__HDMI_GC_SEND__SHIFT__SI__VI 0x00000004
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_CONT__SHIFT__SI__VI 0x00000009
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_LINE__SHIFT__SI__VI 0x00000010
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_SEND__SHIFT__SI__VI 0x00000008
#define HDMI_VBI_PACKET_CONTROL__HDMI_NULL_SEND__SHIFT__SI__VI 0x00000000
#define HDP_DEBUG0__HDP_DEBUG__SHIFT                    0x00000000
#define HDP_DEBUG1__HDP_DEBUG__SHIFT                    0x00000000
#define HDP_HOST_PATH_CNTL__ALL_SURFACES_DIS__SHIFT     0x0000001d
#define HDP_HOST_PATH_CNTL__BIF_RDRET_CREDIT__SHIFT     0x00000000
#define HDP_HOST_PATH_CNTL__CACHE_INVALIDATE__SHIFT     0x00000016
#define HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS__SHIFT     0x00000017
#define HDP_HOST_PATH_CNTL__LIN_RD_CACHE_DIS__SHIFT     0x0000001f
#define HDP_HOST_PATH_CNTL__MC_WRREQ_CREDIT__SHIFT      0x00000003
#define HDP_HOST_PATH_CNTL__RD_STALL_TIMER__SHIFT       0x0000000b
#define HDP_HOST_PATH_CNTL__REG_CLK_ENABLE_COUNT__SHIFT 0x00000018
#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_EN__SHIFT     0x00000015
#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_TIMER__SHIFT  0x00000013
#define HDP_HOST_PATH_CNTL__WRITE_THROUGH_CACHE_DIS__SHIFT 0x0000001e
#define HDP_HOST_PATH_CNTL__WR_STALL_TIMER__SHIFT       0x00000009
#define HDP_LAST_SURFACE_HIT__LAST_SURFACE_HIT__SHIFT   0x00000000
#define HDP_MEM_COHERENCY_FLUSH_CNTL__HDP_MEM_FLUSH_ADDR__SHIFT 0x00000000
#define HDP_NONSURFACE_BASE__NONSURF_BASE__SHIFT        0x00000000
#define HDP_NONSURFACE_INFO__NONSURF_ADDR_TYPE__SHIFT   0x00000000
#define HDP_NONSURFACE_INFO__NONSURF_ARRAY_MODE__SHIFT  0x00000001
#define HDP_NONSURFACE_INFO__NONSURF_ENDIAN__SHIFT      0x00000005
#define HDP_NONSURFACE_INFO__NONSURF_PIXEL_SIZE__SHIFT  0x00000007
#define HDP_NONSURFACE_INFO__NONSURF_PRIV__SHIFT        0x0000000f
#define HDP_NONSURFACE_INFO__NONSURF_SAMPLE_NUM__SHIFT  0x0000000a
#define HDP_NONSURFACE_INFO__NONSURF_SAMPLE_SIZE__SHIFT 0x0000000d
#define HDP_NONSURFACE_INFO__NONSURF_TILE_COMPACT__SHIFT 0x00000010
#define HDP_NONSURFACE_SIZE__NONSURF_PITCH_TILE_MAX__SHIFT 0x00000000
#define HDP_NONSURFACE_SIZE__NONSURF_SLICE_TILE_MAX__SHIFT 0x0000000a
#define HDP_NONSURF_FLAGS_CLR__NONSURF_READ_FLAG_CLR__SHIFT 0x00000001
#define HDP_NONSURF_FLAGS_CLR__NONSURF_WRITE_FLAG_CLR__SHIFT 0x00000000
#define HDP_NONSURF_FLAGS__NONSURF_READ_FLAG__SHIFT     0x00000001
#define HDP_NONSURF_FLAGS__NONSURF_WRITE_FLAG__SHIFT    0x00000000
#define HDP_OUTSTANDING_REQ__READ_REQ__SHIFT            0x00000008
#define HDP_OUTSTANDING_REQ__WRITE_REQ__SHIFT           0x00000000
#define HDP_REG_COHERENCY_FLUSH_CNTL__HDP_REG_FLUSH_ADDR__SHIFT 0x00000000
#define HDP_SC_MULTI_CHIP_CNTL__LOG2_NUM_CHIPS__SHIFT   0x00000000
#define HDP_SC_MULTI_CHIP_CNTL__MULTI_CHIP_TILE_SIZE__SHIFT 0x00000003
#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT           0x00000000
#define HDP_TILING_CONFIG__BANK_SWAPS__SHIFT            0x0000000b
#define HDP_TILING_CONFIG__BANK_TILING__SHIFT           0x00000004
#define HDP_TILING_CONFIG__GROUP_SIZE__SHIFT            0x00000006
#define HDP_TILING_CONFIG__PIPE_TILING__SHIFT           0x00000001
#define HDP_TILING_CONFIG__ROW_TILING__SHIFT            0x00000008
#define HDP_TILING_CONFIG__SAMPLE_SPLIT__SHIFT          0x0000000e
#define HDP_XDP_BUSY_STS__BUSY_BITS__SHIFT              0x00000000
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_0_ON_DELAY__SHIFT 0x00000000
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_1_OFF_DELAY__SHIFT 0x00000004
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_2_RSVD__SHIFT 0x0000000c
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_3_SOFT_CORE_OVERRIDE__SHIFT 0x0000001e
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_4_SOFT_REG_OVERRIDE__SHIFT 0x0000001f
#define HDP_XDP_CHKN__CHKN_0_RSVD__SHIFT                0x00000000
#define HDP_XDP_CHKN__CHKN_1_RSVD__SHIFT                0x00000008
#define HDP_XDP_CHKN__CHKN_2_RSVD__SHIFT                0x00000010
#define HDP_XDP_CHKN__CHKN_3_RSVD__SHIFT                0x00000018
#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_ADDR__SHIFT 0x00000000
#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_BAR_NUM__SHIFT 0x00000014
#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_FLUSH_NUM__SHIFT 0x00000010
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_ALTER_FLUSH_NUM__SHIFT 0x00000012
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_FLUSH_NUM__SHIFT   0x00000000
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_MBX_ADDR_SEL__SHIFT 0x00000008
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_MBX_ENC_DATA__SHIFT 0x00000004
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_RSVD_0__SHIFT      0x00000013
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_RSVD_1__SHIFT      0x00000014
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_SEND_HOST__SHIFT   0x00000010
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_SEND_SIDE__SHIFT   0x00000011
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_XPB_CLG__SHIFT     0x0000000b
#define HDP_XDP_D2H_RSVD_10__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_11__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_12__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_13__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_14__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_15__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_16__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_17__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_18__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_19__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_20__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_21__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_22__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_23__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_24__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_25__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_26__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_27__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_28__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_29__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_30__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_31__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_32__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_33__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_34__RESERVED__SHIFT            0x00000000
#define HDP_XDP_D2H_RSVD_3__RESERVED__SHIFT             0x00000000
#define HDP_XDP_D2H_RSVD_4__RESERVED__SHIFT             0x00000000
#define HDP_XDP_D2H_RSVD_5__RESERVED__SHIFT             0x00000000
#define HDP_XDP_D2H_RSVD_6__RESERVED__SHIFT             0x00000000
#define HDP_XDP_D2H_RSVD_7__RESERVED__SHIFT             0x00000000
#define HDP_XDP_D2H_RSVD_8__RESERVED__SHIFT             0x00000000
#define HDP_XDP_D2H_RSVD_9__RESERVED__SHIFT             0x00000000
#define HDP_XDP_DBG_ADDR__CTRL__SHIFT                   0x00000010
#define HDP_XDP_DBG_ADDR__STS__SHIFT                    0x00000000
#define HDP_XDP_DBG_DATA__CTRL__SHIFT                   0x00000010
#define HDP_XDP_DBG_DATA__STS__SHIFT                    0x00000000
#define HDP_XDP_DBG_MASK__CTRL__SHIFT                   0x00000010
#define HDP_XDP_DBG_MASK__STS__SHIFT                    0x00000000
#define HDP_XDP_DIRECT2HDP_FIRST__RESERVED__SHIFT       0x00000000
#define HDP_XDP_DIRECT2HDP_LAST__RESERVED__SHIFT        0x00000000
#define HDP_XDP_FLUSH_ARMED_STS__FLUSH_ARMED_STS__SHIFT 0x00000000
#define HDP_XDP_FLUSH_CNTR0_STS__FLUSH_CNTR0_STS__SHIFT 0x00000000
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_INVERSE_PEER_TAG_MATCHING__SHIFT 0x0000000c
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_SYS_FIFO_DEPTH_OVERRIDE__SHIFT 0x00000000
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_XDP_FIFO_DEPTH_OVERRIDE__SHIFT 0x00000006
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_PRIV__SHIFT 0x00000000
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_SWAP__SHIFT 0x00000001
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_TRAN__SHIFT 0x00000003
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_PRIV__SHIFT 0x00000000
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_SWAP__SHIFT 0x00000001
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_TRAN__SHIFT 0x00000003
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_MC_STALL_ON_BUF_FULL_MASK__SHIFT 0x00000014
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_PRIV__SHIFT 0x00000004
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_SWAP__SHIFT 0x00000005
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_TRAN__SHIFT 0x00000007
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_XDP_HIGHER_PRI_THRESH__SHIFT 0x0000000e
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_XL8R_WRREQ_CRD_OVERRIDE__SHIFT 0x00000008
#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_EN__SHIFT   0x00000000
#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_TIMER__SHIFT 0x00000001
#define HDP_XDP_P2P_BAR0__ADDR__SHIFT                   0x00000000
#define HDP_XDP_P2P_BAR0__FLUSH__SHIFT                  0x00000010
#define HDP_XDP_P2P_BAR0__VALID__SHIFT                  0x00000014
#define HDP_XDP_P2P_BAR1__ADDR__SHIFT                   0x00000000
#define HDP_XDP_P2P_BAR1__FLUSH__SHIFT                  0x00000010
#define HDP_XDP_P2P_BAR1__VALID__SHIFT                  0x00000014
#define HDP_XDP_P2P_BAR2__ADDR__SHIFT                   0x00000000
#define HDP_XDP_P2P_BAR2__FLUSH__SHIFT                  0x00000010
#define HDP_XDP_P2P_BAR2__VALID__SHIFT                  0x00000014
#define HDP_XDP_P2P_BAR3__ADDR__SHIFT                   0x00000000
#define HDP_XDP_P2P_BAR3__FLUSH__SHIFT                  0x00000010
#define HDP_XDP_P2P_BAR3__VALID__SHIFT                  0x00000014
#define HDP_XDP_P2P_BAR4__ADDR__SHIFT                   0x00000000
#define HDP_XDP_P2P_BAR4__FLUSH__SHIFT                  0x00000010
#define HDP_XDP_P2P_BAR4__VALID__SHIFT                  0x00000014
#define HDP_XDP_P2P_BAR5__ADDR__SHIFT                   0x00000000
#define HDP_XDP_P2P_BAR5__FLUSH__SHIFT                  0x00000010
#define HDP_XDP_P2P_BAR5__VALID__SHIFT                  0x00000014
#define HDP_XDP_P2P_BAR6__ADDR__SHIFT                   0x00000000
#define HDP_XDP_P2P_BAR6__FLUSH__SHIFT                  0x00000010
#define HDP_XDP_P2P_BAR6__VALID__SHIFT                  0x00000014
#define HDP_XDP_P2P_BAR7__ADDR__SHIFT                   0x00000000
#define HDP_XDP_P2P_BAR7__FLUSH__SHIFT                  0x00000010
#define HDP_XDP_P2P_BAR7__VALID__SHIFT                  0x00000014
#define HDP_XDP_P2P_BAR_CFG__P2P_BAR_CFG_ADDR_SIZE__SHIFT 0x00000000
#define HDP_XDP_P2P_BAR_CFG__P2P_BAR_CFG_BAR_FROM__SHIFT 0x00000004
#define HDP_XDP_P2P_MBX_ADDR0__ADDR__SHIFT              0x00000001
#define HDP_XDP_P2P_MBX_ADDR0__VALID__SHIFT             0x00000000
#define HDP_XDP_P2P_MBX_ADDR1__ADDR__SHIFT              0x00000001
#define HDP_XDP_P2P_MBX_ADDR1__VALID__SHIFT             0x00000000
#define HDP_XDP_P2P_MBX_ADDR2__ADDR__SHIFT              0x00000001
#define HDP_XDP_P2P_MBX_ADDR2__VALID__SHIFT             0x00000000
#define HDP_XDP_P2P_MBX_ADDR3__ADDR__SHIFT              0x00000001
#define HDP_XDP_P2P_MBX_ADDR3__VALID__SHIFT             0x00000000
#define HDP_XDP_P2P_MBX_ADDR4__ADDR__SHIFT              0x00000001
#define HDP_XDP_P2P_MBX_ADDR4__VALID__SHIFT             0x00000000
#define HDP_XDP_P2P_MBX_ADDR5__ADDR__SHIFT              0x00000001
#define HDP_XDP_P2P_MBX_ADDR5__VALID__SHIFT             0x00000000
#define HDP_XDP_P2P_MBX_ADDR6__ADDR__SHIFT              0x00000001
#define HDP_XDP_P2P_MBX_ADDR6__VALID__SHIFT             0x00000000
#define HDP_XDP_P2P_MBX_OFFSET__P2P_MBX_OFFSET__SHIFT   0x00000000
#define HDP_XDP_SID_CFG__SID_CFG_FLNUM_MSB_SEL__SHIFT   0x00000003
#define HDP_XDP_SID_CFG__SID_CFG_WR_COMBINE_EN__SHIFT   0x00000000
#define HDP_XDP_SID_CFG__SID_CFG_WR_COMBINE_TIMER__SHIFT 0x00000001
#define HDP_XDP_SRBM_CFG__SRBM_CFG_REG_CLK_ENABLE_COUNT__SHIFT 0x00000000
#define HDP_XDP_SRBM_CFG__SRBM_CFG_REG_CLK_GATING_DIS__SHIFT 0x00000006
#define HDP_XDP_SRBM_CFG__SRBM_CFG_WAKE_DYN_CLK__SHIFT  0x00000007
#define HDP_XDP_STICKY__STICKY_STS__SHIFT               0x00000000
#define HDP_XDP_STICKY__STICKY_W1C__SHIFT               0x00000010
#define HEADER__DEVICE_TYPE__SHIFT                      0x00000007
#define HEADER__HEADER_TYPE__SHIFT                      0x00000000
#define HFS_SEED0__RESERVED__SHIFT                      0x00000000
#define HFS_SEED1__RESERVED__SHIFT                      0x00000000
#define HFS_SEED2__RESERVED__SHIFT                      0x00000000
#define HFS_SEED3__RESERVED__SHIFT                      0x00000000
#define HOST_BUSNUM__HOST_ID__SHIFT                     0x00000000
#define HW_DEBUG__HW_00_DEBUG__SHIFT                    0x00000000
#define HW_DEBUG__HW_01_DEBUG__SHIFT                    0x00000001
#define HW_DEBUG__HW_02_DEBUG__SHIFT                    0x00000002
#define HW_DEBUG__HW_03_DEBUG__SHIFT                    0x00000003
#define HW_DEBUG__HW_04_DEBUG__SHIFT                    0x00000004
#define HW_DEBUG__HW_05_DEBUG__SHIFT                    0x00000005
#define HW_DEBUG__HW_06_DEBUG__SHIFT                    0x00000006
#define HW_DEBUG__HW_07_DEBUG__SHIFT                    0x00000007
#define HW_DEBUG__HW_08_DEBUG__SHIFT                    0x00000008
#define HW_DEBUG__HW_09_DEBUG__SHIFT                    0x00000009
#define HW_DEBUG__HW_10_DEBUG__SHIFT                    0x0000000a
#define HW_DEBUG__HW_11_DEBUG__SHIFT                    0x0000000b
#define HW_DEBUG__HW_12_DEBUG__SHIFT                    0x0000000c
#define HW_DEBUG__HW_13_DEBUG__SHIFT                    0x0000000d
#define HW_DEBUG__HW_14_DEBUG__SHIFT                    0x0000000e
#define HW_DEBUG__HW_15_DEBUG__SHIFT                    0x0000000f
#define HW_DEBUG__HW_16_DEBUG__SHIFT                    0x00000010
#define HW_DEBUG__HW_17_DEBUG__SHIFT                    0x00000011
#define HW_DEBUG__HW_18_DEBUG__SHIFT                    0x00000012
#define HW_DEBUG__HW_19_DEBUG__SHIFT                    0x00000013
#define HW_DEBUG__HW_20_DEBUG__SHIFT                    0x00000014
#define HW_DEBUG__HW_21_DEBUG__SHIFT                    0x00000015
#define HW_DEBUG__HW_22_DEBUG__SHIFT                    0x00000016
#define HW_DEBUG__HW_23_DEBUG__SHIFT                    0x00000017
#define HW_DEBUG__HW_24_DEBUG__SHIFT                    0x00000018
#define HW_DEBUG__HW_25_DEBUG__SHIFT                    0x00000019
#define HW_DEBUG__HW_26_DEBUG__SHIFT                    0x0000001a
#define HW_DEBUG__HW_27_DEBUG__SHIFT                    0x0000001b
#define HW_DEBUG__HW_28_DEBUG__SHIFT                    0x0000001c
#define HW_DEBUG__HW_29_DEBUG__SHIFT                    0x0000001d
#define HW_DEBUG__HW_30_DEBUG__SHIFT                    0x0000001e
#define HW_DEBUG__HW_31_DEBUG__SHIFT                    0x0000001f
#define IA_CNTL_STATUS__IA_ADC_BUSY__SHIFT              0x00000004
#define IA_CNTL_STATUS__IA_BUSY__SHIFT                  0x00000000
#define IA_CNTL_STATUS__IA_DMA_BUSY__SHIFT              0x00000001
#define IA_CNTL_STATUS__IA_DMA_REQ_BUSY__SHIFT          0x00000002
#define IA_CNTL_STATUS__IA_GRP_BUSY__SHIFT              0x00000003
#define IA_DEBUG_CNTL__IA_DEBUG_INDX__SHIFT             0x00000000
#define IA_DEBUG_CNTL__IA_DEBUG_SEL_BUS_B__SHIFT        0x00000006
#define IA_DEBUG_DATA__DATA__SHIFT                      0x00000000
#define IA_DEBUG_REG0__SPARE0__SHIFT__CI__VI            0x00000004
#define IA_DEBUG_REG0__SPARE1__SHIFT__CI__VI            0x00000009
#define IA_DEBUG_REG0__SPARE2__SHIFT__CI__VI            0x0000000e
#define IA_DEBUG_REG0__SPARE3__SHIFT__CI__VI            0x0000001a
#define IA_DEBUG_REG0__SPARE3__SHIFT__SI                0x00000014
#define IA_DEBUG_REG0__SPARE4__SHIFT__CI__VI            0x0000001b
#define IA_DEBUG_REG0__SPARE5__SHIFT__CI__VI            0x0000001e
#define IA_DEBUG_REG0__SPARE6__SHIFT__CI__VI            0x0000001f
#define IA_DEBUG_REG0__core_clk_busy__SHIFT__CI__VI     0x00000019
#define IA_DEBUG_REG0__core_clk_busy__SHIFT__SI         0x0000001a
#define IA_DEBUG_REG0__dma_busy__SHIFT                  0x00000006
#define IA_DEBUG_REG0__dma_grp_hp_valid__SHIFT__CI__VI  0x0000000c
#define IA_DEBUG_REG0__dma_grp_valid__SHIFT             0x0000000a
#define IA_DEBUG_REG0__dma_req_busy__SHIFT__CI__VI      0x00000005
#define IA_DEBUG_REG0__grp_busy__SHIFT                  0x00000008
#define IA_DEBUG_REG0__grp_dma_hp_read__SHIFT__CI__VI   0x0000000d
#define IA_DEBUG_REG0__grp_dma_read__SHIFT              0x0000000b
#define IA_DEBUG_REG0__ia_busy__SHIFT                   0x00000002
#define IA_DEBUG_REG0__ia_busy_extended__SHIFT          0x00000000
#define IA_DEBUG_REG0__ia_nodma_busy__SHIFT             0x00000003
#define IA_DEBUG_REG0__ia_nodma_busy_extended__SHIFT    0x00000001
#define IA_DEBUG_REG0__mc_xl8r_busy__SHIFT              0x00000007
#define IA_DEBUG_REG0__reg_clk_busy__SHIFT              0x00000018
#define IA_DEBUG_REG0__sclk_core_vld__SHIFT             0x0000001d
#define IA_DEBUG_REG0__sclk_reg_vld__SHIFT              0x0000001c
#define IA_DEBUG_REG1__current_data_valid__SHIFT__CI__VI 0x0000001c
#define IA_DEBUG_REG1__discard_1st_chunk__SHIFT__CI__VI 0x00000008
#define IA_DEBUG_REG1__discard_2nd_chunk__SHIFT__CI__VI 0x00000009
#define IA_DEBUG_REG1__dma_buf_type_q__SHIFT__CI__VI    0x00000005
#define IA_DEBUG_REG1__dma_data_fifo_empty_q__SHIFT__CI__VI 0x0000000e
#define IA_DEBUG_REG1__dma_data_fifo_full__SHIFT__CI__VI 0x0000000f
#define IA_DEBUG_REG1__dma_grp_valid__SHIFT__CI__VI     0x0000001a
#define IA_DEBUG_REG1__dma_input_fifo_empty__SHIFT__CI__VI 0x00000000
#define IA_DEBUG_REG1__dma_input_fifo_full__SHIFT__CI__VI 0x00000001
#define IA_DEBUG_REG1__dma_mask_fifo_empty__SHIFT__CI__VI 0x0000000d
#define IA_DEBUG_REG1__dma_mask_fifo_we__SHIFT__CI__VI  0x0000001e
#define IA_DEBUG_REG1__dma_rdreq_dr_q__SHIFT__CI__VI    0x00000003
#define IA_DEBUG_REG1__dma_req_fifo_empty__SHIFT__CI__VI 0x00000010
#define IA_DEBUG_REG1__dma_req_fifo_full__SHIFT__CI__VI 0x00000011
#define IA_DEBUG_REG1__dma_req_path_q__SHIFT__CI__VI    0x00000007
#define IA_DEBUG_REG1__dma_ret_data_we_q__SHIFT__CI__VI 0x0000001f
#define IA_DEBUG_REG1__dma_skid_fifo_empty__SHIFT__CI__VI 0x00000018
#define IA_DEBUG_REG1__dma_skid_fifo_full__SHIFT__CI__VI 0x00000019
#define IA_DEBUG_REG1__dma_tc_ret_sel_q__SHIFT__CI__VI  0x0000000b
#define IA_DEBUG_REG1__dma_zero_indices_q__SHIFT__CI__VI 0x00000004
#define IA_DEBUG_REG1__grp_dma_read__SHIFT__CI__VI      0x0000001b
#define IA_DEBUG_REG1__last_rdreq_in_dma_op__SHIFT__CI__VI 0x0000000c
#define IA_DEBUG_REG1__out_of_range_r2_q__SHIFT__CI__VI 0x0000001d
#define IA_DEBUG_REG1__second_tc_ret_data_q__SHIFT__CI__VI 0x0000000a
#define IA_DEBUG_REG1__stage2_dr__SHIFT__CI__VI         0x00000012
#define IA_DEBUG_REG1__stage2_rtr__SHIFT__CI__VI        0x00000013
#define IA_DEBUG_REG1__stage3_dr__SHIFT__CI__VI         0x00000014
#define IA_DEBUG_REG1__stage3_rtr__SHIFT__CI__VI        0x00000015
#define IA_DEBUG_REG1__stage4_dr__SHIFT__CI__VI         0x00000016
#define IA_DEBUG_REG1__stage4_rtr__SHIFT__CI__VI        0x00000017
#define IA_DEBUG_REG1__start_new_packet__SHIFT__CI__VI  0x00000002
#define IA_DEBUG_REG2__hp_current_data_valid__SHIFT__CI__VI 0x0000001c
#define IA_DEBUG_REG2__hp_discard_1st_chunk__SHIFT__CI__VI 0x00000008
#define IA_DEBUG_REG2__hp_discard_2nd_chunk__SHIFT__CI__VI 0x00000009
#define IA_DEBUG_REG2__hp_dma_buf_type_q__SHIFT__CI__VI 0x00000005
#define IA_DEBUG_REG2__hp_dma_data_fifo_empty_q__SHIFT__CI__VI 0x0000000e
#define IA_DEBUG_REG2__hp_dma_data_fifo_full__SHIFT__CI__VI 0x0000000f
#define IA_DEBUG_REG2__hp_dma_grp_valid__SHIFT__CI__VI  0x0000001a
#define IA_DEBUG_REG2__hp_dma_input_fifo_empty__SHIFT__CI__VI 0x00000000
#define IA_DEBUG_REG2__hp_dma_input_fifo_full__SHIFT__CI__VI 0x00000001
#define IA_DEBUG_REG2__hp_dma_mask_fifo_empty__SHIFT__CI__VI 0x0000000d
#define IA_DEBUG_REG2__hp_dma_mask_fifo_we__SHIFT__CI__VI 0x0000001e
#define IA_DEBUG_REG2__hp_dma_rdreq_dr_q__SHIFT__CI__VI 0x00000003
#define IA_DEBUG_REG2__hp_dma_req_fifo_empty__SHIFT__CI__VI 0x00000010
#define IA_DEBUG_REG2__hp_dma_req_fifo_full__SHIFT__CI__VI 0x00000011
#define IA_DEBUG_REG2__hp_dma_req_path_q__SHIFT__CI__VI 0x00000007
#define IA_DEBUG_REG2__hp_dma_ret_data_we_q__SHIFT__CI__VI 0x0000001f
#define IA_DEBUG_REG2__hp_dma_skid_fifo_empty__SHIFT__CI__VI 0x00000018
#define IA_DEBUG_REG2__hp_dma_skid_fifo_full__SHIFT__CI__VI 0x00000019
#define IA_DEBUG_REG2__hp_dma_tc_ret_sel_q__SHIFT__CI__VI 0x0000000b
#define IA_DEBUG_REG2__hp_dma_zero_indices_q__SHIFT__CI__VI 0x00000004
#define IA_DEBUG_REG2__hp_grp_dma_read__SHIFT__CI__VI   0x0000001b
#define IA_DEBUG_REG2__hp_last_rdreq_in_dma_op__SHIFT__CI__VI 0x0000000c
#define IA_DEBUG_REG2__hp_out_of_range_r2_q__SHIFT__CI__VI 0x0000001d
#define IA_DEBUG_REG2__hp_second_tc_ret_data_q__SHIFT__CI__VI 0x0000000a
#define IA_DEBUG_REG2__hp_stage2_dr__SHIFT__CI__VI      0x00000012
#define IA_DEBUG_REG2__hp_stage2_rtr__SHIFT__CI__VI     0x00000013
#define IA_DEBUG_REG2__hp_stage3_dr__SHIFT__CI__VI      0x00000014
#define IA_DEBUG_REG2__hp_stage3_rtr__SHIFT__CI__VI     0x00000015
#define IA_DEBUG_REG2__hp_stage4_dr__SHIFT__CI__VI      0x00000016
#define IA_DEBUG_REG2__hp_stage4_rtr__SHIFT__CI__VI     0x00000017
#define IA_DEBUG_REG2__hp_start_new_packet__SHIFT__CI__VI 0x00000002
#define IA_DEBUG_REG3__IA_TC_rdreq_send_out__SHIFT__CI__VI 0x0000001d
#define IA_DEBUG_REG3__TAP_IA_rdret_vld_in__SHIFT__CI__VI 0x0000001f
#define IA_DEBUG_REG3__TC_IA_rdret_valid_in__SHIFT__CI__VI 0x0000001e
#define IA_DEBUG_REG3__discard_1st_chunk__SHIFT__CI__VI 0x0000001a
#define IA_DEBUG_REG3__discard_2nd_chunk__SHIFT__CI__VI 0x0000001b
#define IA_DEBUG_REG3__dma_pipe0_rdreq_eop_out__SHIFT__CI__VI 0x00000003
#define IA_DEBUG_REG3__dma_pipe0_rdreq_null_out__SHIFT__CI__VI 0x00000002
#define IA_DEBUG_REG3__dma_pipe0_rdreq_read__SHIFT__CI__VI 0x00000001
#define IA_DEBUG_REG3__dma_pipe0_rdreq_use_tc_out__SHIFT__CI__VI 0x00000004
#define IA_DEBUG_REG3__dma_pipe0_rdreq_valid__SHIFT__CI__VI 0x00000000
#define IA_DEBUG_REG3__dma_pipe1_rdreq_eop_out__SHIFT__CI__VI 0x0000000b
#define IA_DEBUG_REG3__dma_pipe1_rdreq_null_out__SHIFT__CI__VI 0x0000000a
#define IA_DEBUG_REG3__dma_pipe1_rdreq_read__SHIFT__CI__VI 0x00000009
#define IA_DEBUG_REG3__dma_pipe1_rdreq_use_tc_out__SHIFT__CI__VI 0x0000000c
#define IA_DEBUG_REG3__dma_pipe1_rdreq_valid__SHIFT__CI__VI 0x00000008
#define IA_DEBUG_REG3__dma_rdreq_send_out__SHIFT__CI__VI 0x0000000f
#define IA_DEBUG_REG3__grp_dma_draw_is_pipe0__SHIFT__CI__VI 0x00000005
#define IA_DEBUG_REG3__ia_mc_rdreq_rtr_q__SHIFT__CI__VI 0x0000000d
#define IA_DEBUG_REG3__ia_tc_rdreq_rtr_q__SHIFT__CI__VI 0x00000012
#define IA_DEBUG_REG3__last_tc_req_p1__SHIFT__CI__VI    0x0000001c
#define IA_DEBUG_REG3__mc_out_rtr__SHIFT__CI__VI        0x0000000e
#define IA_DEBUG_REG3__must_service_pipe0_req__SHIFT__CI__VI 0x00000006
#define IA_DEBUG_REG3__pair0_valid_p1__SHIFT__CI__VI    0x00000014
#define IA_DEBUG_REG3__pair1_valid_p1__SHIFT__CI__VI    0x00000015
#define IA_DEBUG_REG3__pair2_valid_p1__SHIFT__CI__VI    0x00000016
#define IA_DEBUG_REG3__pair3_valid_p1__SHIFT__CI__VI    0x00000017
#define IA_DEBUG_REG3__pipe0_dr__SHIFT__CI__VI          0x00000010
#define IA_DEBUG_REG3__pipe0_rtr__SHIFT__CI__VI         0x00000011
#define IA_DEBUG_REG3__send_pipe1_req__SHIFT__CI__VI    0x00000007
#define IA_DEBUG_REG3__tc_out_rtr__SHIFT__CI__VI        0x00000013
#define IA_DEBUG_REG3__tc_req_count_q__SHIFT__CI__VI    0x00000018
#define IA_DEBUG_REG4__current_shift_is_vect1_q__SHIFT  0x0000001f
#define IA_DEBUG_REG4__di_event_flag_p1_q__SHIFT        0x00000014
#define IA_DEBUG_REG4__di_first_group_of_draw_q__SHIFT__CI__VI 0x0000001d
#define IA_DEBUG_REG4__di_major_mode_p1_q__SHIFT__CI__VI 0x00000010
#define IA_DEBUG_REG4__di_source_select_p1_q__SHIFT     0x0000001a
#define IA_DEBUG_REG4__di_state_sel_p1_q__SHIFT         0x00000015
#define IA_DEBUG_REG4__draw_opaq_active_q__SHIFT        0x00000019
#define IA_DEBUG_REG4__draw_opaq_en_p1_q__SHIFT         0x00000018
#define IA_DEBUG_REG4__grp_se0_fifo_empty__SHIFT        0x00000006
#define IA_DEBUG_REG4__grp_se0_fifo_full__SHIFT         0x00000007
#define IA_DEBUG_REG4__gs_mode_p1_q__SHIFT              0x00000011
#define IA_DEBUG_REG4__ia_se1vgt_prim_rtr_q__SHIFT      0x0000000f
#define IA_DEBUG_REG4__ia_vgt_prim_rtr_q__SHIFT         0x0000000e
#define IA_DEBUG_REG4__last_shift_of_draw__SHIFT__CI__VI 0x0000001e
#define IA_DEBUG_REG4__pipe0_dr__SHIFT                  0x00000000
#define IA_DEBUG_REG4__pipe0_rtr__SHIFT                 0x00000008
#define IA_DEBUG_REG4__pipe1_dr__SHIFT                  0x00000001
#define IA_DEBUG_REG4__pipe1_rtr__SHIFT                 0x00000009
#define IA_DEBUG_REG4__pipe2_dr__SHIFT                  0x00000002
#define IA_DEBUG_REG4__pipe2_rtr__SHIFT                 0x0000000a
#define IA_DEBUG_REG4__pipe3_dr__SHIFT                  0x00000003
#define IA_DEBUG_REG4__pipe3_rtr__SHIFT                 0x0000000b
#define IA_DEBUG_REG4__pipe4_dr__SHIFT                  0x00000004
#define IA_DEBUG_REG4__pipe4_rtr__SHIFT                 0x0000000c
#define IA_DEBUG_REG4__pipe5_dr__SHIFT                  0x00000005
#define IA_DEBUG_REG4__pipe5_rtr__SHIFT                 0x0000000d
#define IA_DEBUG_REG4__ready_to_read_di__SHIFT          0x0000001c
#define IA_DEBUG_REG5__di_index_counter_q_15_0__SHIFT   0x00000000
#define IA_DEBUG_REG5__draw_input_fifo_empty__SHIFT__CI__VI 0x0000001f
#define IA_DEBUG_REG5__draw_input_fifo_full__SHIFT__CI__VI 0x0000001e
#define IA_DEBUG_REG5__instanceid_13_0__SHIFT__CI__VI   0x00000010
#define IA_DEBUG_REG6__after_group_partial__SHIFT__CI__VI 0x00000016
#define IA_DEBUG_REG6__curr_prim_partial__SHIFT         0x0000000f
#define IA_DEBUG_REG6__current_shift_q__SHIFT           0x00000000
#define IA_DEBUG_REG6__current_stride_pre__SHIFT        0x00000004
#define IA_DEBUG_REG6__current_stride_q__SHIFT          0x00000008
#define IA_DEBUG_REG6__extract_group__SHIFT             0x00000017
#define IA_DEBUG_REG6__first_group_partial__SHIFT__CI__VI 0x0000000d
#define IA_DEBUG_REG6__grp_shift_debug_data__SHIFT__CI__VI 0x00000018
#define IA_DEBUG_REG6__next_group_partial__SHIFT__CI__VI 0x00000015
#define IA_DEBUG_REG6__next_stride_q__SHIFT             0x00000010
#define IA_DEBUG_REG6__second_group_partial__SHIFT__CI__VI 0x0000000e
#define IA_DEBUG_REG7__indx_shift_is_one_p2_q__SHIFT    0x00000019
#define IA_DEBUG_REG7__indx_shift_is_two_p2_q__SHIFT    0x0000001a
#define IA_DEBUG_REG7__indx_stride_is_four_p2_q__SHIFT  0x0000001b
#define IA_DEBUG_REG7__last_group_of_draw_p2_q__SHIFT__CI__VI 0x00000017
#define IA_DEBUG_REG7__num_indx_in_group_p2_q__SHIFT    0x00000014
#define IA_DEBUG_REG7__reset_indx_state_q__SHIFT        0x00000000
#define IA_DEBUG_REG7__shift_event_flag_p2_q__SHIFT     0x00000018
#define IA_DEBUG_REG7__shift_prim0_partial_p3_q__SHIFT  0x0000001f
#define IA_DEBUG_REG7__shift_prim0_reset_p3_q__SHIFT    0x0000001e
#define IA_DEBUG_REG7__shift_prim1_partial_p3_q__SHIFT  0x0000001d
#define IA_DEBUG_REG7__shift_prim1_reset_p3_q__SHIFT    0x0000001c
#define IA_DEBUG_REG7__shift_vect0_reset_match_p2_q__SHIFT 0x0000000c
#define IA_DEBUG_REG7__shift_vect1_reset_match_p2_q__SHIFT 0x00000010
#define IA_DEBUG_REG7__shift_vect1_valid_p2_q__SHIFT__CI__VI 0x00000008
#define IA_DEBUG_REG7__shift_vect_valid_p2_q__SHIFT     0x00000004
#define IA_DEBUG_REG8__di_prim_type_p1_q__SHIFT         0x00000000
#define IA_DEBUG_REG8__grp_components_valid__SHIFT      0x0000001c
#define IA_DEBUG_REG8__grp_continued__SHIFT             0x0000000b
#define IA_DEBUG_REG8__grp_eop__SHIFT                   0x00000019
#define IA_DEBUG_REG8__grp_eopg__SHIFT                  0x0000001a
#define IA_DEBUG_REG8__grp_event_flag__SHIFT            0x0000001b
#define IA_DEBUG_REG8__grp_null_primitive__SHIFT        0x00000018
#define IA_DEBUG_REG8__grp_output_path__SHIFT           0x00000015
#define IA_DEBUG_REG8__grp_state_sel__SHIFT             0x0000000c
#define IA_DEBUG_REG8__grp_sub_prim_type__SHIFT         0x0000000f
#define IA_DEBUG_REG8__last_group_of_inst_p5_q__SHIFT   0x00000008
#define IA_DEBUG_REG8__shift_prim0_null_flag_p5_q__SHIFT 0x0000000a
#define IA_DEBUG_REG8__shift_prim1_null_flag_p5_q__SHIFT 0x00000009
#define IA_DEBUG_REG8__shift_vect_end_of_packet_p5_q__SHIFT 0x00000007
#define IA_DEBUG_REG8__two_cycle_xfer_p1_q__SHIFT       0x00000005
#define IA_DEBUG_REG8__two_prim_input_p1_q__SHIFT       0x00000006
#define IA_DEBUG_REG9__SPARE0__SHIFT__CI__VI            0x0000000e
#define IA_DEBUG_REG9__SPARE1__SHIFT__CI__VI            0x0000000f
#define IA_DEBUG_REG9__eopg_between_prims_p6__SHIFT     0x0000000a
#define IA_DEBUG_REG9__eopg_on_last_prim_p6__SHIFT      0x00000009
#define IA_DEBUG_REG9__gfx_se_switch_p6__SHIFT          0x00000001
#define IA_DEBUG_REG9__grp_se1_fifo_empty__SHIFT__CI__VI 0x00000012
#define IA_DEBUG_REG9__grp_se1_fifo_full__SHIFT__CI__VI 0x00000013
#define IA_DEBUG_REG9__null_eoi_xfer_prim0_p6__SHIFT    0x00000003
#define IA_DEBUG_REG9__null_eoi_xfer_prim1_p6__SHIFT    0x00000002
#define IA_DEBUG_REG9__prim0_eoi_p6__SHIFT              0x00000005
#define IA_DEBUG_REG9__prim0_valid_eopg_p6__SHIFT       0x00000007
#define IA_DEBUG_REG9__prim1_eoi_p6__SHIFT              0x00000004
#define IA_DEBUG_REG9__prim1_to_other_se_p6__SHIFT      0x00000008
#define IA_DEBUG_REG9__prim1_valid_eopg_p6__SHIFT       0x00000006
#define IA_DEBUG_REG9__prim1_xfer_p6__SHIFT             0x00000011
#define IA_DEBUG_REG9__prim_count_eq_group_size_p6__SHIFT 0x0000000b
#define IA_DEBUG_REG9__prim_count_gt_group_size_p6__SHIFT 0x0000000c
#define IA_DEBUG_REG9__prim_counter_q__SHIFT__CI__VI    0x00000014
#define IA_DEBUG_REG9__prim_counter_q__SHIFT__SI        0x00000012
#define IA_DEBUG_REG9__send_to_se1_p6__SHIFT__CI__VI    0x00000000
#define IA_DEBUG_REG9__shift_vect_end_of_packet_p5_q__SHIFT__CI__VI 0x00000010
#define IA_DEBUG_REG9__two_prim_output_p5_q__SHIFT__CI__VI 0x0000000d
#define IA_ENHANCE__MISC__SHIFT                         0x00000000
#define IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON__SHIFT   0x00000012
#define IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON__SHIFT   0x00000010
#define IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE__SHIFT       0x00000000
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOI__SHIFT        0x00000013
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOP__SHIFT        0x00000011
#define IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP__SHIFT__CI__VI 0x00000014
#define IA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define IA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x0000001c
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x00000018
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define IA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define IA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define IA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT        0x0000001c
#define IA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define IA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT         0x00000000
#define IA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define IA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define IA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT        0x0000001c
#define IA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT         0x00000000
#define IA_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define IA_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define IA_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT        0x0000001c
#define IA_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT         0x00000000
#define IA_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define IA_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define IA_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT        0x0000001c
#define IA_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT         0x00000000
#define IA_VMID_OVERRIDE__ENABLE__SHIFT__SI__CI         0x00000000
#define IA_VMID_OVERRIDE__VMID__SHIFT__SI__CI           0x00000001
#define IDDCCIF02_DBG_DCCIF_C__DBG_DCCIF_C__SHIFT__SI__VI 0x00000000
#define IDDCCIF04_DBG_DCCIF_E__DBG_DCCIF_E__SHIFT__SI__VI 0x00000000
#define IDDCCIF05_DBG_DCCIF_F__DBG_DCCIF_F__SHIFT__SI__VI 0x00000000
#define IH_ADVFAULT_CNTL__NUM_FAULTS_DROPPED__SHIFT__SI__CI 0x00000008
#define IH_ADVFAULT_CNTL__WAIT_TIMER__SHIFT__SI__CI     0x00000010
#define IH_ADVFAULT_CNTL__WATERMARK_ENABLE__SHIFT__SI__CI 0x00000003
#define IH_ADVFAULT_CNTL__WATERMARK_REACHED__SHIFT__SI__CI 0x00000004
#define IH_ADVFAULT_CNTL__WATERMARK__SHIFT__SI__CI      0x00000000
#define IH_CNTL__CLIENT_FIFO_HIGHWATER__SHIFT           0x00000008
#define IH_CNTL__ENABLE_INTR__SHIFT                     0x00000000
#define IH_CNTL__MC_FIFO_HIGHWATER__SHIFT               0x0000000a
#define IH_CNTL__MC_SWAP__SHIFT                         0x00000001
#define IH_CNTL__MC_TRAN__SHIFT__SI__CI                 0x00000003
#define IH_CNTL__MC_VMID__SHIFT__CI__VI                 0x00000019
#define IH_CNTL__MC_WRREQ_CREDIT__SHIFT                 0x0000000f
#define IH_CNTL__MC_WR_CLEAN_CNT__SHIFT                 0x00000014
#define IH_CNTL__RPTR_REARM__SHIFT                      0x00000004
#define IH_LEVEL_STATUS__BIF_STATUS__SHIFT              0x00000004
#define IH_LEVEL_STATUS__DC_STATUS__SHIFT               0x00000000
#define IH_LEVEL_STATUS__ROM_STATUS__SHIFT              0x00000002
#define IH_LEVEL_STATUS__SRBM_STATUS__SHIFT             0x00000003
#define IH_LEVEL_STATUS__XDMA_STATUS__SHIFT__CI__VI     0x00000005
#define IH_PERFCOUNTER0_RESULT__PERF_COUNT__SHIFT__CI__VI 0x00000000
#define IH_PERFCOUNTER1_RESULT__PERF_COUNT__SHIFT__CI__VI 0x00000000
#define IH_PERFMON_CNTL__CLEAR0__SHIFT__CI__VI          0x00000001
#define IH_PERFMON_CNTL__CLEAR1__SHIFT__CI__VI          0x00000009
#define IH_PERFMON_CNTL__ENABLE0__SHIFT__CI__VI         0x00000000
#define IH_PERFMON_CNTL__ENABLE1__SHIFT__CI__VI         0x00000008
#define IH_PERFMON_CNTL__PERF_SEL0__SHIFT__CI__VI       0x00000002
#define IH_PERFMON_CNTL__PERF_SEL1__SHIFT__CI__VI       0x0000000a
#define IH_RB_BASE__ADDR__SHIFT                         0x00000000
#define IH_RB_CNTL__RB_ENABLE__SHIFT                    0x00000000
#define IH_RB_CNTL__RB_FULL_DRAIN_ENABLE__SHIFT         0x00000006
#define IH_RB_CNTL__RB_GPU_TS_ENABLE__SHIFT             0x00000007
#define IH_RB_CNTL__RB_SIZE__SHIFT                      0x00000001
#define IH_RB_CNTL__WPTR_OVERFLOW_CLEAR__SHIFT          0x0000001f
#define IH_RB_CNTL__WPTR_OVERFLOW_ENABLE__SHIFT         0x00000010
#define IH_RB_CNTL__WPTR_WRITEBACK_ENABLE__SHIFT        0x00000008
#define IH_RB_CNTL__WPTR_WRITEBACK_TIMER__SHIFT         0x00000009
#define IH_RB_RPTR__OFFSET__SHIFT                       0x00000002
#define IH_RB_WPTR_ADDR_HI__ADDR__SHIFT                 0x00000000
#define IH_RB_WPTR_ADDR_LO__ADDR__SHIFT                 0x00000002
#define IH_RB_WPTR__OFFSET__SHIFT                       0x00000002
#define IH_RB_WPTR__RB_OVERFLOW__SHIFT                  0x00000000
#define IH_STATUS__BIF_INTERRUPT_LINE__SHIFT            0x0000000a
#define IH_STATUS__IDLE__SHIFT                          0x00000000
#define IH_STATUS__INPUT_IDLE__SHIFT                    0x00000001
#define IH_STATUS__MC_WR_CLEAN_PENDING__SHIFT           0x00000008
#define IH_STATUS__MC_WR_CLEAN_STALL__SHIFT             0x00000009
#define IH_STATUS__MC_WR_IDLE__SHIFT                    0x00000006
#define IH_STATUS__MC_WR_STALL__SHIFT                   0x00000007
#define IH_STATUS__RB_FULL_DRAIN__SHIFT                 0x00000004
#define IH_STATUS__RB_FULL__SHIFT                       0x00000003
#define IH_STATUS__RB_IDLE__SHIFT                       0x00000002
#define IH_STATUS__RB_OVERFLOW__SHIFT                   0x00000005
#define IH_VMID_0_LUT__PASID__SHIFT__CI__VI             0x00000000
#define IH_VMID_10_LUT__PASID__SHIFT__CI__VI            0x00000000
#define IH_VMID_11_LUT__PASID__SHIFT__CI__VI            0x00000000
#define IH_VMID_12_LUT__PASID__SHIFT__CI__VI            0x00000000
#define IH_VMID_13_LUT__PASID__SHIFT__CI__VI            0x00000000
#define IH_VMID_14_LUT__PASID__SHIFT__CI__VI            0x00000000
#define IH_VMID_15_LUT__PASID__SHIFT__CI__VI            0x00000000
#define IH_VMID_1_LUT__PASID__SHIFT__CI__VI             0x00000000
#define IH_VMID_2_LUT__PASID__SHIFT__CI__VI             0x00000000
#define IH_VMID_3_LUT__PASID__SHIFT__CI__VI             0x00000000
#define IH_VMID_4_LUT__PASID__SHIFT__CI__VI             0x00000000
#define IH_VMID_5_LUT__PASID__SHIFT__CI__VI             0x00000000
#define IH_VMID_6_LUT__PASID__SHIFT__CI__VI             0x00000000
#define IH_VMID_7_LUT__PASID__SHIFT__CI__VI             0x00000000
#define IH_VMID_8_LUT__PASID__SHIFT__CI__VI             0x00000000
#define IH_VMID_9_LUT__PASID__SHIFT__CI__VI             0x00000000
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA__IMMEDIATE_COMMAND_WRITE__SHIFT__SI__VI 0x00000000
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX__IMMEDIATE_COMMAND_WRITE__SHIFT__SI__VI 0x00000000
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE__IMMEDIATE_COMMAND_WRITE_CODEC_ADDRESS__SHIFT__SI__VI 0x0000001c
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE__IMMEDIATE_COMMAND_WRITE_VERB_AND_PAYLOAD__SHIFT__SI__VI 0x00000000
#define IMMEDIATE_COMMAND_STATUS__IMMEDIATE_COMMAND_BUSY__SHIFT__SI__VI 0x00000000
#define IMMEDIATE_COMMAND_STATUS__IMMEDIATE_RESULT_VALID__SHIFT__SI__VI 0x00000001
#define IMMEDIATE_RESPONSE_INPUT_INTERFACE__IMMEDIATE_RESPONSE_READ__SHIFT__SI__VI 0x00000000
#define IMPCTL_RESET__IMP_SW_RESET__SHIFT__CI__VI       0x00000000
#define INPUT_PAYLOAD_CAPABILITY__INPUT_PAYLOAD_CAPABILITY__SHIFT__SI__VI 0x00000000
#define INTERRUPT_CNTL2__IH_DUMMY_RD_ADDR__SHIFT        0x00000000
#define INTERRUPT_CNTL__GEN_GPIO_INT_EN__SHIFT          0x00000009
#define INTERRUPT_CNTL__GEN_IH_INT_EN__SHIFT            0x00000008
#define INTERRUPT_CNTL__IH_DUMMY_RD_EN__SHIFT           0x00000001
#define INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE__SHIFT     0x00000000
#define INTERRUPT_CNTL__IH_INTR_DLY_CNTR__SHIFT         0x00000004
#define INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN__SHIFT       0x00000003
#define INTERRUPT_CNTL__SELECT_INT_GPIO_OUTPUT__SHIFT   0x0000000d
#define INTERRUPT_CONTROL__CONTROLLER_INTERRUPT_ENABLE__SHIFT__SI__VI 0x0000001e
#define INTERRUPT_CONTROL__GLOBAL_INTERRUPT_ENABLE__SHIFT__SI__VI 0x0000001f
#define INTERRUPT_CONTROL__OUTPUT_STREAM_0_INTERRUPT_ENABLE__SHIFT__SI 0x00000000
#define INTERRUPT_LINE__INTERRUPT_LINE__SHIFT           0x00000000
#define INTERRUPT_PIN__INTERRUPT_PIN__SHIFT             0x00000000
#define INTERRUPT_STATUS__CONTROLLER_INTERRUPT_STATUS__SHIFT__SI__VI 0x0000001e
#define INTERRUPT_STATUS__GLOBAL_INTERRUPT_STATUS__SHIFT__SI__VI 0x0000001f
#define INTERRUPT_STATUS__OUTPUT_STREAM_0_INTERRUPT_STATUS__SHIFT__SI 0x00000000
#define KEFUSE0__RESERVED__SHIFT                        0x00000000
#define KEFUSE1__RESERVED__SHIFT                        0x00000000
#define KEFUSE2__RESERVED__SHIFT                        0x00000000
#define KEFUSE3__RESERVED__SHIFT                        0x00000000
#define KHFS0__RESERVED__SHIFT                          0x00000000
#define KHFS1__RESERVED__SHIFT                          0x00000000
#define KHFS2__RESERVED__SHIFT                          0x00000000
#define KHFS3__RESERVED__SHIFT                          0x00000000
#define KSESSION0__RESERVED__SHIFT                      0x00000000
#define KSESSION1__RESERVED__SHIFT                      0x00000000
#define KSESSION2__RESERVED__SHIFT                      0x00000000
#define KSESSION3__RESERVED__SHIFT                      0x00000000
#define KSIG0__RESERVED__SHIFT                          0x00000000
#define KSIG1__RESERVED__SHIFT                          0x00000000
#define KSIG2__RESERVED__SHIFT                          0x00000000
#define KSIG3__RESERVED__SHIFT                          0x00000000
#define LATENCY__LATENCY_TIMER__SHIFT                   0x00000000
#define LB_DEBUG__LB_DEBUG__SHIFT__SI__VI               0x00000000
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_SEL__SHIFT__SI__VI 0x00000000
#define LB_TEST_DEBUG_DATA__LB_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define LB_TEST_DEBUG_INDEX__LB_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define LB_TEST_DEBUG_INDEX__LB_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define LCAC_CPL_CNTL__CPL_BLOCK_ID__SHIFT__CI__VI      0x00000011
#define LCAC_CPL_CNTL__CPL_ENABLE__SHIFT__CI__VI        0x00000000
#define LCAC_CPL_CNTL__CPL_SIGNAL_ID__SHIFT__CI__VI     0x00000016
#define LCAC_CPL_CNTL__CPL_THRESHOLD__SHIFT__CI__VI     0x00000001
#define LCAC_CPL_OVR_SEL__CPL_OVR_SEL__SHIFT__CI__VI    0x00000000
#define LCAC_CPL_OVR_VAL__CPL_OVR_VAL__SHIFT__CI__VI    0x00000000
#define LCAC_MC0_CNTL__MC0_BLOCK_ID__SHIFT__CI__VI      0x00000011
#define LCAC_MC0_CNTL__MC0_ENABLE__SHIFT                0x00000000
#define LCAC_MC0_CNTL__MC0_SIGNAL_ID__SHIFT__CI__VI     0x00000016
#define LCAC_MC0_CNTL__MC0_THRESHOLD__SHIFT             0x00000001
#define LCAC_MC0_OVR_SEL__MC0_OVR_SEL__SHIFT            0x00000000
#define LCAC_MC0_OVR_VAL__MC0_OVR_VAL__SHIFT            0x00000000
#define LCAC_MC1_CNTL__MC1_BLOCK_ID__SHIFT__CI__VI      0x00000011
#define LCAC_MC1_CNTL__MC1_ENABLE__SHIFT                0x00000000
#define LCAC_MC1_CNTL__MC1_SIGNAL_ID__SHIFT__CI__VI     0x00000016
#define LCAC_MC1_CNTL__MC1_THRESHOLD__SHIFT             0x00000001
#define LCAC_MC1_OVR_SEL__MC1_OVR_SEL__SHIFT            0x00000000
#define LCAC_MC1_OVR_VAL__MC1_OVR_VAL__SHIFT            0x00000000
#define LCAC_MC2_CNTL__MC2_BLOCK_ID__SHIFT__CI__VI      0x00000011
#define LCAC_MC2_CNTL__MC2_ENABLE__SHIFT                0x00000000
#define LCAC_MC2_CNTL__MC2_SIGNAL_ID__SHIFT__CI__VI     0x00000016
#define LCAC_MC2_CNTL__MC2_THRESHOLD__SHIFT             0x00000001
#define LCAC_MC2_OVR_SEL__MC2_OVR_SEL__SHIFT            0x00000000
#define LCAC_MC2_OVR_VAL__MC2_OVR_VAL__SHIFT            0x00000000
#define LCAC_MC3_CNTL__MC3_BLOCK_ID__SHIFT__CI__VI      0x00000011
#define LCAC_MC3_CNTL__MC3_ENABLE__SHIFT                0x00000000
#define LCAC_MC3_CNTL__MC3_SIGNAL_ID__SHIFT__CI__VI     0x00000016
#define LCAC_MC3_CNTL__MC3_THRESHOLD__SHIFT             0x00000001
#define LCAC_MC3_OVR_SEL__MC3_OVR_SEL__SHIFT            0x00000000
#define LCAC_MC3_OVR_VAL__MC3_OVR_VAL__SHIFT            0x00000000
#define LCAC_MC4_CNTL__MC4_ENABLE__SHIFT__SI__VI        0x00000000
#define LCAC_MC4_CNTL__MC4_THRESHOLD__SHIFT__SI__VI     0x00000001
#define LCAC_MC4_OVR_SEL__MC4_OVR_SEL__SHIFT__SI__VI    0x00000000
#define LCAC_MC4_OVR_VAL__MC4_OVR_VAL__SHIFT__SI__VI    0x00000000
#define LCAC_MC5_CNTL__MC5_ENABLE__SHIFT__SI__VI        0x00000000
#define LCAC_MC5_CNTL__MC5_THRESHOLD__SHIFT__SI__VI     0x00000001
#define LCAC_MC5_OVR_SEL__MC5_OVR_SEL__SHIFT__SI__VI    0x00000000
#define LCAC_MC5_OVR_VAL__MC5_OVR_VAL__SHIFT__SI__VI    0x00000000
#define LCAC_SX0_CNTL__SX0_BLOCK_ID__SHIFT__CI          0x00000011
#define LCAC_SX0_CNTL__SX0_ENABLE__SHIFT__CI            0x00000000
#define LCAC_SX0_CNTL__SX0_SIGNAL_ID__SHIFT__CI         0x00000016
#define LCAC_SX0_CNTL__SX0_THRESHOLD__SHIFT__CI         0x00000001
#define LCAC_SX0_OVR_SEL__SX0_OVR_SEL__SHIFT__CI        0x00000000
#define LCAC_SX0_OVR_VAL__SX0_OVR_VAL__SHIFT__CI        0x00000000
#define LCLK_DEEP_SLEEP_CNTL2__BIF_CG_LCLK_BUSY_MASK__SHIFT__CI__VI 0x00000001
#define LCLK_DEEP_SLEEP_CNTL2__DMAACTIVE_MASK__SHIFT__CI__VI 0x00000014
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUBIF_IDLE_MASK__SHIFT__CI__VI 0x0000000c
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUGPPSB_IDLE_MASK__SHIFT__CI__VI 0x0000000b
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUGPP_IDLE_MASK__SHIFT__CI__VI 0x0000000a
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUINTGEN_IDLE_MASK__SHIFT__CI__VI 0x0000000d
#define LCLK_DEEP_SLEEP_CNTL2__L1IMU_SMU_IDLE_MASK__SHIFT__CI__VI 0x00000002
#define LCLK_DEEP_SLEEP_CNTL2__L2IMU_IDLE_MASK__SHIFT__CI__VI 0x0000000e
#define LCLK_DEEP_SLEEP_CNTL2__ON_INB_WAKE_ACK_MASK__SHIFT__CI__VI 0x00000011
#define LCLK_DEEP_SLEEP_CNTL2__ON_INB_WAKE_MASK__SHIFT__CI__VI 0x00000010
#define LCLK_DEEP_SLEEP_CNTL2__ON_OUTB_WAKE_ACK_MASK__SHIFT__CI__VI 0x00000013
#define LCLK_DEEP_SLEEP_CNTL2__ON_OUTB_WAKE_MASK__SHIFT__CI__VI 0x00000012
#define LCLK_DEEP_SLEEP_CNTL2__ORB_IDLE_MASK__SHIFT__CI__VI 0x0000000f
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE1_MASK__SHIFT__CI__VI 0x00000006
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE2_MASK__SHIFT__CI__VI 0x00000007
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE3_MASK__SHIFT__CI__VI 0x00000008
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE4_MASK__SHIFT__CI__VI 0x00000009
#define LCLK_DEEP_SLEEP_CNTL2__RESERVED__SHIFT__CI      0x00000015
#define LCLK_DEEP_SLEEP_CNTL2__RFE_BUSY_MASK__SHIFT__CI__VI 0x00000000
#define LCLK_DEEP_SLEEP_CNTL2__SCLK_RUNNING_MASK__SHIFT__CI__VI 0x00000004
#define LCLK_DEEP_SLEEP_CNTL2__SMU_BUSY_MASK__SHIFT__CI__VI 0x00000005
#define LCLK_DEEP_SLEEP_CNTL__DIV_ID__SHIFT__CI__VI     0x00000000
#define LCLK_DEEP_SLEEP_CNTL__ENABLE_DS__SHIFT__CI__VI  0x0000001f
#define LCLK_DEEP_SLEEP_CNTL__HYSTERESIS__SHIFT__CI__VI 0x00000004
#define LCLK_DEEP_SLEEP_CNTL__RAMP_DIS__SHIFT__CI__VI   0x00000003
#define LINK_CAP2__CROSSLINK_SUPPORTED__SHIFT__CI__VI   0x00000008
#define LINK_CAP2__RESERVED__SHIFT__CI__VI              0x00000009
#define LINK_CAP2__RESERVED__SHIFT__SI                  0x00000000
#define LINK_CAP2__SUPPORTED_LINK_SPEED__SHIFT__CI__VI  0x00000001
#define LINK_CAP__ASPM_OPTIONALITY_COMPLIANCE__SHIFT__CI__VI 0x00000016
#define LINK_CAP__CLOCK_POWER_MANAGEMENT__SHIFT         0x00000012
#define LINK_CAP__DL_ACTIVE_REPORTING_CAPABLE__SHIFT    0x00000014
#define LINK_CAP__L0S_EXIT_LATENCY__SHIFT               0x0000000c
#define LINK_CAP__L1_EXIT_LATENCY__SHIFT                0x0000000f
#define LINK_CAP__LINK_BW_NOTIFICATION_CAP__SHIFT       0x00000015
#define LINK_CAP__LINK_SPEED__SHIFT                     0x00000000
#define LINK_CAP__LINK_WIDTH__SHIFT                     0x00000004
#define LINK_CAP__PM_SUPPORT__SHIFT                     0x0000000a
#define LINK_CAP__PORT_NUMBER__SHIFT                    0x00000018
#define LINK_CAP__SURPRISE_DOWN_ERR_REPORTING__SHIFT    0x00000013
#define LINK_CNTL2__COMPLIANCE_DEEMPHASIS__SHIFT        0x0000000c
#define LINK_CNTL2__COMPLIANCE_SOS__SHIFT               0x0000000b
#define LINK_CNTL2__ENTER_COMPLIANCE__SHIFT             0x00000004
#define LINK_CNTL2__ENTER_MOD_COMPLIANCE__SHIFT         0x0000000a
#define LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE__SHIFT  0x00000005
#define LINK_CNTL2__SELECTABLE_DEEMPHASIS__SHIFT        0x00000006
#define LINK_CNTL2__TARGET_LINK_SPEED__SHIFT            0x00000000
#define LINK_CNTL2__XMIT_MARGIN__SHIFT                  0x00000007
#define LINK_CNTL__CLOCK_POWER_MANAGEMENT_EN__SHIFT     0x00000008
#define LINK_CNTL__COMMON_CLOCK_CFG__SHIFT              0x00000006
#define LINK_CNTL__EXTENDED_SYNC__SHIFT                 0x00000007
#define LINK_CNTL__HW_AUTONOMOUS_WIDTH_DISABLE__SHIFT   0x00000009
#define LINK_CNTL__LINK_AUTONOMOUS_BW_INT_EN__SHIFT     0x0000000b
#define LINK_CNTL__LINK_BW_MANAGEMENT_INT_EN__SHIFT     0x0000000a
#define LINK_CNTL__LINK_DIS__SHIFT                      0x00000004
#define LINK_CNTL__PM_CONTROL__SHIFT                    0x00000000
#define LINK_CNTL__READ_CPL_BOUNDARY__SHIFT             0x00000003
#define LINK_CNTL__RETRAIN_LINK__SHIFT                  0x00000005
#define LINK_STATUS2__CUR_DEEMPHASIS_LEVEL__SHIFT       0x00000000
#define LINK_STATUS2__EQUALIZATION_COMPLETE__SHIFT__CI__VI 0x00000001
#define LINK_STATUS2__EQUALIZATION_PHASE1_SUCCESS__SHIFT__CI__VI 0x00000002
#define LINK_STATUS2__EQUALIZATION_PHASE2_SUCCESS__SHIFT__CI__VI 0x00000003
#define LINK_STATUS2__EQUALIZATION_PHASE3_SUCCESS__SHIFT__CI__VI 0x00000004
#define LINK_STATUS2__LINK_EQUALIZATION_REQUEST__SHIFT__CI__VI 0x00000005
#define LINK_STATUS__CURRENT_LINK_SPEED__SHIFT          0x00000000
#define LINK_STATUS__DL_ACTIVE__SHIFT                   0x0000000d
#define LINK_STATUS__LINK_AUTONOMOUS_BW_STATUS__SHIFT   0x0000000f
#define LINK_STATUS__LINK_BW_MANAGEMENT_STATUS__SHIFT   0x0000000e
#define LINK_STATUS__LINK_TRAINING__SHIFT               0x0000000b
#define LINK_STATUS__NEGOTIATED_LINK_WIDTH__SHIFT       0x00000004
#define LINK_STATUS__SLOT_CLOCK_CFG__SHIFT              0x0000000c
#define LNCNT_CONTROL__LNCNT_ACC_MODE__SHIFT__CI        0x00000000
#define LNCNT_CONTROL__LNCNT_REF_TIMEBASE__SHIFT__CI    0x00000001
#define LVDS_DATA_CNTL__LVDS_24BIT_ENABLE__SHIFT__SI__VI 0x00000000
#define LVDS_DATA_CNTL__LVDS_24BIT_FORMAT__SHIFT__SI__VI 0x00000004
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_DE__SHIFT__SI__VI 0x00000008
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_HS__SHIFT__SI__VI 0x0000000a
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_VS__SHIFT__SI__VI 0x00000009
#define LVDS_DATA_CNTL__LVDS_2ND_LINK_CNTL_BITS__SHIFT__SI__VI 0x0000000c
#define LVDS_DATA_CNTL__LVDS_DTMG_POL__SHIFT__SI__VI    0x00000012
#define LVDS_DATA_CNTL__LVDS_FP_POL__SHIFT__SI__VI      0x00000010
#define LVDS_DATA_CNTL__LVDS_LP_POL__SHIFT__SI__VI      0x00000011
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_OVRD__SHIFT__SI__VI 0x00000019
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_POL__SHIFT__SI__VI 0x0000001a
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON__SHIFT__SI__VI    0x00000018
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_OVRD__SHIFT__SI__VI 0x00000011
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT__SI__VI 0x00000012
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON__SHIFT__SI__VI   0x00000010
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_EN__SHIFT__SI__VI 0x00000001
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_EN__SHIFT__SI__VI 0x00000000
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_TARGET_STATE__SHIFT__SI__VI 0x00000004
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_OVRD__SHIFT__SI__VI 0x00000009
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT__SI__VI 0x0000000a
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN__SHIFT__SI__VI  0x00000008
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY1__SHIFT__SI__VI 0x00000010
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2__SHIFT__SI__VI 0x00000018
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRUP_DELAY1__SHIFT__SI__VI 0x00000000
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRUP_DELAY2__SHIFT__SI__VI 0x00000008
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRDN_MIN_LENGTH__SHIFT__SI__VI 0x00000000
#define LVTMA_PWRSEQ_REF_DIV__BL_PWM_REF_DIV__SHIFT__SI__VI 0x00000010
#define LVTMA_PWRSEQ_REF_DIV__LVTMA_PWRSEQ_REF_DIV__SHIFT__SI__VI 0x00000000
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT__SI__VI 0x00000003
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON__SHIFT__SI__VI 0x00000001
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DONE__SHIFT__SI__VI 0x00000004
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_STATE__SHIFT__SI__VI 0x00000008
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_SYNCEN__SHIFT__SI__VI 0x00000002
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_TARGET_STATE_R__SHIFT__SI__VI 0x00000000
#define LX0__RESERVED__SHIFT                            0x00000000
#define LX1__RESERVED__SHIFT                            0x00000000
#define LX2__RESERVED__SHIFT                            0x00000000
#define LX3__RESERVED__SHIFT                            0x00000000
#define MAJOR_VERSION__MAJOR_VERSION__SHIFT__SI__VI     0x00000000
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE0__SHIFT__SI__VI 0x00000000
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE1__SHIFT__SI__VI 0x00000008
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE2__SHIFT__SI__VI 0x00000010
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE3__SHIFT__SI__VI 0x00000018
#define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT__SHIFT__SI__VI 0x00000000
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE0__SHIFT__SI__VI 0x00000000
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE1__SHIFT__SI__VI 0x00000008
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE2__SHIFT__SI__VI 0x00000010
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE3__SHIFT__SI__VI 0x00000018
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE0__SHIFT__SI__VI 0x00000000
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE1__SHIFT__SI__VI 0x00000008
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE2__SHIFT__SI__VI 0x00000010
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE3__SHIFT__SI__VI 0x00000018
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE0__SHIFT__SI__VI 0x00000000
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE1__SHIFT__SI__VI 0x00000008
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE2__SHIFT__SI__VI 0x00000010
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE3__SHIFT__SI__VI 0x00000018
#define MASTER_CREDIT_CNTL__BIF_AZ_RDRET_CREDIT__SHIFT  0x00000010
#define MASTER_CREDIT_CNTL__BIF_MC_RDRET_CREDIT__SHIFT  0x00000000
#define MASTER_UPDATE_LOCK__MASTER_UPDATE_LOCK__SHIFT__SI__VI 0x00000000
#define MASTER_UPDATE_MODE__MASTER_UPDATE_INTERLACED_MODE__SHIFT__SI__VI 0x00000010
#define MASTER_UPDATE_MODE__MASTER_UPDATE_MODE__SHIFT__SI__VI 0x00000000
#define MAX_LATENCY__MAX_LAT__SHIFT                     0x00000000
#define MCIF_CONTROL__ADDRESS_TRANSLATION_ENABLE__SHIFT__SI__VI 0x00000004
#define MCIF_CONTROL__LOW_READ_URG_LEVEL__SHIFT__SI__VI 0x00000010
#define MCIF_CONTROL__MCIF_BUFF_SIZE__SHIFT__SI__VI     0x00000000
#define MCIF_CONTROL__MCIF_MC_LATENCY_COUNTER_ENABLE__SHIFT__SI__VI 0x0000001e
#define MCIF_CONTROL__MCIF_MC_LATENCY_COUNTER_URGENT_ONLY__SHIFT__SI__VI 0x0000001f
#define MCIF_CONTROL__MC_CLEAN_DEASSERT_LATENCY__SHIFT__SI__VI 0x00000018
#define MCIF_CONTROL__PRIVILEGED_ACCESS_ENABLE__SHIFT__SI__VI 0x00000008
#define MCIF_TEST_DEBUG_DATA__MCIF_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define MCIF_TEST_DEBUG_INDEX__MCIF_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define MCIF_TEST_DEBUG_INDEX__MCIF_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define MCIF_WRITE_COMBINE_CONTROL__MCIF_WRITE_COMBINE_TIMEOUT__SHIFT__SI__VI 0x00000000
#define MCIF_WRITE_COMBINE_CONTROL__VIP_WRITE_COMBINE_TIMEOUT__SHIFT__SI__VI 0x00000008
#define MCLK_PWRMGT_CNTL__DLL_READY_READ__SHIFT__SI__CI 0x00000018
#define MCLK_PWRMGT_CNTL__DLL_READY__SHIFT__SI__CI      0x00000006
#define MCLK_PWRMGT_CNTL__DLL_SPEED__SHIFT__SI__CI      0x00000000
#define MCLK_PWRMGT_CNTL__MC_INT_CNTL__SHIFT__SI__CI    0x00000007
#define MCLK_PWRMGT_CNTL__MRDCK0_PDNB__SHIFT__SI__CI    0x00000008
#define MCLK_PWRMGT_CNTL__MRDCK0_RESET__SHIFT__SI__CI   0x00000010
#define MCLK_PWRMGT_CNTL__MRDCK1_PDNB__SHIFT__SI__CI    0x00000009
#define MCLK_PWRMGT_CNTL__MRDCK1_RESET__SHIFT__SI__CI   0x00000011
#define MC_ARB_ADDR_HASH__BANK_XOR_ENABLE__SHIFT        0x00000000
#define MC_ARB_ADDR_HASH__COL_XOR__SHIFT                0x00000004
#define MC_ARB_ADDR_HASH__ROW_XOR__SHIFT                0x0000000c
#define MC_ARB_ADDR_SWIZ0__A10__SHIFT__CI__VI           0x00000008
#define MC_ARB_ADDR_SWIZ0__A11__SHIFT__CI__VI           0x0000000c
#define MC_ARB_ADDR_SWIZ0__A12__SHIFT__CI__VI           0x00000010
#define MC_ARB_ADDR_SWIZ0__A13__SHIFT__CI__VI           0x00000014
#define MC_ARB_ADDR_SWIZ0__A14__SHIFT__CI__VI           0x00000018
#define MC_ARB_ADDR_SWIZ0__A15__SHIFT__CI__VI           0x0000001c
#define MC_ARB_ADDR_SWIZ0__A8__SHIFT__CI__VI            0x00000000
#define MC_ARB_ADDR_SWIZ0__A9__SHIFT__CI__VI            0x00000004
#define MC_ARB_ADDR_SWIZ1__A16__SHIFT__CI__VI           0x00000000
#define MC_ARB_ADDR_SWIZ1__A17__SHIFT__CI__VI           0x00000004
#define MC_ARB_ADDR_SWIZ1__A18__SHIFT__CI__VI           0x00000008
#define MC_ARB_ADDR_SWIZ1__A19__SHIFT__CI__VI           0x0000000c
#define MC_ARB_AGE_CNTL__AGE_LOW_RATE_RD__SHIFT__CI__VI 0x00000010
#define MC_ARB_AGE_CNTL__AGE_LOW_RATE_WR__SHIFT__CI__VI 0x00000013
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP0__SHIFT__CI__VI 0x00000000
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP1__SHIFT__CI__VI 0x00000001
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP2__SHIFT__CI__VI 0x00000002
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP3__SHIFT__CI__VI 0x00000003
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP4__SHIFT__CI__VI 0x00000004
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP5__SHIFT__CI__VI 0x00000005
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP6__SHIFT__CI__VI 0x00000006
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP7__SHIFT__CI__VI 0x00000007
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP0__SHIFT__CI__VI 0x00000008
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP1__SHIFT__CI__VI 0x00000009
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP2__SHIFT__CI__VI 0x0000000a
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP3__SHIFT__CI__VI 0x0000000b
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP4__SHIFT__CI__VI 0x0000000c
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP5__SHIFT__CI__VI 0x0000000d
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP6__SHIFT__CI__VI 0x0000000e
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP7__SHIFT__CI__VI 0x0000000f
#define MC_ARB_AGE_RD__DIVIDE_GROUP0__SHIFT             0x00000018
#define MC_ARB_AGE_RD__DIVIDE_GROUP1__SHIFT             0x00000019
#define MC_ARB_AGE_RD__DIVIDE_GROUP2__SHIFT             0x0000001a
#define MC_ARB_AGE_RD__DIVIDE_GROUP3__SHIFT             0x0000001b
#define MC_ARB_AGE_RD__DIVIDE_GROUP4__SHIFT             0x0000001c
#define MC_ARB_AGE_RD__DIVIDE_GROUP5__SHIFT             0x0000001d
#define MC_ARB_AGE_RD__DIVIDE_GROUP6__SHIFT             0x0000001e
#define MC_ARB_AGE_RD__DIVIDE_GROUP7__SHIFT             0x0000001f
#define MC_ARB_AGE_RD__ENABLE_GROUP0__SHIFT             0x00000010
#define MC_ARB_AGE_RD__ENABLE_GROUP1__SHIFT             0x00000011
#define MC_ARB_AGE_RD__ENABLE_GROUP2__SHIFT             0x00000012
#define MC_ARB_AGE_RD__ENABLE_GROUP3__SHIFT             0x00000013
#define MC_ARB_AGE_RD__ENABLE_GROUP4__SHIFT             0x00000014
#define MC_ARB_AGE_RD__ENABLE_GROUP5__SHIFT             0x00000015
#define MC_ARB_AGE_RD__ENABLE_GROUP6__SHIFT             0x00000016
#define MC_ARB_AGE_RD__ENABLE_GROUP7__SHIFT             0x00000017
#define MC_ARB_AGE_RD__RATE_GROUP0__SHIFT               0x00000000
#define MC_ARB_AGE_RD__RATE_GROUP1__SHIFT               0x00000002
#define MC_ARB_AGE_RD__RATE_GROUP2__SHIFT               0x00000004
#define MC_ARB_AGE_RD__RATE_GROUP3__SHIFT               0x00000006
#define MC_ARB_AGE_RD__RATE_GROUP4__SHIFT               0x00000008
#define MC_ARB_AGE_RD__RATE_GROUP5__SHIFT               0x0000000a
#define MC_ARB_AGE_RD__RATE_GROUP6__SHIFT               0x0000000c
#define MC_ARB_AGE_RD__RATE_GROUP7__SHIFT               0x0000000e
#define MC_ARB_AGE_WR__DIVIDE_GROUP0__SHIFT             0x00000018
#define MC_ARB_AGE_WR__DIVIDE_GROUP1__SHIFT             0x00000019
#define MC_ARB_AGE_WR__DIVIDE_GROUP2__SHIFT             0x0000001a
#define MC_ARB_AGE_WR__DIVIDE_GROUP3__SHIFT             0x0000001b
#define MC_ARB_AGE_WR__DIVIDE_GROUP4__SHIFT             0x0000001c
#define MC_ARB_AGE_WR__DIVIDE_GROUP5__SHIFT             0x0000001d
#define MC_ARB_AGE_WR__DIVIDE_GROUP6__SHIFT             0x0000001e
#define MC_ARB_AGE_WR__DIVIDE_GROUP7__SHIFT             0x0000001f
#define MC_ARB_AGE_WR__ENABLE_GROUP0__SHIFT             0x00000010
#define MC_ARB_AGE_WR__ENABLE_GROUP1__SHIFT             0x00000011
#define MC_ARB_AGE_WR__ENABLE_GROUP2__SHIFT             0x00000012
#define MC_ARB_AGE_WR__ENABLE_GROUP3__SHIFT             0x00000013
#define MC_ARB_AGE_WR__ENABLE_GROUP4__SHIFT             0x00000014
#define MC_ARB_AGE_WR__ENABLE_GROUP5__SHIFT             0x00000015
#define MC_ARB_AGE_WR__ENABLE_GROUP6__SHIFT             0x00000016
#define MC_ARB_AGE_WR__ENABLE_GROUP7__SHIFT             0x00000017
#define MC_ARB_AGE_WR__RATE_GROUP0__SHIFT               0x00000000
#define MC_ARB_AGE_WR__RATE_GROUP1__SHIFT               0x00000002
#define MC_ARB_AGE_WR__RATE_GROUP2__SHIFT               0x00000004
#define MC_ARB_AGE_WR__RATE_GROUP3__SHIFT               0x00000006
#define MC_ARB_AGE_WR__RATE_GROUP4__SHIFT               0x00000008
#define MC_ARB_AGE_WR__RATE_GROUP5__SHIFT               0x0000000a
#define MC_ARB_AGE_WR__RATE_GROUP6__SHIFT               0x0000000c
#define MC_ARB_AGE_WR__RATE_GROUP7__SHIFT               0x0000000e
#define MC_ARB_BANKMAP__BANK0__SHIFT                    0x00000000
#define MC_ARB_BANKMAP__BANK1__SHIFT                    0x00000004
#define MC_ARB_BANKMAP__BANK2__SHIFT                    0x00000008
#define MC_ARB_BANKMAP__BANK3__SHIFT                    0x0000000c
#define MC_ARB_BANKMAP__RANK__SHIFT                     0x00000010
#define MC_ARB_BURST_TIME__STATE0__SHIFT                0x00000000
#define MC_ARB_BURST_TIME__STATE1__SHIFT                0x00000005
#define MC_ARB_BURST_TIME__STATE2__SHIFT                0x0000000a
#define MC_ARB_BURST_TIME__STATE3__SHIFT                0x0000000f
#define MC_ARB_BUSY_STATUS__GECC2_RD0__SHIFT__CI__VI    0x00000014
#define MC_ARB_BUSY_STATUS__GECC2_RD1__SHIFT__CI__VI    0x00000015
#define MC_ARB_BUSY_STATUS__GECC2_WR0__SHIFT__CI__VI    0x00000016
#define MC_ARB_BUSY_STATUS__GECC2_WR1__SHIFT__CI__VI    0x00000017
#define MC_ARB_BUSY_STATUS__HM_RD0__SHIFT__CI__VI       0x00000004
#define MC_ARB_BUSY_STATUS__HM_RD1__SHIFT__CI__VI       0x00000005
#define MC_ARB_BUSY_STATUS__HM_WR0__SHIFT__CI__VI       0x00000006
#define MC_ARB_BUSY_STATUS__HM_WR1__SHIFT__CI__VI       0x00000007
#define MC_ARB_BUSY_STATUS__LM_RD0__SHIFT__CI__VI       0x00000000
#define MC_ARB_BUSY_STATUS__LM_RD1__SHIFT__CI__VI       0x00000001
#define MC_ARB_BUSY_STATUS__LM_WR0__SHIFT__CI__VI       0x00000002
#define MC_ARB_BUSY_STATUS__LM_WR1__SHIFT__CI__VI       0x00000003
#define MC_ARB_BUSY_STATUS__POP0__SHIFT__CI__VI         0x0000000c
#define MC_ARB_BUSY_STATUS__POP1__SHIFT__CI__VI         0x0000000d
#define MC_ARB_BUSY_STATUS__RDRET0__SHIFT__CI__VI       0x00000012
#define MC_ARB_BUSY_STATUS__RDRET1__SHIFT__CI__VI       0x00000013
#define MC_ARB_BUSY_STATUS__REM_RD0__SHIFT__CI__VI      0x0000001c
#define MC_ARB_BUSY_STATUS__REM_RD1__SHIFT__CI__VI      0x0000001d
#define MC_ARB_BUSY_STATUS__REM_WR0__SHIFT__CI__VI      0x0000001e
#define MC_ARB_BUSY_STATUS__REM_WR1__SHIFT__CI__VI      0x0000001f
#define MC_ARB_BUSY_STATUS__REPLAY0__SHIFT__CI__VI      0x00000010
#define MC_ARB_BUSY_STATUS__REPLAY1__SHIFT__CI__VI      0x00000011
#define MC_ARB_BUSY_STATUS__RTT0__SHIFT__CI__VI         0x0000001a
#define MC_ARB_BUSY_STATUS__RTT1__SHIFT__CI__VI         0x0000001b
#define MC_ARB_BUSY_STATUS__TAGFIFO0__SHIFT__CI__VI     0x0000000e
#define MC_ARB_BUSY_STATUS__TAGFIFO1__SHIFT__CI__VI     0x0000000f
#define MC_ARB_BUSY_STATUS__WCDR0__SHIFT__CI            0x00000018
#define MC_ARB_BUSY_STATUS__WCDR1__SHIFT__CI            0x00000019
#define MC_ARB_BUSY_STATUS__WDE_RD0__SHIFT__CI__VI      0x00000008
#define MC_ARB_BUSY_STATUS__WDE_RD1__SHIFT__CI__VI      0x00000009
#define MC_ARB_BUSY_STATUS__WDE_WR0__SHIFT__CI__VI      0x0000000a
#define MC_ARB_BUSY_STATUS__WDE_WR1__SHIFT__CI__VI      0x0000000b
#define MC_ARB_CAC_CNTL__ALLOW_OVERFLOW__SHIFT          0x0000000d
#define MC_ARB_CAC_CNTL__ENABLE__SHIFT                  0x00000000
#define MC_ARB_CAC_CNTL__READ_WEIGHT__SHIFT             0x00000001
#define MC_ARB_CAC_CNTL__WRITE_WEIGHT__SHIFT            0x00000007
#define MC_ARB_CG__CG_ARB_REQ__SHIFT                    0x00000000
#define MC_ARB_CG__CG_ARB_RESP__SHIFT                   0x00000008
#define MC_ARB_CG__RSV_0__SHIFT__CI__VI                 0x00000010
#define MC_ARB_CG__RSV_1__SHIFT__CI__VI                 0x00000018
#define MC_ARB_DRAM_TIMING2_1__BUS_TURN__SHIFT          0x00000018
#define MC_ARB_DRAM_TIMING2_1__RAS2RAS__SHIFT           0x00000000
#define MC_ARB_DRAM_TIMING2_1__RP__SHIFT                0x00000008
#define MC_ARB_DRAM_TIMING2_1__WRPLUSRP__SHIFT          0x00000010
#define MC_ARB_DRAM_TIMING2__BUS_TURN__SHIFT            0x00000018
#define MC_ARB_DRAM_TIMING2__RAS2RAS__SHIFT             0x00000000
#define MC_ARB_DRAM_TIMING2__RP__SHIFT                  0x00000008
#define MC_ARB_DRAM_TIMING2__WRPLUSRP__SHIFT            0x00000010
#define MC_ARB_DRAM_TIMING_1__ACTRD__SHIFT              0x00000000
#define MC_ARB_DRAM_TIMING_1__ACTWR__SHIFT              0x00000008
#define MC_ARB_DRAM_TIMING_1__RASMACTRD__SHIFT          0x00000010
#define MC_ARB_DRAM_TIMING_1__RASMACTWR__SHIFT          0x00000018
#define MC_ARB_DRAM_TIMING__ACTRD__SHIFT                0x00000000
#define MC_ARB_DRAM_TIMING__ACTWR__SHIFT                0x00000008
#define MC_ARB_DRAM_TIMING__RASMACTRD__SHIFT            0x00000010
#define MC_ARB_DRAM_TIMING__RASMACTWR__SHIFT            0x00000018
#define MC_ARB_FED_CNTL__DEBUG_RSV__SHIFT__CI__VI       0x00000007
#define MC_ARB_FED_CNTL__KEEP_POISON_IN_PAGE__SHIFT     0x00000004
#define MC_ARB_FED_CNTL__MODE__SHIFT                    0x00000000
#define MC_ARB_FED_CNTL__RDRET_PARITY_NACK__SHIFT__CI__VI 0x00000005
#define MC_ARB_FED_CNTL__USE_LEGACY_NACK__SHIFT__CI__VI 0x00000006
#define MC_ARB_FED_CNTL__WR_ERR__SHIFT                  0x00000002
#define MC_ARB_GDEC_RD_CNTL__PAGEBIT0__SHIFT            0x00000000
#define MC_ARB_GDEC_RD_CNTL__PAGEBIT1__SHIFT            0x00000004
#define MC_ARB_GDEC_RD_CNTL__REM_DEFAULT_GRP__SHIFT     0x0000000a
#define MC_ARB_GDEC_RD_CNTL__USE_RANK__SHIFT            0x00000008
#define MC_ARB_GDEC_RD_CNTL__USE_RSNO__SHIFT            0x00000009
#define MC_ARB_GDEC_WR_CNTL__PAGEBIT0__SHIFT            0x00000000
#define MC_ARB_GDEC_WR_CNTL__PAGEBIT1__SHIFT            0x00000004
#define MC_ARB_GDEC_WR_CNTL__REM_DEFAULT_GRP__SHIFT     0x0000000a
#define MC_ARB_GDEC_WR_CNTL__USE_RANK__SHIFT            0x00000008
#define MC_ARB_GDEC_WR_CNTL__USE_RSNO__SHIFT            0x00000009
#define MC_ARB_GECC2_CLI__NO_GECC_CLI0__SHIFT           0x00000000
#define MC_ARB_GECC2_CLI__NO_GECC_CLI1__SHIFT           0x00000008
#define MC_ARB_GECC2_CLI__NO_GECC_CLI2__SHIFT           0x00000010
#define MC_ARB_GECC2_CLI__NO_GECC_CLI3__SHIFT           0x00000018
#define MC_ARB_GECC2_DEBUG2__ERR0_START__SHIFT          0x00000008
#define MC_ARB_GECC2_DEBUG2__ERR1_START__SHIFT          0x00000010
#define MC_ARB_GECC2_DEBUG2__ERR2_START__SHIFT          0x00000018
#define MC_ARB_GECC2_DEBUG2__PERIOD__SHIFT              0x00000000
#define MC_ARB_GECC2_DEBUG__DATA_FIELD__SHIFT           0x00000003
#define MC_ARB_GECC2_DEBUG__DIRECTION__SHIFT            0x00000002
#define MC_ARB_GECC2_DEBUG__NUM_ERR_BITS__SHIFT         0x00000000
#define MC_ARB_GECC2_DEBUG__SW_INJECTION__SHIFT         0x00000005
#define MC_ARB_GECC2_MISC__COL10_HACK__SHIFT__CI__VI    0x00000004
#define MC_ARB_GECC2_MISC__CWRD_IN_REPLAY__SHIFT__CI__VI 0x00000005
#define MC_ARB_GECC2_MISC__DEBUG_RSV__SHIFT__CI         0x00000007
#define MC_ARB_GECC2_MISC__NO_EOB_ALL_WR_IN_REPLAY__SHIFT__CI__VI 0x00000006
#define MC_ARB_GECC2_MISC__STREAK_BREAK__SHIFT          0x00000000
#define MC_ARB_GECC2_STATUS__CORR_CLEAR0__SHIFT         0x00000008
#define MC_ARB_GECC2_STATUS__CORR_CLEAR1__SHIFT         0x0000000c
#define MC_ARB_GECC2_STATUS__CORR_STS0__SHIFT           0x00000000
#define MC_ARB_GECC2_STATUS__CORR_STS1__SHIFT           0x00000004
#define MC_ARB_GECC2_STATUS__FED_CLEAR0__SHIFT          0x0000000a
#define MC_ARB_GECC2_STATUS__FED_CLEAR1__SHIFT          0x0000000e
#define MC_ARB_GECC2_STATUS__FED_STS0__SHIFT            0x00000002
#define MC_ARB_GECC2_STATUS__FED_STS1__SHIFT            0x00000006
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_CLEAR0__SHIFT__CI__VI 0x00000018
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_CLEAR1__SHIFT__CI__VI 0x0000001c
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_STS0__SHIFT__CI__VI 0x00000010
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_STS1__SHIFT__CI__VI 0x00000014
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_CLEAR0__SHIFT__CI__VI 0x00000019
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_CLEAR1__SHIFT__CI__VI 0x0000001d
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_STS0__SHIFT__CI__VI 0x00000011
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_STS1__SHIFT__CI__VI 0x00000015
#define MC_ARB_GECC2_STATUS__RSVD0__SHIFT               0x00000003
#define MC_ARB_GECC2_STATUS__RSVD1__SHIFT               0x00000007
#define MC_ARB_GECC2_STATUS__RSVD2__SHIFT               0x0000000b
#define MC_ARB_GECC2_STATUS__RSVD3__SHIFT__CI__VI       0x0000000f
#define MC_ARB_GECC2_STATUS__RSVD4__SHIFT__CI__VI       0x00000012
#define MC_ARB_GECC2_STATUS__RSVD5__SHIFT__CI__VI       0x00000016
#define MC_ARB_GECC2_STATUS__RSVD6__SHIFT__CI__VI       0x0000001a
#define MC_ARB_GECC2_STATUS__UNCORR_CLEAR0__SHIFT       0x00000009
#define MC_ARB_GECC2_STATUS__UNCORR_CLEAR1__SHIFT       0x0000000d
#define MC_ARB_GECC2_STATUS__UNCORR_STS0__SHIFT         0x00000001
#define MC_ARB_GECC2_STATUS__UNCORR_STS1__SHIFT         0x00000005
#define MC_ARB_GECC2__CLOSE_BANK_RMW__SHIFT             0x0000000e
#define MC_ARB_GECC2__COLFIFO_WATER__SHIFT              0x0000000f
#define MC_ARB_GECC2__ECC_MODE__SHIFT                   0x00000001
#define MC_ARB_GECC2__ENABLE__SHIFT                     0x00000000
#define MC_ARB_GECC2__EXOR_BANK_SEL__SHIFT              0x00000005
#define MC_ARB_GECC2__NO_GECC_CLI__SHIFT                0x00000007
#define MC_ARB_GECC2__PAGE_BIT0__SHIFT                  0x00000003
#define MC_ARB_GECC2__READ_ERR__SHIFT                   0x0000000b
#define MC_ARB_GECC2__RMWRD_UNCOR_POISON__SHIFT__CI__VI 0x00000016
#define MC_ARB_GECC2__WRADDR_CONV__SHIFT__CI__VI        0x00000015
#define MC_ARB_HARSH_BWCNT0_RD__GROUP0__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_BWCNT0_RD__GROUP1__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_BWCNT0_RD__GROUP2__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_BWCNT0_RD__GROUP3__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_BWCNT0_WR__GROUP0__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_BWCNT0_WR__GROUP1__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_BWCNT0_WR__GROUP2__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_BWCNT0_WR__GROUP3__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_BWCNT1_RD__GROUP4__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_BWCNT1_RD__GROUP5__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_BWCNT1_RD__GROUP6__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_BWCNT1_RD__GROUP7__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_BWCNT1_WR__GROUP4__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_BWCNT1_WR__GROUP5__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_BWCNT1_WR__GROUP6__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_BWCNT1_WR__GROUP7__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP0__SHIFT__CI__VI 0x00000000
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP1__SHIFT__CI__VI 0x00000008
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP2__SHIFT__CI__VI 0x00000010
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP3__SHIFT__CI__VI 0x00000018
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP0__SHIFT__CI__VI 0x00000000
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP1__SHIFT__CI__VI 0x00000008
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP2__SHIFT__CI__VI 0x00000010
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP3__SHIFT__CI__VI 0x00000018
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP4__SHIFT__CI__VI 0x00000000
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP5__SHIFT__CI__VI 0x00000008
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP6__SHIFT__CI__VI 0x00000010
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP7__SHIFT__CI__VI 0x00000018
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP4__SHIFT__CI__VI 0x00000000
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP5__SHIFT__CI__VI 0x00000008
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP6__SHIFT__CI__VI 0x00000010
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP7__SHIFT__CI__VI 0x00000018
#define MC_ARB_HARSH_CTL_RD__BANK_AGE_ONLY__SHIFT__CI__VI 0x00000009
#define MC_ARB_HARSH_CTL_RD__BWCNT_CATCHUP__SHIFT__CI__VI 0x0000000b
#define MC_ARB_HARSH_CTL_RD__FORCE_HIGHEST__SHIFT__CI__VI 0x00000000
#define MC_ARB_HARSH_CTL_RD__FORCE_STALL__SHIFT__CI__VI 0x0000000e
#define MC_ARB_HARSH_CTL_RD__HARSH_RR__SHIFT__CI__VI    0x00000008
#define MC_ARB_HARSH_CTL_RD__PERF_MON_SEL__SHIFT__CI__VI 0x00000016
#define MC_ARB_HARSH_CTL_RD__ST_MODE__SHIFT__CI__VI     0x0000000c
#define MC_ARB_HARSH_CTL_RD__USE_LEGACY_HARSH__SHIFT__CI__VI 0x0000000a
#define MC_ARB_HARSH_CTL_WR__BANK_AGE_ONLY__SHIFT__CI__VI 0x00000009
#define MC_ARB_HARSH_CTL_WR__BWCNT_CATCHUP__SHIFT__CI__VI 0x0000000b
#define MC_ARB_HARSH_CTL_WR__FORCE_HIGHEST__SHIFT__CI__VI 0x00000000
#define MC_ARB_HARSH_CTL_WR__FORCE_STALL__SHIFT__CI__VI 0x0000000e
#define MC_ARB_HARSH_CTL_WR__HARSH_RR__SHIFT__CI__VI    0x00000008
#define MC_ARB_HARSH_CTL_WR__PERF_MON_SEL__SHIFT__CI__VI 0x00000016
#define MC_ARB_HARSH_CTL_WR__ST_MODE__SHIFT__CI__VI     0x0000000c
#define MC_ARB_HARSH_CTL_WR__USE_LEGACY_HARSH__SHIFT__CI__VI 0x0000000a
#define MC_ARB_HARSH_EN_RD__BW_PRI__SHIFT__CI__VI       0x00000008
#define MC_ARB_HARSH_EN_RD__FIX_PRI__SHIFT__CI__VI      0x00000010
#define MC_ARB_HARSH_EN_RD__ST_PRI__SHIFT__CI__VI       0x00000018
#define MC_ARB_HARSH_EN_RD__TX_PRI__SHIFT__CI__VI       0x00000000
#define MC_ARB_HARSH_EN_WR__BW_PRI__SHIFT__CI__VI       0x00000008
#define MC_ARB_HARSH_EN_WR__FIX_PRI__SHIFT__CI__VI      0x00000010
#define MC_ARB_HARSH_EN_WR__ST_PRI__SHIFT__CI__VI       0x00000018
#define MC_ARB_HARSH_EN_WR__TX_PRI__SHIFT__CI__VI       0x00000000
#define MC_ARB_HARSH_SAT0_RD__GROUP0__SHIFT__CI__VI     0x00000000
#define MC_ARB_HARSH_SAT0_RD__GROUP1__SHIFT__CI__VI     0x00000008
#define MC_ARB_HARSH_SAT0_RD__GROUP2__SHIFT__CI__VI     0x00000010
#define MC_ARB_HARSH_SAT0_RD__GROUP3__SHIFT__CI__VI     0x00000018
#define MC_ARB_HARSH_SAT0_WR__GROUP0__SHIFT__CI__VI     0x00000000
#define MC_ARB_HARSH_SAT0_WR__GROUP1__SHIFT__CI__VI     0x00000008
#define MC_ARB_HARSH_SAT0_WR__GROUP2__SHIFT__CI__VI     0x00000010
#define MC_ARB_HARSH_SAT0_WR__GROUP3__SHIFT__CI__VI     0x00000018
#define MC_ARB_HARSH_SAT1_RD__GROUP4__SHIFT__CI__VI     0x00000000
#define MC_ARB_HARSH_SAT1_RD__GROUP5__SHIFT__CI__VI     0x00000008
#define MC_ARB_HARSH_SAT1_RD__GROUP6__SHIFT__CI__VI     0x00000010
#define MC_ARB_HARSH_SAT1_RD__GROUP7__SHIFT__CI__VI     0x00000018
#define MC_ARB_HARSH_SAT1_WR__GROUP4__SHIFT__CI__VI     0x00000000
#define MC_ARB_HARSH_SAT1_WR__GROUP5__SHIFT__CI__VI     0x00000008
#define MC_ARB_HARSH_SAT1_WR__GROUP6__SHIFT__CI__VI     0x00000010
#define MC_ARB_HARSH_SAT1_WR__GROUP7__SHIFT__CI__VI     0x00000018
#define MC_ARB_HARSH_TX_HI0_RD__GROUP0__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_TX_HI0_RD__GROUP1__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_TX_HI0_RD__GROUP2__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_TX_HI0_RD__GROUP3__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_TX_HI0_WR__GROUP0__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_TX_HI0_WR__GROUP1__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_TX_HI0_WR__GROUP2__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_TX_HI0_WR__GROUP3__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_TX_HI1_RD__GROUP4__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_TX_HI1_RD__GROUP5__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_TX_HI1_RD__GROUP6__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_TX_HI1_RD__GROUP7__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_TX_HI1_WR__GROUP4__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_TX_HI1_WR__GROUP5__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_TX_HI1_WR__GROUP6__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_TX_HI1_WR__GROUP7__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_TX_LO0_RD__GROUP0__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_TX_LO0_RD__GROUP1__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_TX_LO0_RD__GROUP2__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_TX_LO0_RD__GROUP3__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_TX_LO0_WR__GROUP0__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_TX_LO0_WR__GROUP1__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_TX_LO0_WR__GROUP2__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_TX_LO0_WR__GROUP3__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_TX_LO1_RD__GROUP4__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_TX_LO1_RD__GROUP5__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_TX_LO1_RD__GROUP6__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_TX_LO1_RD__GROUP7__SHIFT__CI__VI   0x00000018
#define MC_ARB_HARSH_TX_LO1_WR__GROUP4__SHIFT__CI__VI   0x00000000
#define MC_ARB_HARSH_TX_LO1_WR__GROUP5__SHIFT__CI__VI   0x00000008
#define MC_ARB_HARSH_TX_LO1_WR__GROUP6__SHIFT__CI__VI   0x00000010
#define MC_ARB_HARSH_TX_LO1_WR__GROUP7__SHIFT__CI__VI   0x00000018
#define MC_ARB_LAZY0_RD__GROUP0__SHIFT                  0x00000000
#define MC_ARB_LAZY0_RD__GROUP1__SHIFT                  0x00000008
#define MC_ARB_LAZY0_RD__GROUP2__SHIFT                  0x00000010
#define MC_ARB_LAZY0_RD__GROUP3__SHIFT                  0x00000018
#define MC_ARB_LAZY0_WR__GROUP0__SHIFT                  0x00000000
#define MC_ARB_LAZY0_WR__GROUP1__SHIFT                  0x00000008
#define MC_ARB_LAZY0_WR__GROUP2__SHIFT                  0x00000010
#define MC_ARB_LAZY0_WR__GROUP3__SHIFT                  0x00000018
#define MC_ARB_LAZY1_RD__GROUP4__SHIFT                  0x00000000
#define MC_ARB_LAZY1_RD__GROUP5__SHIFT                  0x00000008
#define MC_ARB_LAZY1_RD__GROUP6__SHIFT                  0x00000010
#define MC_ARB_LAZY1_RD__GROUP7__SHIFT                  0x00000018
#define MC_ARB_LAZY1_WR__GROUP4__SHIFT                  0x00000000
#define MC_ARB_LAZY1_WR__GROUP5__SHIFT                  0x00000008
#define MC_ARB_LAZY1_WR__GROUP6__SHIFT                  0x00000010
#define MC_ARB_LAZY1_WR__GROUP7__SHIFT                  0x00000018
#define MC_ARB_LM_RD__BANKGROUP_CONFIG__SHIFT           0x00000015
#define MC_ARB_LM_RD__ENABLE_TWO_LIST__SHIFT            0x00000012
#define MC_ARB_LM_RD__POPIDLE_RST_TWOLIST__SHIFT        0x00000013
#define MC_ARB_LM_RD__SKID1_RST_TWOLIST__SHIFT          0x00000014
#define MC_ARB_LM_RD__STREAK_BREAK__SHIFT               0x00000010
#define MC_ARB_LM_RD__STREAK_LIMIT_UBER__SHIFT          0x00000008
#define MC_ARB_LM_RD__STREAK_LIMIT__SHIFT               0x00000000
#define MC_ARB_LM_RD__STREAK_UBER__SHIFT                0x00000011
#define MC_ARB_LM_WR__BANKGROUP_CONFIG__SHIFT           0x00000015
#define MC_ARB_LM_WR__ENABLE_TWO_LIST__SHIFT            0x00000012
#define MC_ARB_LM_WR__POPIDLE_RST_TWOLIST__SHIFT        0x00000013
#define MC_ARB_LM_WR__SKID1_RST_TWOLIST__SHIFT          0x00000014
#define MC_ARB_LM_WR__STREAK_BREAK__SHIFT               0x00000010
#define MC_ARB_LM_WR__STREAK_LIMIT_UBER__SHIFT          0x00000008
#define MC_ARB_LM_WR__STREAK_LIMIT__SHIFT               0x00000000
#define MC_ARB_LM_WR__STREAK_UBER__SHIFT                0x00000011
#define MC_ARB_MAX_LAT_CID__CID_CH0__SHIFT__CI__VI      0x00000000
#define MC_ARB_MAX_LAT_CID__CID_CH1__SHIFT__CI__VI      0x00000008
#define MC_ARB_MAX_LAT_CID__REALTIME_CH0__SHIFT__CI__VI 0x00000012
#define MC_ARB_MAX_LAT_CID__REALTIME_CH1__SHIFT__CI__VI 0x00000013
#define MC_ARB_MAX_LAT_CID__WRITE_CH0__SHIFT__CI__VI    0x00000010
#define MC_ARB_MAX_LAT_CID__WRITE_CH1__SHIFT__CI__VI    0x00000011
#define MC_ARB_MAX_LAT_RSLT0__MAX_LATENCY__SHIFT__CI__VI 0x00000000
#define MC_ARB_MAX_LAT_RSLT1__MAX_LATENCY__SHIFT__CI__VI 0x00000000
#define MC_ARB_MINCLKS__ARB_RW_SWITCH__SHIFT            0x00000010
#define MC_ARB_MINCLKS__READ_CLKS__SHIFT                0x00000000
#define MC_ARB_MINCLKS__RW_SWITCH_HARSH__SHIFT__CI__VI  0x00000011
#define MC_ARB_MINCLKS__WRITE_CLKS__SHIFT               0x00000008
#define MC_ARB_MISC2__ARB_DEBUG29__SHIFT                0x0000001d
#define MC_ARB_MISC2__GECC_RST__SHIFT                   0x00000013
#define MC_ARB_MISC2__GECC_STATUS__SHIFT                0x00000014
#define MC_ARB_MISC2__GECC__SHIFT                       0x00000012
#define MC_ARB_MISC2__POP_IDLE_REPLAY__SHIFT            0x0000000b
#define MC_ARB_MISC2__RDRET_NO_BP__SHIFT                0x0000000d
#define MC_ARB_MISC2__RDRET_NO_REORDERING__SHIFT        0x0000000c
#define MC_ARB_MISC2__RDRET_SEQ_SKID__SHIFT             0x0000000e
#define MC_ARB_MISC2__REPLAY_DEBUG__SHIFT               0x0000001c
#define MC_ARB_MISC2__SEQ_RDY_POP_IDLE__SHIFT           0x0000001e
#define MC_ARB_MISC2__TAGFIFO_THRESHOLD__SHIFT          0x00000015
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT4__SHIFT 0x00000006
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT5__SHIFT 0x00000007
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT6__SHIFT 0x00000008
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT7__SHIFT 0x00000009
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT8__SHIFT 0x0000000a
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_ENABLE__SHIFT 0x00000005
#define MC_ARB_MISC2__TCCDL4_REPLAY_EOB__SHIFT          0x0000001f
#define MC_ARB_MISC2__WCDR_REPLAY_MASKCNT__SHIFT        0x00000019
#define MC_ARB_MISC3__NO_GECC_EXT_EOB__SHIFT__CI__VI    0x00000000
#define MC_ARB_MISC3__TBD_FIELD__SHIFT__CI              0x00000001
#define MC_ARB_MISC__ACPURG_STALL__SHIFT__CI__VI        0x0000001f
#define MC_ARB_MISC__CALI_ENABLE__SHIFT                 0x00000014
#define MC_ARB_MISC__CALI_RATES__SHIFT                  0x00000015
#define MC_ARB_MISC__CHAN_COUPLE__SHIFT                 0x00000003
#define MC_ARB_MISC__DISPURGVLD_NOWRT__SHIFT            0x00000017
#define MC_ARB_MISC__DISPURG_NOSW2WR__SHIFT             0x00000018
#define MC_ARB_MISC__DISPURG_STALL__SHIFT               0x00000019
#define MC_ARB_MISC__DISPURG_THROTTLE__SHIFT            0x0000001a
#define MC_ARB_MISC__EXTEND_WEIGHT__SHIFT__CI__VI       0x0000001e
#define MC_ARB_MISC__HARSHNESS__SHIFT                   0x0000000b
#define MC_ARB_MISC__IDLE_RFSH__SHIFT                   0x00000001
#define MC_ARB_MISC__SMART_RDWR_SW__SHIFT               0x00000013
#define MC_ARB_MISC__STICKY_RFSH__SHIFT                 0x00000000
#define MC_ARB_MISC__STUTTER_RFSH__SHIFT                0x00000002
#define MC_ARB_PERFCOUNTER0_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_ARB_PERFCOUNTER0_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_ARB_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_ARB_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_ARB_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_ARB_PERFCOUNTER1_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_ARB_PERFCOUNTER1_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_ARB_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_ARB_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_ARB_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_ARB_PERFCOUNTER2_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_ARB_PERFCOUNTER2_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_ARB_PERFCOUNTER2_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_ARB_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_ARB_PERFCOUNTER2_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_ARB_PERFCOUNTER3_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_ARB_PERFCOUNTER3_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_ARB_PERFCOUNTER3_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_ARB_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_ARB_PERFCOUNTER3_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_ARB_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__CI__VI 0x00000010
#define MC_ARB_PERFCOUNTER_HI__COUNTER_HI__SHIFT__CI__VI 0x00000000
#define MC_ARB_PERFCOUNTER_LO__COUNTER_LO__SHIFT__CI__VI 0x00000000
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__CI__VI 0x00000019
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__CI__VI 0x00000018
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__CI__VI 0x00000000
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__CI__VI 0x00000008
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__CI__VI 0x0000001a
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__CI__VI 0x00000010
#define MC_ARB_PERF_MON_CNTL0_ECC__ALLOW_WRAP__SHIFT__CI 0x00000000
#define MC_ARB_PM_CNTL__BLKOUT_ON_D1__SHIFT             0x00000005
#define MC_ARB_PM_CNTL__IDLE_CNT__SHIFT                 0x00000014
#define MC_ARB_PM_CNTL__IDLE_ON_D1__SHIFT               0x00000006
#define MC_ARB_PM_CNTL__IDLE_ON_D2__SHIFT               0x00000012
#define MC_ARB_PM_CNTL__IDLE_ON_D3__SHIFT               0x00000013
#define MC_ARB_PM_CNTL__OVERRIDE_CGSTATE__SHIFT         0x00000000
#define MC_ARB_PM_CNTL__OVRR_CGRFSH__SHIFT              0x00000002
#define MC_ARB_PM_CNTL__OVRR_CGSQM__SHIFT               0x00000003
#define MC_ARB_PM_CNTL__OVRR_PM_STATE__SHIFT            0x00000008
#define MC_ARB_PM_CNTL__OVRR_PM__SHIFT                  0x00000007
#define MC_ARB_PM_CNTL__OVRR_RD_STATE__SHIFT            0x0000000b
#define MC_ARB_PM_CNTL__OVRR_RD__SHIFT                  0x0000000a
#define MC_ARB_PM_CNTL__OVRR_RFSH_STATE__SHIFT          0x0000000f
#define MC_ARB_PM_CNTL__OVRR_RFSH__SHIFT                0x0000000e
#define MC_ARB_PM_CNTL__OVRR_WR_STATE__SHIFT            0x0000000d
#define MC_ARB_PM_CNTL__OVRR_WR__SHIFT                  0x0000000c
#define MC_ARB_PM_CNTL__RSV_0__SHIFT__CI                0x00000010
#define MC_ARB_PM_CNTL__RSV_1__SHIFT__CI                0x00000018
#define MC_ARB_PM_CNTL__RSV_2__SHIFT__CI                0x00000019
#define MC_ARB_PM_CNTL__SRFSH_ON_D1__SHIFT              0x00000004
#define MC_ARB_POP__ALLOW_EOB_BY_WRRET_STALL__SHIFT     0x00000013
#define MC_ARB_POP__ENABLE_ARB__SHIFT                   0x00000000
#define MC_ARB_POP__ENABLE_TWO_PAGE__SHIFT              0x00000012
#define MC_ARB_POP__POP_DEPTH__SHIFT                    0x00000002
#define MC_ARB_POP__QUICK_STOP__SHIFT                   0x00000011
#define MC_ARB_POP__SKID_DEPTH__SHIFT                   0x0000000c
#define MC_ARB_POP__SPEC_OPEN__SHIFT                    0x00000001
#define MC_ARB_POP__WAIT_AFTER_RFSH__SHIFT              0x0000000f
#define MC_ARB_POP__WRDATAINDEX_DEPTH__SHIFT            0x00000006
#define MC_ARB_RAMCFG__CHANSIZE__SHIFT                  0x00000008
#define MC_ARB_RAMCFG__NOOFBANK__SHIFT                  0x00000000
#define MC_ARB_RAMCFG__NOOFCOLS__SHIFT                  0x00000006
#define MC_ARB_RAMCFG__NOOFGROUPS__SHIFT                0x0000000c
#define MC_ARB_RAMCFG__NOOFRANKS__SHIFT                 0x00000002
#define MC_ARB_RAMCFG__NOOFROWS__SHIFT                  0x00000003
#define MC_ARB_RAMCFG__RSV_1__SHIFT__CI__VI             0x00000009
#define MC_ARB_RAMCFG__RSV_2__SHIFT__CI__VI             0x0000000a
#define MC_ARB_RAMCFG__RSV_3__SHIFT__CI__VI             0x0000000b
#define MC_ARB_RAMCFG__RSV_4__SHIFT__CI__VI             0x0000000d
#define MC_ARB_REMREQ__RD_WATER__SHIFT                  0x00000000
#define MC_ARB_REMREQ__WR_LAZY_TIMER__SHIFT             0x00000014
#define MC_ARB_REMREQ__WR_MAXBURST_SIZE__SHIFT          0x00000010
#define MC_ARB_REMREQ__WR_WATER__SHIFT                  0x00000008
#define MC_ARB_REPLAY__BOS_ENABLE_WAIT_CYC__SHIFT       0x00000007
#define MC_ARB_REPLAY__BOS_WAIT_CYC__SHIFT              0x00000008
#define MC_ARB_REPLAY__BREAK_ON_STALL__SHIFT            0x00000006
#define MC_ARB_REPLAY__ENABLE_RD__SHIFT                 0x00000000
#define MC_ARB_REPLAY__ENABLE_WR__SHIFT                 0x00000001
#define MC_ARB_REPLAY__IGNORE_WR_CDC__SHIFT             0x00000005
#define MC_ARB_REPLAY__NO_PCH_AT_REPLAY_START__SHIFT__CI__VI 0x0000000f
#define MC_ARB_REPLAY__RAW_ENABLE__SHIFT                0x00000004
#define MC_ARB_REPLAY__WAW_ENABLE__SHIFT                0x00000003
#define MC_ARB_REPLAY__WRACK_MODE__SHIFT                0x00000002
#define MC_ARB_RET_CREDITS2__ACP_WR__SHIFT__CI__VI      0x00000000
#define MC_ARB_RET_CREDITS_RD__DISP__SHIFT              0x00000010
#define MC_ARB_RET_CREDITS_RD__HUB__SHIFT               0x00000008
#define MC_ARB_RET_CREDITS_RD__LCL__SHIFT               0x00000000
#define MC_ARB_RET_CREDITS_RD__RETURN_CREDIT__SHIFT     0x00000018
#define MC_ARB_RET_CREDITS_WR__HUB__SHIFT               0x00000008
#define MC_ARB_RET_CREDITS_WR__LCL__SHIFT               0x00000000
#define MC_ARB_RET_CREDITS_WR__RETURN_CREDIT__SHIFT     0x00000010
#define MC_ARB_RET_CREDITS_WR__WRRET_SEQ_SKID__SHIFT    0x00000018
#define MC_ARB_RFSH_CNTL__ACCUM__SHIFT                  0x0000000b
#define MC_ARB_RFSH_CNTL__ENABLE__SHIFT                 0x00000000
#define MC_ARB_RFSH_CNTL__URG0__SHIFT                   0x00000001
#define MC_ARB_RFSH_CNTL__URG1__SHIFT                   0x00000006
#define MC_ARB_RFSH_RATE__POWERMODE0__SHIFT             0x00000000
#define MC_ARB_RTT_CNTL0__BREAK_ON_HARSH__SHIFT         0x00000008
#define MC_ARB_RTT_CNTL0__BREAK_ON_URGENTRD__SHIFT      0x00000009
#define MC_ARB_RTT_CNTL0__BREAK_ON_URGENTWR__SHIFT      0x0000000a
#define MC_ARB_RTT_CNTL0__DATA_CNTL__SHIFT              0x00000018
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_0__SHIFT            0x0000000f
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_1__SHIFT            0x00000010
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_2__SHIFT            0x00000011
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_3__SHIFT            0x00000012
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_4__SHIFT            0x00000013
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_5__SHIFT            0x00000014
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_6__SHIFT            0x00000015
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_7__SHIFT            0x00000016
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_8__SHIFT            0x00000017
#define MC_ARB_RTT_CNTL0__ENABLE__SHIFT                 0x00000000
#define MC_ARB_RTT_CNTL0__FLUSH_ON_ENTER__SHIFT         0x00000004
#define MC_ARB_RTT_CNTL0__HARSH_START__SHIFT            0x00000005
#define MC_ARB_RTT_CNTL0__NEIGHBOR_BIT__SHIFT           0x00000019
#define MC_ARB_RTT_CNTL0__START_IDLE__SHIFT             0x00000001
#define MC_ARB_RTT_CNTL0__START_R2W_RFSH__SHIFT         0x0000000e
#define MC_ARB_RTT_CNTL0__START_R2W__SHIFT              0x00000002
#define MC_ARB_RTT_CNTL0__TPS_HARSH_PRIORITY__SHIFT     0x00000006
#define MC_ARB_RTT_CNTL0__TRAIN_PERIOD__SHIFT           0x0000000b
#define MC_ARB_RTT_CNTL0__TWRT_HARSH_PRIORITY__SHIFT    0x00000007
#define MC_ARB_RTT_CNTL1__WINDOW_DEC_THRESHOLD__SHIFT   0x0000000d
#define MC_ARB_RTT_CNTL1__WINDOW_INC_THRESHOLD__SHIFT   0x00000006
#define MC_ARB_RTT_CNTL1__WINDOW_SIZE_MAX__SHIFT        0x00000014
#define MC_ARB_RTT_CNTL1__WINDOW_SIZE_MIN__SHIFT        0x00000019
#define MC_ARB_RTT_CNTL1__WINDOW_SIZE__SHIFT            0x00000000
#define MC_ARB_RTT_CNTL1__WINDOW_UPDATE_COUNT__SHIFT    0x0000001e
#define MC_ARB_RTT_CNTL1__WINDOW_UPDATE__SHIFT          0x00000005
#define MC_ARB_RTT_CNTL2__FILTER_CNTL__SHIFT            0x0000000d
#define MC_ARB_RTT_CNTL2__PHASE_ADJUST_SIZE__SHIFT      0x0000000c
#define MC_ARB_RTT_CNTL2__PHASE_ADJUST_THRESHOLD__SHIFT 0x00000006
#define MC_ARB_RTT_CNTL2__SAMPLE_CNT__SHIFT             0x00000000
#define MC_ARB_RTT_DATA__PATTERN__SHIFT                 0x00000000
#define MC_ARB_RTT_DEBUG__DEBUG_BYTE_CH0__SHIFT         0x00000000
#define MC_ARB_RTT_DEBUG__DEBUG_BYTE_CH1__SHIFT         0x00000002
#define MC_ARB_RTT_DEBUG__SHIFTED_PHASE_CH0__SHIFT      0x00000004
#define MC_ARB_RTT_DEBUG__SHIFTED_PHASE_CH1__SHIFT      0x00000011
#define MC_ARB_RTT_DEBUG__WINDOW_SIZE_CH0__SHIFT        0x0000000c
#define MC_ARB_RTT_DEBUG__WINDOW_SIZE_CH1__SHIFT        0x00000019
#define MC_ARB_SQM_CNTL__DYN_SQM_ENABLE__SHIFT          0x00000008
#define MC_ARB_SQM_CNTL__MIN_PENAL__SHIFT               0x00000000
#define MC_ARB_SQM_CNTL__RATIO_DEBUG__SHIFT             0x00000018
#define MC_ARB_SQM_CNTL__RATIO__SHIFT                   0x00000010
#define MC_ARB_SQM_CNTL__SQM_RDY16__SHIFT__CI__VI       0x00000009
#define MC_ARB_SQM_CNTL__SQM_RESERVE__SHIFT__CI__VI     0x0000000a
#define MC_ARB_SQM_CNTL__SQM_RESERVE__SHIFT__SI         0x00000009
#define MC_ARB_SSM__FORMAT__SHIFT__CI                   0x00000000
#define MC_ARB_TM_CNTL_RD__BANK_SELECT__SHIFT           0x00000001
#define MC_ARB_TM_CNTL_RD__GROUPBY_RANK__SHIFT          0x00000000
#define MC_ARB_TM_CNTL_RD__MATCH_BANK__SHIFT            0x00000004
#define MC_ARB_TM_CNTL_RD__MATCH_RANK__SHIFT            0x00000003
#define MC_ARB_TM_CNTL_WR__BANK_SELECT__SHIFT           0x00000001
#define MC_ARB_TM_CNTL_WR__GROUPBY_RANK__SHIFT          0x00000000
#define MC_ARB_TM_CNTL_WR__MATCH_BANK__SHIFT            0x00000004
#define MC_ARB_TM_CNTL_WR__MATCH_RANK__SHIFT            0x00000003
#define MC_ARB_WCDR_2__DEBUG_0__SHIFT__SI__CI           0x00000009
#define MC_ARB_WCDR_2__DEBUG_1__SHIFT__SI__CI           0x0000000a
#define MC_ARB_WCDR_2__DEBUG_2__SHIFT__SI__CI           0x0000000b
#define MC_ARB_WCDR_2__DEBUG_3__SHIFT__SI__CI           0x0000000c
#define MC_ARB_WCDR_2__DEBUG_4__SHIFT__SI__CI           0x0000000d
#define MC_ARB_WCDR_2__DEBUG_5__SHIFT__SI__CI           0x0000000e
#define MC_ARB_WCDR_2__WPRE_INC_STEP__SHIFT__SI__CI     0x00000000
#define MC_ARB_WCDR_2__WPRE_MIN_THRESHOLD__SHIFT__SI__CI 0x00000004
#define MC_ARB_WCDR__IDLE_BURST_MODE__SHIFT__SI__CI     0x0000000d
#define MC_ARB_WCDR__IDLE_BURST__SHIFT__SI__CI          0x00000007
#define MC_ARB_WCDR__IDLE_DEGLITCH_ENABLE__SHIFT__SI__CI 0x00000010
#define MC_ARB_WCDR__IDLE_ENABLE__SHIFT__SI__CI         0x00000000
#define MC_ARB_WCDR__IDLE_PERIOD__SHIFT__SI__CI         0x00000002
#define MC_ARB_WCDR__IDLE_WAKEUP__SHIFT__SI__CI         0x0000000e
#define MC_ARB_WCDR__SEQ_IDLE__SHIFT__SI__CI            0x00000001
#define MC_ARB_WCDR__WPRE_ENABLE__SHIFT__SI__CI         0x00000011
#define MC_ARB_WCDR__WPRE_INC_READ__SHIFT__SI__CI       0x00000019
#define MC_ARB_WCDR__WPRE_INC_SEQIDLE__SHIFT__SI__CI    0x0000001b
#define MC_ARB_WCDR__WPRE_INC_SKIDIDLE__SHIFT__SI__CI   0x0000001a
#define MC_ARB_WCDR__WPRE_MAX_BURST__SHIFT__SI__CI      0x00000016
#define MC_ARB_WCDR__WPRE_THRESHOLD__SHIFT__SI__CI      0x00000012
#define MC_ARB_WCDR__WPRE_TWOPAGE__SHIFT__SI__CI        0x0000001c
#define MC_ARB_WTM_CNTL_RD__ACP_HARSH_PRI__SHIFT__CI__VI 0x0000000b
#define MC_ARB_WTM_CNTL_RD__ACP_OVER_DISP__SHIFT__CI__VI 0x0000000c
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP0__SHIFT   0x00000003
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP1__SHIFT   0x00000004
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP2__SHIFT   0x00000005
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP3__SHIFT   0x00000006
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP4__SHIFT   0x00000007
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP5__SHIFT   0x00000008
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP6__SHIFT   0x00000009
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP7__SHIFT   0x0000000a
#define MC_ARB_WTM_CNTL_RD__FORCE_ACP_URG__SHIFT__CI__VI 0x0000000d
#define MC_ARB_WTM_CNTL_RD__HARSH_PRI__SHIFT            0x00000002
#define MC_ARB_WTM_CNTL_RD__WTMODE__SHIFT               0x00000000
#define MC_ARB_WTM_CNTL_WR__ACP_HARSH_PRI__SHIFT__CI__VI 0x0000000b
#define MC_ARB_WTM_CNTL_WR__ACP_OVER_DISP__SHIFT__CI__VI 0x0000000c
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP0__SHIFT   0x00000003
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP1__SHIFT   0x00000004
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP2__SHIFT   0x00000005
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP3__SHIFT   0x00000006
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP4__SHIFT   0x00000007
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP5__SHIFT   0x00000008
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP6__SHIFT   0x00000009
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP7__SHIFT   0x0000000a
#define MC_ARB_WTM_CNTL_WR__FORCE_ACP_URG__SHIFT__CI__VI 0x0000000d
#define MC_ARB_WTM_CNTL_WR__HARSH_PRI__SHIFT            0x00000002
#define MC_ARB_WTM_CNTL_WR__WTMODE__SHIFT               0x00000000
#define MC_ARB_WTM_GRPWT_RD__GRP0__SHIFT                0x00000000
#define MC_ARB_WTM_GRPWT_RD__GRP1__SHIFT                0x00000002
#define MC_ARB_WTM_GRPWT_RD__GRP2__SHIFT                0x00000004
#define MC_ARB_WTM_GRPWT_RD__GRP3__SHIFT                0x00000006
#define MC_ARB_WTM_GRPWT_RD__GRP4__SHIFT                0x00000008
#define MC_ARB_WTM_GRPWT_RD__GRP5__SHIFT                0x0000000a
#define MC_ARB_WTM_GRPWT_RD__GRP6__SHIFT                0x0000000c
#define MC_ARB_WTM_GRPWT_RD__GRP7__SHIFT                0x0000000e
#define MC_ARB_WTM_GRPWT_RD__GRP_EXT__SHIFT             0x00000010
#define MC_ARB_WTM_GRPWT_WR__GRP0__SHIFT                0x00000000
#define MC_ARB_WTM_GRPWT_WR__GRP1__SHIFT                0x00000002
#define MC_ARB_WTM_GRPWT_WR__GRP2__SHIFT                0x00000004
#define MC_ARB_WTM_GRPWT_WR__GRP3__SHIFT                0x00000006
#define MC_ARB_WTM_GRPWT_WR__GRP4__SHIFT                0x00000008
#define MC_ARB_WTM_GRPWT_WR__GRP5__SHIFT                0x0000000a
#define MC_ARB_WTM_GRPWT_WR__GRP6__SHIFT                0x0000000c
#define MC_ARB_WTM_GRPWT_WR__GRP7__SHIFT                0x0000000e
#define MC_ARB_WTM_GRPWT_WR__GRP_EXT__SHIFT             0x00000010
#define MC_BIST_AUTO_CNTL__ADR_GEN__SHIFT__SI__CI       0x00000004
#define MC_BIST_AUTO_CNTL__ADR_RESET__SHIFT__SI__CI     0x00000019
#define MC_BIST_AUTO_CNTL__LFSR_KEY__SHIFT__SI__CI      0x00000008
#define MC_BIST_AUTO_CNTL__LFSR_RESET__SHIFT__SI__CI    0x00000018
#define MC_BIST_AUTO_CNTL__MOP__SHIFT__SI__CI           0x00000000
#define MC_BIST_CMD_CNTL__CMD_ISSUE_LOOP__SHIFT__SI__CI 0x00000002
#define MC_BIST_CMD_CNTL__CMD_ISSUE_MODE_U__SHIFT__SI__CI 0x00000010
#define MC_BIST_CMD_CNTL__CMD_ISSUE_MODE__SHIFT__SI__CI 0x00000001
#define MC_BIST_CMD_CNTL__CMD_ISSUE_RUN__SHIFT__SI__CI  0x00000011
#define MC_BIST_CMD_CNTL__DONE__SHIFT__SI__CI           0x0000001f
#define MC_BIST_CMD_CNTL__ENABLE_D0__SHIFT__SI__CI      0x0000001c
#define MC_BIST_CMD_CNTL__ENABLE_D1__SHIFT__SI__CI      0x0000001d
#define MC_BIST_CMD_CNTL__LOOP_CNT_MAX__SHIFT__SI__CI   0x00000004
#define MC_BIST_CMD_CNTL__LOOP_CNT_RD__SHIFT__SI__CI    0x00000012
#define MC_BIST_CMD_CNTL__LOOP_END_CONDITION__SHIFT__SI__CI 0x00000003
#define MC_BIST_CMD_CNTL__RESET__SHIFT__SI__CI          0x00000000
#define MC_BIST_CMD_CNTL__STATUS_CH__SHIFT__SI__CI      0x0000001e
#define MC_BIST_CMP_CNTL_2__DATA_STORE_CNT_RST__SHIFT__SI__CI 0x00000008
#define MC_BIST_CMP_CNTL_2__DATA_STORE_CNT__SHIFT__SI__CI 0x00000000
#define MC_BIST_CMP_CNTL_2__EDC_STORE_CNT_RST__SHIFT__SI__CI 0x00000014
#define MC_BIST_CMP_CNTL_2__EDC_STORE_CNT__SHIFT__SI__CI 0x0000000c
#define MC_BIST_CMP_CNTL__CMP_MASK_BIT__SHIFT__SI__CI   0x00000004
#define MC_BIST_CMP_CNTL__CMP_MASK_BYTE__SHIFT__SI__CI  0x00000000
#define MC_BIST_CMP_CNTL__CMP__SHIFT__SI__CI            0x00000010
#define MC_BIST_CMP_CNTL__DATA_STORE_MODE__SHIFT__SI__CI 0x00000014
#define MC_BIST_CMP_CNTL__DATA_STORE_SEL__SHIFT__SI__CI 0x0000000d
#define MC_BIST_CMP_CNTL__DAT_MODE__SHIFT__SI__CI       0x00000012
#define MC_BIST_CMP_CNTL__EDC_STORE_MODE__SHIFT__SI__CI 0x00000013
#define MC_BIST_CMP_CNTL__EDC_STORE_SEL__SHIFT__SI__CI  0x0000000e
#define MC_BIST_CMP_CNTL__ENABLE_CMD_FIFO__SHIFT__SI__CI 0x0000000f
#define MC_BIST_CMP_CNTL__LOAD_RTEDC__SHIFT__SI__CI     0x0000000c
#define MC_BIST_CMP_CNTL__MISMATCH_CNT__SHIFT__SI__CI   0x00000016
#define MC_BIST_CNTL__ADR_MODE__SHIFT__SI__CI           0x00000005
#define MC_BIST_CNTL__DAT_MODE__SHIFT__SI__CI           0x00000006
#define MC_BIST_CNTL__DONE__SHIFT__SI__CI               0x0000001e
#define MC_BIST_CNTL__ENABLE_D0__SHIFT__SI__CI          0x0000000c
#define MC_BIST_CNTL__ENABLE_D1__SHIFT__SI__CI          0x0000000d
#define MC_BIST_CNTL__LOAD_RTDATA_CH__SHIFT__SI__CI     0x0000000e
#define MC_BIST_CNTL__LOAD_RTDATA__SHIFT__SI__CI        0x0000001f
#define MC_BIST_CNTL__LOOP__SHIFT__SI__CI               0x0000000a
#define MC_BIST_CNTL__MOP_MODE__SHIFT__SI__CI           0x00000004
#define MC_BIST_CNTL__PTR_RST_D0__SHIFT__SI__CI         0x00000002
#define MC_BIST_CNTL__PTR_RST_D1__SHIFT__SI__CI         0x00000003
#define MC_BIST_CNTL__RESET__SHIFT                      0x00000000
#define MC_BIST_CNTL__RUN__SHIFT                        0x00000001
#define MC_BIST_DATA_MASK__MASK__SHIFT__SI__CI          0x00000000
#define MC_BIST_DATA_WORD0__DATA__SHIFT                 0x00000000
#define MC_BIST_DATA_WORD1__DATA__SHIFT                 0x00000000
#define MC_BIST_DATA_WORD2__DATA__SHIFT                 0x00000000
#define MC_BIST_DATA_WORD3__DATA__SHIFT                 0x00000000
#define MC_BIST_DATA_WORD4__DATA__SHIFT                 0x00000000
#define MC_BIST_DATA_WORD5__DATA__SHIFT                 0x00000000
#define MC_BIST_DATA_WORD6__DATA__SHIFT                 0x00000000
#define MC_BIST_DATA_WORD7__DATA__SHIFT                 0x00000000
#define MC_BIST_DIR_CNTL__CMD_RTR_D0__SHIFT__SI__CI     0x00000006
#define MC_BIST_DIR_CNTL__CMD_RTR_D1__SHIFT__SI__CI     0x00000008
#define MC_BIST_DIR_CNTL__DATA_LOAD__SHIFT__SI__CI      0x00000005
#define MC_BIST_DIR_CNTL__DAT_RTR_D0__SHIFT__SI__CI     0x00000007
#define MC_BIST_DIR_CNTL__DAT_RTR_D1__SHIFT__SI__CI     0x00000009
#define MC_BIST_DIR_CNTL__EOB__SHIFT__SI__CI            0x00000003
#define MC_BIST_DIR_CNTL__MOP3__SHIFT__SI__CI           0x0000000a
#define MC_BIST_DIR_CNTL__MOP_LOAD__SHIFT__SI__CI       0x00000004
#define MC_BIST_DIR_CNTL__MOP__SHIFT__SI__CI            0x00000000
#define MC_BIST_EADDR__BANK__SHIFT__SI__CI              0x00000018
#define MC_BIST_EADDR__COLH__SHIFT__SI__CI              0x0000001d
#define MC_BIST_EADDR__COL__SHIFT__SI__CI               0x00000000
#define MC_BIST_EADDR__RANK__SHIFT__SI__CI              0x0000001c
#define MC_BIST_EADDR__ROWH__SHIFT__SI__CI              0x0000001e
#define MC_BIST_EADDR__ROW__SHIFT__SI__CI               0x0000000a
#define MC_BIST_MISMATCH_ADDR__BANK__SHIFT              0x00000018
#define MC_BIST_MISMATCH_ADDR__COLH__SHIFT__SI__CI      0x0000001d
#define MC_BIST_MISMATCH_ADDR__COL__SHIFT               0x00000000
#define MC_BIST_MISMATCH_ADDR__RANK__SHIFT__SI__CI      0x0000001c
#define MC_BIST_MISMATCH_ADDR__ROWH__SHIFT__SI__CI      0x0000001e
#define MC_BIST_RDATA_EDC__EDC__SHIFT__SI__CI           0x00000000
#define MC_BIST_RDATA_MASK__MASK__SHIFT__SI__CI         0x00000000
#define MC_BIST_RDATA_WORD0__RDATA__SHIFT               0x00000000
#define MC_BIST_RDATA_WORD1__RDATA__SHIFT               0x00000000
#define MC_BIST_RDATA_WORD2__RDATA__SHIFT               0x00000000
#define MC_BIST_RDATA_WORD3__RDATA__SHIFT               0x00000000
#define MC_BIST_RDATA_WORD4__RDATA__SHIFT               0x00000000
#define MC_BIST_RDATA_WORD5__RDATA__SHIFT               0x00000000
#define MC_BIST_RDATA_WORD6__RDATA__SHIFT               0x00000000
#define MC_BIST_RDATA_WORD7__RDATA__SHIFT               0x00000000
#define MC_BIST_SADDR__BANK__SHIFT__SI__CI              0x00000018
#define MC_BIST_SADDR__COLH__SHIFT__SI__CI              0x0000001d
#define MC_BIST_SADDR__COL__SHIFT__SI__CI               0x00000000
#define MC_BIST_SADDR__RANK__SHIFT__SI__CI              0x0000001c
#define MC_BIST_SADDR__ROWH__SHIFT__SI__CI              0x0000001e
#define MC_BIST_SADDR__ROW__SHIFT__SI__CI               0x0000000a
#define MC_CG_CONFIG_MCD__INDEX__SHIFT                  0x0000000d
#define MC_CG_CONFIG_MCD__MCD0_WR_ENABLE__SHIFT         0x00000000
#define MC_CG_CONFIG_MCD__MCD1_WR_ENABLE__SHIFT         0x00000001
#define MC_CG_CONFIG_MCD__MCD2_WR_ENABLE__SHIFT         0x00000002
#define MC_CG_CONFIG_MCD__MCD3_WR_ENABLE__SHIFT         0x00000003
#define MC_CG_CONFIG_MCD__MCD4_WR_ENABLE__SHIFT         0x00000004
#define MC_CG_CONFIG_MCD__MCD5_WR_ENABLE__SHIFT         0x00000005
#define MC_CG_CONFIG_MCD__MC_RD_ENABLE__SHIFT           0x00000008
#define MC_CG_CONFIG__INDEX__SHIFT                      0x00000006
#define MC_CG_CONFIG__MCDW_WR_ENABLE__SHIFT             0x00000000
#define MC_CG_CONFIG__MCDX_WR_ENABLE__SHIFT             0x00000001
#define MC_CG_CONFIG__MCDY_WR_ENABLE__SHIFT             0x00000002
#define MC_CG_CONFIG__MCDZ_WR_ENABLE__SHIFT             0x00000003
#define MC_CG_CONFIG__MC_RD_ENABLE__SHIFT               0x00000004
#define MC_CG_DATAPORT__DATA_FIELD__SHIFT               0x00000000
#define MC_CITF_CNTL__CNTR_CHMAP_MODE__SHIFT__CI__VI    0x00000007
#define MC_CITF_CNTL__EXEMPTPM__SHIFT                   0x00000003
#define MC_CITF_CNTL__GFX_IDLE_OVERRIDE__SHIFT          0x00000004
#define MC_CITF_CNTL__IGNOREPM__SHIFT                   0x00000002
#define MC_CITF_CNTL__MCD_SRBM_MASK_ENABLE__SHIFT       0x00000006
#define MC_CITF_CNTL__REMOTE_RB_CONNECT_ENABLE__SHIFT__CI 0x00000008
#define MC_CITF_CREDITS_ARB_RD__HUB_PRI__SHIFT          0x00000019
#define MC_CITF_CREDITS_ARB_RD__LCL_PRI__SHIFT          0x00000018
#define MC_CITF_CREDITS_ARB_RD__READ_HUB__SHIFT         0x00000008
#define MC_CITF_CREDITS_ARB_RD__READ_LCL__SHIFT         0x00000000
#define MC_CITF_CREDITS_ARB_RD__READ_PRI__SHIFT         0x00000010
#define MC_CITF_CREDITS_ARB_WR__LCL_PRI__SHIFT__CI      0x00000011
#define MC_CITF_CREDITS_ARB_WR__WRITE_HUB__SHIFT        0x00000008
#define MC_CITF_CREDITS_ARB_WR__WRITE_LCL__SHIFT        0x00000000
#define MC_CITF_CREDITS_VM__READ_ALL__SHIFT             0x00000000
#define MC_CITF_CREDITS_VM__WRITE_ALL__SHIFT            0x00000006
#define MC_CITF_CREDITS_XBAR__READ_LCL__SHIFT           0x00000000
#define MC_CITF_CREDITS_XBAR__WRITE_LCL__SHIFT          0x00000008
#define MC_CITF_DAGB_CNTL__CENTER_RD_MAX_BURST__SHIFT   0x00000001
#define MC_CITF_DAGB_CNTL__CENTER_WR_MAX_BURST__SHIFT__CI__VI 0x00000006
#define MC_CITF_DAGB_CNTL__DISABLE_SELF_INIT__SHIFT     0x00000005
#define MC_CITF_DAGB_CNTL__JUMP_AHEAD__SHIFT            0x00000000
#define MC_CITF_DAGB_DLY__CLI__SHIFT                    0x00000010
#define MC_CITF_DAGB_DLY__DLY__SHIFT                    0x00000000
#define MC_CITF_DAGB_DLY__POS__SHIFT                    0x00000018
#define MC_CITF_INT_CREDITS_WR__CNTR_WR_HUB__SHIFT__CI__VI 0x00000000
#define MC_CITF_INT_CREDITS_WR__CNTR_WR_LCL__SHIFT__CI__VI 0x00000006
#define MC_CITF_INT_CREDITS__CNTR_RD_HUB_HP__SHIFT      0x00000012
#define MC_CITF_INT_CREDITS__CNTR_RD_HUB_LP__SHIFT      0x0000000c
#define MC_CITF_INT_CREDITS__CNTR_RD_LCL__SHIFT         0x00000018
#define MC_CITF_INT_CREDITS__REMRDRET__SHIFT            0x00000000
#define MC_CITF_MISC_RD_CG__ENABLE__SHIFT               0x00000012
#define MC_CITF_MISC_RD_CG__MEM_LS_ENABLE__SHIFT        0x00000013
#define MC_CITF_MISC_RD_CG__OFFDLY__SHIFT               0x00000006
#define MC_CITF_MISC_RD_CG__ONDLY__SHIFT                0x00000000
#define MC_CITF_MISC_RD_CG__RDYDLY__SHIFT               0x0000000c
#define MC_CITF_MISC_VM_CG__ENABLE__SHIFT               0x00000012
#define MC_CITF_MISC_VM_CG__MEM_LS_ENABLE__SHIFT        0x00000013
#define MC_CITF_MISC_VM_CG__OFFDLY__SHIFT               0x00000006
#define MC_CITF_MISC_VM_CG__ONDLY__SHIFT                0x00000000
#define MC_CITF_MISC_VM_CG__RDYDLY__SHIFT               0x0000000c
#define MC_CITF_MISC_WR_CG__ENABLE__SHIFT               0x00000012
#define MC_CITF_MISC_WR_CG__MEM_LS_ENABLE__SHIFT        0x00000013
#define MC_CITF_MISC_WR_CG__OFFDLY__SHIFT               0x00000006
#define MC_CITF_MISC_WR_CG__ONDLY__SHIFT                0x00000000
#define MC_CITF_MISC_WR_CG__RDYDLY__SHIFT               0x0000000c
#define MC_CITF_PERFCOUNTER0_CFG__CLEAR__SHIFT__CI__VI  0x0000001d
#define MC_CITF_PERFCOUNTER0_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_CITF_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_CITF_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_CITF_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_CITF_PERFCOUNTER1_CFG__CLEAR__SHIFT__CI__VI  0x0000001d
#define MC_CITF_PERFCOUNTER1_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_CITF_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_CITF_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_CITF_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_CITF_PERFCOUNTER2_CFG__CLEAR__SHIFT__CI__VI  0x0000001d
#define MC_CITF_PERFCOUNTER2_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_CITF_PERFCOUNTER2_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_CITF_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_CITF_PERFCOUNTER2_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_CITF_PERFCOUNTER3_CFG__CLEAR__SHIFT__CI__VI  0x0000001d
#define MC_CITF_PERFCOUNTER3_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_CITF_PERFCOUNTER3_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_CITF_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_CITF_PERFCOUNTER3_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_CITF_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__CI__VI 0x00000010
#define MC_CITF_PERFCOUNTER_HI__COUNTER_HI__SHIFT__CI__VI 0x00000000
#define MC_CITF_PERFCOUNTER_LO__COUNTER_LO__SHIFT__CI__VI 0x00000000
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__CI__VI 0x00000019
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__CI__VI 0x00000018
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__CI__VI 0x00000000
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__CI__VI 0x00000008
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__CI__VI 0x0000001a
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__CI__VI 0x00000010
#define MC_CITF_PERF_MON_CNTL2__CID__SHIFT              0x00000000
#define MC_CITF_REMREQ__CREDITS_ENABLE__SHIFT           0x0000000e
#define MC_CITF_REMREQ__READ_CREDITS__SHIFT             0x00000000
#define MC_CITF_REMREQ__WRITE_CREDITS__SHIFT            0x00000007
#define MC_CITF_RET_MODE__INORDER_RD__SHIFT             0x00000000
#define MC_CITF_RET_MODE__INORDER_WR__SHIFT             0x00000001
#define MC_CITF_RET_MODE__LCLPRI_RD__SHIFT              0x00000004
#define MC_CITF_RET_MODE__LCLPRI_WR__SHIFT              0x00000005
#define MC_CITF_RET_MODE__REMPRI_RD__SHIFT              0x00000002
#define MC_CITF_RET_MODE__REMPRI_WR__SHIFT              0x00000003
#define MC_CITF_WTM_RD_CNTL__DISABLE_LOCAL__SHIFT__CI__VI 0x00000019
#define MC_CITF_WTM_RD_CNTL__DISABLE_REMOTE__SHIFT      0x00000018
#define MC_CITF_WTM_RD_CNTL__GROUP0_DECREMENT__SHIFT    0x00000000
#define MC_CITF_WTM_RD_CNTL__GROUP1_DECREMENT__SHIFT    0x00000003
#define MC_CITF_WTM_RD_CNTL__GROUP2_DECREMENT__SHIFT    0x00000006
#define MC_CITF_WTM_RD_CNTL__GROUP3_DECREMENT__SHIFT    0x00000009
#define MC_CITF_WTM_RD_CNTL__GROUP4_DECREMENT__SHIFT    0x0000000c
#define MC_CITF_WTM_RD_CNTL__GROUP5_DECREMENT__SHIFT    0x0000000f
#define MC_CITF_WTM_RD_CNTL__GROUP6_DECREMENT__SHIFT    0x00000012
#define MC_CITF_WTM_RD_CNTL__GROUP7_DECREMENT__SHIFT    0x00000015
#define MC_CITF_WTM_WR_CNTL__DISABLE_LOCAL__SHIFT__CI__VI 0x00000019
#define MC_CITF_WTM_WR_CNTL__DISABLE_REMOTE__SHIFT      0x00000018
#define MC_CITF_WTM_WR_CNTL__GROUP0_DECREMENT__SHIFT    0x00000000
#define MC_CITF_WTM_WR_CNTL__GROUP1_DECREMENT__SHIFT    0x00000003
#define MC_CITF_WTM_WR_CNTL__GROUP2_DECREMENT__SHIFT    0x00000006
#define MC_CITF_WTM_WR_CNTL__GROUP3_DECREMENT__SHIFT    0x00000009
#define MC_CITF_WTM_WR_CNTL__GROUP4_DECREMENT__SHIFT    0x0000000c
#define MC_CITF_WTM_WR_CNTL__GROUP5_DECREMENT__SHIFT    0x0000000f
#define MC_CITF_WTM_WR_CNTL__GROUP6_DECREMENT__SHIFT    0x00000012
#define MC_CITF_WTM_WR_CNTL__GROUP7_DECREMENT__SHIFT    0x00000015
#define MC_CITF_XTRA_ENABLE__ARB_DBG__SHIFT             0x00000008
#define MC_CITF_XTRA_ENABLE__CB0_CID_CNTL_ENABLE__SHIFT__CI__VI 0x00000019
#define MC_CITF_XTRA_ENABLE__CB0_CONNECT_CNTL__SHIFT__CI__VI 0x0000000d
#define MC_CITF_XTRA_ENABLE__CB1_CID_CNTL_ENABLE__SHIFT__CI__VI 0x0000001b
#define MC_CITF_XTRA_ENABLE__CB1_CONNECT_CNTL__SHIFT__CI__VI 0x00000011
#define MC_CITF_XTRA_ENABLE__CB1_RD__SHIFT              0x00000000
#define MC_CITF_XTRA_ENABLE__CB1_WR__SHIFT              0x00000001
#define MC_CITF_XTRA_ENABLE__DB0_CID_CNTL_ENABLE__SHIFT__CI__VI 0x0000001a
#define MC_CITF_XTRA_ENABLE__DB0_CONNECT_CNTL__SHIFT__CI__VI 0x0000000f
#define MC_CITF_XTRA_ENABLE__DB1_CID_CNTL_ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_CITF_XTRA_ENABLE__DB1_CONNECT_CNTL__SHIFT__CI__VI 0x00000013
#define MC_CITF_XTRA_ENABLE__DB1_RD__SHIFT              0x00000002
#define MC_CITF_XTRA_ENABLE__DB1_WR__SHIFT              0x00000003
#define MC_CITF_XTRA_ENABLE__TC0_CONNECT_CNTL__SHIFT__CI__VI 0x00000015
#define MC_CITF_XTRA_ENABLE__TC1_CONNECT_CNTL__SHIFT__CI__VI 0x00000017
#define MC_CITF_XTRA_ENABLE__TC2_RD__SHIFT              0x00000004
#define MC_CITF_XTRA_ENABLE__TC2_REPAIR_ENABLE__SHIFT__CI__VI 0x0000001d
#define MC_CITF_XTRA_ENABLE__TC2_WR__SHIFT              0x0000000c
#define MC_CONFIG_MCD__MCD0_WR_ENABLE__SHIFT            0x00000000
#define MC_CONFIG_MCD__MCD1_WR_ENABLE__SHIFT            0x00000001
#define MC_CONFIG_MCD__MCD2_WR_ENABLE__SHIFT            0x00000002
#define MC_CONFIG_MCD__MCD3_WR_ENABLE__SHIFT            0x00000003
#define MC_CONFIG_MCD__MCD4_WR_ENABLE__SHIFT            0x00000004
#define MC_CONFIG_MCD__MCD5_WR_ENABLE__SHIFT            0x00000005
#define MC_CONFIG_MCD__MCD_INDEX_MODE_ENABLE__SHIFT     0x0000001f
#define MC_CONFIG_MCD__MC_RD_ENABLE__SHIFT              0x00000008
#define MC_CONFIG__MCC_INDEX_MODE_ENABLE__SHIFT         0x0000001f
#define MC_CONFIG__MCDW_WR_ENABLE__SHIFT                0x00000000
#define MC_CONFIG__MCDX_WR_ENABLE__SHIFT                0x00000001
#define MC_CONFIG__MCDY_WR_ENABLE__SHIFT                0x00000002
#define MC_CONFIG__MCDZ_WR_ENABLE__SHIFT                0x00000003
#define MC_DC_INTERFACE_NACK_STATUS__DMIF_RDRET_NACK_CLEAR__SHIFT__SI__VI 0x00000004
#define MC_DC_INTERFACE_NACK_STATUS__DMIF_RDRET_NACK_OCCURRED__SHIFT__SI__VI 0x00000000
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_RDRET_NACK_CLEAR__SHIFT__SI__VI 0x00000014
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_RDRET_NACK_OCCURRED__SHIFT__SI__VI 0x00000010
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_WRRET_NACK_CLEAR__SHIFT__SI__VI 0x0000001c
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_WRRET_NACK_OCCURRED__SHIFT__SI__VI 0x00000018
#define MC_DC_INTERFACE_NACK_STATUS__VIP_WRRET_NACK_CLEAR__SHIFT__SI__VI 0x0000000c
#define MC_DC_INTERFACE_NACK_STATUS__VIP_WRRET_NACK_OCCURRED__SHIFT__SI__VI 0x00000008
#define MC_DLB_CONFIG0__CONF_AUTO_EN__SHIFT__CI         0x00000002
#define MC_DLB_CONFIG0__CONF_EN_CH0__SHIFT__CI          0x00000000
#define MC_DLB_CONFIG0__CONF_EN_CH1__SHIFT__CI          0x00000001
#define MC_DLB_CONFIG0__MASK__SHIFT__CI                 0x00000004
#define MC_DLB_CONFIG0__PTR__SHIFT__CI                  0x00000008
#define MC_DLB_CONFIG1__DATA__SHIFT__CI                 0x00000000
#define MC_DLB_MISCCTRL0__ADR_STATUS_SEL__SHIFT__CI     0x00000003
#define MC_DLB_MISCCTRL0__DATA_SEL__SHIFT__CI           0x00000004
#define MC_DLB_MISCCTRL0__LOAD_DATA_SEL__SHIFT__CI      0x00000001
#define MC_DLB_MISCCTRL0__LOAD_UDD__SHIFT__CI           0x00000002
#define MC_DLB_MISCCTRL0__PRBS_CHK_LOAD_CNT__SHIFT__CI  0x00000008
#define MC_DLB_MISCCTRL0__UDD_ON_STATUS_BITS__SHIFT__CI 0x00000000
#define MC_DLB_MISCCTRL0__UDD__SHIFT__CI                0x00000010
#define MC_DLB_MISCCTRL1__PRBS_ERR_CNT_LIMIT__SHIFT__CI 0x00000000
#define MC_DLB_MISCCTRL2__GRAY_CODE_EN__SHIFT__CI       0x0000001a
#define MC_DLB_MISCCTRL2__PRBS15_MODE__SHIFT__CI        0x00000012
#define MC_DLB_MISCCTRL2__PRBS23_MODE__SHIFT__CI        0x00000013
#define MC_DLB_MISCCTRL2__PRBS_FREERUN__SHIFT__CI       0x00000011
#define MC_DLB_MISCCTRL2__PRBS_RUN_LENGTH__SHIFT__CI    0x00000000
#define MC_DLB_MISCCTRL2__SEL_AC_PRBS_CHK__SHIFT__CI    0x0000001d
#define MC_DLB_MISCCTRL2__SEL_PHY_PRBS_CHK__SHIFT__CI   0x0000001c
#define MC_DLB_MISCCTRL2__STATUS_SEL__SHIFT__CI         0x0000001e
#define MC_DLB_MISCCTRL2__STOP_CLK__SHIFT__CI           0x00000015
#define MC_DLB_MISCCTRL2__STOP_ON_NEXT_ERR__SHIFT__CI   0x00000014
#define MC_DLB_MISCCTRL2__SWEEP_DLY__SHIFT__CI          0x00000018
#define MC_DLB_SETUPFIFO__BOTH_FIFO_RST__SHIFT__CI      0x00000002
#define MC_DLB_SETUPFIFO__DELAY_RD_FIFO_PTR__SHIFT__CI  0x0000000a
#define MC_DLB_SETUPFIFO__OUTPUT_EN_RST__SHIFT__CI      0x00000006
#define MC_DLB_SETUPFIFO__READ_FIFO_RST__SHIFT__CI      0x00000001
#define MC_DLB_SETUPFIFO__SHIFT_WR_FIFO_PTR__SHIFT__CI  0x00000008
#define MC_DLB_SETUPFIFO__STROBE__SHIFT__CI             0x00000010
#define MC_DLB_SETUPFIFO__SYNC_RST_MASK__SHIFT__CI      0x00000004
#define MC_DLB_SETUPFIFO__SYNC_RST__SHIFT__CI           0x00000003
#define MC_DLB_SETUPFIFO__WRITE_FIFO_RST__SHIFT__CI     0x00000000
#define MC_DLB_SETUPSWEEP__CONFIG__SHIFT__CI            0x00000001
#define MC_DLB_SETUPSWEEP__DLLDLY__SHIFT__CI            0x00000004
#define MC_DLB_SETUPSWEEP__DLLSTEPS__SHIFT__CI          0x00000008
#define MC_DLB_SETUPSWEEP__DLL_RST__SHIFT__CI           0x00000000
#define MC_DLB_SETUPSWEEP__MASTER__SHIFT__CI            0x00000002
#define MC_DLB_SETUP__CHK_DATA_BITS__SHIFT__CI          0x00000010
#define MC_DLB_SETUP__DLB_CONFIG_EN__SHIFT__CI          0x00000003
#define MC_DLB_SETUP__DLB_EN__SHIFT__CI                 0x00000000
#define MC_DLB_SETUP__DLB_FIFO_EN__SHIFT__CI            0x00000001
#define MC_DLB_SETUP__DLB_PRBS_EN__SHIFT__CI            0x00000004
#define MC_DLB_SETUP__DLB_STATUS_EN__SHIFT__CI          0x00000002
#define MC_DLB_SETUP__MEM_BIT_SEL__SHIFT__CI            0x00000018
#define MC_DLB_SETUP__PRBS_CHK_RST__SHIFT__CI           0x00000006
#define MC_DLB_SETUP__PRBS_GEN_RST__SHIFT__CI           0x00000005
#define MC_DLB_SETUP__PRBS_PHY_RST__SHIFT__CI           0x00000007
#define MC_DLB_SETUP__QDR_MODE__SHIFT__CI               0x00000008
#define MC_DLB_SETUP__RXTXLP_EN__SHIFT__CI              0x0000001f
#define MC_DLB_STATUS_MISC0__DATA__SHIFT__CI            0x00000000
#define MC_DLB_STATUS_MISC1__DATA__SHIFT__CI            0x00000000
#define MC_DLB_STATUS_MISC2__DATA__SHIFT__CI            0x00000000
#define MC_DLB_STATUS_MISC3__DATA__SHIFT__CI            0x00000000
#define MC_DLB_STATUS_MISC4__DATA__SHIFT__CI            0x00000000
#define MC_DLB_STATUS_MISC5__DATA__SHIFT__CI            0x00000000
#define MC_DLB_STATUS_MISC6__DATA__SHIFT__CI            0x00000000
#define MC_DLB_STATUS_MISC7__DATA__SHIFT__CI            0x00000000
#define MC_DLB_STATUS__LOCK__SHIFT__CI                  0x00000004
#define MC_DLB_STATUS__STICK_ERROR__SHIFT__CI           0x00000000
#define MC_DLB_STATUS__SWEEP_DONE__SHIFT__CI            0x00000008
#define MC_DLB_WRITE_MASK__BIT_MASK__SHIFT__CI          0x00000000
#define MC_DLB_WRITE_MASK__CH_MASK__SHIFT__CI           0x00000018
#define MC_HUB_MISC_DBG__CTRL0__SHIFT__CI               0x00000008
#define MC_HUB_MISC_DBG__CTRL1__SHIFT__CI               0x0000000d
#define MC_HUB_MISC_DBG__SELECT0__SHIFT__SI__CI         0x00000000
#define MC_HUB_MISC_DBG__SELECT1__SHIFT__SI__CI         0x00000004
#define MC_HUB_MISC_FRAMING__BITS__SHIFT                0x00000000
#define MC_HUB_MISC_HUB_CG__ENABLE__SHIFT               0x00000012
#define MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE__SHIFT        0x00000013
#define MC_HUB_MISC_HUB_CG__OFFDLY__SHIFT               0x00000006
#define MC_HUB_MISC_HUB_CG__ONDLY__SHIFT                0x00000000
#define MC_HUB_MISC_HUB_CG__RDYDLY__SHIFT               0x0000000c
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_READ__SHIFT__CI 0x00000018
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_WRITE__SHIFT__CI 0x00000019
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_READ__SHIFT__CI 0x0000001a
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_READ__SHIFT__SI 0x00000000
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_WRITE__SHIFT__CI 0x0000001b
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_WRITE__SHIFT__SI 0x00000001
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_READ__SHIFT__CI__VI 0x00000008
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_READ__SHIFT__SI 0x0000000a
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_WRITE__SHIFT__CI__VI 0x00000009
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_WRITE__SHIFT__SI 0x0000000b
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_READ__SHIFT__CI__VI 0x00000000
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_READ__SHIFT__SI 0x00000002
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_WRITE__SHIFT__CI__VI 0x00000001
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_WRITE__SHIFT__SI 0x00000003
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_READ__SHIFT__CI__VI 0x0000000e
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_READ__SHIFT__SI 0x00000010
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_WRITE__SHIFT__CI__VI 0x0000000f
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_WRITE__SHIFT__SI 0x00000011
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_IA_READ__SHIFT__CI 0x00000014
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_IA_WRITE__SHIFT__CI 0x00000015
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_READ__SHIFT__CI__VI 0x00000010
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_READ__SHIFT__SI 0x00000012
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_WRITE__SHIFT__CI__VI 0x00000011
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_WRITE__SHIFT__SI 0x00000013
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_READ__SHIFT__CI__VI 0x00000002
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_READ__SHIFT__SI 0x00000006
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_WRITE__SHIFT__CI__VI 0x00000003
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_WRITE__SHIFT__SI 0x00000007
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA0_READ__SHIFT__CI__VI 0x00000004
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA0_WRITE__SHIFT__CI__VI 0x00000005
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA1_READ__SHIFT__CI__VI 0x00000006
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA1_WRITE__SHIFT__CI__VI 0x00000007
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_READ__SHIFT__CI__VI 0x0000000c
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_READ__SHIFT__SI 0x0000000e
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_WRITE__SHIFT__CI__VI 0x0000000d
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_WRITE__SHIFT__SI 0x0000000f
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_READ__SHIFT__CI__VI 0x0000000a
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_READ__SHIFT__SI 0x0000000c
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_WRITE__SHIFT__CI__VI 0x0000000b
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_WRITE__SHIFT__SI 0x0000000d
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_READ__SHIFT__CI 0x00000016
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_READ__SHIFT__SI 0x00000018
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_WRITE__SHIFT__CI 0x00000017
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_WRITE__SHIFT__SI 0x00000019
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_READ__SHIFT__CI__VI 0x00000012
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_READ__SHIFT__SI 0x00000014
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_WRITE__SHIFT__CI__VI 0x00000013
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_WRITE__SHIFT__SI 0x00000015
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_READ__SHIFT__CI 0x0000001c
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_READ__SHIFT__SI__VI 0x0000001a
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_WRITE__SHIFT__CI 0x0000001d
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_WRITE__SHIFT__SI__VI 0x0000001b
#define MC_HUB_MISC_OVERRIDE__IDLE__SHIFT               0x00000000
#define MC_HUB_MISC_POWER__PM_BLACKOUT_CNTL__SHIFT      0x00000003
#define MC_HUB_MISC_POWER__SRBM_GATE_OVERRIDE__SHIFT    0x00000002
#define MC_HUB_MISC_SIP_CG__ENABLE__SHIFT               0x00000012
#define MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE__SHIFT        0x00000013
#define MC_HUB_MISC_SIP_CG__OFFDLY__SHIFT               0x00000006
#define MC_HUB_MISC_SIP_CG__ONDLY__SHIFT                0x00000000
#define MC_HUB_MISC_SIP_CG__RDYDLY__SHIFT               0x0000000c
#define MC_HUB_MISC_STATUS__OUTSTANDING_READ__SHIFT     0x00000000
#define MC_HUB_MISC_STATUS__OUTSTANDING_WRITE__SHIFT    0x00000001
#define MC_HUB_MISC_VM_CG__ENABLE__SHIFT                0x00000012
#define MC_HUB_MISC_VM_CG__MEM_LS_ENABLE__SHIFT         0x00000013
#define MC_HUB_MISC_VM_CG__OFFDLY__SHIFT                0x00000006
#define MC_HUB_MISC_VM_CG__ONDLY__SHIFT                 0x00000000
#define MC_HUB_MISC_VM_CG__RDYDLY__SHIFT                0x0000000c
#define MC_HUB_PERFCOUNTER0_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_HUB_PERFCOUNTER0_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_HUB_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_HUB_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_HUB_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_HUB_PERFCOUNTER1_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_HUB_PERFCOUNTER1_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_HUB_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_HUB_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_HUB_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_HUB_PERFCOUNTER2_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_HUB_PERFCOUNTER2_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_HUB_PERFCOUNTER2_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_HUB_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_HUB_PERFCOUNTER2_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_HUB_PERFCOUNTER3_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_HUB_PERFCOUNTER3_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_HUB_PERFCOUNTER3_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_HUB_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_HUB_PERFCOUNTER3_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_HUB_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__CI__VI 0x00000010
#define MC_HUB_PERFCOUNTER_HI__COUNTER_HI__SHIFT__CI__VI 0x00000000
#define MC_HUB_PERFCOUNTER_LO__COUNTER_LO__SHIFT__CI__VI 0x00000000
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__CI__VI 0x00000019
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__CI__VI 0x00000018
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__CI__VI 0x00000000
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__CI__VI 0x00000008
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__CI__VI 0x0000001a
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__CI__VI 0x00000010
#define MC_HUB_RDREQ_ACPG_LIMIT__ENABLE__SHIFT__CI__VI  0x00000000
#define MC_HUB_RDREQ_ACPG_LIMIT__LIMIT_COUNT__SHIFT__CI__VI 0x00000002
#define MC_HUB_RDREQ_ACPG__BLACKOUT_EXEMPT__SHIFT__CI__VI 0x00000003
#define MC_HUB_RDREQ_ACPG__BYPASS_AVAIL_OVERRIDE__SHIFT__CI__VI 0x00000010
#define MC_HUB_RDREQ_ACPG__ENABLE__SHIFT__CI__VI        0x00000000
#define MC_HUB_RDREQ_ACPG__LAZY_TIMER__SHIFT__CI__VI    0x0000000b
#define MC_HUB_RDREQ_ACPG__MAXBURST__SHIFT__CI__VI      0x00000007
#define MC_HUB_RDREQ_ACPG__PRESCALE__SHIFT__CI__VI      0x00000001
#define MC_HUB_RDREQ_ACPG__PRIORITY_DISABLE__SHIFT__CI__VI 0x00000011
#define MC_HUB_RDREQ_ACPG__STALL_FILTER_ENABLE__SHIFT__CI__VI 0x00000012
#define MC_HUB_RDREQ_ACPG__STALL_MODE__SHIFT__CI__VI    0x00000004
#define MC_HUB_RDREQ_ACPG__STALL_OVERRIDE_WTM__SHIFT__CI__VI 0x0000000f
#define MC_HUB_RDREQ_ACPG__STALL_OVERRIDE__SHIFT__CI__VI 0x00000006
#define MC_HUB_RDREQ_ACPG__STALL_THRESHOLD__SHIFT__CI__VI 0x00000013
#define MC_HUB_RDREQ_ACPO__BLACKOUT_EXEMPT__SHIFT__CI__VI 0x00000003
#define MC_HUB_RDREQ_ACPO__BYPASS_AVAIL_OVERRIDE__SHIFT__CI__VI 0x00000010
#define MC_HUB_RDREQ_ACPO__ENABLE__SHIFT__CI__VI        0x00000000
#define MC_HUB_RDREQ_ACPO__LAZY_TIMER__SHIFT__CI__VI    0x0000000b
#define MC_HUB_RDREQ_ACPO__MAXBURST__SHIFT__CI__VI      0x00000007
#define MC_HUB_RDREQ_ACPO__PRESCALE__SHIFT__CI__VI      0x00000001
#define MC_HUB_RDREQ_ACPO__PRIORITY_DISABLE__SHIFT__CI__VI 0x00000011
#define MC_HUB_RDREQ_ACPO__STALL_FILTER_ENABLE__SHIFT__CI__VI 0x00000012
#define MC_HUB_RDREQ_ACPO__STALL_MODE__SHIFT__CI__VI    0x00000004
#define MC_HUB_RDREQ_ACPO__STALL_OVERRIDE_WTM__SHIFT__CI__VI 0x0000000f
#define MC_HUB_RDREQ_ACPO__STALL_OVERRIDE__SHIFT__CI__VI 0x00000006
#define MC_HUB_RDREQ_ACPO__STALL_THRESHOLD__SHIFT__CI__VI 0x00000013
#define MC_HUB_RDREQ_CNTL__ACPG_HP_TO_MCD_OVERRIDE__SHIFT__CI 0x00000014
#define MC_HUB_RDREQ_CNTL__JUMPAHEAD_GBL0__SHIFT        0x00000002
#define MC_HUB_RDREQ_CNTL__JUMPAHEAD_GBL1__SHIFT        0x00000003
#define MC_HUB_RDREQ_CNTL__MCDW_STALL_MODE__SHIFT       0x00000005
#define MC_HUB_RDREQ_CNTL__MCDX_STALL_MODE__SHIFT       0x00000006
#define MC_HUB_RDREQ_CNTL__MCDY_STALL_MODE__SHIFT       0x00000007
#define MC_HUB_RDREQ_CNTL__MCDZ_STALL_MODE__SHIFT       0x00000008
#define MC_HUB_RDREQ_CNTL__OVERRIDE_STALL_ENABLE__SHIFT 0x00000004
#define MC_HUB_RDREQ_CNTL__REMOTE_BLACKOUT__SHIFT       0x00000000
#define MC_HUB_RDREQ_CPC__BLACKOUT_EXEMPT__SHIFT__CI    0x00000003
#define MC_HUB_RDREQ_CPC__ENABLE__SHIFT__CI             0x00000000
#define MC_HUB_RDREQ_CPC__LAZY_TIMER__SHIFT__CI         0x0000000b
#define MC_HUB_RDREQ_CPC__MAXBURST__SHIFT__CI           0x00000007
#define MC_HUB_RDREQ_CPC__PRESCALE__SHIFT__CI           0x00000001
#define MC_HUB_RDREQ_CPC__STALL_MODE__SHIFT__CI         0x00000004
#define MC_HUB_RDREQ_CPC__STALL_OVERRIDE_WTM__SHIFT__CI 0x0000000f
#define MC_HUB_RDREQ_CPC__STALL_OVERRIDE__SHIFT__CI     0x00000006
#define MC_HUB_RDREQ_CPF__BLACKOUT_EXEMPT__SHIFT__CI    0x00000003
#define MC_HUB_RDREQ_CPF__ENABLE__SHIFT__CI             0x00000000
#define MC_HUB_RDREQ_CPF__LAZY_TIMER__SHIFT__CI         0x0000000b
#define MC_HUB_RDREQ_CPF__MAXBURST__SHIFT__CI           0x00000007
#define MC_HUB_RDREQ_CPF__PRESCALE__SHIFT__CI           0x00000001
#define MC_HUB_RDREQ_CPF__STALL_MODE__SHIFT__CI         0x00000004
#define MC_HUB_RDREQ_CPF__STALL_OVERRIDE_WTM__SHIFT__CI 0x0000000f
#define MC_HUB_RDREQ_CPF__STALL_OVERRIDE__SHIFT__CI     0x00000006
#define MC_HUB_RDREQ_CPG__BLACKOUT_EXEMPT__SHIFT__CI    0x00000003
#define MC_HUB_RDREQ_CPG__ENABLE__SHIFT__CI             0x00000000
#define MC_HUB_RDREQ_CPG__LAZY_TIMER__SHIFT__CI         0x0000000b
#define MC_HUB_RDREQ_CPG__MAXBURST__SHIFT__CI           0x00000007
#define MC_HUB_RDREQ_CPG__PRESCALE__SHIFT__CI           0x00000001
#define MC_HUB_RDREQ_CPG__STALL_MODE__SHIFT__CI         0x00000004
#define MC_HUB_RDREQ_CPG__STALL_OVERRIDE_WTM__SHIFT__CI 0x0000000f
#define MC_HUB_RDREQ_CPG__STALL_OVERRIDE__SHIFT__CI     0x00000006
#define MC_HUB_RDREQ_CREDITS__STOR0__SHIFT              0x00000010
#define MC_HUB_RDREQ_CREDITS__STOR1__SHIFT              0x00000018
#define MC_HUB_RDREQ_CREDITS__VM0__SHIFT                0x00000000
#define MC_HUB_RDREQ_CREDITS__VM1__SHIFT                0x00000008
#define MC_HUB_RDREQ_DMIF_LIMIT__ENABLE__SHIFT          0x00000000
#define MC_HUB_RDREQ_DMIF_LIMIT__LIMIT_COUNT__SHIFT     0x00000002
#define MC_HUB_RDREQ_DMIF__BLACKOUT_EXEMPT__SHIFT       0x00000003
#define MC_HUB_RDREQ_DMIF__ENABLE__SHIFT                0x00000000
#define MC_HUB_RDREQ_DMIF__LAZY_TIMER__SHIFT            0x0000000b
#define MC_HUB_RDREQ_DMIF__MAXBURST__SHIFT              0x00000007
#define MC_HUB_RDREQ_DMIF__PRESCALE__SHIFT              0x00000001
#define MC_HUB_RDREQ_DMIF__STALL_MODE__SHIFT            0x00000004
#define MC_HUB_RDREQ_DMIF__STALL_OVERRIDE_WTM__SHIFT    0x0000000f
#define MC_HUB_RDREQ_DMIF__STALL_OVERRIDE__SHIFT        0x00000006
#define MC_HUB_RDREQ_GBL0__STALL_THRESHOLD__SHIFT       0x00000000
#define MC_HUB_RDREQ_GBL1__STALL_THRESHOLD__SHIFT       0x00000000
#define MC_HUB_RDREQ_HDP__BLACKOUT_EXEMPT__SHIFT        0x00000003
#define MC_HUB_RDREQ_HDP__ENABLE__SHIFT                 0x00000000
#define MC_HUB_RDREQ_HDP__LAZY_TIMER__SHIFT             0x0000000b
#define MC_HUB_RDREQ_HDP__MAXBURST__SHIFT               0x00000007
#define MC_HUB_RDREQ_HDP__PRESCALE__SHIFT               0x00000001
#define MC_HUB_RDREQ_HDP__STALL_MODE__SHIFT             0x00000004
#define MC_HUB_RDREQ_HDP__STALL_OVERRIDE_WTM__SHIFT     0x0000000f
#define MC_HUB_RDREQ_HDP__STALL_OVERRIDE__SHIFT         0x00000006
#define MC_HUB_RDREQ_IA0__BLACKOUT_EXEMPT__SHIFT__CI    0x00000003
#define MC_HUB_RDREQ_IA0__ENABLE__SHIFT__CI             0x00000000
#define MC_HUB_RDREQ_IA0__LAZY_TIMER__SHIFT__CI         0x0000000b
#define MC_HUB_RDREQ_IA0__MAXBURST__SHIFT__CI           0x00000007
#define MC_HUB_RDREQ_IA0__PRESCALE__SHIFT__CI           0x00000001
#define MC_HUB_RDREQ_IA0__STALL_MODE__SHIFT__CI         0x00000004
#define MC_HUB_RDREQ_IA0__STALL_OVERRIDE_WTM__SHIFT__CI 0x0000000f
#define MC_HUB_RDREQ_IA0__STALL_OVERRIDE__SHIFT__CI     0x00000006
#define MC_HUB_RDREQ_IA1__BLACKOUT_EXEMPT__SHIFT__CI    0x00000003
#define MC_HUB_RDREQ_IA1__ENABLE__SHIFT__CI             0x00000000
#define MC_HUB_RDREQ_IA1__LAZY_TIMER__SHIFT__CI         0x0000000b
#define MC_HUB_RDREQ_IA1__MAXBURST__SHIFT__CI           0x00000007
#define MC_HUB_RDREQ_IA1__PRESCALE__SHIFT__CI           0x00000001
#define MC_HUB_RDREQ_IA1__STALL_MODE__SHIFT__CI         0x00000004
#define MC_HUB_RDREQ_IA1__STALL_OVERRIDE_WTM__SHIFT__CI 0x0000000f
#define MC_HUB_RDREQ_IA1__STALL_OVERRIDE__SHIFT__CI     0x00000006
#define MC_HUB_RDREQ_IA__BLACKOUT_EXEMPT__SHIFT__CI     0x00000003
#define MC_HUB_RDREQ_IA__ENABLE__SHIFT__CI              0x00000000
#define MC_HUB_RDREQ_IA__LAZY_TIMER__SHIFT__CI          0x0000000b
#define MC_HUB_RDREQ_IA__MAXBURST__SHIFT__CI            0x00000007
#define MC_HUB_RDREQ_IA__PRESCALE__SHIFT__CI            0x00000001
#define MC_HUB_RDREQ_IA__STALL_MODE__SHIFT__CI          0x00000004
#define MC_HUB_RDREQ_IA__STALL_OVERRIDE_WTM__SHIFT__CI  0x0000000f
#define MC_HUB_RDREQ_IA__STALL_OVERRIDE__SHIFT__CI      0x00000006
#define MC_HUB_RDREQ_MCDW__ASK_CREDITS__SHIFT           0x0000000b
#define MC_HUB_RDREQ_MCDW__BLACKOUT_EXEMPT__SHIFT       0x00000001
#define MC_HUB_RDREQ_MCDW__BUS__SHIFT                   0x00000002
#define MC_HUB_RDREQ_MCDW__DISPLAY_CREDITS__SHIFT       0x00000012
#define MC_HUB_RDREQ_MCDW__ENABLE__SHIFT                0x00000000
#define MC_HUB_RDREQ_MCDW__LAZY_TIMER__SHIFT            0x00000007
#define MC_HUB_RDREQ_MCDW__MAXBURST__SHIFT              0x00000003
#define MC_HUB_RDREQ_MCDW__STALL_THRESHOLD__SHIFT__SI__CI 0x00000019
#define MC_HUB_RDREQ_MCDX__ASK_CREDITS__SHIFT           0x0000000b
#define MC_HUB_RDREQ_MCDX__BLACKOUT_EXEMPT__SHIFT       0x00000001
#define MC_HUB_RDREQ_MCDX__BUS__SHIFT                   0x00000002
#define MC_HUB_RDREQ_MCDX__DISPLAY_CREDITS__SHIFT       0x00000012
#define MC_HUB_RDREQ_MCDX__ENABLE__SHIFT                0x00000000
#define MC_HUB_RDREQ_MCDX__LAZY_TIMER__SHIFT            0x00000007
#define MC_HUB_RDREQ_MCDX__MAXBURST__SHIFT              0x00000003
#define MC_HUB_RDREQ_MCDX__STALL_THRESHOLD__SHIFT__SI__CI 0x00000019
#define MC_HUB_RDREQ_MCDY__ASK_CREDITS__SHIFT           0x0000000b
#define MC_HUB_RDREQ_MCDY__BLACKOUT_EXEMPT__SHIFT       0x00000001
#define MC_HUB_RDREQ_MCDY__BUS__SHIFT                   0x00000002
#define MC_HUB_RDREQ_MCDY__DISPLAY_CREDITS__SHIFT       0x00000012
#define MC_HUB_RDREQ_MCDY__ENABLE__SHIFT                0x00000000
#define MC_HUB_RDREQ_MCDY__LAZY_TIMER__SHIFT            0x00000007
#define MC_HUB_RDREQ_MCDY__MAXBURST__SHIFT              0x00000003
#define MC_HUB_RDREQ_MCDY__STALL_THRESHOLD__SHIFT__SI__CI 0x00000019
#define MC_HUB_RDREQ_MCDZ__ASK_CREDITS__SHIFT           0x0000000b
#define MC_HUB_RDREQ_MCDZ__BLACKOUT_EXEMPT__SHIFT       0x00000001
#define MC_HUB_RDREQ_MCDZ__BUS__SHIFT                   0x00000002
#define MC_HUB_RDREQ_MCDZ__DISPLAY_CREDITS__SHIFT       0x00000012
#define MC_HUB_RDREQ_MCDZ__ENABLE__SHIFT                0x00000000
#define MC_HUB_RDREQ_MCDZ__LAZY_TIMER__SHIFT            0x00000007
#define MC_HUB_RDREQ_MCDZ__MAXBURST__SHIFT              0x00000003
#define MC_HUB_RDREQ_MCDZ__STALL_THRESHOLD__SHIFT__SI__CI 0x00000019
#define MC_HUB_RDREQ_MCIF__BLACKOUT_EXEMPT__SHIFT       0x00000003
#define MC_HUB_RDREQ_MCIF__ENABLE__SHIFT                0x00000000
#define MC_HUB_RDREQ_MCIF__LAZY_TIMER__SHIFT            0x0000000b
#define MC_HUB_RDREQ_MCIF__MAXBURST__SHIFT              0x00000007
#define MC_HUB_RDREQ_MCIF__PRESCALE__SHIFT              0x00000001
#define MC_HUB_RDREQ_MCIF__STALL_MODE__SHIFT            0x00000004
#define MC_HUB_RDREQ_MCIF__STALL_OVERRIDE_WTM__SHIFT    0x0000000f
#define MC_HUB_RDREQ_MCIF__STALL_OVERRIDE__SHIFT        0x00000006
#define MC_HUB_RDREQ_RLC__BLACKOUT_EXEMPT__SHIFT        0x00000003
#define MC_HUB_RDREQ_RLC__ENABLE__SHIFT                 0x00000000
#define MC_HUB_RDREQ_RLC__LAZY_TIMER__SHIFT             0x0000000b
#define MC_HUB_RDREQ_RLC__MAXBURST__SHIFT               0x00000007
#define MC_HUB_RDREQ_RLC__PRESCALE__SHIFT               0x00000001
#define MC_HUB_RDREQ_RLC__STALL_MODE__SHIFT             0x00000004
#define MC_HUB_RDREQ_RLC__STALL_OVERRIDE_WTM__SHIFT     0x0000000f
#define MC_HUB_RDREQ_RLC__STALL_OVERRIDE__SHIFT         0x00000006
#define MC_HUB_RDREQ_SAM__BLACKOUT_EXEMPT__SHIFT__CI    0x00000003
#define MC_HUB_RDREQ_SAM__ENABLE__SHIFT__CI             0x00000000
#define MC_HUB_RDREQ_SAM__LAZY_TIMER__SHIFT__CI         0x0000000b
#define MC_HUB_RDREQ_SAM__MAXBURST__SHIFT__CI           0x00000007
#define MC_HUB_RDREQ_SAM__PRESCALE__SHIFT__CI           0x00000001
#define MC_HUB_RDREQ_SAM__STALL_MODE__SHIFT__CI         0x00000004
#define MC_HUB_RDREQ_SAM__STALL_OVERRIDE_WTM__SHIFT__CI 0x0000000f
#define MC_HUB_RDREQ_SAM__STALL_OVERRIDE__SHIFT__CI     0x00000006
#define MC_HUB_RDREQ_SDMA0__BLACKOUT_EXEMPT__SHIFT__CI__VI 0x00000003
#define MC_HUB_RDREQ_SDMA0__ENABLE__SHIFT__CI__VI       0x00000000
#define MC_HUB_RDREQ_SDMA0__LAZY_TIMER__SHIFT__CI__VI   0x0000000b
#define MC_HUB_RDREQ_SDMA0__MAXBURST__SHIFT__CI__VI     0x00000007
#define MC_HUB_RDREQ_SDMA0__PRESCALE__SHIFT__CI__VI     0x00000001
#define MC_HUB_RDREQ_SDMA0__STALL_MODE__SHIFT__CI__VI   0x00000004
#define MC_HUB_RDREQ_SDMA0__STALL_OVERRIDE_WTM__SHIFT__CI__VI 0x0000000f
#define MC_HUB_RDREQ_SDMA0__STALL_OVERRIDE__SHIFT__CI__VI 0x00000006
#define MC_HUB_RDREQ_SDMA1__BLACKOUT_EXEMPT__SHIFT__CI__VI 0x00000003
#define MC_HUB_RDREQ_SDMA1__ENABLE__SHIFT__CI__VI       0x00000000
#define MC_HUB_RDREQ_SDMA1__LAZY_TIMER__SHIFT__CI__VI   0x0000000b
#define MC_HUB_RDREQ_SDMA1__MAXBURST__SHIFT__CI__VI     0x00000007
#define MC_HUB_RDREQ_SDMA1__PRESCALE__SHIFT__CI__VI     0x00000001
#define MC_HUB_RDREQ_SDMA1__STALL_MODE__SHIFT__CI__VI   0x00000004
#define MC_HUB_RDREQ_SDMA1__STALL_OVERRIDE_WTM__SHIFT__CI__VI 0x0000000f
#define MC_HUB_RDREQ_SDMA1__STALL_OVERRIDE__SHIFT__CI__VI 0x00000006
#define MC_HUB_RDREQ_SEM__BLACKOUT_EXEMPT__SHIFT        0x00000003
#define MC_HUB_RDREQ_SEM__ENABLE__SHIFT                 0x00000000
#define MC_HUB_RDREQ_SEM__LAZY_TIMER__SHIFT             0x0000000b
#define MC_HUB_RDREQ_SEM__MAXBURST__SHIFT               0x00000007
#define MC_HUB_RDREQ_SEM__PRESCALE__SHIFT               0x00000001
#define MC_HUB_RDREQ_SEM__STALL_MODE__SHIFT             0x00000004
#define MC_HUB_RDREQ_SEM__STALL_OVERRIDE_WTM__SHIFT     0x0000000f
#define MC_HUB_RDREQ_SEM__STALL_OVERRIDE__SHIFT         0x00000006
#define MC_HUB_RDREQ_SIP__ASK_CREDITS__SHIFT            0x00000000
#define MC_HUB_RDREQ_SIP__DISPLAY_CREDITS__SHIFT        0x00000008
#define MC_HUB_RDREQ_SIP__DUMMY__SHIFT__SI__CI          0x00000007
#define MC_HUB_RDREQ_SMU__BLACKOUT_EXEMPT__SHIFT        0x00000003
#define MC_HUB_RDREQ_SMU__ENABLE__SHIFT                 0x00000000
#define MC_HUB_RDREQ_SMU__LAZY_TIMER__SHIFT             0x0000000b
#define MC_HUB_RDREQ_SMU__MAXBURST__SHIFT               0x00000007
#define MC_HUB_RDREQ_SMU__PRESCALE__SHIFT               0x00000001
#define MC_HUB_RDREQ_SMU__STALL_MODE__SHIFT             0x00000004
#define MC_HUB_RDREQ_SMU__STALL_OVERRIDE_WTM__SHIFT     0x0000000f
#define MC_HUB_RDREQ_SMU__STALL_OVERRIDE__SHIFT         0x00000006
#define MC_HUB_RDREQ_STATUS__MCDW_RD_AVAIL__SHIFT       0x00000001
#define MC_HUB_RDREQ_STATUS__MCDX_RD_AVAIL__SHIFT       0x00000002
#define MC_HUB_RDREQ_STATUS__MCDY_RD_AVAIL__SHIFT       0x00000003
#define MC_HUB_RDREQ_STATUS__MCDZ_RD_AVAIL__SHIFT       0x00000004
#define MC_HUB_RDREQ_STATUS__SIP_AVAIL__SHIFT           0x00000000
#define MC_HUB_RDREQ_UMC__BLACKOUT_EXEMPT__SHIFT        0x00000003
#define MC_HUB_RDREQ_UMC__ENABLE__SHIFT                 0x00000000
#define MC_HUB_RDREQ_UMC__LAZY_TIMER__SHIFT             0x0000000b
#define MC_HUB_RDREQ_UMC__MAXBURST__SHIFT               0x00000007
#define MC_HUB_RDREQ_UMC__PRESCALE__SHIFT               0x00000001
#define MC_HUB_RDREQ_UMC__STALL_MODE__SHIFT             0x00000004
#define MC_HUB_RDREQ_UMC__STALL_OVERRIDE_WTM__SHIFT     0x0000000f
#define MC_HUB_RDREQ_UMC__STALL_OVERRIDE__SHIFT         0x00000006
#define MC_HUB_RDREQ_UVD__BLACKOUT_EXEMPT__SHIFT        0x00000003
#define MC_HUB_RDREQ_UVD__ENABLE__SHIFT                 0x00000000
#define MC_HUB_RDREQ_UVD__LAZY_TIMER__SHIFT             0x0000000b
#define MC_HUB_RDREQ_UVD__MAXBURST__SHIFT               0x00000007
#define MC_HUB_RDREQ_UVD__PRESCALE__SHIFT               0x00000001
#define MC_HUB_RDREQ_UVD__STALL_MODE__SHIFT             0x00000004
#define MC_HUB_RDREQ_UVD__STALL_OVERRIDE_WTM__SHIFT     0x0000000f
#define MC_HUB_RDREQ_UVD__STALL_OVERRIDE__SHIFT         0x00000006
#define MC_HUB_RDREQ_UVD__VM_BYPASS__SHIFT              0x00000010
#define MC_HUB_RDREQ_VCEU__BLACKOUT_EXEMPT__SHIFT__SI__CI 0x00000003
#define MC_HUB_RDREQ_VCEU__ENABLE__SHIFT__SI__CI        0x00000000
#define MC_HUB_RDREQ_VCEU__LAZY_TIMER__SHIFT__SI__CI    0x0000000b
#define MC_HUB_RDREQ_VCEU__MAXBURST__SHIFT__SI__CI      0x00000007
#define MC_HUB_RDREQ_VCEU__PRESCALE__SHIFT__SI__CI      0x00000001
#define MC_HUB_RDREQ_VCEU__STALL_MODE__SHIFT__SI__CI    0x00000004
#define MC_HUB_RDREQ_VCEU__STALL_OVERRIDE_WTM__SHIFT__SI__CI 0x0000000f
#define MC_HUB_RDREQ_VCEU__STALL_OVERRIDE__SHIFT__SI__CI 0x00000006
#define MC_HUB_RDREQ_VCE__BLACKOUT_EXEMPT__SHIFT__SI__CI 0x00000003
#define MC_HUB_RDREQ_VCE__ENABLE__SHIFT__SI__CI         0x00000000
#define MC_HUB_RDREQ_VCE__LAZY_TIMER__SHIFT__SI__CI     0x0000000b
#define MC_HUB_RDREQ_VCE__MAXBURST__SHIFT__SI__CI       0x00000007
#define MC_HUB_RDREQ_VCE__PRESCALE__SHIFT__SI__CI       0x00000001
#define MC_HUB_RDREQ_VCE__STALL_MODE__SHIFT__SI__CI     0x00000004
#define MC_HUB_RDREQ_VCE__STALL_OVERRIDE_WTM__SHIFT__SI__CI 0x0000000f
#define MC_HUB_RDREQ_VCE__STALL_OVERRIDE__SHIFT__SI__CI 0x00000006
#define MC_HUB_RDREQ_VMC__BLACKOUT_EXEMPT__SHIFT        0x00000003
#define MC_HUB_RDREQ_VMC__ENABLE__SHIFT                 0x00000000
#define MC_HUB_RDREQ_VMC__LAZY_TIMER__SHIFT             0x0000000b
#define MC_HUB_RDREQ_VMC__MAXBURST__SHIFT               0x00000007
#define MC_HUB_RDREQ_VMC__PRESCALE__SHIFT               0x00000001
#define MC_HUB_RDREQ_VMC__STALL_MODE__SHIFT             0x00000004
#define MC_HUB_RDREQ_VMC__STALL_OVERRIDE_WTM__SHIFT     0x0000000f
#define MC_HUB_RDREQ_VMC__STALL_OVERRIDE__SHIFT         0x00000006
#define MC_HUB_RDREQ_WTM_CNTL__GROUP0_DECREMENT__SHIFT  0x00000000
#define MC_HUB_RDREQ_WTM_CNTL__GROUP1_DECREMENT__SHIFT  0x00000003
#define MC_HUB_RDREQ_WTM_CNTL__GROUP2_DECREMENT__SHIFT  0x00000006
#define MC_HUB_RDREQ_WTM_CNTL__GROUP3_DECREMENT__SHIFT  0x00000009
#define MC_HUB_RDREQ_WTM_CNTL__GROUP4_DECREMENT__SHIFT  0x0000000c
#define MC_HUB_RDREQ_WTM_CNTL__GROUP5_DECREMENT__SHIFT  0x0000000f
#define MC_HUB_RDREQ_WTM_CNTL__GROUP6_DECREMENT__SHIFT  0x00000012
#define MC_HUB_RDREQ_WTM_CNTL__GROUP7_DECREMENT__SHIFT  0x00000015
#define MC_HUB_RDREQ_XDMAM__BLACKOUT_EXEMPT__SHIFT      0x00000003
#define MC_HUB_RDREQ_XDMAM__ENABLE__SHIFT               0x00000000
#define MC_HUB_RDREQ_XDMAM__LAZY_TIMER__SHIFT           0x0000000b
#define MC_HUB_RDREQ_XDMAM__MAXBURST__SHIFT             0x00000007
#define MC_HUB_RDREQ_XDMAM__PRESCALE__SHIFT             0x00000001
#define MC_HUB_RDREQ_XDMAM__STALL_MODE__SHIFT           0x00000004
#define MC_HUB_RDREQ_XDMAM__STALL_OVERRIDE_WTM__SHIFT   0x0000000f
#define MC_HUB_RDREQ_XDMAM__STALL_OVERRIDE__SHIFT       0x00000006
#define MC_HUB_SHARED_DAGB_DLY__CLI__SHIFT              0x00000010
#define MC_HUB_SHARED_DAGB_DLY__DLY__SHIFT              0x00000000
#define MC_HUB_SHARED_DAGB_DLY__POS__SHIFT              0x00000018
#define MC_HUB_WDP_ACPG__BLACKOUT_EXEMPT__SHIFT__CI__VI 0x00000003
#define MC_HUB_WDP_ACPG__BYPASS_AVAIL_OVERRIDE__SHIFT__CI__VI 0x00000010
#define MC_HUB_WDP_ACPG__ENABLE__SHIFT__CI__VI          0x00000000
#define MC_HUB_WDP_ACPG__LAZY_TIMER__SHIFT__CI__VI      0x0000000b
#define MC_HUB_WDP_ACPG__MAXBURST__SHIFT__CI__VI        0x00000007
#define MC_HUB_WDP_ACPG__PRESCALE__SHIFT__CI__VI        0x00000001
#define MC_HUB_WDP_ACPG__PRIORITY_DISABLE__SHIFT__CI__VI 0x00000011
#define MC_HUB_WDP_ACPG__STALL_FILTER_ENABLE__SHIFT__CI__VI 0x00000012
#define MC_HUB_WDP_ACPG__STALL_MODE__SHIFT__CI__VI      0x00000004
#define MC_HUB_WDP_ACPG__STALL_OVERRIDE_WTM__SHIFT__CI__VI 0x0000000f
#define MC_HUB_WDP_ACPG__STALL_OVERRIDE__SHIFT__CI__VI  0x00000006
#define MC_HUB_WDP_ACPG__STALL_THRESHOLD__SHIFT__CI__VI 0x00000013
#define MC_HUB_WDP_ACPO__BLACKOUT_EXEMPT__SHIFT__CI__VI 0x00000003
#define MC_HUB_WDP_ACPO__BYPASS_AVAIL_OVERRIDE__SHIFT__CI__VI 0x00000010
#define MC_HUB_WDP_ACPO__ENABLE__SHIFT__CI__VI          0x00000000
#define MC_HUB_WDP_ACPO__LAZY_TIMER__SHIFT__CI__VI      0x0000000b
#define MC_HUB_WDP_ACPO__MAXBURST__SHIFT__CI__VI        0x00000007
#define MC_HUB_WDP_ACPO__PRESCALE__SHIFT__CI__VI        0x00000001
#define MC_HUB_WDP_ACPO__PRIORITY_DISABLE__SHIFT__CI__VI 0x00000011
#define MC_HUB_WDP_ACPO__STALL_FILTER_ENABLE__SHIFT__CI__VI 0x00000012
#define MC_HUB_WDP_ACPO__STALL_MODE__SHIFT__CI__VI      0x00000004
#define MC_HUB_WDP_ACPO__STALL_OVERRIDE_WTM__SHIFT__CI__VI 0x0000000f
#define MC_HUB_WDP_ACPO__STALL_OVERRIDE__SHIFT__CI__VI  0x00000006
#define MC_HUB_WDP_ACPO__STALL_THRESHOLD__SHIFT__CI__VI 0x00000013
#define MC_HUB_WDP_BP__ENABLE__SHIFT                    0x00000000
#define MC_HUB_WDP_BP__RDRET__SHIFT                     0x00000001
#define MC_HUB_WDP_BP__WRREQ__SHIFT                     0x00000012
#define MC_HUB_WDP_CNTL__DEBUG_REG__SHIFT               0x00000005
#define MC_HUB_WDP_CNTL__DISABLE_SELF_INIT_GBL0__SHIFT  0x0000000d
#define MC_HUB_WDP_CNTL__DISABLE_SELF_INIT_GBL1__SHIFT  0x0000000e
#define MC_HUB_WDP_CNTL__DISABLE_SELF_INIT_INTERNAL__SHIFT 0x0000000f
#define MC_HUB_WDP_CNTL__DISP_WAIT_EOP__SHIFT           0x00000012
#define MC_HUB_WDP_CNTL__FAIR_CH_SW__SHIFT              0x00000010
#define MC_HUB_WDP_CNTL__JUMPAHEAD_GBL0__SHIFT          0x00000001
#define MC_HUB_WDP_CNTL__JUMPAHEAD_GBL1__SHIFT          0x00000002
#define MC_HUB_WDP_CNTL__JUMPAHEAD_INTERNAL__SHIFT      0x00000003
#define MC_HUB_WDP_CNTL__LCLWRREQ_BYPASS__SHIFT         0x00000011
#define MC_HUB_WDP_CNTL__MCD_WAIT_EOP__SHIFT            0x00000013
#define MC_HUB_WDP_CNTL__OVERRIDE_STALL_ENABLE__SHIFT   0x00000004
#define MC_HUB_WDP_CNTL__SIP_WAIT_EOP__SHIFT            0x00000014
#define MC_HUB_WDP_CPC__BLACKOUT_EXEMPT__SHIFT__CI      0x00000003
#define MC_HUB_WDP_CPC__ENABLE__SHIFT__CI               0x00000000
#define MC_HUB_WDP_CPC__LAZY_TIMER__SHIFT__CI           0x0000000b
#define MC_HUB_WDP_CPC__MAXBURST__SHIFT__CI             0x00000007
#define MC_HUB_WDP_CPC__PRESCALE__SHIFT__CI             0x00000001
#define MC_HUB_WDP_CPC__STALL_MODE__SHIFT__CI           0x00000004
#define MC_HUB_WDP_CPC__STALL_OVERRIDE_WTM__SHIFT__CI   0x0000000f
#define MC_HUB_WDP_CPC__STALL_OVERRIDE__SHIFT__CI       0x00000006
#define MC_HUB_WDP_CPF__BLACKOUT_EXEMPT__SHIFT__CI      0x00000003
#define MC_HUB_WDP_CPF__ENABLE__SHIFT__CI               0x00000000
#define MC_HUB_WDP_CPF__LAZY_TIMER__SHIFT__CI           0x0000000b
#define MC_HUB_WDP_CPF__MAXBURST__SHIFT__CI             0x00000007
#define MC_HUB_WDP_CPF__PRESCALE__SHIFT__CI             0x00000001
#define MC_HUB_WDP_CPF__STALL_MODE__SHIFT__CI           0x00000004
#define MC_HUB_WDP_CPF__STALL_OVERRIDE_WTM__SHIFT__CI   0x0000000f
#define MC_HUB_WDP_CPF__STALL_OVERRIDE__SHIFT__CI       0x00000006
#define MC_HUB_WDP_CPG__BLACKOUT_EXEMPT__SHIFT__CI      0x00000003
#define MC_HUB_WDP_CPG__ENABLE__SHIFT__CI               0x00000000
#define MC_HUB_WDP_CPG__LAZY_TIMER__SHIFT__CI           0x0000000b
#define MC_HUB_WDP_CPG__MAXBURST__SHIFT__CI             0x00000007
#define MC_HUB_WDP_CPG__PRESCALE__SHIFT__CI             0x00000001
#define MC_HUB_WDP_CPG__STALL_MODE__SHIFT__CI           0x00000004
#define MC_HUB_WDP_CPG__STALL_OVERRIDE_WTM__SHIFT__CI   0x0000000f
#define MC_HUB_WDP_CPG__STALL_OVERRIDE__SHIFT__CI       0x00000006
#define MC_HUB_WDP_CREDITS__STOR0__SHIFT                0x00000010
#define MC_HUB_WDP_CREDITS__STOR1__SHIFT                0x00000018
#define MC_HUB_WDP_CREDITS__VM0__SHIFT                  0x00000000
#define MC_HUB_WDP_CREDITS__VM1__SHIFT                  0x00000008
#define MC_HUB_WDP_ERR__MGPU1_TARG_SYS__SHIFT           0x00000000
#define MC_HUB_WDP_ERR__MGPU2_TARG_SYS__SHIFT           0x00000001
#define MC_HUB_WDP_GBL0__LAZY_TIMER__SHIFT              0x00000004
#define MC_HUB_WDP_GBL0__MAXBURST__SHIFT                0x00000000
#define MC_HUB_WDP_GBL0__STALL_MODE__SHIFT              0x00000010
#define MC_HUB_WDP_GBL0__STALL_THRESHOLD__SHIFT         0x00000008
#define MC_HUB_WDP_GBL1__LAZY_TIMER__SHIFT              0x00000004
#define MC_HUB_WDP_GBL1__MAXBURST__SHIFT                0x00000000
#define MC_HUB_WDP_GBL1__STALL_MODE__SHIFT              0x00000010
#define MC_HUB_WDP_GBL1__STALL_THRESHOLD__SHIFT         0x00000008
#define MC_HUB_WDP_HDP__BLACKOUT_EXEMPT__SHIFT          0x00000003
#define MC_HUB_WDP_HDP__ENABLE__SHIFT                   0x00000000
#define MC_HUB_WDP_HDP__LAZY_TIMER__SHIFT               0x0000000b
#define MC_HUB_WDP_HDP__MAXBURST__SHIFT                 0x00000007
#define MC_HUB_WDP_HDP__PRESCALE__SHIFT                 0x00000001
#define MC_HUB_WDP_HDP__STALL_MODE__SHIFT               0x00000004
#define MC_HUB_WDP_HDP__STALL_OVERRIDE_WTM__SHIFT       0x0000000f
#define MC_HUB_WDP_HDP__STALL_OVERRIDE__SHIFT           0x00000006
#define MC_HUB_WDP_IH__BLACKOUT_EXEMPT__SHIFT           0x00000003
#define MC_HUB_WDP_IH__ENABLE__SHIFT                    0x00000000
#define MC_HUB_WDP_IH__LAZY_TIMER__SHIFT                0x0000000b
#define MC_HUB_WDP_IH__MAXBURST__SHIFT                  0x00000007
#define MC_HUB_WDP_IH__PRESCALE__SHIFT                  0x00000001
#define MC_HUB_WDP_IH__STALL_MODE__SHIFT                0x00000004
#define MC_HUB_WDP_IH__STALL_OVERRIDE_WTM__SHIFT        0x0000000f
#define MC_HUB_WDP_IH__STALL_OVERRIDE__SHIFT            0x00000006
#define MC_HUB_WDP_MCDW__ASK_CREDITS_W__SHIFT           0x00000018
#define MC_HUB_WDP_MCDW__ASK_CREDITS__SHIFT             0x00000007
#define MC_HUB_WDP_MCDW__BLACKOUT_EXEMPT__SHIFT         0x00000001
#define MC_HUB_WDP_MCDW__ENABLE__SHIFT                  0x00000000
#define MC_HUB_WDP_MCDW__LAZY_TIMER__SHIFT              0x0000000d
#define MC_HUB_WDP_MCDW__MAXBURST__SHIFT                0x00000003
#define MC_HUB_WDP_MCDW__STALL_MODE__SHIFT              0x00000002
#define MC_HUB_WDP_MCDW__STALL_THRESHOLD__SHIFT         0x00000011
#define MC_HUB_WDP_MCDX__ASK_CREDITS_W__SHIFT           0x00000018
#define MC_HUB_WDP_MCDX__ASK_CREDITS__SHIFT             0x00000007
#define MC_HUB_WDP_MCDX__BLACKOUT_EXEMPT__SHIFT         0x00000001
#define MC_HUB_WDP_MCDX__ENABLE__SHIFT                  0x00000000
#define MC_HUB_WDP_MCDX__LAZY_TIMER__SHIFT              0x0000000d
#define MC_HUB_WDP_MCDX__MAXBURST__SHIFT                0x00000003
#define MC_HUB_WDP_MCDX__STALL_MODE__SHIFT              0x00000002
#define MC_HUB_WDP_MCDX__STALL_THRESHOLD__SHIFT         0x00000011
#define MC_HUB_WDP_MCDY__ASK_CREDITS_W__SHIFT           0x00000018
#define MC_HUB_WDP_MCDY__ASK_CREDITS__SHIFT             0x00000007
#define MC_HUB_WDP_MCDY__BLACKOUT_EXEMPT__SHIFT         0x00000001
#define MC_HUB_WDP_MCDY__ENABLE__SHIFT                  0x00000000
#define MC_HUB_WDP_MCDY__LAZY_TIMER__SHIFT              0x0000000d
#define MC_HUB_WDP_MCDY__MAXBURST__SHIFT                0x00000003
#define MC_HUB_WDP_MCDY__STALL_MODE__SHIFT              0x00000002
#define MC_HUB_WDP_MCDY__STALL_THRESHOLD__SHIFT         0x00000011
#define MC_HUB_WDP_MCDZ__ASK_CREDITS_W__SHIFT           0x00000018
#define MC_HUB_WDP_MCDZ__ASK_CREDITS__SHIFT             0x00000007
#define MC_HUB_WDP_MCDZ__BLACKOUT_EXEMPT__SHIFT         0x00000001
#define MC_HUB_WDP_MCDZ__ENABLE__SHIFT                  0x00000000
#define MC_HUB_WDP_MCDZ__LAZY_TIMER__SHIFT              0x0000000d
#define MC_HUB_WDP_MCDZ__MAXBURST__SHIFT                0x00000003
#define MC_HUB_WDP_MCDZ__STALL_MODE__SHIFT              0x00000002
#define MC_HUB_WDP_MCDZ__STALL_THRESHOLD__SHIFT         0x00000011
#define MC_HUB_WDP_MCIF__BLACKOUT_EXEMPT__SHIFT         0x00000003
#define MC_HUB_WDP_MCIF__ENABLE__SHIFT                  0x00000000
#define MC_HUB_WDP_MCIF__LAZY_TIMER__SHIFT              0x0000000b
#define MC_HUB_WDP_MCIF__MAXBURST__SHIFT                0x00000007
#define MC_HUB_WDP_MCIF__PRESCALE__SHIFT                0x00000001
#define MC_HUB_WDP_MCIF__STALL_MODE__SHIFT              0x00000004
#define MC_HUB_WDP_MCIF__STALL_OVERRIDE_WTM__SHIFT      0x0000000f
#define MC_HUB_WDP_MCIF__STALL_OVERRIDE__SHIFT          0x00000006
#define MC_HUB_WDP_MGPU2__CID2__SHIFT__SI__CI           0x00000000
#define MC_HUB_WDP_MGPU__CID__SHIFT__SI__CI             0x00000008
#define MC_HUB_WDP_MGPU__ENABLE__SHIFT__SI__CI          0x00000017
#define MC_HUB_WDP_MGPU__MGPU_PRIORITY_TIME__SHIFT__SI__CI 0x00000010
#define MC_HUB_WDP_MGPU__OTH_PRIORITY_TIME__SHIFT__SI__CI 0x00000018
#define MC_HUB_WDP_MGPU__STOR__SHIFT__SI__CI            0x00000000
#define MC_HUB_WDP_RLC__BLACKOUT_EXEMPT__SHIFT          0x00000003
#define MC_HUB_WDP_RLC__ENABLE__SHIFT                   0x00000000
#define MC_HUB_WDP_RLC__LAZY_TIMER__SHIFT               0x0000000b
#define MC_HUB_WDP_RLC__MAXBURST__SHIFT                 0x00000007
#define MC_HUB_WDP_RLC__PRESCALE__SHIFT                 0x00000001
#define MC_HUB_WDP_RLC__STALL_MODE__SHIFT               0x00000004
#define MC_HUB_WDP_RLC__STALL_OVERRIDE_WTM__SHIFT       0x0000000f
#define MC_HUB_WDP_RLC__STALL_OVERRIDE__SHIFT           0x00000006
#define MC_HUB_WDP_SAM__BLACKOUT_EXEMPT__SHIFT__CI      0x00000003
#define MC_HUB_WDP_SAM__ENABLE__SHIFT__CI               0x00000000
#define MC_HUB_WDP_SAM__LAZY_TIMER__SHIFT__CI           0x0000000b
#define MC_HUB_WDP_SAM__MAXBURST__SHIFT__CI             0x00000007
#define MC_HUB_WDP_SAM__PRESCALE__SHIFT__CI             0x00000001
#define MC_HUB_WDP_SAM__STALL_MODE__SHIFT__CI           0x00000004
#define MC_HUB_WDP_SAM__STALL_OVERRIDE_WTM__SHIFT__CI   0x0000000f
#define MC_HUB_WDP_SAM__STALL_OVERRIDE__SHIFT__CI       0x00000006
#define MC_HUB_WDP_SDMA0__BLACKOUT_EXEMPT__SHIFT__CI__VI 0x00000003
#define MC_HUB_WDP_SDMA0__ENABLE__SHIFT__CI__VI         0x00000000
#define MC_HUB_WDP_SDMA0__LAZY_TIMER__SHIFT__CI__VI     0x0000000b
#define MC_HUB_WDP_SDMA0__MAXBURST__SHIFT__CI__VI       0x00000007
#define MC_HUB_WDP_SDMA0__PRESCALE__SHIFT__CI__VI       0x00000001
#define MC_HUB_WDP_SDMA0__STALL_MODE__SHIFT__CI__VI     0x00000004
#define MC_HUB_WDP_SDMA0__STALL_OVERRIDE_WTM__SHIFT__CI__VI 0x0000000f
#define MC_HUB_WDP_SDMA0__STALL_OVERRIDE__SHIFT__CI__VI 0x00000006
#define MC_HUB_WDP_SDMA1__BLACKOUT_EXEMPT__SHIFT__CI__VI 0x00000003
#define MC_HUB_WDP_SDMA1__ENABLE__SHIFT__CI__VI         0x00000000
#define MC_HUB_WDP_SDMA1__LAZY_TIMER__SHIFT__CI__VI     0x0000000b
#define MC_HUB_WDP_SDMA1__MAXBURST__SHIFT__CI__VI       0x00000007
#define MC_HUB_WDP_SDMA1__PRESCALE__SHIFT__CI__VI       0x00000001
#define MC_HUB_WDP_SDMA1__STALL_MODE__SHIFT__CI__VI     0x00000004
#define MC_HUB_WDP_SDMA1__STALL_OVERRIDE_WTM__SHIFT__CI__VI 0x0000000f
#define MC_HUB_WDP_SDMA1__STALL_OVERRIDE__SHIFT__CI__VI 0x00000006
#define MC_HUB_WDP_SEM__BLACKOUT_EXEMPT__SHIFT          0x00000003
#define MC_HUB_WDP_SEM__ENABLE__SHIFT                   0x00000000
#define MC_HUB_WDP_SEM__LAZY_TIMER__SHIFT               0x0000000b
#define MC_HUB_WDP_SEM__MAXBURST__SHIFT                 0x00000007
#define MC_HUB_WDP_SEM__PRESCALE__SHIFT                 0x00000001
#define MC_HUB_WDP_SEM__STALL_MODE__SHIFT               0x00000004
#define MC_HUB_WDP_SEM__STALL_OVERRIDE_WTM__SHIFT       0x0000000f
#define MC_HUB_WDP_SEM__STALL_OVERRIDE__SHIFT           0x00000006
#define MC_HUB_WDP_SH0__BLACKOUT_EXEMPT__SHIFT          0x00000003
#define MC_HUB_WDP_SH0__ENABLE__SHIFT                   0x00000000
#define MC_HUB_WDP_SH0__LAZY_TIMER__SHIFT               0x0000000b
#define MC_HUB_WDP_SH0__MAXBURST__SHIFT                 0x00000007
#define MC_HUB_WDP_SH0__PRESCALE__SHIFT                 0x00000001
#define MC_HUB_WDP_SH0__STALL_MODE__SHIFT               0x00000004
#define MC_HUB_WDP_SH0__STALL_OVERRIDE_WTM__SHIFT       0x0000000f
#define MC_HUB_WDP_SH0__STALL_OVERRIDE__SHIFT           0x00000006
#define MC_HUB_WDP_SH1__BLACKOUT_EXEMPT__SHIFT          0x00000003
#define MC_HUB_WDP_SH1__ENABLE__SHIFT                   0x00000000
#define MC_HUB_WDP_SH1__LAZY_TIMER__SHIFT               0x0000000b
#define MC_HUB_WDP_SH1__MAXBURST__SHIFT                 0x00000007
#define MC_HUB_WDP_SH1__PRESCALE__SHIFT                 0x00000001
#define MC_HUB_WDP_SH1__STALL_MODE__SHIFT               0x00000004
#define MC_HUB_WDP_SH1__STALL_OVERRIDE_WTM__SHIFT       0x0000000f
#define MC_HUB_WDP_SH1__STALL_OVERRIDE__SHIFT           0x00000006
#define MC_HUB_WDP_SH2__BLACKOUT_EXEMPT__SHIFT__CI__VI  0x00000003
#define MC_HUB_WDP_SH2__ENABLE__SHIFT__CI__VI           0x00000000
#define MC_HUB_WDP_SH2__LAZY_TIMER__SHIFT__CI__VI       0x0000000b
#define MC_HUB_WDP_SH2__MAXBURST__SHIFT__CI__VI         0x00000007
#define MC_HUB_WDP_SH2__PRESCALE__SHIFT__CI__VI         0x00000001
#define MC_HUB_WDP_SH2__STALL_MODE__SHIFT__CI__VI       0x00000004
#define MC_HUB_WDP_SH2__STALL_OVERRIDE_WTM__SHIFT__CI__VI 0x0000000f
#define MC_HUB_WDP_SH2__STALL_OVERRIDE__SHIFT__CI__VI   0x00000006
#define MC_HUB_WDP_SH3__BLACKOUT_EXEMPT__SHIFT__CI__VI  0x00000003
#define MC_HUB_WDP_SH3__ENABLE__SHIFT__CI__VI           0x00000000
#define MC_HUB_WDP_SH3__LAZY_TIMER__SHIFT__CI__VI       0x0000000b
#define MC_HUB_WDP_SH3__MAXBURST__SHIFT__CI__VI         0x00000007
#define MC_HUB_WDP_SH3__PRESCALE__SHIFT__CI__VI         0x00000001
#define MC_HUB_WDP_SH3__STALL_MODE__SHIFT__CI__VI       0x00000004
#define MC_HUB_WDP_SH3__STALL_OVERRIDE_WTM__SHIFT__CI__VI 0x0000000f
#define MC_HUB_WDP_SH3__STALL_OVERRIDE__SHIFT__CI__VI   0x00000006
#define MC_HUB_WDP_SIP__ASK_CREDITS__SHIFT              0x00000002
#define MC_HUB_WDP_SIP__STALL_MODE__SHIFT               0x00000000
#define MC_HUB_WDP_SMU__BLACKOUT_EXEMPT__SHIFT          0x00000003
#define MC_HUB_WDP_SMU__ENABLE__SHIFT                   0x00000000
#define MC_HUB_WDP_SMU__LAZY_TIMER__SHIFT               0x0000000b
#define MC_HUB_WDP_SMU__MAXBURST__SHIFT                 0x00000007
#define MC_HUB_WDP_SMU__PRESCALE__SHIFT                 0x00000001
#define MC_HUB_WDP_SMU__STALL_MODE__SHIFT               0x00000004
#define MC_HUB_WDP_SMU__STALL_OVERRIDE_WTM__SHIFT       0x0000000f
#define MC_HUB_WDP_SMU__STALL_OVERRIDE__SHIFT           0x00000006
#define MC_HUB_WDP_STATUS__MCDW_RD_AVAIL__SHIFT         0x00000001
#define MC_HUB_WDP_STATUS__MCDW_WR_AVAIL__SHIFT__SI     0x0000000b
#define MC_HUB_WDP_STATUS__MCDX_RD_AVAIL__SHIFT         0x00000002
#define MC_HUB_WDP_STATUS__MCDX_WR_AVAIL__SHIFT__SI     0x0000000c
#define MC_HUB_WDP_STATUS__MCDY_RD_AVAIL__SHIFT         0x00000003
#define MC_HUB_WDP_STATUS__MCDY_WR_AVAIL__SHIFT__SI     0x0000000d
#define MC_HUB_WDP_STATUS__MCDZ_RD_AVAIL__SHIFT         0x00000004
#define MC_HUB_WDP_STATUS__MCDZ_WR_AVAIL__SHIFT__SI     0x0000000e
#define MC_HUB_WDP_STATUS__SIP_AVAIL__SHIFT             0x00000000
#define MC_HUB_WDP_UMC__BLACKOUT_EXEMPT__SHIFT          0x00000003
#define MC_HUB_WDP_UMC__ENABLE__SHIFT                   0x00000000
#define MC_HUB_WDP_UMC__LAZY_TIMER__SHIFT               0x0000000b
#define MC_HUB_WDP_UMC__MAXBURST__SHIFT                 0x00000007
#define MC_HUB_WDP_UMC__PRESCALE__SHIFT                 0x00000001
#define MC_HUB_WDP_UMC__STALL_MODE__SHIFT               0x00000004
#define MC_HUB_WDP_UMC__STALL_OVERRIDE_WTM__SHIFT       0x0000000f
#define MC_HUB_WDP_UMC__STALL_OVERRIDE__SHIFT           0x00000006
#define MC_HUB_WDP_UVD__BLACKOUT_EXEMPT__SHIFT          0x00000003
#define MC_HUB_WDP_UVD__ENABLE__SHIFT                   0x00000000
#define MC_HUB_WDP_UVD__LAZY_TIMER__SHIFT               0x0000000b
#define MC_HUB_WDP_UVD__MAXBURST__SHIFT                 0x00000007
#define MC_HUB_WDP_UVD__PRESCALE__SHIFT                 0x00000001
#define MC_HUB_WDP_UVD__STALL_MODE__SHIFT               0x00000004
#define MC_HUB_WDP_UVD__STALL_OVERRIDE_WTM__SHIFT       0x0000000f
#define MC_HUB_WDP_UVD__STALL_OVERRIDE__SHIFT           0x00000006
#define MC_HUB_WDP_UVD__VM_BYPASS__SHIFT                0x00000010
#define MC_HUB_WDP_VCEU__BLACKOUT_EXEMPT__SHIFT__SI__CI 0x00000003
#define MC_HUB_WDP_VCEU__ENABLE__SHIFT__SI__CI          0x00000000
#define MC_HUB_WDP_VCEU__LAZY_TIMER__SHIFT__SI__CI      0x0000000b
#define MC_HUB_WDP_VCEU__MAXBURST__SHIFT__SI__CI        0x00000007
#define MC_HUB_WDP_VCEU__PRESCALE__SHIFT__SI__CI        0x00000001
#define MC_HUB_WDP_VCEU__STALL_MODE__SHIFT__SI__CI      0x00000004
#define MC_HUB_WDP_VCEU__STALL_OVERRIDE_WTM__SHIFT__SI__CI 0x0000000f
#define MC_HUB_WDP_VCEU__STALL_OVERRIDE__SHIFT__SI__CI  0x00000006
#define MC_HUB_WDP_VCE__BLACKOUT_EXEMPT__SHIFT__SI__CI  0x00000003
#define MC_HUB_WDP_VCE__ENABLE__SHIFT__SI__CI           0x00000000
#define MC_HUB_WDP_VCE__LAZY_TIMER__SHIFT__SI__CI       0x0000000b
#define MC_HUB_WDP_VCE__MAXBURST__SHIFT__SI__CI         0x00000007
#define MC_HUB_WDP_VCE__PRESCALE__SHIFT__SI__CI         0x00000001
#define MC_HUB_WDP_VCE__STALL_MODE__SHIFT__SI__CI       0x00000004
#define MC_HUB_WDP_VCE__STALL_OVERRIDE_WTM__SHIFT__SI__CI 0x0000000f
#define MC_HUB_WDP_VCE__STALL_OVERRIDE__SHIFT__SI__CI   0x00000006
#define MC_HUB_WDP_WTM_CNTL__GROUP0_DECREMENT__SHIFT    0x00000000
#define MC_HUB_WDP_WTM_CNTL__GROUP1_DECREMENT__SHIFT    0x00000003
#define MC_HUB_WDP_WTM_CNTL__GROUP2_DECREMENT__SHIFT    0x00000006
#define MC_HUB_WDP_WTM_CNTL__GROUP3_DECREMENT__SHIFT    0x00000009
#define MC_HUB_WDP_WTM_CNTL__GROUP4_DECREMENT__SHIFT    0x0000000c
#define MC_HUB_WDP_WTM_CNTL__GROUP5_DECREMENT__SHIFT    0x0000000f
#define MC_HUB_WDP_WTM_CNTL__GROUP6_DECREMENT__SHIFT    0x00000012
#define MC_HUB_WDP_WTM_CNTL__GROUP7_DECREMENT__SHIFT    0x00000015
#define MC_HUB_WDP_XDMAM__BLACKOUT_EXEMPT__SHIFT        0x00000003
#define MC_HUB_WDP_XDMAM__BYPASS_AVAIL_OVERRIDE__SHIFT  0x00000010
#define MC_HUB_WDP_XDMAM__ENABLE__SHIFT                 0x00000000
#define MC_HUB_WDP_XDMAM__LAZY_TIMER__SHIFT             0x0000000b
#define MC_HUB_WDP_XDMAM__MAXBURST__SHIFT               0x00000007
#define MC_HUB_WDP_XDMAM__PRESCALE__SHIFT               0x00000001
#define MC_HUB_WDP_XDMAM__STALL_MODE__SHIFT             0x00000004
#define MC_HUB_WDP_XDMAM__STALL_OVERRIDE_WTM__SHIFT     0x0000000f
#define MC_HUB_WDP_XDMAM__STALL_OVERRIDE__SHIFT         0x00000006
#define MC_HUB_WDP_XDMA__BLACKOUT_EXEMPT__SHIFT         0x00000003
#define MC_HUB_WDP_XDMA__BYPASS_AVAIL_OVERRIDE__SHIFT   0x00000010
#define MC_HUB_WDP_XDMA__ENABLE__SHIFT                  0x00000000
#define MC_HUB_WDP_XDMA__LAZY_TIMER__SHIFT              0x0000000b
#define MC_HUB_WDP_XDMA__MAXBURST__SHIFT                0x00000007
#define MC_HUB_WDP_XDMA__PRESCALE__SHIFT                0x00000001
#define MC_HUB_WDP_XDMA__STALL_MODE__SHIFT              0x00000004
#define MC_HUB_WDP_XDMA__STALL_OVERRIDE_WTM__SHIFT      0x0000000f
#define MC_HUB_WDP_XDMA__STALL_OVERRIDE__SHIFT          0x00000006
#define MC_HUB_WDP_XDP__BLACKOUT_EXEMPT__SHIFT          0x00000003
#define MC_HUB_WDP_XDP__ENABLE__SHIFT                   0x00000000
#define MC_HUB_WDP_XDP__LAZY_TIMER__SHIFT               0x0000000b
#define MC_HUB_WDP_XDP__MAXBURST__SHIFT                 0x00000007
#define MC_HUB_WDP_XDP__PRESCALE__SHIFT                 0x00000001
#define MC_HUB_WDP_XDP__STALL_MODE__SHIFT               0x00000004
#define MC_HUB_WDP_XDP__STALL_OVERRIDE_WTM__SHIFT       0x0000000f
#define MC_HUB_WDP_XDP__STALL_OVERRIDE__SHIFT           0x00000006
#define MC_HUB_WRRET_CNTL__BP_ENABLE__SHIFT             0x00000015
#define MC_HUB_WRRET_CNTL__BP__SHIFT                    0x00000001
#define MC_HUB_WRRET_CNTL__DEBUG_REG__SHIFT             0x00000016
#define MC_HUB_WRRET_CNTL__DISABLE_SELF_INIT__SHIFT     0x0000001e
#define MC_HUB_WRRET_CNTL__FAIR_CH_SW__SHIFT            0x0000001f
#define MC_HUB_WRRET_CNTL__JUMPAHEAD__SHIFT             0x00000000
#define MC_HUB_WRRET_MCDW__CREDIT_COUNT__SHIFT          0x00000001
#define MC_HUB_WRRET_MCDW__STALL_MODE__SHIFT            0x00000000
#define MC_HUB_WRRET_MCDX__CREDIT_COUNT__SHIFT          0x00000001
#define MC_HUB_WRRET_MCDX__STALL_MODE__SHIFT            0x00000000
#define MC_HUB_WRRET_MCDY__CREDIT_COUNT__SHIFT          0x00000001
#define MC_HUB_WRRET_MCDY__STALL_MODE__SHIFT            0x00000000
#define MC_HUB_WRRET_MCDZ__CREDIT_COUNT__SHIFT          0x00000001
#define MC_HUB_WRRET_MCDZ__STALL_MODE__SHIFT            0x00000000
#define MC_HUB_WRRET_STATUS__MCDW_AVAIL__SHIFT          0x00000000
#define MC_HUB_WRRET_STATUS__MCDX_AVAIL__SHIFT          0x00000001
#define MC_HUB_WRRET_STATUS__MCDY_AVAIL__SHIFT          0x00000002
#define MC_HUB_WRRET_STATUS__MCDZ_AVAIL__SHIFT          0x00000003
#define MC_IMP_CNTL__CAL_PWRON__SHIFT__SI__CI           0x0000001f
#define MC_IMP_CNTL__CAL_VREFMODE__SHIFT__SI__CI        0x00000006
#define MC_IMP_CNTL__CAL_VREF_SEL__SHIFT__SI__CI        0x00000005
#define MC_IMP_CNTL__CAL_VREF__SHIFT__SI__CI            0x00000010
#define MC_IMP_CNTL__CAL_WHEN_IDLE__SHIFT__SI__CI       0x0000001d
#define MC_IMP_CNTL__CAL_WHEN_REFRESH__SHIFT__SI__CI    0x0000001e
#define MC_IMP_CNTL__CLEAR_TIMEOUT_ERR__SHIFT__SI__CI   0x00000009
#define MC_IMP_CNTL__MEM_IO_SAMPLE_CNT__SHIFT__SI__CI   0x0000000d
#define MC_IMP_CNTL__MEM_IO_UPDATE_RATE__SHIFT__SI__CI  0x00000000
#define MC_IMP_CNTL__TIMEOUT_ERR__SHIFT__SI__CI         0x00000008
#define MC_IMP_DEBUG__DEBUG_CAL_DONE__SHIFT__SI__CI     0x0000001f
#define MC_IMP_DEBUG__DEBUG_CAL_EN__SHIFT__SI__CI       0x0000001c
#define MC_IMP_DEBUG__DEBUG_CAL_INTR__SHIFT__SI__CI     0x0000001e
#define MC_IMP_DEBUG__DEBUG_CAL_START__SHIFT__SI__CI    0x0000001d
#define MC_IMP_DEBUG__PMVCAL_RESERVED__SHIFT__SI__CI    0x00000010
#define MC_IMP_DEBUG__TIMEOUT_CNTR__SHIFT__SI__CI       0x00000008
#define MC_IMP_DEBUG__TSTARTUP_CNTR__SHIFT__SI__CI      0x00000000
#define MC_IMP_DQ_STATUS__CH0_DQ_NSTR__SHIFT__SI__CI    0x00000008
#define MC_IMP_DQ_STATUS__CH0_DQ_PSTR__SHIFT__SI__CI    0x00000000
#define MC_IMP_DQ_STATUS__CH1_DQ_NSTR__SHIFT__SI__CI    0x00000018
#define MC_IMP_DQ_STATUS__CH1_DQ_PSTR__SHIFT__SI__CI    0x00000010
#define MC_IMP_STATUS__NSTR_ACCUM_VAL__SHIFT__SI__CI    0x00000018
#define MC_IMP_STATUS__NSTR_CAL__SHIFT__SI__CI          0x00000010
#define MC_IMP_STATUS__PSTR_ACCUM_VAL__SHIFT__SI__CI    0x00000008
#define MC_IMP_STATUS__PSTR_CAL__SHIFT__SI__CI          0x00000000
#define MC_IO_APHY_STR_CNTL_D0__CAL_SEL__SHIFT__SI__CI  0x0000001a
#define MC_IO_APHY_STR_CNTL_D0__LOAD_A_STR__SHIFT__SI__CI 0x0000001c
#define MC_IO_APHY_STR_CNTL_D0__LOAD_D_RD_STR__SHIFT__SI__CI 0x0000001d
#define MC_IO_APHY_STR_CNTL_D0__NSTR_OFF_A__SHIFT__SI__CI 0x00000006
#define MC_IO_APHY_STR_CNTL_D0__PSTR_OFF_A__SHIFT__SI__CI 0x00000000
#define MC_IO_APHY_STR_CNTL_D0__PSTR_OFF_D_RD__SHIFT__SI__CI 0x0000000c
#define MC_IO_APHY_STR_CNTL_D0__USE_A_CAL__SHIFT__SI__CI 0x00000018
#define MC_IO_APHY_STR_CNTL_D0__USE_D_RD_CAL__SHIFT__SI__CI 0x00000019
#define MC_IO_APHY_STR_CNTL_D1__CAL_SEL__SHIFT__SI__CI  0x0000001a
#define MC_IO_APHY_STR_CNTL_D1__LOAD_A_STR__SHIFT__SI__CI 0x0000001c
#define MC_IO_APHY_STR_CNTL_D1__LOAD_D_RD_STR__SHIFT__SI__CI 0x0000001d
#define MC_IO_APHY_STR_CNTL_D1__NSTR_OFF_A__SHIFT__SI__CI 0x00000006
#define MC_IO_APHY_STR_CNTL_D1__PSTR_OFF_A__SHIFT__SI__CI 0x00000000
#define MC_IO_APHY_STR_CNTL_D1__PSTR_OFF_D_RD__SHIFT__SI__CI 0x0000000c
#define MC_IO_APHY_STR_CNTL_D1__USE_A_CAL__SHIFT__SI__CI 0x00000018
#define MC_IO_APHY_STR_CNTL_D1__USE_D_RD_CAL__SHIFT__SI__CI 0x00000019
#define MC_IO_CDRCNTL1_D0__DQ_RXPHASE_B0__SHIFT__SI__CI 0x00000000
#define MC_IO_CDRCNTL1_D0__DQ_RXPHASE_B1__SHIFT__SI__CI 0x00000008
#define MC_IO_CDRCNTL1_D0__WCDR_TXPHASE_B0__SHIFT__SI__CI 0x00000010
#define MC_IO_CDRCNTL1_D0__WCDR_TXPHASE_B1__SHIFT__SI__CI 0x00000018
#define MC_IO_CDRCNTL1_D1__DQ_RXPHASE_B0__SHIFT__SI__CI 0x00000000
#define MC_IO_CDRCNTL1_D1__DQ_RXPHASE_B1__SHIFT__SI__CI 0x00000008
#define MC_IO_CDRCNTL1_D1__WCDR_TXPHASE_B0__SHIFT__SI__CI 0x00000010
#define MC_IO_CDRCNTL1_D1__WCDR_TXPHASE_B1__SHIFT__SI__CI 0x00000018
#define MC_IO_CDRCNTL2_D0__CDR_FB_SEL0__SHIFT__SI__CI   0x00000000
#define MC_IO_CDRCNTL2_D0__CDR_FB_SEL1__SHIFT__SI__CI   0x00000001
#define MC_IO_CDRCNTL2_D0__EDC_RXEN_OVR0__SHIFT__SI__CI 0x00000002
#define MC_IO_CDRCNTL2_D0__EDC_RXEN_OVR1__SHIFT__SI__CI 0x00000003
#define MC_IO_CDRCNTL2_D0__TXCDRBYPASS0__SHIFT__SI__CI  0x00000004
#define MC_IO_CDRCNTL2_D0__TXCDRBYPASS1__SHIFT__SI__CI  0x00000005
#define MC_IO_CDRCNTL2_D0__WCDRTRACK01__SHIFT__CI       0x00000010
#define MC_IO_CDRCNTL2_D0__WCDRTXPWRON__SHIFT__CI       0x00000008
#define MC_IO_CDRCNTL2_D0__WCDRTXSEL__SHIFT__CI         0x0000000c
#define MC_IO_CDRCNTL2_D0__WCK_RXEN_OVR0__SHIFT__SI__CI 0x00000006
#define MC_IO_CDRCNTL2_D0__WCK_RXEN_OVR1__SHIFT__SI__CI 0x00000007
#define MC_IO_CDRCNTL2_D1__CDR_FB_SEL0__SHIFT__SI__CI   0x00000000
#define MC_IO_CDRCNTL2_D1__CDR_FB_SEL1__SHIFT__SI__CI   0x00000001
#define MC_IO_CDRCNTL2_D1__EDC_RXEN_OVR0__SHIFT__SI__CI 0x00000002
#define MC_IO_CDRCNTL2_D1__EDC_RXEN_OVR1__SHIFT__SI__CI 0x00000003
#define MC_IO_CDRCNTL2_D1__TXCDRBYPASS0__SHIFT__SI__CI  0x00000004
#define MC_IO_CDRCNTL2_D1__TXCDRBYPASS1__SHIFT__SI__CI  0x00000005
#define MC_IO_CDRCNTL2_D1__WCDRTRACK01__SHIFT__CI       0x00000010
#define MC_IO_CDRCNTL2_D1__WCDRTXPWRON__SHIFT__CI       0x00000008
#define MC_IO_CDRCNTL2_D1__WCDRTXSEL__SHIFT__CI         0x0000000c
#define MC_IO_CDRCNTL2_D1__WCK_RXEN_OVR0__SHIFT__SI__CI 0x00000006
#define MC_IO_CDRCNTL2_D1__WCK_RXEN_OVR1__SHIFT__SI__CI 0x00000007
#define MC_IO_CDRCNTL_D0__DQRXCDREN_B0__SHIFT__SI__CI   0x00000016
#define MC_IO_CDRCNTL_D0__DQRXCDREN_B1__SHIFT__SI__CI   0x00000017
#define MC_IO_CDRCNTL_D0__DQRXSEL_B0__SHIFT__SI__CI     0x0000001c
#define MC_IO_CDRCNTL_D0__DQRXSEL_B1__SHIFT__SI__CI     0x0000001d
#define MC_IO_CDRCNTL_D0__DQTXCDREN_B0__SHIFT__SI__CI   0x00000014
#define MC_IO_CDRCNTL_D0__DQTXCDREN_B1__SHIFT__SI__CI   0x00000015
#define MC_IO_CDRCNTL_D0__DQTXSEL_B0__SHIFT__SI__CI     0x0000001e
#define MC_IO_CDRCNTL_D0__DQTXSEL_B1__SHIFT__SI__CI     0x0000001f
#define MC_IO_CDRCNTL_D0__RXCDRBYPASS_B01__SHIFT__SI__CI 0x0000000a
#define MC_IO_CDRCNTL_D0__RXCDRBYPASS_B23__SHIFT__SI__CI 0x0000000b
#define MC_IO_CDRCNTL_D0__RXCDREN_B01__SHIFT__SI__CI    0x00000008
#define MC_IO_CDRCNTL_D0__RXCDREN_B23__SHIFT__SI__CI    0x00000009
#define MC_IO_CDRCNTL_D0__RXPHASE1_B01__SHIFT__SI__CI   0x0000000c
#define MC_IO_CDRCNTL_D0__RXPHASE1_B23__SHIFT__SI__CI   0x00000010
#define MC_IO_CDRCNTL_D0__RXPHASE_B01__SHIFT__SI__CI    0x00000000
#define MC_IO_CDRCNTL_D0__RXPHASE_B23__SHIFT__SI__CI    0x00000004
#define MC_IO_CDRCNTL_D0__WCDREDC_B0__SHIFT__SI__CI     0x0000001a
#define MC_IO_CDRCNTL_D0__WCDREDC_B1__SHIFT__SI__CI     0x0000001b
#define MC_IO_CDRCNTL_D0__WCDRRXCDREN_B0__SHIFT__SI__CI 0x00000018
#define MC_IO_CDRCNTL_D0__WCDRRXCDREN_B1__SHIFT__SI__CI 0x00000019
#define MC_IO_CDRCNTL_D1__DQRXCDREN_B0__SHIFT__SI__CI   0x00000016
#define MC_IO_CDRCNTL_D1__DQRXCDREN_B1__SHIFT__SI__CI   0x00000017
#define MC_IO_CDRCNTL_D1__DQRXSEL_B0__SHIFT__SI__CI     0x0000001c
#define MC_IO_CDRCNTL_D1__DQRXSEL_B1__SHIFT__SI__CI     0x0000001d
#define MC_IO_CDRCNTL_D1__DQTXCDREN_B0__SHIFT__SI__CI   0x00000014
#define MC_IO_CDRCNTL_D1__DQTXCDREN_B1__SHIFT__SI__CI   0x00000015
#define MC_IO_CDRCNTL_D1__DQTXSEL_B0__SHIFT__SI__CI     0x0000001e
#define MC_IO_CDRCNTL_D1__DQTXSEL_B1__SHIFT__SI__CI     0x0000001f
#define MC_IO_CDRCNTL_D1__RXCDRBYPASS_B01__SHIFT__SI__CI 0x0000000a
#define MC_IO_CDRCNTL_D1__RXCDRBYPASS_B23__SHIFT__SI__CI 0x0000000b
#define MC_IO_CDRCNTL_D1__RXCDREN_B01__SHIFT__SI__CI    0x00000008
#define MC_IO_CDRCNTL_D1__RXCDREN_B23__SHIFT__SI__CI    0x00000009
#define MC_IO_CDRCNTL_D1__RXPHASE1_B01__SHIFT__SI__CI   0x0000000c
#define MC_IO_CDRCNTL_D1__RXPHASE1_B23__SHIFT__SI__CI   0x00000010
#define MC_IO_CDRCNTL_D1__RXPHASE_B01__SHIFT__SI__CI    0x00000000
#define MC_IO_CDRCNTL_D1__RXPHASE_B23__SHIFT__SI__CI    0x00000004
#define MC_IO_CDRCNTL_D1__WCDREDC_B0__SHIFT__SI__CI     0x0000001a
#define MC_IO_CDRCNTL_D1__WCDREDC_B1__SHIFT__SI__CI     0x0000001b
#define MC_IO_CDRCNTL_D1__WCDRRXCDREN_B0__SHIFT__SI__CI 0x00000018
#define MC_IO_CDRCNTL_D1__WCDRRXCDREN_B1__SHIFT__SI__CI 0x00000019
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_MISC_D0__VALUE0__SHIFT__SI__CI   0x00000000
#define MC_IO_DEBUG_CK_MISC_D0__VALUE1__SHIFT__SI__CI   0x00000008
#define MC_IO_DEBUG_CK_MISC_D0__VALUE2__SHIFT__SI__CI   0x00000010
#define MC_IO_DEBUG_CK_MISC_D0__VALUE3__SHIFT__SI__CI   0x00000018
#define MC_IO_DEBUG_CK_MISC_D1__VALUE0__SHIFT__SI__CI   0x00000000
#define MC_IO_DEBUG_CK_MISC_D1__VALUE1__SHIFT__SI__CI   0x00000008
#define MC_IO_DEBUG_CK_MISC_D1__VALUE2__SHIFT__SI__CI   0x00000010
#define MC_IO_DEBUG_CK_MISC_D1__VALUE3__SHIFT__SI__CI   0x00000018
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE0__SHIFT__SI__CI  0x00000000
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE1__SHIFT__SI__CI  0x00000008
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE2__SHIFT__SI__CI  0x00000010
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE3__SHIFT__SI__CI  0x00000018
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE0__SHIFT__SI__CI  0x00000000
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE1__SHIFT__SI__CI  0x00000008
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE2__SHIFT__SI__CI  0x00000010
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE3__SHIFT__SI__CI  0x00000018
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE0__SHIFT__SI__CI  0x00000000
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE1__SHIFT__SI__CI  0x00000008
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE2__SHIFT__SI__CI  0x00000010
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE3__SHIFT__SI__CI  0x00000018
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE0__SHIFT__SI__CI  0x00000000
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE1__SHIFT__SI__CI  0x00000008
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE2__SHIFT__SI__CI  0x00000010
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE3__SHIFT__SI__CI  0x00000018
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE0__SHIFT__SI__CI  0x00000000
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE1__SHIFT__SI__CI  0x00000008
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE2__SHIFT__SI__CI  0x00000010
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE3__SHIFT__SI__CI  0x00000018
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE0__SHIFT__SI__CI  0x00000000
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE1__SHIFT__SI__CI  0x00000008
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE2__SHIFT__SI__CI  0x00000010
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE3__SHIFT__SI__CI  0x00000018
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE0__SHIFT__SI__CI  0x00000000
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE1__SHIFT__SI__CI  0x00000008
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE2__SHIFT__SI__CI  0x00000010
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE3__SHIFT__SI__CI  0x00000018
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE0__SHIFT__SI__CI  0x00000000
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE1__SHIFT__SI__CI  0x00000008
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE2__SHIFT__SI__CI  0x00000010
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE3__SHIFT__SI__CI  0x00000018
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_UP_0__VALUE0__SHIFT                 0x00000000
#define MC_IO_DEBUG_UP_0__VALUE1__SHIFT                 0x00000008
#define MC_IO_DEBUG_UP_0__VALUE2__SHIFT                 0x00000010
#define MC_IO_DEBUG_UP_0__VALUE3__SHIFT                 0x00000018
#define MC_IO_DEBUG_UP_100__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_100__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_100__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_100__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_101__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_101__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_101__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_101__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_102__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_102__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_102__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_102__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_103__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_103__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_103__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_103__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_104__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_104__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_104__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_104__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_105__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_105__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_105__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_105__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_106__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_106__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_106__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_106__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_107__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_107__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_107__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_107__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_108__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_108__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_108__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_108__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_109__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_109__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_109__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_109__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_10__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_10__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_10__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_10__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_110__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_110__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_110__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_110__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_111__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_111__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_111__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_111__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_112__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_112__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_112__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_112__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_113__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_113__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_113__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_113__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_114__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_114__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_114__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_114__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_115__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_115__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_115__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_115__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_116__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_116__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_116__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_116__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_117__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_117__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_117__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_117__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_118__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_118__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_118__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_118__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_119__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_119__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_119__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_119__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_11__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_11__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_11__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_11__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_120__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_120__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_120__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_120__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_121__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_121__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_121__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_121__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_122__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_122__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_122__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_122__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_123__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_123__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_123__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_123__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_124__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_124__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_124__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_124__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_125__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_125__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_125__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_125__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_126__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_126__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_126__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_126__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_127__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_127__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_127__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_127__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_128__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_128__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_128__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_128__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_129__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_129__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_129__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_129__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_12__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_12__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_12__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_12__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_130__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_130__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_130__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_130__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_131__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_131__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_131__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_131__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_132__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_132__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_132__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_132__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_133__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_133__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_133__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_133__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_134__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_134__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_134__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_134__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_135__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_135__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_135__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_135__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_136__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_136__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_136__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_136__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_137__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_137__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_137__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_137__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_138__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_138__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_138__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_138__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_139__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_139__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_139__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_139__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_13__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_13__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_13__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_13__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_140__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_140__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_140__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_140__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_141__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_141__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_141__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_141__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_142__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_142__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_142__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_142__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_143__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_143__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_143__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_143__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_144__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_144__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_144__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_144__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_145__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_145__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_145__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_145__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_146__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_146__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_146__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_146__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_147__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_147__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_147__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_147__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_148__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_148__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_148__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_148__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_149__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_149__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_149__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_149__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_14__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_14__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_14__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_14__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_150__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_150__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_150__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_150__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_151__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_151__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_151__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_151__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_152__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_152__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_152__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_152__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_153__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_153__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_153__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_153__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_154__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_154__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_154__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_154__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_155__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_155__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_155__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_155__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_156__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_156__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_156__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_156__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_157__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_157__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_157__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_157__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_158__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_158__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_158__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_158__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_159__VALUE0__SHIFT               0x00000000
#define MC_IO_DEBUG_UP_159__VALUE1__SHIFT               0x00000008
#define MC_IO_DEBUG_UP_159__VALUE2__SHIFT               0x00000010
#define MC_IO_DEBUG_UP_159__VALUE3__SHIFT               0x00000018
#define MC_IO_DEBUG_UP_15__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_15__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_15__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_15__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_16__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_16__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_16__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_16__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_17__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_17__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_17__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_17__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_18__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_18__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_18__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_18__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_19__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_19__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_19__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_19__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_1__VALUE0__SHIFT                 0x00000000
#define MC_IO_DEBUG_UP_1__VALUE1__SHIFT                 0x00000008
#define MC_IO_DEBUG_UP_1__VALUE2__SHIFT                 0x00000010
#define MC_IO_DEBUG_UP_1__VALUE3__SHIFT                 0x00000018
#define MC_IO_DEBUG_UP_20__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_20__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_20__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_20__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_21__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_21__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_21__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_21__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_22__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_22__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_22__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_22__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_23__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_23__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_23__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_23__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_24__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_24__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_24__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_24__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_25__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_25__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_25__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_25__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_26__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_26__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_26__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_26__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_27__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_27__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_27__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_27__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_28__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_28__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_28__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_28__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_29__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_29__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_29__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_29__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_2__VALUE0__SHIFT                 0x00000000
#define MC_IO_DEBUG_UP_2__VALUE1__SHIFT                 0x00000008
#define MC_IO_DEBUG_UP_2__VALUE2__SHIFT                 0x00000010
#define MC_IO_DEBUG_UP_2__VALUE3__SHIFT                 0x00000018
#define MC_IO_DEBUG_UP_30__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_30__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_30__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_30__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_31__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_31__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_31__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_31__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_32__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_32__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_32__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_32__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_33__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_33__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_33__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_33__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_34__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_34__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_34__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_34__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_35__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_35__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_35__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_35__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_36__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_36__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_36__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_36__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_37__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_37__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_37__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_37__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_38__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_38__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_38__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_38__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_39__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_39__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_39__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_39__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_3__VALUE0__SHIFT                 0x00000000
#define MC_IO_DEBUG_UP_3__VALUE1__SHIFT                 0x00000008
#define MC_IO_DEBUG_UP_3__VALUE2__SHIFT                 0x00000010
#define MC_IO_DEBUG_UP_3__VALUE3__SHIFT                 0x00000018
#define MC_IO_DEBUG_UP_40__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_40__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_40__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_40__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_41__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_41__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_41__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_41__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_42__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_42__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_42__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_42__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_43__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_43__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_43__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_43__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_44__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_44__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_44__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_44__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_45__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_45__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_45__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_45__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_46__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_46__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_46__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_46__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_47__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_47__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_47__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_47__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_48__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_48__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_48__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_48__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_49__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_49__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_49__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_49__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_4__VALUE0__SHIFT                 0x00000000
#define MC_IO_DEBUG_UP_4__VALUE1__SHIFT                 0x00000008
#define MC_IO_DEBUG_UP_4__VALUE2__SHIFT                 0x00000010
#define MC_IO_DEBUG_UP_4__VALUE3__SHIFT                 0x00000018
#define MC_IO_DEBUG_UP_50__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_50__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_50__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_50__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_51__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_51__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_51__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_51__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_52__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_52__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_52__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_52__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_53__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_53__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_53__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_53__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_54__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_54__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_54__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_54__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_55__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_55__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_55__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_55__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_56__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_56__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_56__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_56__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_57__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_57__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_57__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_57__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_58__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_58__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_58__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_58__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_59__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_59__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_59__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_59__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_5__VALUE0__SHIFT                 0x00000000
#define MC_IO_DEBUG_UP_5__VALUE1__SHIFT                 0x00000008
#define MC_IO_DEBUG_UP_5__VALUE2__SHIFT                 0x00000010
#define MC_IO_DEBUG_UP_5__VALUE3__SHIFT                 0x00000018
#define MC_IO_DEBUG_UP_60__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_60__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_60__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_60__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_61__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_61__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_61__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_61__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_62__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_62__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_62__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_62__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_63__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_63__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_63__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_63__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_64__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_64__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_64__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_64__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_65__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_65__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_65__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_65__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_66__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_66__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_66__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_66__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_67__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_67__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_67__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_67__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_68__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_68__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_68__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_68__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_69__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_69__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_69__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_69__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_6__VALUE0__SHIFT                 0x00000000
#define MC_IO_DEBUG_UP_6__VALUE1__SHIFT                 0x00000008
#define MC_IO_DEBUG_UP_6__VALUE2__SHIFT                 0x00000010
#define MC_IO_DEBUG_UP_6__VALUE3__SHIFT                 0x00000018
#define MC_IO_DEBUG_UP_70__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_70__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_70__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_70__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_71__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_71__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_71__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_71__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_72__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_72__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_72__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_72__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_73__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_73__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_73__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_73__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_74__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_74__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_74__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_74__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_75__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_75__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_75__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_75__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_76__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_76__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_76__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_76__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_77__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_77__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_77__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_77__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_78__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_78__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_78__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_78__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_79__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_79__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_79__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_79__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_7__VALUE0__SHIFT                 0x00000000
#define MC_IO_DEBUG_UP_7__VALUE1__SHIFT                 0x00000008
#define MC_IO_DEBUG_UP_7__VALUE2__SHIFT                 0x00000010
#define MC_IO_DEBUG_UP_7__VALUE3__SHIFT                 0x00000018
#define MC_IO_DEBUG_UP_80__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_80__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_80__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_80__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_81__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_81__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_81__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_81__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_82__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_82__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_82__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_82__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_83__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_83__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_83__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_83__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_84__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_84__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_84__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_84__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_85__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_85__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_85__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_85__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_86__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_86__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_86__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_86__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_87__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_87__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_87__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_87__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_88__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_88__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_88__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_88__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_89__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_89__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_89__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_89__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_8__VALUE0__SHIFT                 0x00000000
#define MC_IO_DEBUG_UP_8__VALUE1__SHIFT                 0x00000008
#define MC_IO_DEBUG_UP_8__VALUE2__SHIFT                 0x00000010
#define MC_IO_DEBUG_UP_8__VALUE3__SHIFT                 0x00000018
#define MC_IO_DEBUG_UP_90__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_90__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_90__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_90__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_91__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_91__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_91__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_91__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_92__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_92__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_92__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_92__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_93__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_93__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_93__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_93__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_94__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_94__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_94__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_94__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_95__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_95__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_95__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_95__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_96__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_96__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_96__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_96__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_97__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_97__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_97__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_97__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_98__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_98__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_98__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_98__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_99__VALUE0__SHIFT                0x00000000
#define MC_IO_DEBUG_UP_99__VALUE1__SHIFT                0x00000008
#define MC_IO_DEBUG_UP_99__VALUE2__SHIFT                0x00000010
#define MC_IO_DEBUG_UP_99__VALUE3__SHIFT                0x00000018
#define MC_IO_DEBUG_UP_9__VALUE0__SHIFT                 0x00000000
#define MC_IO_DEBUG_UP_9__VALUE1__SHIFT                 0x00000008
#define MC_IO_DEBUG_UP_9__VALUE2__SHIFT                 0x00000010
#define MC_IO_DEBUG_UP_9__VALUE3__SHIFT                 0x00000018
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE0__SHIFT__SI__CI  0x00000000
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE1__SHIFT__SI__CI  0x00000008
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE2__SHIFT__SI__CI  0x00000010
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE3__SHIFT__SI__CI  0x00000018
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE0__SHIFT__SI__CI  0x00000000
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE1__SHIFT__SI__CI  0x00000008
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE2__SHIFT__SI__CI  0x00000010
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE3__SHIFT__SI__CI  0x00000018
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE0__SHIFT__SI__CI 0x00000000
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE1__SHIFT__SI__CI 0x00000008
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE2__SHIFT__SI__CI 0x00000010
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE3__SHIFT__SI__CI 0x00000018
#define MC_IO_DPHY_STR_CNTL_D0__AUTO_LD_STR__SHIFT__CI  0x0000001e
#define MC_IO_DPHY_STR_CNTL_D0__CAL_SEL__SHIFT__SI__CI  0x0000001a
#define MC_IO_DPHY_STR_CNTL_D0__LOAD_D_STR__SHIFT__SI__CI 0x0000001c
#define MC_IO_DPHY_STR_CNTL_D0__LOAD_S_STR__SHIFT__SI__CI 0x0000001d
#define MC_IO_DPHY_STR_CNTL_D0__NSTR_OFF_D__SHIFT__SI__CI 0x00000006
#define MC_IO_DPHY_STR_CNTL_D0__NSTR_OFF_S__SHIFT__SI__CI 0x00000012
#define MC_IO_DPHY_STR_CNTL_D0__PSTR_OFF_D__SHIFT__SI__CI 0x00000000
#define MC_IO_DPHY_STR_CNTL_D0__PSTR_OFF_S__SHIFT__SI__CI 0x0000000c
#define MC_IO_DPHY_STR_CNTL_D0__USE_D_CAL__SHIFT__SI__CI 0x00000018
#define MC_IO_DPHY_STR_CNTL_D0__USE_S_CAL__SHIFT__SI__CI 0x00000019
#define MC_IO_DPHY_STR_CNTL_D1__AUTO_LD_STR__SHIFT__CI  0x0000001e
#define MC_IO_DPHY_STR_CNTL_D1__CAL_SEL__SHIFT__SI__CI  0x0000001a
#define MC_IO_DPHY_STR_CNTL_D1__LOAD_D_STR__SHIFT__SI__CI 0x0000001c
#define MC_IO_DPHY_STR_CNTL_D1__LOAD_S_STR__SHIFT__SI__CI 0x0000001d
#define MC_IO_DPHY_STR_CNTL_D1__NSTR_OFF_D__SHIFT__SI__CI 0x00000006
#define MC_IO_DPHY_STR_CNTL_D1__NSTR_OFF_S__SHIFT__SI__CI 0x00000012
#define MC_IO_DPHY_STR_CNTL_D1__PSTR_OFF_D__SHIFT__SI__CI 0x00000000
#define MC_IO_DPHY_STR_CNTL_D1__PSTR_OFF_S__SHIFT__SI__CI 0x0000000c
#define MC_IO_DPHY_STR_CNTL_D1__USE_D_CAL__SHIFT__SI__CI 0x00000018
#define MC_IO_DPHY_STR_CNTL_D1__USE_S_CAL__SHIFT__SI__CI 0x00000019
#define MC_IO_PAD_CNTL_D0__CK_AUTO_EN__SHIFT__SI__CI    0x00000014
#define MC_IO_PAD_CNTL_D0__CK_DELAY_N__SHIFT__SI__CI    0x00000016
#define MC_IO_PAD_CNTL_D0__CK_DELAY_P__SHIFT__SI__CI    0x00000018
#define MC_IO_PAD_CNTL_D0__CK_DELAY_SEL__SHIFT__SI__CI  0x00000015
#define MC_IO_PAD_CNTL_D0__DELAY_ADR_SYNC__SHIFT__SI__CI 0x00000004
#define MC_IO_PAD_CNTL_D0__DELAY_CLK_SYNC__SHIFT__SI__CI 0x00000002
#define MC_IO_PAD_CNTL_D0__DELAY_CMD_SYNC__SHIFT__SI__CI 0x00000003
#define MC_IO_PAD_CNTL_D0__DIFF_STR__SHIFT__SI__CI      0x0000001d
#define MC_IO_PAD_CNTL_D0__DISABLE_ADR__SHIFT__SI__CI   0x0000000d
#define MC_IO_PAD_CNTL_D0__DISABLE_CMD__SHIFT__SI__CI   0x0000000c
#define MC_IO_PAD_CNTL_D0__EN_RD_STR_DLY__SHIFT__SI__CI 0x0000000b
#define MC_IO_PAD_CNTL_D0__FORCE_EN_RD_STR__SHIFT__SI__CI 0x0000000a
#define MC_IO_PAD_CNTL_D0__GDDR_PWRON__SHIFT__SI__CI    0x0000001e
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_ADR__SHIFT__SI__CI 0x00000009
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_CLK__SHIFT__SI__CI 0x00000007
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_CMD__SHIFT__SI__CI 0x00000008
#define MC_IO_PAD_CNTL_D0__TXPWROFF_CKE__SHIFT__SI__CI  0x0000001b
#define MC_IO_PAD_CNTL_D0__TXPWROFF_CLK__SHIFT__SI__CI  0x0000001f
#define MC_IO_PAD_CNTL_D0__UNI_STR__SHIFT__SI__CI       0x0000001c
#define MC_IO_PAD_CNTL_D0__VREFI_EN__SHIFT__SI__CI      0x0000000e
#define MC_IO_PAD_CNTL_D0__VREFI_SEL__SHIFT__SI__CI     0x0000000f
#define MC_IO_PAD_CNTL_D1__CK_AUTO_EN__SHIFT__SI__CI    0x00000014
#define MC_IO_PAD_CNTL_D1__CK_DELAY_N__SHIFT__SI__CI    0x00000016
#define MC_IO_PAD_CNTL_D1__CK_DELAY_P__SHIFT__SI__CI    0x00000018
#define MC_IO_PAD_CNTL_D1__CK_DELAY_SEL__SHIFT__SI__CI  0x00000015
#define MC_IO_PAD_CNTL_D1__DELAY_ADR_SYNC__SHIFT__SI__CI 0x00000004
#define MC_IO_PAD_CNTL_D1__DELAY_CLK_SYNC__SHIFT__SI__CI 0x00000002
#define MC_IO_PAD_CNTL_D1__DELAY_CMD_SYNC__SHIFT__SI__CI 0x00000003
#define MC_IO_PAD_CNTL_D1__DELAY_DATA_SYNC__SHIFT__SI__CI 0x00000000
#define MC_IO_PAD_CNTL_D1__DELAY_STR_SYNC__SHIFT__SI__CI 0x00000001
#define MC_IO_PAD_CNTL_D1__DIFF_STR__SHIFT__SI__CI      0x0000001d
#define MC_IO_PAD_CNTL_D1__DISABLE_ADR__SHIFT__SI__CI   0x0000000d
#define MC_IO_PAD_CNTL_D1__DISABLE_CMD__SHIFT__SI__CI   0x0000000c
#define MC_IO_PAD_CNTL_D1__EN_RD_STR_DLY__SHIFT__SI__CI 0x0000000b
#define MC_IO_PAD_CNTL_D1__FORCE_EN_RD_STR__SHIFT__SI__CI 0x0000000a
#define MC_IO_PAD_CNTL_D1__GDDR_PWRON__SHIFT__SI__CI    0x0000001e
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_ADR__SHIFT__SI__CI 0x00000009
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_CLK__SHIFT__SI__CI 0x00000007
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_CMD__SHIFT__SI__CI 0x00000008
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_DATA__SHIFT__SI__CI 0x00000005
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_STR__SHIFT__SI__CI 0x00000006
#define MC_IO_PAD_CNTL_D1__TXPWROFF_CKE__SHIFT__SI__CI  0x0000001b
#define MC_IO_PAD_CNTL_D1__TXPWROFF_CLK__SHIFT__SI__CI  0x0000001f
#define MC_IO_PAD_CNTL_D1__UNI_STR__SHIFT__SI__CI       0x0000001c
#define MC_IO_PAD_CNTL_D1__VREFI_EN__SHIFT__SI__CI      0x0000000e
#define MC_IO_PAD_CNTL_D1__VREFI_SEL__SHIFT__SI__CI     0x0000000f
#define MC_IO_PAD_CNTL__ATBEN__SHIFT__SI__CI            0x00000018
#define MC_IO_PAD_CNTL__ATBSEL_D0__SHIFT__SI__CI        0x0000001f
#define MC_IO_PAD_CNTL__ATBSEL_D1__SHIFT__SI__CI        0x0000001e
#define MC_IO_PAD_CNTL__ATBSEL__SHIFT__SI__CI           0x00000014
#define MC_IO_PAD_CNTL__MEM_IO_IMP_MAX__SHIFT__SI__CI   0x00000008
#define MC_IO_PAD_CNTL__MEM_IO_IMP_MIN__SHIFT__SI__CI   0x00000000
#define MC_IO_PAD_CNTL__OVL_YCLKON_D0__SHIFT__SI__CI    0x00000012
#define MC_IO_PAD_CNTL__OVL_YCLKON_D1__SHIFT__SI__CI    0x00000013
#define MC_IO_PAD_CNTL__RXPHASE_GRAY__SHIFT__SI__CI     0x00000011
#define MC_IO_PAD_CNTL__TXPHASE_GRAY__SHIFT__SI__CI     0x00000010
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_MSTR_STBY__SHIFT__CI 0x00000015
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_PWRGOOD_OVR__SHIFT__CI 0x00000013
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_RSV__SHIFT__SI__CI  0x0000001c
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_VCTRLADC_EN__SHIFT__CI 0x00000014
#define MC_IO_RXCNTL1_DPHY0_D0__PMD_LOOPBACK__SHIFT__SI__CI 0x00000019
#define MC_IO_RXCNTL1_DPHY0_D0__RXLEQ_EN__SHIFT__CI     0x00000016
#define MC_IO_RXCNTL1_DPHY0_D0__RXLEQ_NXT__SHIFT__CI    0x00000017
#define MC_IO_RXCNTL1_DPHY0_D0__VREFCAL1_MSB__SHIFT__SI__CI 0x00000000
#define MC_IO_RXCNTL1_DPHY0_D0__VREFCAL2_MSB__SHIFT__SI__CI 0x00000004
#define MC_IO_RXCNTL1_DPHY0_D0__VREFCAL3__SHIFT__SI__CI 0x00000008
#define MC_IO_RXCNTL1_DPHY0_D0__VREFPDNB_1__SHIFT__SI__CI 0x00000012
#define MC_IO_RXCNTL1_DPHY0_D0__VREFSEL2__SHIFT__SI__CI 0x00000010
#define MC_IO_RXCNTL1_DPHY0_D0__VREFSEL3__SHIFT__SI__CI 0x00000011
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_MSTR_STBY__SHIFT__CI 0x00000015
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_PWRGOOD_OVR__SHIFT__CI 0x00000013
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_RSV__SHIFT__SI__CI  0x0000001c
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_VCTRLADC_EN__SHIFT__CI 0x00000014
#define MC_IO_RXCNTL1_DPHY0_D1__PMD_LOOPBACK__SHIFT__SI__CI 0x00000019
#define MC_IO_RXCNTL1_DPHY0_D1__RXLEQ_EN__SHIFT__CI     0x00000016
#define MC_IO_RXCNTL1_DPHY0_D1__RXLEQ_NXT__SHIFT__CI    0x00000017
#define MC_IO_RXCNTL1_DPHY0_D1__VREFCAL1_MSB__SHIFT__SI__CI 0x00000000
#define MC_IO_RXCNTL1_DPHY0_D1__VREFCAL2_MSB__SHIFT__SI__CI 0x00000004
#define MC_IO_RXCNTL1_DPHY0_D1__VREFCAL3__SHIFT__SI__CI 0x00000008
#define MC_IO_RXCNTL1_DPHY0_D1__VREFPDNB_1__SHIFT__SI__CI 0x00000012
#define MC_IO_RXCNTL1_DPHY0_D1__VREFSEL2__SHIFT__SI__CI 0x00000010
#define MC_IO_RXCNTL1_DPHY0_D1__VREFSEL3__SHIFT__SI__CI 0x00000011
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_MSTR_STBY__SHIFT__CI 0x00000015
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_PWRGOOD_OVR__SHIFT__CI 0x00000013
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_RSV__SHIFT__SI__CI  0x0000001c
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_VCTRLADC_EN__SHIFT__CI 0x00000014
#define MC_IO_RXCNTL1_DPHY1_D0__PMD_LOOPBACK__SHIFT__SI__CI 0x00000019
#define MC_IO_RXCNTL1_DPHY1_D0__RXLEQ_EN__SHIFT__CI     0x00000016
#define MC_IO_RXCNTL1_DPHY1_D0__RXLEQ_NXT__SHIFT__CI    0x00000017
#define MC_IO_RXCNTL1_DPHY1_D0__VREFCAL1_MSB__SHIFT__SI__CI 0x00000000
#define MC_IO_RXCNTL1_DPHY1_D0__VREFCAL2_MSB__SHIFT__SI__CI 0x00000004
#define MC_IO_RXCNTL1_DPHY1_D0__VREFCAL3__SHIFT__SI__CI 0x00000008
#define MC_IO_RXCNTL1_DPHY1_D0__VREFPDNB_1__SHIFT__SI__CI 0x00000012
#define MC_IO_RXCNTL1_DPHY1_D0__VREFSEL2__SHIFT__SI__CI 0x00000010
#define MC_IO_RXCNTL1_DPHY1_D0__VREFSEL3__SHIFT__SI__CI 0x00000011
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_MSTR_STBY__SHIFT__CI 0x00000015
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_PWRGOOD_OVR__SHIFT__CI 0x00000013
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_RSV__SHIFT__SI__CI  0x0000001c
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_VCTRLADC_EN__SHIFT__CI 0x00000014
#define MC_IO_RXCNTL1_DPHY1_D1__PMD_LOOPBACK__SHIFT__SI__CI 0x00000019
#define MC_IO_RXCNTL1_DPHY1_D1__RXLEQ_EN__SHIFT__CI     0x00000016
#define MC_IO_RXCNTL1_DPHY1_D1__RXLEQ_NXT__SHIFT__CI    0x00000017
#define MC_IO_RXCNTL1_DPHY1_D1__VREFCAL1_MSB__SHIFT__SI__CI 0x00000000
#define MC_IO_RXCNTL1_DPHY1_D1__VREFCAL2_MSB__SHIFT__SI__CI 0x00000004
#define MC_IO_RXCNTL1_DPHY1_D1__VREFCAL3__SHIFT__SI__CI 0x00000008
#define MC_IO_RXCNTL1_DPHY1_D1__VREFPDNB_1__SHIFT__SI__CI 0x00000012
#define MC_IO_RXCNTL1_DPHY1_D1__VREFSEL2__SHIFT__SI__CI 0x00000010
#define MC_IO_RXCNTL1_DPHY1_D1__VREFSEL3__SHIFT__SI__CI 0x00000011
#define MC_IO_RXCNTL_DPHY0_D0__DLL_ADJ_B0__SHIFT__SI__CI 0x00000014
#define MC_IO_RXCNTL_DPHY0_D0__DLL_ADJ_B1__SHIFT__SI__CI 0x00000018
#define MC_IO_RXCNTL_DPHY0_D0__DLL_ADJ_M__SHIFT__SI__CI 0x0000001c
#define MC_IO_RXCNTL_DPHY0_D0__DLL_BW_CTRL__SHIFT__SI__CI 0x0000001e
#define MC_IO_RXCNTL_DPHY0_D0__RCVSEL__SHIFT__SI__CI    0x00000002
#define MC_IO_RXCNTL_DPHY0_D0__REFCLK_PWRON__SHIFT__SI__CI 0x0000001d
#define MC_IO_RXCNTL_DPHY0_D0__RXBIASSEL__SHIFT__SI__CI 0x00000000
#define MC_IO_RXCNTL_DPHY0_D0__RXDPWRON_DLY__SHIFT__SI__CI 0x00000004
#define MC_IO_RXCNTL_DPHY0_D0__RXLP__SHIFT__SI__CI      0x00000007
#define MC_IO_RXCNTL_DPHY0_D0__RXPDNB__SHIFT__SI__CI    0x00000006
#define MC_IO_RXCNTL_DPHY0_D0__RX_PEAKSEL__SHIFT__SI__CI 0x00000012
#define MC_IO_RXCNTL_DPHY0_D0__VREFCAL_STR__SHIFT__SI__CI 0x0000000c
#define MC_IO_RXCNTL_DPHY0_D0__VREFCAL__SHIFT__SI__CI   0x00000008
#define MC_IO_RXCNTL_DPHY0_D0__VREFPDNB__SHIFT__SI__CI  0x00000003
#define MC_IO_RXCNTL_DPHY0_D0__VREFSEL__SHIFT__SI__CI   0x00000010
#define MC_IO_RXCNTL_DPHY0_D1__DLL_ADJ_B0__SHIFT__SI__CI 0x00000014
#define MC_IO_RXCNTL_DPHY0_D1__DLL_ADJ_B1__SHIFT__SI__CI 0x00000018
#define MC_IO_RXCNTL_DPHY0_D1__DLL_ADJ_M__SHIFT__SI__CI 0x0000001c
#define MC_IO_RXCNTL_DPHY0_D1__DLL_BW_CTRL__SHIFT__SI__CI 0x0000001e
#define MC_IO_RXCNTL_DPHY0_D1__RCVSEL__SHIFT__SI__CI    0x00000002
#define MC_IO_RXCNTL_DPHY0_D1__REFCLK_PWRON__SHIFT__SI__CI 0x0000001d
#define MC_IO_RXCNTL_DPHY0_D1__RXBIASSEL__SHIFT__SI__CI 0x00000000
#define MC_IO_RXCNTL_DPHY0_D1__RXDPWRON_DLY__SHIFT__SI__CI 0x00000004
#define MC_IO_RXCNTL_DPHY0_D1__RXLP__SHIFT__SI__CI      0x00000007
#define MC_IO_RXCNTL_DPHY0_D1__RXPDNB__SHIFT__SI__CI    0x00000006
#define MC_IO_RXCNTL_DPHY0_D1__RX_PEAKSEL__SHIFT__SI__CI 0x00000012
#define MC_IO_RXCNTL_DPHY0_D1__VREFCAL_STR__SHIFT__SI__CI 0x0000000c
#define MC_IO_RXCNTL_DPHY0_D1__VREFCAL__SHIFT__SI__CI   0x00000008
#define MC_IO_RXCNTL_DPHY0_D1__VREFPDNB__SHIFT__SI__CI  0x00000003
#define MC_IO_RXCNTL_DPHY0_D1__VREFSEL__SHIFT__SI__CI   0x00000010
#define MC_IO_RXCNTL_DPHY1_D0__DLL_ADJ_B0__SHIFT__SI__CI 0x00000014
#define MC_IO_RXCNTL_DPHY1_D0__DLL_ADJ_B1__SHIFT__SI__CI 0x00000018
#define MC_IO_RXCNTL_DPHY1_D0__DLL_ADJ_M__SHIFT__SI__CI 0x0000001c
#define MC_IO_RXCNTL_DPHY1_D0__DLL_BW_CTRL__SHIFT__SI__CI 0x0000001e
#define MC_IO_RXCNTL_DPHY1_D0__RCVSEL__SHIFT__SI__CI    0x00000002
#define MC_IO_RXCNTL_DPHY1_D0__REFCLK_PWRON__SHIFT__SI__CI 0x0000001d
#define MC_IO_RXCNTL_DPHY1_D0__RXBIASSEL__SHIFT__SI__CI 0x00000000
#define MC_IO_RXCNTL_DPHY1_D0__RXDPWRON_DLY__SHIFT__SI__CI 0x00000004
#define MC_IO_RXCNTL_DPHY1_D0__RXLP__SHIFT__SI__CI      0x00000007
#define MC_IO_RXCNTL_DPHY1_D0__RXPDNB__SHIFT__SI__CI    0x00000006
#define MC_IO_RXCNTL_DPHY1_D0__RX_PEAKSEL__SHIFT__SI__CI 0x00000012
#define MC_IO_RXCNTL_DPHY1_D0__VREFCAL_STR__SHIFT__SI__CI 0x0000000c
#define MC_IO_RXCNTL_DPHY1_D0__VREFCAL__SHIFT__SI__CI   0x00000008
#define MC_IO_RXCNTL_DPHY1_D0__VREFPDNB__SHIFT__SI__CI  0x00000003
#define MC_IO_RXCNTL_DPHY1_D0__VREFSEL__SHIFT__SI__CI   0x00000010
#define MC_IO_RXCNTL_DPHY1_D1__DLL_ADJ_B0__SHIFT__SI__CI 0x00000014
#define MC_IO_RXCNTL_DPHY1_D1__DLL_ADJ_B1__SHIFT__SI__CI 0x00000018
#define MC_IO_RXCNTL_DPHY1_D1__DLL_ADJ_M__SHIFT__SI__CI 0x0000001c
#define MC_IO_RXCNTL_DPHY1_D1__DLL_BW_CTRL__SHIFT__SI__CI 0x0000001e
#define MC_IO_RXCNTL_DPHY1_D1__RCVSEL__SHIFT__SI__CI    0x00000002
#define MC_IO_RXCNTL_DPHY1_D1__REFCLK_PWRON__SHIFT__SI__CI 0x0000001d
#define MC_IO_RXCNTL_DPHY1_D1__RXBIASSEL__SHIFT__SI__CI 0x00000000
#define MC_IO_RXCNTL_DPHY1_D1__RXDPWRON_DLY__SHIFT__SI__CI 0x00000004
#define MC_IO_RXCNTL_DPHY1_D1__RXLP__SHIFT__SI__CI      0x00000007
#define MC_IO_RXCNTL_DPHY1_D1__RXPDNB__SHIFT__SI__CI    0x00000006
#define MC_IO_RXCNTL_DPHY1_D1__RX_PEAKSEL__SHIFT__SI__CI 0x00000012
#define MC_IO_RXCNTL_DPHY1_D1__VREFCAL_STR__SHIFT__SI__CI 0x0000000c
#define MC_IO_RXCNTL_DPHY1_D1__VREFCAL__SHIFT__SI__CI   0x00000008
#define MC_IO_RXCNTL_DPHY1_D1__VREFPDNB__SHIFT__SI__CI  0x00000003
#define MC_IO_RXCNTL_DPHY1_D1__VREFSEL__SHIFT__SI__CI   0x00000010
#define MC_IO_TXCNTL_APHY_D0__BIASSEL__SHIFT__SI__CI    0x00000000
#define MC_IO_TXCNTL_APHY_D0__CKE_BIT__SHIFT__SI__CI    0x0000001e
#define MC_IO_TXCNTL_APHY_D0__CKE_SEL__SHIFT__SI__CI    0x0000001f
#define MC_IO_TXCNTL_APHY_D0__DRVDUTY__SHIFT__SI__CI    0x00000002
#define MC_IO_TXCNTL_APHY_D0__EMPH__SHIFT__SI__CI       0x00000006
#define MC_IO_TXCNTL_APHY_D0__LOWCMEN__SHIFT__SI__CI    0x00000004
#define MC_IO_TXCNTL_APHY_D0__NDRV__SHIFT__SI__CI       0x00000014
#define MC_IO_TXCNTL_APHY_D0__PDRV__SHIFT__SI__CI       0x00000010
#define MC_IO_TXCNTL_APHY_D0__PMA_LOOPBACK__SHIFT__SI__CI 0x0000000d
#define MC_IO_TXCNTL_APHY_D0__PTERM__SHIFT__SI__CI      0x00000008
#define MC_IO_TXCNTL_APHY_D0__QDR__SHIFT__SI__CI        0x00000005
#define MC_IO_TXCNTL_APHY_D0__TSTEN__SHIFT__SI__CI      0x00000018
#define MC_IO_TXCNTL_APHY_D0__TXBPASS_SEL__SHIFT__SI__CI 0x0000000c
#define MC_IO_TXCNTL_APHY_D0__TXBYPASS_DATA__SHIFT__SI__CI 0x0000001b
#define MC_IO_TXCNTL_APHY_D0__TXBYPASS__SHIFT__SI__CI   0x0000001a
#define MC_IO_TXCNTL_APHY_D0__TXPD__SHIFT__SI__CI       0x00000007
#define MC_IO_TXCNTL_APHY_D0__TXRESET__SHIFT__SI__CI    0x00000019
#define MC_IO_TXCNTL_APHY_D0__YCLKON__SHIFT__SI__CI     0x00000017
#define MC_IO_TXCNTL_APHY_D1__BIASSEL__SHIFT__SI__CI    0x00000000
#define MC_IO_TXCNTL_APHY_D1__CKE_BIT__SHIFT__SI__CI    0x0000001e
#define MC_IO_TXCNTL_APHY_D1__CKE_SEL__SHIFT__SI__CI    0x0000001f
#define MC_IO_TXCNTL_APHY_D1__DRVDUTY__SHIFT__SI__CI    0x00000002
#define MC_IO_TXCNTL_APHY_D1__EMPH__SHIFT__SI__CI       0x00000006
#define MC_IO_TXCNTL_APHY_D1__LOWCMEN__SHIFT__SI__CI    0x00000004
#define MC_IO_TXCNTL_APHY_D1__NDRV__SHIFT__SI__CI       0x00000014
#define MC_IO_TXCNTL_APHY_D1__PDRV__SHIFT__SI__CI       0x00000010
#define MC_IO_TXCNTL_APHY_D1__PMA_LOOPBACK__SHIFT__SI__CI 0x0000000d
#define MC_IO_TXCNTL_APHY_D1__PTERM__SHIFT__SI__CI      0x00000008
#define MC_IO_TXCNTL_APHY_D1__QDR__SHIFT__SI__CI        0x00000005
#define MC_IO_TXCNTL_APHY_D1__TSTEN__SHIFT__SI__CI      0x00000018
#define MC_IO_TXCNTL_APHY_D1__TXBPASS_SEL__SHIFT__SI__CI 0x0000000c
#define MC_IO_TXCNTL_APHY_D1__TXBYPASS_DATA__SHIFT__SI__CI 0x0000001b
#define MC_IO_TXCNTL_APHY_D1__TXBYPASS__SHIFT__SI__CI   0x0000001a
#define MC_IO_TXCNTL_APHY_D1__TXPD__SHIFT__SI__CI       0x00000007
#define MC_IO_TXCNTL_APHY_D1__TXRESET__SHIFT__SI__CI    0x00000019
#define MC_IO_TXCNTL_APHY_D1__YCLKON__SHIFT__SI__CI     0x00000017
#define MC_IO_TXCNTL_DPHY0_D0__BIASSEL__SHIFT__SI__CI   0x00000000
#define MC_IO_TXCNTL_DPHY0_D0__DRVDUTY__SHIFT__SI__CI   0x00000002
#define MC_IO_TXCNTL_DPHY0_D0__EDCTX_CLKGATE_EN__SHIFT__SI__CI 0x00000019
#define MC_IO_TXCNTL_DPHY0_D0__EMPH__SHIFT__SI__CI      0x00000006
#define MC_IO_TXCNTL_DPHY0_D0__LOWCMEN__SHIFT__SI__CI   0x00000004
#define MC_IO_TXCNTL_DPHY0_D0__NDRV__SHIFT__SI__CI      0x00000014
#define MC_IO_TXCNTL_DPHY0_D0__NTERM__SHIFT__SI__CI     0x0000000c
#define MC_IO_TXCNTL_DPHY0_D0__PDRV__SHIFT__SI__CI      0x00000010
#define MC_IO_TXCNTL_DPHY0_D0__PLL_LOOPBCK__SHIFT__SI__CI 0x0000001b
#define MC_IO_TXCNTL_DPHY0_D0__PTERM__SHIFT__SI__CI     0x00000008
#define MC_IO_TXCNTL_DPHY0_D0__QDR__SHIFT__SI__CI       0x00000005
#define MC_IO_TXCNTL_DPHY0_D0__TSTEN__SHIFT__SI__CI     0x00000018
#define MC_IO_TXCNTL_DPHY0_D0__TXBYPASS_DATA__SHIFT__SI__CI 0x0000001c
#define MC_IO_TXCNTL_DPHY0_D0__TXBYPASS__SHIFT__SI__CI  0x0000001a
#define MC_IO_TXCNTL_DPHY0_D0__TXPD__SHIFT__SI__CI      0x00000007
#define MC_IO_TXCNTL_DPHY0_D1__BIASSEL__SHIFT__SI__CI   0x00000000
#define MC_IO_TXCNTL_DPHY0_D1__DRVDUTY__SHIFT__SI__CI   0x00000002
#define MC_IO_TXCNTL_DPHY0_D1__EDCTX_CLKGATE_EN__SHIFT__SI__CI 0x00000019
#define MC_IO_TXCNTL_DPHY0_D1__EMPH__SHIFT__SI__CI      0x00000006
#define MC_IO_TXCNTL_DPHY0_D1__LOWCMEN__SHIFT__SI__CI   0x00000004
#define MC_IO_TXCNTL_DPHY0_D1__NDRV__SHIFT__SI__CI      0x00000014
#define MC_IO_TXCNTL_DPHY0_D1__NTERM__SHIFT__SI__CI     0x0000000c
#define MC_IO_TXCNTL_DPHY0_D1__PDRV__SHIFT__SI__CI      0x00000010
#define MC_IO_TXCNTL_DPHY0_D1__PLL_LOOPBCK__SHIFT__SI__CI 0x0000001b
#define MC_IO_TXCNTL_DPHY0_D1__PTERM__SHIFT__SI__CI     0x00000008
#define MC_IO_TXCNTL_DPHY0_D1__QDR__SHIFT__SI__CI       0x00000005
#define MC_IO_TXCNTL_DPHY0_D1__TSTEN__SHIFT__SI__CI     0x00000018
#define MC_IO_TXCNTL_DPHY0_D1__TXBYPASS_DATA__SHIFT__SI__CI 0x0000001c
#define MC_IO_TXCNTL_DPHY0_D1__TXBYPASS__SHIFT__SI__CI  0x0000001a
#define MC_IO_TXCNTL_DPHY0_D1__TXPD__SHIFT__SI__CI      0x00000007
#define MC_IO_TXCNTL_DPHY1_D0__BIASSEL__SHIFT__SI__CI   0x00000000
#define MC_IO_TXCNTL_DPHY1_D0__DRVDUTY__SHIFT__SI__CI   0x00000002
#define MC_IO_TXCNTL_DPHY1_D0__EDCTX_CLKGATE_EN__SHIFT__SI__CI 0x00000019
#define MC_IO_TXCNTL_DPHY1_D0__EMPH__SHIFT__SI__CI      0x00000006
#define MC_IO_TXCNTL_DPHY1_D0__LOWCMEN__SHIFT__SI__CI   0x00000004
#define MC_IO_TXCNTL_DPHY1_D0__NDRV__SHIFT__SI__CI      0x00000014
#define MC_IO_TXCNTL_DPHY1_D0__NTERM__SHIFT__SI__CI     0x0000000c
#define MC_IO_TXCNTL_DPHY1_D0__PDRV__SHIFT__SI__CI      0x00000010
#define MC_IO_TXCNTL_DPHY1_D0__PLL_LOOPBCK__SHIFT__SI__CI 0x0000001b
#define MC_IO_TXCNTL_DPHY1_D0__PTERM__SHIFT__SI__CI     0x00000008
#define MC_IO_TXCNTL_DPHY1_D0__QDR__SHIFT__SI__CI       0x00000005
#define MC_IO_TXCNTL_DPHY1_D0__TSTEN__SHIFT__SI__CI     0x00000018
#define MC_IO_TXCNTL_DPHY1_D0__TXBYPASS_DATA__SHIFT__SI__CI 0x0000001c
#define MC_IO_TXCNTL_DPHY1_D0__TXBYPASS__SHIFT__SI__CI  0x0000001a
#define MC_IO_TXCNTL_DPHY1_D0__TXPD__SHIFT__SI__CI      0x00000007
#define MC_IO_TXCNTL_DPHY1_D1__BIASSEL__SHIFT__SI__CI   0x00000000
#define MC_IO_TXCNTL_DPHY1_D1__DRVDUTY__SHIFT__SI__CI   0x00000002
#define MC_IO_TXCNTL_DPHY1_D1__EDCTX_CLKGATE_EN__SHIFT__SI__CI 0x00000019
#define MC_IO_TXCNTL_DPHY1_D1__EMPH__SHIFT__SI__CI      0x00000006
#define MC_IO_TXCNTL_DPHY1_D1__LOWCMEN__SHIFT__SI__CI   0x00000004
#define MC_IO_TXCNTL_DPHY1_D1__NDRV__SHIFT__SI__CI      0x00000014
#define MC_IO_TXCNTL_DPHY1_D1__NTERM__SHIFT__SI__CI     0x0000000c
#define MC_IO_TXCNTL_DPHY1_D1__PDRV__SHIFT__SI__CI      0x00000010
#define MC_IO_TXCNTL_DPHY1_D1__PLL_LOOPBCK__SHIFT__SI__CI 0x0000001b
#define MC_IO_TXCNTL_DPHY1_D1__PTERM__SHIFT__SI__CI     0x00000008
#define MC_IO_TXCNTL_DPHY1_D1__QDR__SHIFT__SI__CI       0x00000005
#define MC_IO_TXCNTL_DPHY1_D1__TSTEN__SHIFT__SI__CI     0x00000018
#define MC_IO_TXCNTL_DPHY1_D1__TXBYPASS_DATA__SHIFT__SI__CI 0x0000001c
#define MC_IO_TXCNTL_DPHY1_D1__TXBYPASS__SHIFT__SI__CI  0x0000001a
#define MC_IO_TXCNTL_DPHY1_D1__TXPD__SHIFT__SI__CI      0x00000007
#define MC_MCBVM_PERFCOUNTER0_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define MC_MCBVM_PERFCOUNTER0_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_MCBVM_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_MCBVM_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_MCBVM_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_MCBVM_PERFCOUNTER1_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define MC_MCBVM_PERFCOUNTER1_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_MCBVM_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_MCBVM_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_MCBVM_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_MCBVM_PERFCOUNTER2_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define MC_MCBVM_PERFCOUNTER2_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_MCBVM_PERFCOUNTER2_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_MCBVM_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_MCBVM_PERFCOUNTER2_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_MCBVM_PERFCOUNTER3_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define MC_MCBVM_PERFCOUNTER3_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_MCBVM_PERFCOUNTER3_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_MCBVM_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_MCBVM_PERFCOUNTER3_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_MCBVM_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__CI__VI 0x00000010
#define MC_MCBVM_PERFCOUNTER_HI__COUNTER_HI__SHIFT__CI__VI 0x00000000
#define MC_MCBVM_PERFCOUNTER_LO__COUNTER_LO__SHIFT__CI__VI 0x00000000
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__CI__VI 0x00000019
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__CI__VI 0x00000018
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__CI__VI 0x00000000
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__CI__VI 0x00000008
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__CI__VI 0x0000001a
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__CI__VI 0x00000010
#define MC_MCDVM_PERFCOUNTER0_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define MC_MCDVM_PERFCOUNTER0_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_MCDVM_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_MCDVM_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_MCDVM_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_MCDVM_PERFCOUNTER1_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define MC_MCDVM_PERFCOUNTER1_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_MCDVM_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_MCDVM_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_MCDVM_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_MCDVM_PERFCOUNTER2_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define MC_MCDVM_PERFCOUNTER2_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_MCDVM_PERFCOUNTER2_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_MCDVM_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_MCDVM_PERFCOUNTER2_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_MCDVM_PERFCOUNTER3_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define MC_MCDVM_PERFCOUNTER3_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_MCDVM_PERFCOUNTER3_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_MCDVM_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_MCDVM_PERFCOUNTER3_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_MCDVM_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__CI__VI 0x00000010
#define MC_MCDVM_PERFCOUNTER_HI__COUNTER_HI__SHIFT__CI__VI 0x00000000
#define MC_MCDVM_PERFCOUNTER_LO__COUNTER_LO__SHIFT__CI__VI 0x00000000
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__CI__VI 0x00000019
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__CI__VI 0x00000018
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__CI__VI 0x00000000
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__CI__VI 0x00000008
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__CI__VI 0x0000001a
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__CI__VI 0x00000010
#define MC_MEM_POWER_LS__LS_HOLD__SHIFT                 0x00000006
#define MC_MEM_POWER_LS__LS_SETUP__SHIFT                0x00000000
#define MC_NPL_STATUS__D0_NDELAY__SHIFT__SI__CI         0x00000002
#define MC_NPL_STATUS__D0_NEARLY__SHIFT__SI__CI         0x00000005
#define MC_NPL_STATUS__D0_PDELAY__SHIFT__SI__CI         0x00000000
#define MC_NPL_STATUS__D0_PEARLY__SHIFT__SI__CI         0x00000004
#define MC_NPL_STATUS__D1_NDELAY__SHIFT__SI__CI         0x00000008
#define MC_NPL_STATUS__D1_NEARLY__SHIFT__SI__CI         0x0000000b
#define MC_NPL_STATUS__D1_PDELAY__SHIFT__SI__CI         0x00000006
#define MC_NPL_STATUS__D1_PEARLY__SHIFT__SI__CI         0x0000000a
#define MC_PHY_TIMING_2__ADR_CLKEN_D0__SHIFT__SI__CI    0x00000012
#define MC_PHY_TIMING_2__ADR_CLKEN_D1__SHIFT__SI__CI    0x00000013
#define MC_PHY_TIMING_2__IND_LD_CNT__SHIFT__SI__CI      0x00000000
#define MC_PHY_TIMING_2__RXC0_FRC__SHIFT__SI__CI        0x0000000c
#define MC_PHY_TIMING_2__RXC0_INV__SHIFT__SI__CI        0x00000008
#define MC_PHY_TIMING_2__RXC1_FRC__SHIFT__SI__CI        0x0000000d
#define MC_PHY_TIMING_2__RXC1_INV__SHIFT__SI__CI        0x00000009
#define MC_PHY_TIMING_2__RXDPWRONC0_FRC__SHIFT__CI      0x00000018
#define MC_PHY_TIMING_2__RXDPWRONC1_FRC__SHIFT__CI      0x00000019
#define MC_PHY_TIMING_2__TXC0_FRC__SHIFT__SI__CI        0x0000000e
#define MC_PHY_TIMING_2__TXC0_INV__SHIFT__SI__CI        0x0000000a
#define MC_PHY_TIMING_2__TXC1_FRC__SHIFT__SI__CI        0x0000000f
#define MC_PHY_TIMING_2__TXC1_INV__SHIFT__SI__CI        0x0000000b
#define MC_PHY_TIMING_2__TX_CDREN_D0__SHIFT__SI__CI     0x00000010
#define MC_PHY_TIMING_2__TX_CDREN_D1__SHIFT__SI__CI     0x00000011
#define MC_PHY_TIMING_2__WR_DLY__SHIFT__SI__CI          0x00000014
#define MC_PHY_TIMING_D0__RXC0_DLY__SHIFT__SI__CI       0x00000000
#define MC_PHY_TIMING_D0__RXC0_EXT__SHIFT__SI__CI       0x00000004
#define MC_PHY_TIMING_D0__RXC1_DLY__SHIFT__SI__CI       0x00000008
#define MC_PHY_TIMING_D0__RXC1_EXT__SHIFT__SI__CI       0x0000000c
#define MC_PHY_TIMING_D0__TXC0_DLY__SHIFT__SI__CI       0x00000010
#define MC_PHY_TIMING_D0__TXC0_EXT__SHIFT__SI__CI       0x00000014
#define MC_PHY_TIMING_D0__TXC1_DLY__SHIFT__SI__CI       0x00000018
#define MC_PHY_TIMING_D0__TXC1_EXT__SHIFT__SI__CI       0x0000001c
#define MC_PHY_TIMING_D1__RXC0_DLY__SHIFT__SI__CI       0x00000000
#define MC_PHY_TIMING_D1__RXC0_EXT__SHIFT__SI__CI       0x00000004
#define MC_PHY_TIMING_D1__RXC1_DLY__SHIFT__SI__CI       0x00000008
#define MC_PHY_TIMING_D1__RXC1_EXT__SHIFT__SI__CI       0x0000000c
#define MC_PHY_TIMING_D1__TXC0_DLY__SHIFT__SI__CI       0x00000010
#define MC_PHY_TIMING_D1__TXC0_EXT__SHIFT__SI__CI       0x00000014
#define MC_PHY_TIMING_D1__TXC1_DLY__SHIFT__SI__CI       0x00000018
#define MC_PHY_TIMING_D1__TXC1_EXT__SHIFT__SI__CI       0x0000001c
#define MC_PMG_AUTO_CFG__DLL_CNT__SHIFT__SI__CI         0x00000018
#define MC_PMG_AUTO_CFG__EXIT_ALLOW_STOP__SHIFT__SI__CI 0x0000000b
#define MC_PMG_AUTO_CFG__MRS_WAIT_CNT__SHIFT__SI__CI    0x00000010
#define MC_PMG_AUTO_CFG__PREA_SRX__SHIFT__SI__CI        0x0000000d
#define MC_PMG_AUTO_CFG__RFS_SRX__SHIFT__SI__CI         0x0000000c
#define MC_PMG_AUTO_CFG__RST_MRS__SHIFT__SI__CI         0x00000001
#define MC_PMG_AUTO_CFG__RXPDNB__SHIFT__SI__CI          0x00000016
#define MC_PMG_AUTO_CFG__SCDS_MODE__SHIFT__SI__CI       0x0000000a
#define MC_PMG_AUTO_CFG__SELFREFR_COMMIT_0__SHIFT__SI__CI 0x0000000f
#define MC_PMG_AUTO_CFG__SELFREFR_COMMIT_1__SHIFT__SI__CI 0x00000017
#define MC_PMG_AUTO_CFG__SS_ALWAYS_SLF__SHIFT__SI__CI   0x00000008
#define MC_PMG_AUTO_CFG__SS_S_SLF__SHIFT__SI__CI        0x00000009
#define MC_PMG_AUTO_CFG__STUTTER_EN__SHIFT__SI__CI      0x0000000e
#define MC_PMG_AUTO_CFG__SYC_CLK__SHIFT__SI__CI         0x00000000
#define MC_PMG_AUTO_CFG__TRI_MIO__SHIFT__SI__CI         0x00000002
#define MC_PMG_AUTO_CFG__WRITE_DURING_DLOCK__SHIFT__SI__CI 0x00000014
#define MC_PMG_AUTO_CFG__XSR_TMR__SHIFT__SI__CI         0x00000004
#define MC_PMG_AUTO_CFG__YCLK_ON__SHIFT__CI             0x00000015
#define MC_PMG_AUTO_CMD__ADR_MSB0__SHIFT__SI__CI        0x0000001d
#define MC_PMG_AUTO_CMD__ADR_MSB1__SHIFT__SI__CI        0x0000001c
#define MC_PMG_AUTO_CMD__ADR__SHIFT__SI__CI             0x00000000
#define MC_PMG_CFG__DPM_WAKE__SHIFT__SI__CI             0x0000000a
#define MC_PMG_CFG__MRS_WAIT_CNT__SHIFT__SI__CI         0x00000010
#define MC_PMG_CFG__PREA_SRX__SHIFT__SI__CI             0x0000000d
#define MC_PMG_CFG__RFS_SRX__SHIFT__SI__CI              0x0000000c
#define MC_PMG_CFG__RST_EMRS__SHIFT__SI__CI             0x00000002
#define MC_PMG_CFG__RST_MRS1__SHIFT__SI__CI             0x00000008
#define MC_PMG_CFG__RST_MRS2__SHIFT__SI__CI             0x00000009
#define MC_PMG_CFG__RST_MRS__SHIFT__SI__CI              0x00000001
#define MC_PMG_CFG__RXPDNB__SHIFT__SI__CI               0x00000019
#define MC_PMG_CFG__SYC_CLK__SHIFT__SI__CI              0x00000000
#define MC_PMG_CFG__TRI_MIO__SHIFT__SI__CI              0x00000003
#define MC_PMG_CFG__XSR_TMR__SHIFT__SI__CI              0x00000004
#define MC_PMG_CFG__YCLK_ON__SHIFT__CI                  0x00000015
#define MC_PMG_CFG__ZQCL_SEND__SHIFT__SI__CI            0x0000001a
#define MC_PMG_CMD_EMRS__ADR_MSB0__SHIFT__SI__CI        0x0000001d
#define MC_PMG_CMD_EMRS__ADR_MSB1__SHIFT__SI__CI        0x0000001c
#define MC_PMG_CMD_EMRS__ADR__SHIFT                     0x00000000
#define MC_PMG_CMD_EMRS__BNK_MSB__SHIFT__SI__CI         0x00000013
#define MC_PMG_CMD_EMRS__CSB__SHIFT__SI__CI             0x00000015
#define MC_PMG_CMD_MRS1__ADR_MSB0__SHIFT__SI__CI        0x0000001d
#define MC_PMG_CMD_MRS1__ADR_MSB1__SHIFT__SI__CI        0x0000001c
#define MC_PMG_CMD_MRS1__ADR__SHIFT                     0x00000000
#define MC_PMG_CMD_MRS1__BNK_MSB__SHIFT__SI__CI         0x00000013
#define MC_PMG_CMD_MRS1__CSB__SHIFT__SI__CI             0x00000015
#define MC_PMG_CMD_MRS2__ADR_MSB0__SHIFT__SI__CI        0x0000001d
#define MC_PMG_CMD_MRS2__ADR_MSB1__SHIFT__SI__CI        0x0000001c
#define MC_PMG_CMD_MRS2__ADR__SHIFT                     0x00000000
#define MC_PMG_CMD_MRS2__BNK_MSB__SHIFT__SI__CI         0x00000013
#define MC_PMG_CMD_MRS2__CSB__SHIFT__SI__CI             0x00000015
#define MC_PMG_CMD_MRS__ADR_MSB0__SHIFT__SI__CI         0x0000001d
#define MC_PMG_CMD_MRS__ADR_MSB1__SHIFT__SI__CI         0x0000001c
#define MC_PMG_CMD_MRS__ADR__SHIFT                      0x00000000
#define MC_PMG_CMD_MRS__BNK_MSB__SHIFT__SI__CI          0x00000013
#define MC_PMG_CMD_MRS__CSB__SHIFT__SI__CI              0x00000015
#define MC_RD_CB__BLACKOUT_EXEMPT__SHIFT                0x00000003
#define MC_RD_CB__ENABLE__SHIFT                         0x00000000
#define MC_RD_CB__LAZY_TIMER__SHIFT                     0x0000000b
#define MC_RD_CB__MAX_BURST__SHIFT                      0x00000007
#define MC_RD_CB__PRESCALE__SHIFT                       0x00000001
#define MC_RD_CB__STALL_MODE__SHIFT                     0x00000004
#define MC_RD_CB__STALL_OVERRIDE_WTM__SHIFT             0x0000000f
#define MC_RD_CB__STALL_OVERRIDE__SHIFT                 0x00000006
#define MC_RD_DB__BLACKOUT_EXEMPT__SHIFT                0x00000003
#define MC_RD_DB__ENABLE__SHIFT                         0x00000000
#define MC_RD_DB__LAZY_TIMER__SHIFT                     0x0000000b
#define MC_RD_DB__MAX_BURST__SHIFT                      0x00000007
#define MC_RD_DB__PRESCALE__SHIFT                       0x00000001
#define MC_RD_DB__STALL_MODE__SHIFT                     0x00000004
#define MC_RD_DB__STALL_OVERRIDE_WTM__SHIFT             0x0000000f
#define MC_RD_DB__STALL_OVERRIDE__SHIFT                 0x00000006
#define MC_RD_GRP_EXT__DBSTEN0__SHIFT                   0x00000000
#define MC_RD_GRP_EXT__TC0__SHIFT                       0x00000004
#define MC_RD_GRP_GFX__ACPG__SHIFT__CI__VI              0x0000000c
#define MC_RD_GRP_GFX__ACPO__SHIFT__CI__VI              0x00000010
#define MC_RD_GRP_GFX__CP__SHIFT                        0x00000000
#define MC_RD_GRP_GFX__IA__SHIFT__CI__VI                0x00000008
#define MC_RD_GRP_GFX__SH__SHIFT__CI__VI                0x00000004
#define MC_RD_GRP_GFX__XDMAM__SHIFT__CI                 0x00000014
#define MC_RD_GRP_GFX__XDMAM__SHIFT__SI                 0x00000010
#define MC_RD_GRP_LCL__CB0__SHIFT                       0x0000000c
#define MC_RD_GRP_LCL__CBCMASK0__SHIFT                  0x00000010
#define MC_RD_GRP_LCL__CBFMASK0__SHIFT                  0x00000014
#define MC_RD_GRP_LCL__DB0__SHIFT                       0x00000018
#define MC_RD_GRP_LCL__DBHTILE0__SHIFT                  0x0000001c
#define MC_RD_GRP_OTH__HDP__SHIFT                       0x00000008
#define MC_RD_GRP_OTH__SAM__SHIFT__CI                   0x0000001c
#define MC_RD_GRP_OTH__SDMA0__SHIFT__CI__VI             0x00000004
#define MC_RD_GRP_OTH__SEM__SHIFT                       0x0000000c
#define MC_RD_GRP_OTH__UMC__SHIFT                       0x00000010
#define MC_RD_GRP_OTH__UVD_EXT0__SHIFT                  0x00000000
#define MC_RD_GRP_OTH__UVD_EXT1__SHIFT                  0x00000018
#define MC_RD_GRP_OTH__UVD__SHIFT                       0x00000014
#define MC_RD_GRP_SYS__DMIF__SHIFT                      0x0000000c
#define MC_RD_GRP_SYS__MCIF__SHIFT                      0x00000010
#define MC_RD_GRP_SYS__RLC__SHIFT                       0x00000000
#define MC_RD_GRP_SYS__SDMA1__SHIFT__CI__VI             0x00000008
#define MC_RD_GRP_SYS__SMU__SHIFT                       0x00000014
#define MC_RD_GRP_SYS__VCEU__SHIFT                      0x0000001c
#define MC_RD_GRP_SYS__VCE__SHIFT                       0x00000018
#define MC_RD_GRP_SYS__VMC__SHIFT                       0x00000004
#define MC_RD_HUB__BLACKOUT_EXEMPT__SHIFT               0x00000003
#define MC_RD_HUB__ENABLE__SHIFT                        0x00000000
#define MC_RD_HUB__LAZY_TIMER__SHIFT                    0x0000000b
#define MC_RD_HUB__MAX_BURST__SHIFT                     0x00000007
#define MC_RD_HUB__PRESCALE__SHIFT                      0x00000001
#define MC_RD_HUB__STALL_MODE__SHIFT                    0x00000004
#define MC_RD_HUB__STALL_OVERRIDE_WTM__SHIFT            0x0000000f
#define MC_RD_HUB__STALL_OVERRIDE__SHIFT                0x00000006
#define MC_RD_TC0__BLACKOUT_EXEMPT__SHIFT               0x00000003
#define MC_RD_TC0__ENABLE__SHIFT                        0x00000000
#define MC_RD_TC0__LAZY_TIMER__SHIFT                    0x0000000b
#define MC_RD_TC0__MAX_BURST__SHIFT                     0x00000007
#define MC_RD_TC0__PRESCALE__SHIFT                      0x00000001
#define MC_RD_TC0__STALL_MODE__SHIFT                    0x00000004
#define MC_RD_TC0__STALL_OVERRIDE_WTM__SHIFT            0x0000000f
#define MC_RD_TC0__STALL_OVERRIDE__SHIFT                0x00000006
#define MC_RD_TC1__BLACKOUT_EXEMPT__SHIFT               0x00000003
#define MC_RD_TC1__ENABLE__SHIFT                        0x00000000
#define MC_RD_TC1__LAZY_TIMER__SHIFT                    0x0000000b
#define MC_RD_TC1__MAX_BURST__SHIFT                     0x00000007
#define MC_RD_TC1__PRESCALE__SHIFT                      0x00000001
#define MC_RD_TC1__STALL_MODE__SHIFT                    0x00000004
#define MC_RD_TC1__STALL_OVERRIDE_WTM__SHIFT            0x0000000f
#define MC_RD_TC1__STALL_OVERRIDE__SHIFT                0x00000006
#define MC_RPB_ARB_CNTL__ATC_SWITCH_NUM__SHIFT          0x00000010
#define MC_RPB_ARB_CNTL__RD_SWITCH_NUM__SHIFT           0x00000008
#define MC_RPB_ARB_CNTL__WR_SWITCH_NUM__SHIFT           0x00000000
#define MC_RPB_BIF_CNTL__ARB_SWITCH_NUM__SHIFT          0x00000000
#define MC_RPB_BIF_CNTL__XPB_SWITCH_NUM__SHIFT          0x00000008
#define MC_RPB_CID_QUEUE_EX_DATA__READ_ENTRIES__SHIFT   0x00000010
#define MC_RPB_CID_QUEUE_EX_DATA__WRITE_ENTRIES__SHIFT  0x00000000
#define MC_RPB_CID_QUEUE_EX__OFFSET__SHIFT              0x00000001
#define MC_RPB_CID_QUEUE_EX__START__SHIFT               0x00000000
#define MC_RPB_CID_QUEUE_RD__CLIENT_ID__SHIFT           0x00000000
#define MC_RPB_CID_QUEUE_RD__READ_QUEUE__SHIFT          0x0000000a
#define MC_RPB_CID_QUEUE_RD__WRITE_QUEUE__SHIFT         0x00000008
#define MC_RPB_CID_QUEUE_WR__CLIENT_ID__SHIFT           0x00000000
#define MC_RPB_CID_QUEUE_WR__READ_QUEUE__SHIFT          0x0000000b
#define MC_RPB_CID_QUEUE_WR__UPDATE_MODE__SHIFT         0x00000008
#define MC_RPB_CID_QUEUE_WR__UPDATE__SHIFT              0x0000000d
#define MC_RPB_CID_QUEUE_WR__WRITE_QUEUE__SHIFT         0x00000009
#define MC_RPB_CONF__RPB_RD_PCIE_ORDER__SHIFT           0x00000010
#define MC_RPB_CONF__RPB_WR_PCIE_ORDER__SHIFT           0x00000011
#define MC_RPB_CONF__XPB_PCIE_ORDER__SHIFT              0x0000000f
#define MC_RPB_DBG1__DEBUG_BITS__SHIFT                  0x00000014
#define MC_RPB_DBG1__RPB_BIF_OUTSTANDING_RD_32B__SHIFT  0x00000008
#define MC_RPB_DBG1__RPB_BIF_OUTSTANDING_RD__SHIFT      0x00000000
#define MC_RPB_EFF_CNTL__RD_LAZY_TIMER__SHIFT           0x00000008
#define MC_RPB_EFF_CNTL__WR_LAZY_TIMER__SHIFT           0x00000000
#define MC_RPB_IF_CONF__OUTSTANDING_WRRET_ASK__SHIFT    0x00000008
#define MC_RPB_IF_CONF__RPB_BIF_CREDITS__SHIFT          0x00000000
#define MC_RPB_PERFCOUNTER0_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_RPB_PERFCOUNTER0_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_RPB_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_RPB_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_RPB_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_RPB_PERFCOUNTER1_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_RPB_PERFCOUNTER1_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_RPB_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_RPB_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_RPB_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_RPB_PERFCOUNTER2_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_RPB_PERFCOUNTER2_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_RPB_PERFCOUNTER2_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_RPB_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_RPB_PERFCOUNTER2_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_RPB_PERFCOUNTER3_CFG__CLEAR__SHIFT__CI__VI   0x0000001d
#define MC_RPB_PERFCOUNTER3_CFG__ENABLE__SHIFT__CI__VI  0x0000001c
#define MC_RPB_PERFCOUNTER3_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_RPB_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_RPB_PERFCOUNTER3_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_RPB_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__CI__VI 0x00000010
#define MC_RPB_PERFCOUNTER_HI__COUNTER_HI__SHIFT__CI__VI 0x00000000
#define MC_RPB_PERFCOUNTER_LO__COUNTER_LO__SHIFT__CI__VI 0x00000000
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__CI__VI 0x00000019
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__CI__VI 0x00000018
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__CI__VI 0x00000000
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__CI__VI 0x00000008
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__CI__VI 0x0000001a
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__CI__VI 0x00000010
#define MC_RPB_PERF_COUNTER_CNTL__CLEAR_ALL_PERF_COUNTERS__SHIFT 0x00000003
#define MC_RPB_PERF_COUNTER_CNTL__CLEAR_SELECTED_PERF_COUNTER__SHIFT 0x00000002
#define MC_RPB_PERF_COUNTER_CNTL__ENABLE_PERF_COUNTERS__SHIFT 0x00000005
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_0__SHIFT 0x00000009
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_1__SHIFT 0x0000000e
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_2__SHIFT 0x00000013
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_3__SHIFT 0x00000018
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_SELECT__SHIFT 0x00000000
#define MC_RPB_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION__SHIFT 0x00000004
#define MC_RPB_PERF_COUNTER_STATUS__PERFORMANCE_COUNTER_VALUE__SHIFT 0x00000000
#define MC_RPB_RD_SWITCH_CNTL__QUEUE0_SWITCH_NUM__SHIFT 0x00000000
#define MC_RPB_RD_SWITCH_CNTL__QUEUE1_SWITCH_NUM__SHIFT 0x00000008
#define MC_RPB_RD_SWITCH_CNTL__QUEUE2_SWITCH_NUM__SHIFT 0x00000010
#define MC_RPB_RD_SWITCH_CNTL__QUEUE3_SWITCH_NUM__SHIFT 0x00000018
#define MC_RPB_WR_COMBINE_CNTL__WC_ALIGN__SHIFT         0x00000007
#define MC_RPB_WR_COMBINE_CNTL__WC_ENABLE__SHIFT        0x00000000
#define MC_RPB_WR_COMBINE_CNTL__WC_FLUSH_TIMER__SHIFT   0x00000003
#define MC_RPB_WR_COMBINE_CNTL__WC_MAX_PACKET_SIZE__SHIFT 0x00000001
#define MC_RPB_WR_SWITCH_CNTL__QUEUE0_SWITCH_NUM__SHIFT 0x00000000
#define MC_RPB_WR_SWITCH_CNTL__QUEUE1_SWITCH_NUM__SHIFT 0x00000008
#define MC_RPB_WR_SWITCH_CNTL__QUEUE2_SWITCH_NUM__SHIFT 0x00000010
#define MC_RPB_WR_SWITCH_CNTL__QUEUE3_SWITCH_NUM__SHIFT 0x00000018
#define MC_SEQ_BIT_REMAP_B0_D0__BIT0__SHIFT__SI__CI     0x00000000
#define MC_SEQ_BIT_REMAP_B0_D0__BIT1__SHIFT__SI__CI     0x00000003
#define MC_SEQ_BIT_REMAP_B0_D0__BIT2__SHIFT__SI__CI     0x00000006
#define MC_SEQ_BIT_REMAP_B0_D0__BIT3__SHIFT__SI__CI     0x00000009
#define MC_SEQ_BIT_REMAP_B0_D0__BIT4__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_BIT_REMAP_B0_D0__BIT5__SHIFT__SI__CI     0x0000000f
#define MC_SEQ_BIT_REMAP_B0_D0__BIT6__SHIFT__SI__CI     0x00000012
#define MC_SEQ_BIT_REMAP_B0_D0__BIT7__SHIFT__SI__CI     0x00000015
#define MC_SEQ_BIT_REMAP_B0_D1__BIT0__SHIFT__SI__CI     0x00000000
#define MC_SEQ_BIT_REMAP_B0_D1__BIT1__SHIFT__SI__CI     0x00000003
#define MC_SEQ_BIT_REMAP_B0_D1__BIT2__SHIFT__SI__CI     0x00000006
#define MC_SEQ_BIT_REMAP_B0_D1__BIT3__SHIFT__SI__CI     0x00000009
#define MC_SEQ_BIT_REMAP_B0_D1__BIT4__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_BIT_REMAP_B0_D1__BIT5__SHIFT__SI__CI     0x0000000f
#define MC_SEQ_BIT_REMAP_B0_D1__BIT6__SHIFT__SI__CI     0x00000012
#define MC_SEQ_BIT_REMAP_B0_D1__BIT7__SHIFT__SI__CI     0x00000015
#define MC_SEQ_BIT_REMAP_B1_D0__BIT0__SHIFT__SI__CI     0x00000000
#define MC_SEQ_BIT_REMAP_B1_D0__BIT1__SHIFT__SI__CI     0x00000003
#define MC_SEQ_BIT_REMAP_B1_D0__BIT2__SHIFT__SI__CI     0x00000006
#define MC_SEQ_BIT_REMAP_B1_D0__BIT3__SHIFT__SI__CI     0x00000009
#define MC_SEQ_BIT_REMAP_B1_D0__BIT4__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_BIT_REMAP_B1_D0__BIT5__SHIFT__SI__CI     0x0000000f
#define MC_SEQ_BIT_REMAP_B1_D0__BIT6__SHIFT__SI__CI     0x00000012
#define MC_SEQ_BIT_REMAP_B1_D0__BIT7__SHIFT__SI__CI     0x00000015
#define MC_SEQ_BIT_REMAP_B1_D1__BIT0__SHIFT__SI__CI     0x00000000
#define MC_SEQ_BIT_REMAP_B1_D1__BIT1__SHIFT__SI__CI     0x00000003
#define MC_SEQ_BIT_REMAP_B1_D1__BIT2__SHIFT__SI__CI     0x00000006
#define MC_SEQ_BIT_REMAP_B1_D1__BIT3__SHIFT__SI__CI     0x00000009
#define MC_SEQ_BIT_REMAP_B1_D1__BIT4__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_BIT_REMAP_B1_D1__BIT5__SHIFT__SI__CI     0x0000000f
#define MC_SEQ_BIT_REMAP_B1_D1__BIT6__SHIFT__SI__CI     0x00000012
#define MC_SEQ_BIT_REMAP_B1_D1__BIT7__SHIFT__SI__CI     0x00000015
#define MC_SEQ_BIT_REMAP_B2_D0__BIT0__SHIFT__SI__CI     0x00000000
#define MC_SEQ_BIT_REMAP_B2_D0__BIT1__SHIFT__SI__CI     0x00000003
#define MC_SEQ_BIT_REMAP_B2_D0__BIT2__SHIFT__SI__CI     0x00000006
#define MC_SEQ_BIT_REMAP_B2_D0__BIT3__SHIFT__SI__CI     0x00000009
#define MC_SEQ_BIT_REMAP_B2_D0__BIT4__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_BIT_REMAP_B2_D0__BIT5__SHIFT__SI__CI     0x0000000f
#define MC_SEQ_BIT_REMAP_B2_D0__BIT6__SHIFT__SI__CI     0x00000012
#define MC_SEQ_BIT_REMAP_B2_D0__BIT7__SHIFT__SI__CI     0x00000015
#define MC_SEQ_BIT_REMAP_B2_D1__BIT0__SHIFT__SI__CI     0x00000000
#define MC_SEQ_BIT_REMAP_B2_D1__BIT1__SHIFT__SI__CI     0x00000003
#define MC_SEQ_BIT_REMAP_B2_D1__BIT2__SHIFT__SI__CI     0x00000006
#define MC_SEQ_BIT_REMAP_B2_D1__BIT3__SHIFT__SI__CI     0x00000009
#define MC_SEQ_BIT_REMAP_B2_D1__BIT4__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_BIT_REMAP_B2_D1__BIT5__SHIFT__SI__CI     0x0000000f
#define MC_SEQ_BIT_REMAP_B2_D1__BIT6__SHIFT__SI__CI     0x00000012
#define MC_SEQ_BIT_REMAP_B2_D1__BIT7__SHIFT__SI__CI     0x00000015
#define MC_SEQ_BIT_REMAP_B3_D0__BIT0__SHIFT__SI__CI     0x00000000
#define MC_SEQ_BIT_REMAP_B3_D0__BIT1__SHIFT__SI__CI     0x00000003
#define MC_SEQ_BIT_REMAP_B3_D0__BIT2__SHIFT__SI__CI     0x00000006
#define MC_SEQ_BIT_REMAP_B3_D0__BIT3__SHIFT__SI__CI     0x00000009
#define MC_SEQ_BIT_REMAP_B3_D0__BIT4__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_BIT_REMAP_B3_D0__BIT5__SHIFT__SI__CI     0x0000000f
#define MC_SEQ_BIT_REMAP_B3_D0__BIT6__SHIFT__SI__CI     0x00000012
#define MC_SEQ_BIT_REMAP_B3_D0__BIT7__SHIFT__SI__CI     0x00000015
#define MC_SEQ_BIT_REMAP_B3_D1__BIT0__SHIFT__SI__CI     0x00000000
#define MC_SEQ_BIT_REMAP_B3_D1__BIT1__SHIFT__SI__CI     0x00000003
#define MC_SEQ_BIT_REMAP_B3_D1__BIT2__SHIFT__SI__CI     0x00000006
#define MC_SEQ_BIT_REMAP_B3_D1__BIT3__SHIFT__SI__CI     0x00000009
#define MC_SEQ_BIT_REMAP_B3_D1__BIT4__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_BIT_REMAP_B3_D1__BIT5__SHIFT__SI__CI     0x0000000f
#define MC_SEQ_BIT_REMAP_B3_D1__BIT6__SHIFT__SI__CI     0x00000012
#define MC_SEQ_BIT_REMAP_B3_D1__BIT7__SHIFT__SI__CI     0x00000015
#define MC_SEQ_BYTE_REMAP_D0__BYTE0__SHIFT__SI__CI      0x00000000
#define MC_SEQ_BYTE_REMAP_D0__BYTE1__SHIFT__SI__CI      0x00000002
#define MC_SEQ_BYTE_REMAP_D0__BYTE2__SHIFT__SI__CI      0x00000004
#define MC_SEQ_BYTE_REMAP_D0__BYTE3__SHIFT__SI__CI      0x00000006
#define MC_SEQ_BYTE_REMAP_D1__BYTE0__SHIFT__SI__CI      0x00000000
#define MC_SEQ_BYTE_REMAP_D1__BYTE1__SHIFT__SI__CI      0x00000002
#define MC_SEQ_BYTE_REMAP_D1__BYTE2__SHIFT__SI__CI      0x00000004
#define MC_SEQ_BYTE_REMAP_D1__BYTE3__SHIFT__SI__CI      0x00000006
#define MC_SEQ_CAS_TIMING_LP__TCCDL__SHIFT              0x00000009
#define MC_SEQ_CAS_TIMING_LP__TNOPR__SHIFT              0x00000002
#define MC_SEQ_CAS_TIMING_LP__TNOPW__SHIFT              0x00000000
#define MC_SEQ_CAS_TIMING_LP__TR2R__SHIFT               0x0000000c
#define MC_SEQ_CAS_TIMING_LP__TR2W__SHIFT               0x00000004
#define MC_SEQ_CAS_TIMING_LP__TW2R__SHIFT               0x00000010
#define MC_SEQ_CAS_TIMING__TCCDL__SHIFT                 0x00000009
#define MC_SEQ_CAS_TIMING__TNOPR__SHIFT                 0x00000002
#define MC_SEQ_CAS_TIMING__TNOPW__SHIFT                 0x00000000
#define MC_SEQ_CAS_TIMING__TR2R__SHIFT                  0x0000000c
#define MC_SEQ_CAS_TIMING__TR2W__SHIFT                  0x00000004
#define MC_SEQ_CAS_TIMING__TW2R__SHIFT                  0x00000010
#define MC_SEQ_CG__CG_SEQ_REQ__SHIFT                    0x00000000
#define MC_SEQ_CG__CG_SEQ_RESP__SHIFT                   0x00000008
#define MC_SEQ_CG__SEQ_CG_REQ__SHIFT                    0x00000010
#define MC_SEQ_CG__SEQ_CG_RESP__SHIFT                   0x00000018
#define MC_SEQ_CMD__ADR_MSB0__SHIFT__SI__CI             0x0000001d
#define MC_SEQ_CMD__ADR_MSB1__SHIFT__SI__CI             0x0000001c
#define MC_SEQ_CMD__ADR__SHIFT                          0x00000000
#define MC_SEQ_CMD__CSB__SHIFT__SI__CI                  0x00000015
#define MC_SEQ_CNTL_2__ARB_RTDAT_WMK_MSB__SHIFT__SI__CI 0x00000008
#define MC_SEQ_CNTL_2__DRST_NSTR__SHIFT__SI__CI         0x0000000a
#define MC_SEQ_CNTL_2__DRST_PDRV__SHIFT__CI             0x00000000
#define MC_SEQ_CNTL_2__DRST_PD__SHIFT__CI               0x00000005
#define MC_SEQ_CNTL_2__DRST_PSTR__SHIFT__SI__CI         0x00000010
#define MC_SEQ_CNTL_2__DRST_PU__SHIFT__CI               0x00000004
#define MC_SEQ_CNTL_2__PLL_RX_PWRON_D0__SHIFT__SI__CI   0x00000018
#define MC_SEQ_CNTL_2__PLL_RX_PWRON_D1__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_CNTL_2__PLL_TX_PWRON_D0__SHIFT__SI__CI   0x00000016
#define MC_SEQ_CNTL_2__PLL_TX_PWRON_D1__SHIFT__SI__CI   0x00000017
#define MC_SEQ_CNTL_3__CAC_EN__SHIFT__CI                0x0000001f
#define MC_SEQ_CNTL_3__DBI_FRC__SHIFT__CI               0x00000015
#define MC_SEQ_CNTL_3__DQS_FRC_PAT__SHIFT__CI           0x00000018
#define MC_SEQ_CNTL_3__DQS_FRC__SHIFT__CI               0x00000017
#define MC_SEQ_CNTL_3__FCK_FRC__SHIFT__CI               0x00000014
#define MC_SEQ_CNTL_3__IDSC_EN__SHIFT__CI               0x0000001e
#define MC_SEQ_CNTL_3__PIPE_DELAY_IN_D0__SHIFT__CI      0x00000003
#define MC_SEQ_CNTL_3__PIPE_DELAY_IN_D1__SHIFT__CI      0x00000009
#define MC_SEQ_CNTL_3__PIPE_DELAY_OUT_D0__SHIFT__CI     0x00000000
#define MC_SEQ_CNTL_3__PIPE_DELAY_OUT_D1__SHIFT__CI     0x00000006
#define MC_SEQ_CNTL_3__PRGRM_CDC__SHIFT__CI             0x00000016
#define MC_SEQ_CNTL_3__REPCG_EN_D0__SHIFT__CI           0x0000000c
#define MC_SEQ_CNTL_3__REPCG_EN_D1__SHIFT__CI           0x0000000d
#define MC_SEQ_CNTL_3__REPCG_OFF_DLY__SHIFT__CI         0x00000010
#define MC_SEQ_CNTL__DAT_INV__SHIFT                     0x00000006
#define MC_SEQ_CNTL__MEM_ADDR_MAP_BANK__SHIFT__SI__CI   0x00000002
#define MC_SEQ_CNTL__MEM_ADDR_MAP_COLS__SHIFT__SI__CI   0x00000000
#define MC_SEQ_CNTL__MSK_DF1__SHIFT__SI__CI             0x00000007
#define MC_SEQ_CNTL__SAFE_MODE__SHIFT                   0x00000004
#define MC_SEQ_DLL_STBY_LP__ENTR_DLY__SHIFT__CI         0x00000005
#define MC_SEQ_DLL_STBY_LP__EN__SHIFT__CI               0x00000000
#define MC_SEQ_DLL_STBY_LP__EXIT_DLY__SHIFT__CI         0x00000018
#define MC_SEQ_DLL_STBY_LP__MSTRSTBY_FRC__SHIFT__CI     0x00000003
#define MC_SEQ_DLL_STBY_LP__MSTRSTBY_VAL__SHIFT__CI     0x00000004
#define MC_SEQ_DLL_STBY_LP__STBY_DLY__SHIFT__CI         0x00000008
#define MC_SEQ_DLL_STBY_LP__TCKE_EXTN__SHIFT__CI        0x00000010
#define MC_SEQ_DLL_STBY_LP__TCKE_PULSE_EXTN__SHIFT__CI  0x0000000c
#define MC_SEQ_DLL_STBY_LP__VCTRLADC_FRC__SHIFT__CI     0x00000001
#define MC_SEQ_DLL_STBY_LP__VCTRLADC_VAL__SHIFT__CI     0x00000002
#define MC_SEQ_DLL_STBY__ENTR_DLY__SHIFT__CI            0x00000005
#define MC_SEQ_DLL_STBY__EN__SHIFT__CI                  0x00000000
#define MC_SEQ_DLL_STBY__EXIT_DLY__SHIFT__CI            0x00000018
#define MC_SEQ_DLL_STBY__MSTRSTBY_FRC__SHIFT__CI        0x00000003
#define MC_SEQ_DLL_STBY__MSTRSTBY_VAL__SHIFT__CI        0x00000004
#define MC_SEQ_DLL_STBY__STBY_DLY__SHIFT__CI            0x00000008
#define MC_SEQ_DLL_STBY__TCKE_EXTN__SHIFT__CI           0x00000010
#define MC_SEQ_DLL_STBY__TCKE_PULSE_EXTN__SHIFT__CI     0x0000000c
#define MC_SEQ_DLL_STBY__VCTRLADC_FRC__SHIFT__CI        0x00000001
#define MC_SEQ_DLL_STBY__VCTRLADC_VAL__SHIFT__CI        0x00000002
#define MC_SEQ_DRAM_2__ADBI_ACT__SHIFT__SI__CI          0x0000001a
#define MC_SEQ_DRAM_2__ADBI_DF1__SHIFT__SI__CI          0x00000019
#define MC_SEQ_DRAM_2__ADR_DBI_ACM__SHIFT__SI__CI       0x00000002
#define MC_SEQ_DRAM_2__ADR_DBI__SHIFT__SI__CI           0x00000001
#define MC_SEQ_DRAM_2__ADR_DDR__SHIFT__SI__CI           0x00000000
#define MC_SEQ_DRAM_2__BNK_MRS__SHIFT__SI__CI           0x0000000d
#define MC_SEQ_DRAM_2__CMD_QDR__SHIFT__SI__CI           0x00000003
#define MC_SEQ_DRAM_2__CS_BY16__SHIFT__SI__CI           0x0000001f
#define MC_SEQ_DRAM_2__DAT_QDR__SHIFT__SI__CI           0x00000004
#define MC_SEQ_DRAM_2__DBI_ACT__SHIFT__SI__CI           0x0000001c
#define MC_SEQ_DRAM_2__DBI_DF1__SHIFT__SI__CI           0x0000001b
#define MC_SEQ_DRAM_2__DBI_EDC_DF1__SHIFT__SI__CI       0x0000001d
#define MC_SEQ_DRAM_2__DBI_OVR__SHIFT__SI__CI           0x0000000e
#define MC_SEQ_DRAM_2__DQM_EST__SHIFT__SI__CI           0x00000007
#define MC_SEQ_DRAM_2__PLL_CLR__SHIFT__SI__CI           0x0000000b
#define MC_SEQ_DRAM_2__PLL_CNT__SHIFT__SI__CI           0x00000010
#define MC_SEQ_DRAM_2__PLL_EST__SHIFT__SI__CI           0x0000000a
#define MC_SEQ_DRAM_2__RD_DQS__SHIFT__SI__CI            0x00000008
#define MC_SEQ_DRAM_2__TESTCHIP_EN__SHIFT__SI__CI       0x0000001e
#define MC_SEQ_DRAM_2__TRI_CLK__SHIFT__SI__CI           0x0000000f
#define MC_SEQ_DRAM_2__WR_DQS__SHIFT__SI__CI            0x00000009
#define MC_SEQ_DRAM_ERROR_INSERTION__RX__SHIFT__SI__CI  0x00000010
#define MC_SEQ_DRAM_ERROR_INSERTION__TX__SHIFT__SI__CI  0x00000000
#define MC_SEQ_DRAM__ADR_2CK__SHIFT__SI__CI             0x00000000
#define MC_SEQ_DRAM__ADR_DF1__SHIFT__SI__CI             0x00000002
#define MC_SEQ_DRAM__ADR_MUX__SHIFT__SI__CI             0x00000001
#define MC_SEQ_DRAM__AP8__SHIFT__SI__CI                 0x00000003
#define MC_SEQ_DRAM__BO4__SHIFT__SI__CI                 0x0000000e
#define MC_SEQ_DRAM__DAT_DF1__SHIFT__SI__CI             0x00000004
#define MC_SEQ_DRAM__DLL_CLR__SHIFT__SI__CI             0x0000000f
#define MC_SEQ_DRAM__DLL_CNT__SHIFT__SI__CI             0x00000010
#define MC_SEQ_DRAM__DQM_DF1__SHIFT__SI__CI             0x00000006
#define MC_SEQ_DRAM__DQS_DF1__SHIFT__SI__CI             0x00000005
#define MC_SEQ_DRAM__ODT_ACT__SHIFT__SI__CI             0x0000001b
#define MC_SEQ_DRAM__ODT_ENB__SHIFT__SI__CI             0x0000001a
#define MC_SEQ_DRAM__RDSTRB_RSYC_DIS__SHIFT__CI         0x0000001f
#define MC_SEQ_DRAM__TRI_CKE__SHIFT__SI__CI             0x0000001e
#define MC_SEQ_DRAM__TRI_MIO_DYN__SHIFT__SI__CI         0x0000001d
#define MC_SEQ_FIFO_CTL__CG_DIS_D0__SHIFT__SI__CI       0x00000008
#define MC_SEQ_FIFO_CTL__CG_DIS_D1__SHIFT__SI__CI       0x00000009
#define MC_SEQ_FIFO_CTL__R_DQS_FRC__SHIFT__CI           0x0000001c
#define MC_SEQ_FIFO_CTL__R_DQS_LD_INIT__SHIFT__CI       0x00000014
#define MC_SEQ_FIFO_CTL__R_DQS_STEP__SHIFT__CI          0x00000018
#define MC_SEQ_FIFO_CTL__R_LD_INIT__SHIFT__SI__CI       0x00000004
#define MC_SEQ_FIFO_CTL__R_SYC_SEL__SHIFT__SI__CI       0x00000006
#define MC_SEQ_FIFO_CTL__SYC_DLY__SHIFT__SI__CI         0x0000000c
#define MC_SEQ_FIFO_CTL__W_ASYC_EXT__SHIFT__SI__CI      0x00000010
#define MC_SEQ_FIFO_CTL__W_DSYC_EXT__SHIFT__SI__CI      0x00000012
#define MC_SEQ_FIFO_CTL__W_LD_INIT_D0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_FIFO_CTL__W_LD_INIT_D1__SHIFT__SI__CI    0x0000000a
#define MC_SEQ_FIFO_CTL__W_SYC_SEL__SHIFT__SI__CI       0x00000002
#define MC_SEQ_G5PDX_CMD0_LP__CMD__SHIFT__CI            0x00000000
#define MC_SEQ_G5PDX_CMD0__CMD__SHIFT__CI               0x00000000
#define MC_SEQ_G5PDX_CMD1_LP__CMD__SHIFT__CI            0x00000000
#define MC_SEQ_G5PDX_CMD1__CMD__SHIFT__CI               0x00000000
#define MC_SEQ_G5PDX_CTRL_LP__CH0_ENABLE__SHIFT__CI     0x00000000
#define MC_SEQ_G5PDX_CTRL_LP__CH1_ENABLE__SHIFT__CI     0x00000001
#define MC_SEQ_G5PDX_CTRL_LP__TMRD__SHIFT__CI           0x00000014
#define MC_SEQ_G5PDX_CTRL_LP__TMRS2WCK__SHIFT__CI       0x0000000c
#define MC_SEQ_G5PDX_CTRL_LP__TPD2MRS__SHIFT__CI        0x00000004
#define MC_SEQ_G5PDX_CTRL_LP__TWCK2MRS__SHIFT__CI       0x00000010
#define MC_SEQ_G5PDX_CTRL_LP__WCKOFF_EARLY__SHIFT__CI   0x00000002
#define MC_SEQ_G5PDX_CTRL_LP__WCKOFF_LATE__SHIFT__CI    0x00000003
#define MC_SEQ_G5PDX_CTRL__CH0_ENABLE__SHIFT__CI        0x00000000
#define MC_SEQ_G5PDX_CTRL__CH1_ENABLE__SHIFT__CI        0x00000001
#define MC_SEQ_G5PDX_CTRL__TMRD__SHIFT__CI              0x00000014
#define MC_SEQ_G5PDX_CTRL__TMRS2WCK__SHIFT__CI          0x0000000c
#define MC_SEQ_G5PDX_CTRL__TPD2MRS__SHIFT__CI           0x00000004
#define MC_SEQ_G5PDX_CTRL__TWCK2MRS__SHIFT__CI          0x00000010
#define MC_SEQ_G5PDX_CTRL__WCKOFF_EARLY__SHIFT__CI      0x00000002
#define MC_SEQ_G5PDX_CTRL__WCKOFF_LATE__SHIFT__CI       0x00000003
#define MC_SEQ_IO_DEBUG_DATA__IO_DEBUG_DATA__SHIFT      0x00000000
#define MC_SEQ_IO_DEBUG_INDEX__IO_DEBUG_INDEX__SHIFT    0x00000000
#define MC_SEQ_IO_RDBI__MASK__SHIFT__SI__CI             0x00000000
#define MC_SEQ_IO_REDC__EDC__SHIFT__SI__CI              0x00000000
#define MC_SEQ_IO_RESERVE_D0__APHY_RSV__SHIFT__SI__CI   0x00000018
#define MC_SEQ_IO_RESERVE_D0__DPHY0_RSV__SHIFT__SI__CI  0x00000000
#define MC_SEQ_IO_RESERVE_D0__DPHY1_RSV__SHIFT__SI__CI  0x0000000c
#define MC_SEQ_IO_RESERVE_D1__APHY_RSV__SHIFT__SI__CI   0x00000018
#define MC_SEQ_IO_RESERVE_D1__DPHY0_RSV__SHIFT__SI__CI  0x00000000
#define MC_SEQ_IO_RESERVE_D1__DPHY1_RSV__SHIFT__SI__CI  0x0000000c
#define MC_SEQ_IO_RWORD0__RDATA__SHIFT__SI__CI          0x00000000
#define MC_SEQ_IO_RWORD1__RDATA__SHIFT__SI__CI          0x00000000
#define MC_SEQ_IO_RWORD2__RDATA__SHIFT__SI__CI          0x00000000
#define MC_SEQ_IO_RWORD3__RDATA__SHIFT__SI__CI          0x00000000
#define MC_SEQ_IO_RWORD4__RDATA__SHIFT__SI__CI          0x00000000
#define MC_SEQ_IO_RWORD5__RDATA__SHIFT__SI__CI          0x00000000
#define MC_SEQ_IO_RWORD6__RDATA__SHIFT__SI__CI          0x00000000
#define MC_SEQ_IO_RWORD7__RDATA__SHIFT__SI__CI          0x00000000
#define MC_SEQ_MISC0__VALUE__SHIFT                      0x00000000
#define MC_SEQ_MISC1__VALUE__SHIFT                      0x00000000
#define MC_SEQ_MISC3__VALUE__SHIFT                      0x00000000
#define MC_SEQ_MISC4__VALUE__SHIFT                      0x00000000
#define MC_SEQ_MISC5__VALUE__SHIFT                      0x00000000
#define MC_SEQ_MISC6__VALUE__SHIFT                      0x00000000
#define MC_SEQ_MISC7__VALUE__SHIFT                      0x00000000
#define MC_SEQ_MISC8__VALUE__SHIFT                      0x00000000
#define MC_SEQ_MISC9__VALUE__SHIFT                      0x00000000
#define MC_SEQ_MISC_TIMING2_LP__PA2RDATA__SHIFT         0x00000000
#define MC_SEQ_MISC_TIMING2_LP__TADR__SHIFT__SI__CI     0x00000015
#define MC_SEQ_MISC_TIMING2_LP__TFCKTR__SHIFT__SI__CI   0x00000018
#define MC_SEQ_MISC_TIMING2_LP__TREDC__SHIFT__SI__CI    0x0000000d
#define MC_SEQ_MISC_TIMING2_LP__TWEDC__SHIFT__SI__CI    0x00000010
#define MC_SEQ_MISC_TIMING2__PA2RDATA__SHIFT            0x00000000
#define MC_SEQ_MISC_TIMING2__TREDC__SHIFT__SI__CI       0x0000000d
#define MC_SEQ_MISC_TIMING2__TWEDC__SHIFT__SI__CI       0x00000010
#define MC_SEQ_MISC_TIMING_LP__TRP_WRA__SHIFT           0x00000000
#define MC_SEQ_MISC_TIMING__TRP_WRA__SHIFT              0x00000000
#define MC_SEQ_MPLL_OVERRIDE__AD_PLL_RESET_OVERRIDE__SHIFT__SI__CI 0x00000000
#define MC_SEQ_MPLL_OVERRIDE__ATGM_CLK_SEL_OVERRIDE__SHIFT__SI__CI 0x00000005
#define MC_SEQ_MPLL_OVERRIDE__DQ_0_0_PLL_RESET_OVERRIDE__SHIFT__SI__CI 0x00000001
#define MC_SEQ_MPLL_OVERRIDE__DQ_0_1_PLL_RESET_OVERRIDE__SHIFT__SI__CI 0x00000002
#define MC_SEQ_MPLL_OVERRIDE__DQ_1_0_PLL_RESET_OVERRIDE__SHIFT__SI__CI 0x00000003
#define MC_SEQ_MPLL_OVERRIDE__DQ_1_1_PLL_RESET_OVERRIDE__SHIFT__SI__CI 0x00000004
#define MC_SEQ_MPLL_OVERRIDE__TEST_BYPASS_CLK_EN_OVERRIDE__SHIFT__SI__CI 0x00000006
#define MC_SEQ_MPLL_OVERRIDE__TEST_BYPASS_CLK_SEL_OVERRIDE__SHIFT__SI__CI 0x00000007
#define MC_SEQ_PERF_CNTL_1__PAUSE__SHIFT__SI__CI        0x00000000
#define MC_SEQ_PERF_CNTL_1__SEL_A_MSB__SHIFT__SI__CI    0x00000008
#define MC_SEQ_PERF_CNTL_1__SEL_B_MSB__SHIFT__SI__CI    0x00000009
#define MC_SEQ_PERF_CNTL_1__SEL_CH0_C_MSB__SHIFT__SI__CI 0x0000000a
#define MC_SEQ_PERF_CNTL_1__SEL_CH0_D_MSB__SHIFT__SI__CI 0x0000000b
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_A_MSB__SHIFT__SI__CI 0x0000000c
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_B_MSB__SHIFT__SI__CI 0x0000000d
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_C_MSB__SHIFT__SI__CI 0x0000000e
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_D_MSB__SHIFT__SI__CI 0x0000000f
#define MC_SEQ_PERF_CNTL__CNTL__SHIFT__SI__CI           0x0000001e
#define MC_SEQ_PERF_CNTL__MONITOR_PERIOD__SHIFT__SI__CI 0x00000000
#define MC_SEQ_PERF_SEQ_CNT_A_I0__VALUE__SHIFT__SI__CI  0x00000000
#define MC_SEQ_PERF_SEQ_CNT_A_I1__VALUE__SHIFT__SI__CI  0x00000000
#define MC_SEQ_PERF_SEQ_CNT_B_I0__VALUE__SHIFT__SI__CI  0x00000000
#define MC_SEQ_PERF_SEQ_CNT_B_I1__VALUE__SHIFT__SI__CI  0x00000000
#define MC_SEQ_PERF_SEQ_CNT_C_I0__VALUE__SHIFT__SI__CI  0x00000000
#define MC_SEQ_PERF_SEQ_CNT_C_I1__VALUE__SHIFT__SI__CI  0x00000000
#define MC_SEQ_PERF_SEQ_CNT_D_I0__VALUE__SHIFT__SI__CI  0x00000000
#define MC_SEQ_PERF_SEQ_CNT_D_I1__VALUE__SHIFT__SI__CI  0x00000000
#define MC_SEQ_PERF_SEQ_CTL__SEL_A__SHIFT__SI__CI       0x00000000
#define MC_SEQ_PERF_SEQ_CTL__SEL_B__SHIFT__SI__CI       0x00000004
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH0_C__SHIFT__SI__CI   0x00000008
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH0_D__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_A__SHIFT__SI__CI   0x00000010
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_B__SHIFT__SI__CI   0x00000014
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_C__SHIFT__SI__CI   0x00000018
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_D__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_PHYREG_BCAST__ADR_MASK__SHIFT__CI        0x0000000f
#define MC_SEQ_PHYREG_BCAST__CH0_EN__SHIFT__CI          0x00000000
#define MC_SEQ_PHYREG_BCAST__CH1_EN__SHIFT__CI          0x00000001
#define MC_SEQ_PHYREG_BCAST__CKE_MASK__SHIFT__CI        0x00000007
#define MC_SEQ_PHYREG_BCAST__CLK_MASK__SHIFT__CI        0x0000000d
#define MC_SEQ_PHYREG_BCAST__CMD_MASK__SHIFT__CI        0x0000000e
#define MC_SEQ_PHYREG_BCAST__DBI_MASK__SHIFT__CI        0x00000009
#define MC_SEQ_PHYREG_BCAST__DQ_MASK__SHIFT__CI         0x00000008
#define MC_SEQ_PHYREG_BCAST__EDC_MASK__SHIFT__CI        0x0000000a
#define MC_SEQ_PHYREG_BCAST__WCDR_MASK__SHIFT__CI       0x0000000c
#define MC_SEQ_PHYREG_BCAST__WCK_MASK__SHIFT__CI        0x0000000b
#define MC_SEQ_PMG_CMD_EMRS_LP__ADR_MSB0__SHIFT__SI__CI 0x0000001d
#define MC_SEQ_PMG_CMD_EMRS_LP__ADR_MSB1__SHIFT__SI__CI 0x0000001c
#define MC_SEQ_PMG_CMD_EMRS_LP__ADR__SHIFT__SI__CI      0x00000000
#define MC_SEQ_PMG_CMD_EMRS_LP__BNK_MSB__SHIFT__SI__CI  0x00000013
#define MC_SEQ_PMG_CMD_EMRS_LP__CSB__SHIFT__SI__CI      0x00000015
#define MC_SEQ_PMG_CMD_EMRS_LP__END__SHIFT__SI__CI      0x00000014
#define MC_SEQ_PMG_CMD_EMRS_LP__MOP__SHIFT__SI__CI      0x00000010
#define MC_SEQ_PMG_CMD_MRS1_LP__ADR_MSB0__SHIFT__SI__CI 0x0000001d
#define MC_SEQ_PMG_CMD_MRS1_LP__ADR_MSB1__SHIFT__SI__CI 0x0000001c
#define MC_SEQ_PMG_CMD_MRS1_LP__ADR__SHIFT__SI__CI      0x00000000
#define MC_SEQ_PMG_CMD_MRS1_LP__BNK_MSB__SHIFT__SI__CI  0x00000013
#define MC_SEQ_PMG_CMD_MRS1_LP__CSB__SHIFT__SI__CI      0x00000015
#define MC_SEQ_PMG_CMD_MRS1_LP__END__SHIFT__SI__CI      0x00000014
#define MC_SEQ_PMG_CMD_MRS1_LP__MOP__SHIFT__SI__CI      0x00000010
#define MC_SEQ_PMG_CMD_MRS2_LP__ADR_MSB0__SHIFT__SI__CI 0x0000001d
#define MC_SEQ_PMG_CMD_MRS2_LP__ADR_MSB1__SHIFT__SI__CI 0x0000001c
#define MC_SEQ_PMG_CMD_MRS2_LP__ADR__SHIFT__SI__CI      0x00000000
#define MC_SEQ_PMG_CMD_MRS2_LP__BNK_MSB__SHIFT__SI__CI  0x00000013
#define MC_SEQ_PMG_CMD_MRS2_LP__CSB__SHIFT__SI__CI      0x00000015
#define MC_SEQ_PMG_CMD_MRS2_LP__END__SHIFT__SI__CI      0x00000014
#define MC_SEQ_PMG_CMD_MRS2_LP__MOP__SHIFT__SI__CI      0x00000010
#define MC_SEQ_PMG_CMD_MRS_LP__ADR_MSB0__SHIFT__SI__CI  0x0000001d
#define MC_SEQ_PMG_CMD_MRS_LP__ADR_MSB1__SHIFT__SI__CI  0x0000001c
#define MC_SEQ_PMG_CMD_MRS_LP__ADR__SHIFT__SI__CI       0x00000000
#define MC_SEQ_PMG_CMD_MRS_LP__BNK_MSB__SHIFT__SI__CI   0x00000013
#define MC_SEQ_PMG_CMD_MRS_LP__CSB__SHIFT__SI__CI       0x00000015
#define MC_SEQ_PMG_CMD_MRS_LP__END__SHIFT__SI__CI       0x00000014
#define MC_SEQ_PMG_CMD_MRS_LP__MOP__SHIFT__SI__CI       0x00000010
#define MC_SEQ_PMG_DVS_CMD_LP__ADR_MSB0__SHIFT__CI      0x00000018
#define MC_SEQ_PMG_DVS_CMD_LP__ADR_MSB1__SHIFT__CI      0x00000017
#define MC_SEQ_PMG_DVS_CMD_LP__ADR__SHIFT__CI           0x00000000
#define MC_SEQ_PMG_DVS_CMD_LP__BNK_MSB__SHIFT__CI       0x00000013
#define MC_SEQ_PMG_DVS_CMD_LP__CSB__SHIFT__CI           0x00000015
#define MC_SEQ_PMG_DVS_CMD_LP__END__SHIFT__CI           0x00000014
#define MC_SEQ_PMG_DVS_CMD_LP__MOP__SHIFT__CI           0x00000010
#define MC_SEQ_PMG_DVS_CMD__ADR_MSB0__SHIFT__CI         0x00000018
#define MC_SEQ_PMG_DVS_CMD__ADR_MSB1__SHIFT__CI         0x00000017
#define MC_SEQ_PMG_DVS_CMD__ADR__SHIFT__CI              0x00000000
#define MC_SEQ_PMG_DVS_CMD__BNK_MSB__SHIFT__CI          0x00000013
#define MC_SEQ_PMG_DVS_CMD__CSB__SHIFT__CI              0x00000015
#define MC_SEQ_PMG_DVS_CMD__END__SHIFT__CI              0x00000014
#define MC_SEQ_PMG_DVS_CMD__MOP__SHIFT__CI              0x00000010
#define MC_SEQ_PMG_DVS_CTL_LP__ENABLE__SHIFT__CI        0x00000000
#define MC_SEQ_PMG_DVS_CTL_LP__TDVS__SHIFT__CI          0x00000001
#define MC_SEQ_PMG_DVS_CTL__ENABLE__SHIFT__CI           0x00000000
#define MC_SEQ_PMG_DVS_CTL__TDVS__SHIFT__CI             0x00000001
#define MC_SEQ_PMG_PG_HWCNTL__ACAO__SHIFT__SI__CI       0x00000012
#define MC_SEQ_PMG_PG_HWCNTL__AC_DLY__SHIFT__SI__CI     0x00000008
#define MC_SEQ_PMG_PG_HWCNTL__D_DLY__SHIFT__SI__CI      0x00000006
#define MC_SEQ_PMG_PG_HWCNTL__G_DLY__SHIFT__SI__CI      0x0000000a
#define MC_SEQ_PMG_PG_HWCNTL__PWRGATE_EN__SHIFT__SI__CI 0x00000000
#define MC_SEQ_PMG_PG_HWCNTL__RXAO__SHIFT__SI__CI       0x00000011
#define MC_SEQ_PMG_PG_HWCNTL__STAGGER_EN__SHIFT__SI__CI 0x00000001
#define MC_SEQ_PMG_PG_HWCNTL__TPGCG__SHIFT__SI__CI      0x00000002
#define MC_SEQ_PMG_PG_HWCNTL__TXAO__SHIFT__SI__CI       0x00000010
#define MC_SEQ_PMG_PG_SWCNTL_0__GMCON_SR_COMMIT__SHIFT__SI__CI 0x0000001f
#define MC_SEQ_PMG_PG_SWCNTL_0__PMA0_AC_ENB__SHIFT__SI__CI 0x00000010
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DBI_RX_ENB__SHIFT__SI__CI 0x00000005
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DBI_TX_ENB__SHIFT__SI__CI 0x00000001
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DQ_RX_ENB__SHIFT__SI__CI 0x00000004
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DQ_TX_ENB__SHIFT__SI__CI 0x00000000
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_EDC_RX_ENB__SHIFT__SI__CI 0x00000006
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_EDC_TX_ENB__SHIFT__SI__CI 0x00000002
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_WCLKX_RX_ENB__SHIFT__SI__CI 0x00000007
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_WCLKX_TX_ENB__SHIFT__SI__CI 0x00000003
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DBI_RX_ENB__SHIFT__SI__CI 0x0000000d
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DBI_TX_ENB__SHIFT__SI__CI 0x00000009
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DQ_RX_ENB__SHIFT__SI__CI 0x0000000c
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DQ_TX_ENB__SHIFT__SI__CI 0x00000008
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_EDC_RX_ENB__SHIFT__SI__CI 0x0000000e
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_EDC_TX_ENB__SHIFT__SI__CI 0x0000000a
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_WCLKX_RX_ENB__SHIFT__SI__CI 0x0000000f
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_WCLKX_TX_ENB__SHIFT__SI__CI 0x0000000b
#define MC_SEQ_PMG_PG_SWCNTL_1__GMCON_SR_COMMIT__SHIFT__SI__CI 0x0000001f
#define MC_SEQ_PMG_PG_SWCNTL_1__PMA1_AC_ENB__SHIFT__SI__CI 0x00000010
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DBI_RX_ENB__SHIFT__SI__CI 0x00000005
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DBI_TX_ENB__SHIFT__SI__CI 0x00000001
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DQ_RX_ENB__SHIFT__SI__CI 0x00000004
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DQ_TX_ENB__SHIFT__SI__CI 0x00000000
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_EDC_RX_ENB__SHIFT__SI__CI 0x00000006
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_EDC_TX_ENB__SHIFT__SI__CI 0x00000002
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_WCLKX_RX_ENB__SHIFT__SI__CI 0x00000007
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_WCLKX_TX_ENB__SHIFT__SI__CI 0x00000003
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DBI_RX_ENB__SHIFT__SI__CI 0x0000000d
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DBI_TX_ENB__SHIFT__SI__CI 0x00000009
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DQ_RX_ENB__SHIFT__SI__CI 0x0000000c
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DQ_TX_ENB__SHIFT__SI__CI 0x00000008
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_EDC_RX_ENB__SHIFT__SI__CI 0x0000000e
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_EDC_TX_ENB__SHIFT__SI__CI 0x0000000a
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_WCLKX_RX_ENB__SHIFT__SI__CI 0x0000000f
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_WCLKX_TX_ENB__SHIFT__SI__CI 0x0000000b
#define MC_SEQ_PMG_TIMING_LP__SEQ_IDLE_SS__SHIFT__CI    0x00000018
#define MC_SEQ_PMG_TIMING_LP__TCKE_PULSE_MSB__SHIFT__SI__CI 0x00000017
#define MC_SEQ_PMG_TIMING_LP__TCKSRE__SHIFT             0x00000000
#define MC_SEQ_PMG_TIMING__SEQ_IDLE_SS__SHIFT__CI       0x00000018
#define MC_SEQ_PMG_TIMING__TCKE_PULSE_MSB__SHIFT__SI__CI 0x00000017
#define MC_SEQ_PMG_TIMING__TCKSRE__SHIFT                0x00000000
#define MC_SEQ_RAS_TIMING_LP__TRCDRA__SHIFT             0x0000000f
#define MC_SEQ_RAS_TIMING_LP__TRCDR__SHIFT              0x0000000a
#define MC_SEQ_RAS_TIMING_LP__TRCDWA__SHIFT             0x00000005
#define MC_SEQ_RAS_TIMING_LP__TRCDW__SHIFT              0x00000000
#define MC_SEQ_RAS_TIMING_LP__TRC__SHIFT                0x00000018
#define MC_SEQ_RAS_TIMING_LP__TRRD__SHIFT               0x00000014
#define MC_SEQ_RAS_TIMING__TRCDRA__SHIFT                0x0000000f
#define MC_SEQ_RAS_TIMING__TRCDR__SHIFT                 0x0000000a
#define MC_SEQ_RAS_TIMING__TRCDWA__SHIFT                0x00000005
#define MC_SEQ_RAS_TIMING__TRCDW__SHIFT                 0x00000000
#define MC_SEQ_RAS_TIMING__TRC__SHIFT                   0x00000018
#define MC_SEQ_RAS_TIMING__TRRD__SHIFT                  0x00000014
#define MC_SEQ_RD_CTL_D0_LP__RBS_WEDC_DLY__SHIFT__SI__CI 0x00000019
#define MC_SEQ_RD_CTL_D0_LP__RCV_DLY__SHIFT             0x00000000
#define MC_SEQ_RD_CTL_D0_LP__RCV_EXT__SHIFT             0x00000003
#define MC_SEQ_RD_CTL_D0_LP__RST_SEL__SHIFT             0x00000008
#define MC_SEQ_RD_CTL_D0_LP__RXDPWRON_DLY__SHIFT__SI__CI 0x0000000a
#define MC_SEQ_RD_CTL_D0_LP__STR_PRE__SHIFT__SI__CI     0x00000010
#define MC_SEQ_RD_CTL_D0_LP__STR_PST__SHIFT__SI__CI     0x00000011
#define MC_SEQ_RD_CTL_D0__RBS_WEDC_DLY__SHIFT__SI__CI   0x00000019
#define MC_SEQ_RD_CTL_D0__RCV_DLY__SHIFT                0x00000000
#define MC_SEQ_RD_CTL_D0__RCV_EXT__SHIFT                0x00000003
#define MC_SEQ_RD_CTL_D0__RST_SEL__SHIFT                0x00000008
#define MC_SEQ_RD_CTL_D0__RXDPWRON_DLY__SHIFT__SI__CI   0x0000000a
#define MC_SEQ_RD_CTL_D0__STR_PRE__SHIFT__SI__CI        0x00000010
#define MC_SEQ_RD_CTL_D0__STR_PST__SHIFT__SI__CI        0x00000011
#define MC_SEQ_RD_CTL_D1_LP__RBS_WEDC_DLY__SHIFT__SI__CI 0x00000019
#define MC_SEQ_RD_CTL_D1_LP__RCV_DLY__SHIFT             0x00000000
#define MC_SEQ_RD_CTL_D1_LP__RCV_EXT__SHIFT             0x00000003
#define MC_SEQ_RD_CTL_D1_LP__RST_SEL__SHIFT             0x00000008
#define MC_SEQ_RD_CTL_D1_LP__RXDPWRON_DLY__SHIFT__SI__CI 0x0000000a
#define MC_SEQ_RD_CTL_D1_LP__STR_PRE__SHIFT__SI__CI     0x00000010
#define MC_SEQ_RD_CTL_D1_LP__STR_PST__SHIFT__SI__CI     0x00000011
#define MC_SEQ_RD_CTL_D1__RBS_WEDC_DLY__SHIFT__SI__CI   0x00000019
#define MC_SEQ_RD_CTL_D1__RCV_DLY__SHIFT                0x00000000
#define MC_SEQ_RD_CTL_D1__RCV_EXT__SHIFT                0x00000003
#define MC_SEQ_RD_CTL_D1__RST_SEL__SHIFT                0x00000008
#define MC_SEQ_RD_CTL_D1__RXDPWRON_DLY__SHIFT__SI__CI   0x0000000a
#define MC_SEQ_RD_CTL_D1__STR_PRE__SHIFT__SI__CI        0x00000010
#define MC_SEQ_RD_CTL_D1__STR_PST__SHIFT__SI__CI        0x00000011
#define MC_SEQ_RESERVE_0_S__SCLK_FIELD__SHIFT           0x00000000
#define MC_SEQ_RESERVE_1_S__SCLK_FIELD__SHIFT           0x00000000
#define MC_SEQ_RESERVE_M__MCLK_FIELD__SHIFT             0x00000000
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_RXFRAMING_DBI_D0__DBI0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_RXFRAMING_DBI_D0__DBI1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_RXFRAMING_DBI_D0__DBI2__SHIFT__SI__CI    0x00000008
#define MC_SEQ_RXFRAMING_DBI_D0__DBI3__SHIFT__SI__CI    0x0000000c
#define MC_SEQ_RXFRAMING_DBI_D1__DBI0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_RXFRAMING_DBI_D1__DBI1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_RXFRAMING_DBI_D1__DBI2__SHIFT__SI__CI    0x00000008
#define MC_SEQ_RXFRAMING_DBI_D1__DBI3__SHIFT__SI__CI    0x0000000c
#define MC_SEQ_RXFRAMING_EDC_D0__EDC0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_RXFRAMING_EDC_D0__EDC1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_RXFRAMING_EDC_D0__EDC2__SHIFT__SI__CI    0x00000008
#define MC_SEQ_RXFRAMING_EDC_D0__EDC3__SHIFT__SI__CI    0x0000000c
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR0__SHIFT__SI__CI   0x00000010
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR1__SHIFT__SI__CI   0x00000014
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR2__SHIFT__SI__CI   0x00000018
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR3__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_RXFRAMING_EDC_D1__EDC0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_RXFRAMING_EDC_D1__EDC1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_RXFRAMING_EDC_D1__EDC2__SHIFT__SI__CI    0x00000008
#define MC_SEQ_RXFRAMING_EDC_D1__EDC3__SHIFT__SI__CI    0x0000000c
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR0__SHIFT__SI__CI   0x00000010
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR1__SHIFT__SI__CI   0x00000014
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR2__SHIFT__SI__CI   0x00000018
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR3__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_SREG_READ__DATA__SHIFT__CI__VI           0x00000000
#define MC_SEQ_SREG_STATUS__AVAIL_RTN__SHIFT__CI__VI    0x00000000
#define MC_SEQ_SREG_STATUS__PND_RD__SHIFT__CI__VI       0x00000008
#define MC_SEQ_SREG_STATUS__PND_WR__SHIFT__CI__VI       0x0000000c
#define MC_SEQ_STATUS_M__PMG_FSMSTATE__SHIFT__SI__CI    0x00000014
#define MC_SEQ_STATUS_M__PMG_PWRSTATE__SHIFT__SI__CI    0x00000010
#define MC_SEQ_STATUS_M__PWRUP_COMPL_D0__SHIFT          0x00000000
#define MC_SEQ_STATUS_M__PWRUP_COMPL_D1__SHIFT          0x00000001
#define MC_SEQ_STATUS_M__SEQ0_ALLOWSTOP__SHIFT__CI      0x0000001b
#define MC_SEQ_STATUS_M__SEQ0_ARB_CMD_FIFO_EMPTY__SHIFT 0x00000008
#define MC_SEQ_STATUS_M__SEQ0_BUSY_HYS__SHIFT__SI__CI   0x00000019
#define MC_SEQ_STATUS_M__SEQ0_RS_DATA_FIFO_FULL__SHIFT  0x0000000c
#define MC_SEQ_STATUS_M__SEQ1_ALLOWSTOP__SHIFT__CI      0x0000001c
#define MC_SEQ_STATUS_M__SEQ1_ARB_CMD_FIFO_EMPTY__SHIFT 0x00000009
#define MC_SEQ_STATUS_M__SEQ1_BUSY_HYS__SHIFT__SI__CI   0x0000001a
#define MC_SEQ_STATUS_M__SEQ1_RS_DATA_FIFO_FULL__SHIFT  0x0000000d
#define MC_SEQ_STATUS_M__SLF_D0__SHIFT__SI__CI          0x00000004
#define MC_SEQ_STATUS_M__SLF_D1__SHIFT__SI__CI          0x00000005
#define MC_SEQ_STATUS_M__SS_SLF_D0__SHIFT__SI__CI       0x00000006
#define MC_SEQ_STATUS_M__SS_SLF_D1__SHIFT__SI__CI       0x00000007
#define MC_SEQ_STATUS_S__SEQ0_ARB_CMD_FIFO_FULL__SHIFT  0x00000004
#define MC_SEQ_STATUS_S__SEQ0_ARB_DATA_FIFO_FULL__SHIFT 0x00000000
#define MC_SEQ_STATUS_S__SEQ0_RS_DATA_FIFO_EMPTY__SHIFT 0x00000008
#define MC_SEQ_STATUS_S__SEQ1_ARB_CMD_FIFO_FULL__SHIFT  0x00000005
#define MC_SEQ_STATUS_S__SEQ1_ARB_DATA_FIFO_FULL__SHIFT 0x00000001
#define MC_SEQ_STATUS_S__SEQ1_RS_DATA_FIFO_EMPTY__SHIFT 0x00000009
#define MC_SEQ_SUP_CNTL__BKPT_CLEAR__SHIFT              0x00000007
#define MC_SEQ_SUP_CNTL__FAST_WRITE__SHIFT              0x00000006
#define MC_SEQ_SUP_CNTL__PGM_READ__SHIFT                0x00000005
#define MC_SEQ_SUP_CNTL__PGM_WRITE__SHIFT               0x00000004
#define MC_SEQ_SUP_CNTL__RESET_PC__SHIFT                0x00000003
#define MC_SEQ_SUP_CNTL__RUN__SHIFT                     0x00000000
#define MC_SEQ_SUP_CNTL__SINGLE_STEP__SHIFT             0x00000001
#define MC_SEQ_SUP_CNTL__SW_WAKE__SHIFT                 0x00000002
#define MC_SEQ_SUP_DEC_STAT__STATUS__SHIFT              0x00000000
#define MC_SEQ_SUP_GP0_STAT__STATUS__SHIFT              0x00000000
#define MC_SEQ_SUP_GP1_STAT__STATUS__SHIFT              0x00000000
#define MC_SEQ_SUP_GP2_STAT__STATUS__SHIFT              0x00000000
#define MC_SEQ_SUP_GP3_STAT__STATUS__SHIFT              0x00000000
#define MC_SEQ_SUP_IR_STAT__STATUS__SHIFT               0x00000000
#define MC_SEQ_SUP_PGM_STAT__STATUS__SHIFT              0x00000000
#define MC_SEQ_SUP_PGM__CNTL__SHIFT                     0x00000000
#define MC_SEQ_SUP_R_PGM__PGM__SHIFT                    0x00000000
#define MC_SEQ_TCG_CNTL__AREF_BOTH__SHIFT__SI__CI       0x0000001a
#define MC_SEQ_TCG_CNTL__AREF_LAST__SHIFT__SI__CI       0x00000019
#define MC_SEQ_TCG_CNTL__BURST_NUM__SHIFT__SI__CI       0x00000013
#define MC_SEQ_TCG_CNTL__DATA_CNT__SHIFT__SI__CI        0x0000000c
#define MC_SEQ_TCG_CNTL__DONE__SHIFT__SI__CI            0x0000001f
#define MC_SEQ_TCG_CNTL__ENABLE_D0__SHIFT__SI__CI       0x00000001
#define MC_SEQ_TCG_CNTL__ENABLE_D1__SHIFT__SI__CI       0x00000002
#define MC_SEQ_TCG_CNTL__FRAME_TRAIN__SHIFT__SI__CI     0x00000012
#define MC_SEQ_TCG_CNTL__INFINITE_CMD__SHIFT__SI__CI    0x00000007
#define MC_SEQ_TCG_CNTL__ISSUE_AREF__SHIFT__SI__CI      0x00000016
#define MC_SEQ_TCG_CNTL__LD_RTDATA_CH__SHIFT__CI        0x0000001d
#define MC_SEQ_TCG_CNTL__LD_RTDATA_OVR__SHIFT__CI       0x0000001c
#define MC_SEQ_TCG_CNTL__LOAD_FIFO__SHIFT__SI__CI       0x00000010
#define MC_SEQ_TCG_CNTL__MOP__SHIFT__SI__CI             0x00000008
#define MC_SEQ_TCG_CNTL__NFIFO__SHIFT__SI__CI           0x00000004
#define MC_SEQ_TCG_CNTL__RESET__SHIFT__SI__CI           0x00000000
#define MC_SEQ_TCG_CNTL__SHORT_LDFF__SHIFT__SI__CI      0x00000011
#define MC_SEQ_TCG_CNTL__START__SHIFT__SI__CI           0x00000003
#define MC_SEQ_TCG_CNTL__TXDBI_CNTL__SHIFT__SI__CI      0x00000017
#define MC_SEQ_TCG_CNTL__VPTR_MASK__SHIFT__SI__CI       0x00000018
#define MC_SEQ_TIMER_RD__COUNTER__SHIFT                 0x00000000
#define MC_SEQ_TIMER_WR__COUNTER__SHIFT                 0x00000000
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOP0_WAKEUP__SHIFT__SI__CI 0x00000012
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOP1_WAKEUP__SHIFT__SI__CI 0x00000013
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOPB0_WAKEUP__SHIFT__SI__CI 0x00000015
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOPB1_WAKEUP__SHIFT__SI__CI 0x00000016
#define MC_SEQ_TRAIN_CAPTURE__D0_ARF_WAKEUP__SHIFT__SI__CI 0x00000000
#define MC_SEQ_TRAIN_CAPTURE__D0_CMD_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x00000008
#define MC_SEQ_TRAIN_CAPTURE__D0_DATA_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x0000000a
#define MC_SEQ_TRAIN_CAPTURE__D0_REDC_WAKEUP__SHIFT__SI__CI 0x00000002
#define MC_SEQ_TRAIN_CAPTURE__D0_WEDC_WAKEUP__SHIFT__SI__CI 0x00000004
#define MC_SEQ_TRAIN_CAPTURE__D1_ARF_WAKEUP__SHIFT__SI__CI 0x00000001
#define MC_SEQ_TRAIN_CAPTURE__D1_CMD_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x00000009
#define MC_SEQ_TRAIN_CAPTURE__D1_DATA_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x0000000b
#define MC_SEQ_TRAIN_CAPTURE__D1_REDC_WAKEUP__SHIFT__SI__CI 0x00000003
#define MC_SEQ_TRAIN_CAPTURE__D1_WEDC_WAKEUP__SHIFT__SI__CI 0x00000005
#define MC_SEQ_TRAIN_CAPTURE__DPM_LPT_WAKEUP__SHIFT__SI__CI 0x00000017
#define MC_SEQ_TRAIN_CAPTURE__DPM_WAKEUP__SHIFT__SI__CI 0x00000014
#define MC_SEQ_TRAIN_CAPTURE__MCLK_FREQ_CHANGE_WAKEUP__SHIFT__SI__CI 0x00000006
#define MC_SEQ_TRAIN_CAPTURE__PHY_PG_WAKEUP__SHIFT__CI  0x0000001a
#define MC_SEQ_TRAIN_CAPTURE__RESERVE0_WAKEUP__SHIFT__SI__CI 0x0000000d
#define MC_SEQ_TRAIN_CAPTURE__SOFTWARE_WAKEUP_WAKEUP__SHIFT__SI__CI 0x0000000c
#define MC_SEQ_TRAIN_CAPTURE__SREG_WAKEUP__SHIFT__CI    0x0000001b
#define MC_SEQ_TRAIN_CAPTURE__TCG_DONE_WAKEUP__SHIFT__SI__CI 0x00000011
#define MC_SEQ_TRAIN_CAPTURE__TIMER_DONE_WAKEUP__SHIFT  0x0000000f
#define MC_SEQ_TRAIN_CAPTURE__TSM_DONE_WAKEUP__SHIFT__SI__CI 0x0000000e
#define MC_SEQ_TRAIN_EDC_THRESHOLD2__THRESHOLD_PERIOD__SHIFT__SI__CI 0x00000000
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH0_LINK_RETRAIN_IN_PROGRESS__SHIFT__SI__CI 0x00000008
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH0_LINK_RETRAIN_STATUS__SHIFT__SI__CI 0x00000000
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH1_LINK_RETRAIN_IN_PROGRESS__SHIFT__SI__CI 0x00000009
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH1_LINK_RETRAIN_STATUS__SHIFT__SI__CI 0x00000001
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CLEAR_RETRAIN_STATUS__SHIFT__SI__CI 0x00000002
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__RETRAIN_MONITOR__SHIFT__SI__CI 0x00000004
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__RETRAIN_VBI__SHIFT__SI__CI 0x00000003
#define MC_SEQ_TRAIN_EDC_THRESHOLD__READ_EDC_THRESHOLD__SHIFT__SI__CI 0x00000010
#define MC_SEQ_TRAIN_EDC_THRESHOLD__WRITE_EDC_THRESHOLD__SHIFT__SI__CI 0x00000000
#define MC_SEQ_TRAIN_TIMING__TARF2T__SHIFT__SI__CI      0x00000005
#define MC_SEQ_TRAIN_TIMING__TLD2LD__SHIFT__SI__CI      0x0000000f
#define MC_SEQ_TRAIN_TIMING__TT2ROW__SHIFT__SI__CI      0x0000000a
#define MC_SEQ_TRAIN_TIMING__TWT2RT__SHIFT__SI__CI      0x00000000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOP0_WAKEUP__SHIFT__SI__CI 0x00000012
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOP1_WAKEUP__SHIFT__SI__CI 0x00000013
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOPB0_WAKEUP__SHIFT__SI__CI 0x00000015
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOPB1_WAKEUP__SHIFT__SI__CI 0x00000016
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__CLEARALL__SHIFT      0x00000010
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_ARF_WAKEUP__SHIFT__SI__CI 0x00000000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_CMD_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x00000008
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_DATA_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x0000000a
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_REDC_WAKEUP__SHIFT__SI__CI 0x00000002
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_WEDC_WAKEUP__SHIFT__SI__CI 0x00000004
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_ARF_WAKEUP__SHIFT__SI__CI 0x00000001
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_CMD_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x00000009
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_DATA_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x0000000b
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_REDC_WAKEUP__SHIFT__SI__CI 0x00000003
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_WEDC_WAKEUP__SHIFT__SI__CI 0x00000005
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__DPM_LPT_WAKEUP__SHIFT__SI__CI 0x00000017
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__DPM_WAKEUP__SHIFT__SI__CI 0x00000014
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__MCLK_FREQ_CHANGE_WAKEUP__SHIFT__SI__CI 0x00000006
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__PHY_PG_WAKEUP__SHIFT__CI 0x0000001a
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__RESERVE0_WAKEUP__SHIFT__SI__CI 0x0000000d
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SOFTWARE_WAKEUP_WAKEUP__SHIFT__SI__CI 0x0000000c
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SREG_WAKEUP__SHIFT__CI 0x0000001b
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TCG_DONE_WAKEUP__SHIFT__SI__CI 0x00000011
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TIMER_DONE_WAKEUP__SHIFT 0x0000000f
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TSM_DONE_WAKEUP__SHIFT__SI__CI 0x0000000e
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_ADDR_TRAIN__SHIFT__SI__CI 0x00000008
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_READ_TRAIN__SHIFT__SI__CI 0x0000000a
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WCK_TRAIN__SHIFT__SI__CI 0x00000009
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WRITE_TRAIN__SHIFT__SI__CI 0x0000000b
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_ADDR_TRAIN__SHIFT__SI__CI 0x00000000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_READ_TRAIN__SHIFT__SI__CI 0x00000002
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_WCK_TRAIN__SHIFT__SI__CI 0x00000001
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_WRITE_TRAIN__SHIFT__SI__CI 0x00000003
#define MC_SEQ_TRAIN_WAKEUP_CNTL__DISP_ASTOP_WAKEUP__SHIFT__SI__CI 0x0000001d
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_ADDR_TRAIN__SHIFT__SI__CI 0x00000010
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_READ_TRAIN__SHIFT__SI__CI 0x00000012
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_WCK_TRAIN__SHIFT__SI__CI 0x00000011
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_WRITE_TRAIN__SHIFT__SI__CI 0x00000013
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_ADDR_TRAIN__SHIFT__SI__CI 0x00000004
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_READ_TRAIN__SHIFT__SI__CI 0x00000006
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_WCK_TRAIN__SHIFT__SI__CI 0x00000005
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_WRITE_TRAIN__SHIFT__SI__CI 0x00000007
#define MC_SEQ_TRAIN_WAKEUP_CNTL__STOP_WCK_D0__SHIFT__SI__CI 0x00000015
#define MC_SEQ_TRAIN_WAKEUP_CNTL__STOP_WCK_D1__SHIFT__SI__CI 0x00000016
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_ADDR_TRAIN__SHIFT__SI__CI 0x0000000c
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_READ_TRAIN__SHIFT__SI__CI 0x0000000e
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_WCK_TRAIN__SHIFT__SI__CI 0x0000000d
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_WRITE_TRAIN__SHIFT__SI__CI 0x0000000f
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOP0_WAKEUP__SHIFT__SI__CI 0x00000012
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOP1_WAKEUP__SHIFT__SI__CI 0x00000013
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOPB0_WAKEUP__SHIFT__SI__CI 0x00000015
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOPB1_WAKEUP__SHIFT__SI__CI 0x00000016
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_ARF_WAKEUP__SHIFT__SI__CI 0x00000000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_CMD_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x00000008
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_DATA_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x0000000a
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_REDC_WAKEUP__SHIFT__SI__CI 0x00000002
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_WEDC_WAKEUP__SHIFT__SI__CI 0x00000004
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_ARF_WAKEUP__SHIFT__SI__CI 0x00000001
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_CMD_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x00000009
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_DATA_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x0000000b
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_REDC_WAKEUP__SHIFT__SI__CI 0x00000003
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_WEDC_WAKEUP__SHIFT__SI__CI 0x00000005
#define MC_SEQ_TRAIN_WAKEUP_EDGE__DPM_LPT_WAKEUP__SHIFT__SI__CI 0x00000017
#define MC_SEQ_TRAIN_WAKEUP_EDGE__DPM_WAKEUP__SHIFT__SI__CI 0x00000014
#define MC_SEQ_TRAIN_WAKEUP_EDGE__MCLK_FREQ_CHANGE_WAKEUP__SHIFT__SI__CI 0x00000006
#define MC_SEQ_TRAIN_WAKEUP_EDGE__PHY_PG_WAKEUP__SHIFT__CI 0x0000001a
#define MC_SEQ_TRAIN_WAKEUP_EDGE__RESERVE0_WAKEUP__SHIFT__SI__CI 0x0000000d
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SOFTWARE_WAKEUP_WAKEUP__SHIFT__SI__CI 0x0000000c
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SREG_WAKEUP__SHIFT__CI 0x0000001b
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TCG_DONE_WAKEUP__SHIFT__SI__CI 0x00000011
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TIMER_DONE_WAKEUP__SHIFT 0x0000000f
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TSM_DONE_WAKEUP__SHIFT__SI__CI 0x0000000e
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOP0_WAKEUP__SHIFT__SI__CI 0x00000012
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOP1_WAKEUP__SHIFT__SI__CI 0x00000013
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOPB0_WAKEUP__SHIFT__SI__CI 0x00000015
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOPB1_WAKEUP__SHIFT__SI__CI 0x00000016
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_ARF_WAKEUP__SHIFT__SI__CI 0x00000000
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_CMD_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x00000008
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_DATA_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x0000000a
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_REDC_WAKEUP__SHIFT__SI__CI 0x00000002
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_WEDC_WAKEUP__SHIFT__SI__CI 0x00000004
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_ARF_WAKEUP__SHIFT__SI__CI 0x00000001
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_CMD_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x00000009
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_DATA_FIFO_READY_WAKEUP__SHIFT__SI__CI 0x0000000b
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_REDC_WAKEUP__SHIFT__SI__CI 0x00000003
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_WEDC_WAKEUP__SHIFT__SI__CI 0x00000005
#define MC_SEQ_TRAIN_WAKEUP_MASK__DPM_LPT_WAKEUP__SHIFT__SI__CI 0x00000017
#define MC_SEQ_TRAIN_WAKEUP_MASK__DPM_WAKEUP__SHIFT__SI__CI 0x00000014
#define MC_SEQ_TRAIN_WAKEUP_MASK__MCLK_FREQ_CHANGE_WAKEUP__SHIFT__SI__CI 0x00000006
#define MC_SEQ_TRAIN_WAKEUP_MASK__PHY_PG_WAKEUP__SHIFT__CI 0x0000001a
#define MC_SEQ_TRAIN_WAKEUP_MASK__RESERVE0_WAKEUP__SHIFT__SI__CI 0x0000000d
#define MC_SEQ_TRAIN_WAKEUP_MASK__SOFTWARE_WAKEUP_WAKEUP__SHIFT__SI__CI 0x0000000c
#define MC_SEQ_TRAIN_WAKEUP_MASK__SREG_WAKEUP__SHIFT__CI 0x0000001b
#define MC_SEQ_TRAIN_WAKEUP_MASK__TCG_DONE_WAKEUP__SHIFT__SI__CI 0x00000011
#define MC_SEQ_TRAIN_WAKEUP_MASK__TIMER_DONE_WAKEUP__SHIFT 0x0000000f
#define MC_SEQ_TRAIN_WAKEUP_MASK__TSM_DONE_WAKEUP__SHIFT__SI__CI 0x0000000e
#define MC_SEQ_TSM_BCNT__BCNT_TESTS__SHIFT__SI__CI      0x00000008
#define MC_SEQ_TSM_BCNT__COMP_VALUE__SHIFT__SI__CI      0x00000010
#define MC_SEQ_TSM_BCNT__DONE_TESTS__SHIFT__SI__CI      0x00000018
#define MC_SEQ_TSM_BCNT__FALSE_ACT__SHIFT__SI__CI       0x00000004
#define MC_SEQ_TSM_BCNT__TRUE_ACT__SHIFT__SI__CI        0x00000000
#define MC_SEQ_TSM_CTRL__CAPTURE_START__SHIFT__SI__CI   0x00000001
#define MC_SEQ_TSM_CTRL__DIRECTION__SHIFT__SI__CI       0x00000005
#define MC_SEQ_TSM_CTRL__DONE0__SHIFT__CI               0x0000000c
#define MC_SEQ_TSM_CTRL__DONE1__SHIFT__CI               0x0000000d
#define MC_SEQ_TSM_CTRL__DONE__SHIFT__SI__CI            0x00000002
#define MC_SEQ_TSM_CTRL__DUAL_CH_EN__SHIFT__CI          0x0000000b
#define MC_SEQ_TSM_CTRL__ERR__SHIFT__SI__CI             0x00000003
#define MC_SEQ_TSM_CTRL__INVERT__SHIFT__SI__CI          0x00000006
#define MC_SEQ_TSM_CTRL__MASK_BITS__SHIFT__SI__CI       0x00000007
#define MC_SEQ_TSM_CTRL__POINTER__SHIFT__SI__CI         0x00000010
#define MC_SEQ_TSM_CTRL__ROT_INV__SHIFT__SI__CI         0x0000000a
#define MC_SEQ_TSM_CTRL__START__SHIFT__SI__CI           0x00000000
#define MC_SEQ_TSM_CTRL__STEP__SHIFT__SI__CI            0x00000004
#define MC_SEQ_TSM_CTRL__UPDATE_LOOP__SHIFT__SI__CI     0x00000008
#define MC_SEQ_TSM_DBI__DBI__SHIFT__SI__CI              0x00000000
#define MC_SEQ_TSM_DEBUG_DATA__TSM_DEBUG_DATA__SHIFT__SI__CI 0x00000000
#define MC_SEQ_TSM_DEBUG_INDEX__TSM_DEBUG_INDEX__SHIFT__SI__CI 0x00000000
#define MC_SEQ_TSM_EDC__EDC__SHIFT__SI__CI              0x00000000
#define MC_SEQ_TSM_FLAG__ERROR_TESTS__SHIFT__SI__CI     0x00000018
#define MC_SEQ_TSM_FLAG__FALSE_ACT__SHIFT__SI__CI       0x00000004
#define MC_SEQ_TSM_FLAG__FLAG_TESTS__SHIFT__SI__CI      0x00000008
#define MC_SEQ_TSM_FLAG__NBBL_MASK__SHIFT__SI__CI       0x00000010
#define MC_SEQ_TSM_FLAG__TRUE_ACT__SHIFT__SI__CI        0x00000000
#define MC_SEQ_TSM_GCNT__COMP_VALUE__SHIFT__SI__CI      0x00000010
#define MC_SEQ_TSM_GCNT__FALSE_ACT__SHIFT__SI__CI       0x00000004
#define MC_SEQ_TSM_GCNT__TESTS__SHIFT__SI__CI           0x00000008
#define MC_SEQ_TSM_GCNT__TRUE_ACT__SHIFT__SI__CI        0x00000000
#define MC_SEQ_TSM_MISC__CH1_OFFSET__SHIFT__CI          0x00000014
#define MC_SEQ_TSM_MISC__CH1_WCDR_OFFSET__SHIFT__CI     0x0000001a
#define MC_SEQ_TSM_MISC__WCDR_MASK__SHIFT__SI__CI       0x00000010
#define MC_SEQ_TSM_MISC__WCDR_PTR__SHIFT__SI__CI        0x00000000
#define MC_SEQ_TSM_NCNT__FALSE_ACT__SHIFT__SI__CI       0x00000004
#define MC_SEQ_TSM_NCNT__NIBBLE_SKIP__SHIFT__SI__CI     0x00000018
#define MC_SEQ_TSM_NCNT__RANGE_HIGH__SHIFT__SI__CI      0x00000014
#define MC_SEQ_TSM_NCNT__RANGE_LOW__SHIFT__SI__CI       0x00000010
#define MC_SEQ_TSM_NCNT__TESTS__SHIFT__SI__CI           0x00000008
#define MC_SEQ_TSM_NCNT__TRUE_ACT__SHIFT__SI__CI        0x00000000
#define MC_SEQ_TSM_OCNT__CMP_VALUE__SHIFT__SI__CI       0x00000010
#define MC_SEQ_TSM_OCNT__FALSE_ACT__SHIFT__SI__CI       0x00000004
#define MC_SEQ_TSM_OCNT__TESTS__SHIFT__SI__CI           0x00000008
#define MC_SEQ_TSM_OCNT__TRUE_ACT__SHIFT__SI__CI        0x00000000
#define MC_SEQ_TSM_UPDATE__AREF_COUNT__SHIFT__SI__CI    0x00000010
#define MC_SEQ_TSM_UPDATE__CAPTR_TESTS__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TSM_UPDATE__FALSE_ACT__SHIFT__SI__CI     0x00000004
#define MC_SEQ_TSM_UPDATE__TRUE_ACT__SHIFT__SI__CI      0x00000000
#define MC_SEQ_TSM_UPDATE__UPDT_TESTS__SHIFT__SI__CI    0x00000008
#define MC_SEQ_TSM_WCDR__WCDR__SHIFT__SI__CI            0x00000000
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ0__SHIFT__SI__CI   0x00000000
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ1__SHIFT__SI__CI   0x00000004
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ2__SHIFT__SI__CI   0x00000008
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ3__SHIFT__SI__CI   0x0000000c
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ4__SHIFT__SI__CI   0x00000010
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ5__SHIFT__SI__CI   0x00000014
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ6__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ7__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_TXFRAMING_DBI_D0__DBI0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_TXFRAMING_DBI_D0__DBI1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_TXFRAMING_DBI_D0__DBI2__SHIFT__SI__CI    0x00000008
#define MC_SEQ_TXFRAMING_DBI_D0__DBI3__SHIFT__SI__CI    0x0000000c
#define MC_SEQ_TXFRAMING_DBI_D1__DBI0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_TXFRAMING_DBI_D1__DBI1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_TXFRAMING_DBI_D1__DBI2__SHIFT__SI__CI    0x00000008
#define MC_SEQ_TXFRAMING_DBI_D1__DBI3__SHIFT__SI__CI    0x0000000c
#define MC_SEQ_TXFRAMING_EDC_D0__EDC0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_TXFRAMING_EDC_D0__EDC1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_TXFRAMING_EDC_D0__EDC2__SHIFT__SI__CI    0x00000008
#define MC_SEQ_TXFRAMING_EDC_D0__EDC3__SHIFT__SI__CI    0x0000000c
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR0__SHIFT__SI__CI   0x00000010
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR1__SHIFT__SI__CI   0x00000014
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR2__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR3__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_TXFRAMING_EDC_D1__EDC0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_TXFRAMING_EDC_D1__EDC1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_TXFRAMING_EDC_D1__EDC2__SHIFT__SI__CI    0x00000008
#define MC_SEQ_TXFRAMING_EDC_D1__EDC3__SHIFT__SI__CI    0x0000000c
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR0__SHIFT__SI__CI   0x00000010
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR1__SHIFT__SI__CI   0x00000014
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR2__SHIFT__SI__CI   0x00000018
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR3__SHIFT__SI__CI   0x0000001c
#define MC_SEQ_TXFRAMING_FCK_D0__FCK0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_TXFRAMING_FCK_D0__FCK1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_TXFRAMING_FCK_D0__FCK2__SHIFT__SI__CI    0x00000008
#define MC_SEQ_TXFRAMING_FCK_D0__FCK3__SHIFT__SI__CI    0x0000000c
#define MC_SEQ_TXFRAMING_FCK_D1__FCK0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_TXFRAMING_FCK_D1__FCK1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_TXFRAMING_FCK_D1__FCK2__SHIFT__SI__CI    0x00000008
#define MC_SEQ_TXFRAMING_FCK_D1__FCK3__SHIFT__SI__CI    0x0000000c
#define MC_SEQ_VENDOR_ID_I0__VALUE__SHIFT__SI__CI       0x00000000
#define MC_SEQ_VENDOR_ID_I1__VALUE__SHIFT__SI__CI       0x00000000
#define MC_SEQ_WCDR_CTRL__AREF_EN__SHIFT__SI__CI        0x0000000e
#define MC_SEQ_WCDR_CTRL__PRBS_EN__SHIFT__SI__CI        0x00000014
#define MC_SEQ_WCDR_CTRL__PRBS_RST__SHIFT__SI__CI       0x00000015
#define MC_SEQ_WCDR_CTRL__PREAMBLE__SHIFT__SI__CI       0x00000018
#define MC_SEQ_WCDR_CTRL__PRE_MASK__SHIFT__SI__CI       0x0000001c
#define MC_SEQ_WCDR_CTRL__RD_EN__SHIFT__SI__CI          0x0000000d
#define MC_SEQ_WCDR_CTRL__TRAIN_EN__SHIFT__SI__CI       0x0000000f
#define MC_SEQ_WCDR_CTRL__TWCDRL__SHIFT__SI__CI         0x00000010
#define MC_SEQ_WCDR_CTRL__WCDR_PRE__SHIFT__SI__CI       0x00000000
#define MC_SEQ_WCDR_CTRL__WCDR_TIM__SHIFT__SI__CI       0x00000008
#define MC_SEQ_WCDR_CTRL__WR_EN__SHIFT__SI__CI          0x0000000c
#define MC_SEQ_WR_CTL_2_LP__DAT_DLY_H_D0__SHIFT__SI__CI 0x00000000
#define MC_SEQ_WR_CTL_2_LP__DAT_DLY_H_D1__SHIFT__SI__CI 0x00000003
#define MC_SEQ_WR_CTL_2_LP__DQS_DLY_H_D0__SHIFT__SI__CI 0x00000001
#define MC_SEQ_WR_CTL_2_LP__DQS_DLY_H_D1__SHIFT__SI__CI 0x00000004
#define MC_SEQ_WR_CTL_2_LP__OEN_DLY_H_D0__SHIFT__SI__CI 0x00000002
#define MC_SEQ_WR_CTL_2_LP__OEN_DLY_H_D1__SHIFT__SI__CI 0x00000005
#define MC_SEQ_WR_CTL_2_LP__WCDR_EN__SHIFT__SI__CI      0x00000006
#define MC_SEQ_WR_CTL_2__DAT_DLY_H_D0__SHIFT__SI__CI    0x00000000
#define MC_SEQ_WR_CTL_2__DAT_DLY_H_D1__SHIFT__SI__CI    0x00000003
#define MC_SEQ_WR_CTL_2__DQS_DLY_H_D0__SHIFT__SI__CI    0x00000001
#define MC_SEQ_WR_CTL_2__DQS_DLY_H_D1__SHIFT__SI__CI    0x00000004
#define MC_SEQ_WR_CTL_2__OEN_DLY_H_D0__SHIFT__SI__CI    0x00000002
#define MC_SEQ_WR_CTL_2__OEN_DLY_H_D1__SHIFT__SI__CI    0x00000005
#define MC_SEQ_WR_CTL_2__WCDR_EN__SHIFT__SI__CI         0x00000006
#define MC_SEQ_WR_CTL_D0_LP__ADR_2Y_DLY__SHIFT__SI__CI  0x0000000a
#define MC_SEQ_WR_CTL_D0_LP__CMD_2Y_DLY__SHIFT__SI__CI  0x0000000b
#define MC_SEQ_WR_CTL_D0_LP__DAT_2Y_DLY__SHIFT__SI__CI  0x00000009
#define MC_SEQ_WR_CTL_D0_LP__DAT_DLY__SHIFT             0x00000000
#define MC_SEQ_WR_CTL_D0_LP__ODT_DLY__SHIFT__SI__CI     0x00000018
#define MC_SEQ_WR_CTL_D0_LP__ODT_EXT__SHIFT__SI__CI     0x0000001c
#define MC_SEQ_WR_CTL_D0_LP__OEN_EXT__SHIFT             0x00000010
#define MC_SEQ_WR_CTL_D0_LP__OEN_SEL__SHIFT             0x00000014
#define MC_SEQ_WR_CTL_D0__ADR_2Y_DLY__SHIFT__SI__CI     0x0000000a
#define MC_SEQ_WR_CTL_D0__CMD_2Y_DLY__SHIFT__SI__CI     0x0000000b
#define MC_SEQ_WR_CTL_D0__DAT_2Y_DLY__SHIFT__SI__CI     0x00000009
#define MC_SEQ_WR_CTL_D0__DAT_DLY__SHIFT                0x00000000
#define MC_SEQ_WR_CTL_D0__ODT_DLY__SHIFT__SI__CI        0x00000018
#define MC_SEQ_WR_CTL_D0__ODT_EXT__SHIFT__SI__CI        0x0000001c
#define MC_SEQ_WR_CTL_D0__OEN_EXT__SHIFT                0x00000010
#define MC_SEQ_WR_CTL_D0__OEN_SEL__SHIFT                0x00000014
#define MC_SEQ_WR_CTL_D1_LP__ADR_2Y_DLY__SHIFT__SI__CI  0x0000000a
#define MC_SEQ_WR_CTL_D1_LP__CMD_2Y_DLY__SHIFT__SI__CI  0x0000000b
#define MC_SEQ_WR_CTL_D1_LP__DAT_2Y_DLY__SHIFT__SI__CI  0x00000009
#define MC_SEQ_WR_CTL_D1_LP__DAT_DLY__SHIFT             0x00000000
#define MC_SEQ_WR_CTL_D1_LP__ODT_DLY__SHIFT__SI__CI     0x00000018
#define MC_SEQ_WR_CTL_D1_LP__ODT_EXT__SHIFT__SI__CI     0x0000001c
#define MC_SEQ_WR_CTL_D1_LP__OEN_EXT__SHIFT             0x00000010
#define MC_SEQ_WR_CTL_D1_LP__OEN_SEL__SHIFT             0x00000014
#define MC_SEQ_WR_CTL_D1__ADR_2Y_DLY__SHIFT__SI__CI     0x0000000a
#define MC_SEQ_WR_CTL_D1__CMD_2Y_DLY__SHIFT__SI__CI     0x0000000b
#define MC_SEQ_WR_CTL_D1__DAT_2Y_DLY__SHIFT__SI__CI     0x00000009
#define MC_SEQ_WR_CTL_D1__DAT_DLY__SHIFT                0x00000000
#define MC_SEQ_WR_CTL_D1__ODT_DLY__SHIFT__SI__CI        0x00000018
#define MC_SEQ_WR_CTL_D1__ODT_EXT__SHIFT__SI__CI        0x0000001c
#define MC_SEQ_WR_CTL_D1__OEN_EXT__SHIFT                0x00000010
#define MC_SEQ_WR_CTL_D1__OEN_SEL__SHIFT                0x00000014
#define MC_SHARED_BLACKOUT_CNTL__BLACKOUT_MODE__SHIFT   0x00000000
#define MC_SHARED_CHMAP__CHAN0__SHIFT                   0x00000000
#define MC_SHARED_CHMAP__CHAN1__SHIFT                   0x00000004
#define MC_SHARED_CHMAP__CHAN2__SHIFT                   0x00000008
#define MC_SHARED_CHMAP__NOOFCHAN__SHIFT                0x0000000c
#define MC_SHARED_CHREMAP__CHAN0__SHIFT                 0x00000000
#define MC_TRAIN_EDCCDR_R_D0__EDC0__SHIFT__SI__CI       0x00000000
#define MC_TRAIN_EDCCDR_R_D0__EDC1__SHIFT__SI__CI       0x00000008
#define MC_TRAIN_EDCCDR_R_D0__EDC2__SHIFT__SI__CI       0x00000010
#define MC_TRAIN_EDCCDR_R_D0__EDC3__SHIFT__SI__CI       0x00000018
#define MC_TRAIN_EDCCDR_R_D1__EDC0__SHIFT__SI__CI       0x00000000
#define MC_TRAIN_EDCCDR_R_D1__EDC1__SHIFT__SI__CI       0x00000008
#define MC_TRAIN_EDCCDR_R_D1__EDC2__SHIFT__SI__CI       0x00000010
#define MC_TRAIN_EDCCDR_R_D1__EDC3__SHIFT__SI__CI       0x00000018
#define MC_TRAIN_EDC_STATUS_D0__REDC_CNT__SHIFT__SI__CI 0x00000010
#define MC_TRAIN_EDC_STATUS_D0__WEDC_CNT__SHIFT__SI__CI 0x00000000
#define MC_TRAIN_EDC_STATUS_D1__REDC_CNT__SHIFT__SI__CI 0x00000010
#define MC_TRAIN_EDC_STATUS_D1__WEDC_CNT__SHIFT__SI__CI 0x00000000
#define MC_TRAIN_PRBSERR_0_D0__DQ_STATUS__SHIFT__SI__CI 0x00000000
#define MC_TRAIN_PRBSERR_0_D1__DQ_STATUS__SHIFT__SI__CI 0x00000000
#define MC_TRAIN_PRBSERR_1_D0__DBI_STATUS__SHIFT__SI__CI 0x00000000
#define MC_TRAIN_PRBSERR_1_D0__EDC_STATUS__SHIFT__SI__CI 0x00000004
#define MC_TRAIN_PRBSERR_1_D0__PMA_PRBSCLR__SHIFT__SI__CI 0x0000001c
#define MC_TRAIN_PRBSERR_1_D0__PMD0_PRBSCLR__SHIFT__SI__CI 0x0000001d
#define MC_TRAIN_PRBSERR_1_D0__PMD1_PRBSCLR__SHIFT__SI__CI 0x0000001e
#define MC_TRAIN_PRBSERR_1_D0__WCDR_STATUS__SHIFT__SI__CI 0x0000000c
#define MC_TRAIN_PRBSERR_1_D0__WCK_STATUS__SHIFT__SI__CI 0x00000008
#define MC_TRAIN_PRBSERR_1_D1__DBI_STATUS__SHIFT__SI__CI 0x00000000
#define MC_TRAIN_PRBSERR_1_D1__EDC_STATUS__SHIFT__SI__CI 0x00000004
#define MC_TRAIN_PRBSERR_1_D1__PMA_PRBSCLR__SHIFT__SI__CI 0x0000001c
#define MC_TRAIN_PRBSERR_1_D1__PMD0_PRBSCLR__SHIFT__SI__CI 0x0000001d
#define MC_TRAIN_PRBSERR_1_D1__PMD1_PRBSCLR__SHIFT__SI__CI 0x0000001e
#define MC_TRAIN_PRBSERR_1_D1__WCDR_STATUS__SHIFT__SI__CI 0x0000000c
#define MC_TRAIN_PRBSERR_1_D1__WCK_STATUS__SHIFT__SI__CI 0x00000008
#define MC_TRAIN_PRBSERR_2_D0__ABI_STATUS__SHIFT__SI__CI 0x0000001c
#define MC_TRAIN_PRBSERR_2_D0__ADDR_STATUS__SHIFT__SI__CI 0x00000010
#define MC_TRAIN_PRBSERR_2_D0__CAS_STATUS__SHIFT__SI__CI 0x0000000a
#define MC_TRAIN_PRBSERR_2_D0__CKB_STATUS__SHIFT__SI__CI 0x00000001
#define MC_TRAIN_PRBSERR_2_D0__CKE_STATUS__SHIFT__SI__CI 0x00000008
#define MC_TRAIN_PRBSERR_2_D0__CK_STATUS__SHIFT__SI__CI 0x00000000
#define MC_TRAIN_PRBSERR_2_D0__CS_STATUS__SHIFT__SI__CI 0x00000004
#define MC_TRAIN_PRBSERR_2_D0__RAS_STATUS__SHIFT__SI__CI 0x00000009
#define MC_TRAIN_PRBSERR_2_D0__WE_STATUS__SHIFT__SI__CI 0x0000000b
#define MC_TRAIN_PRBSERR_2_D1__ABI_STATUS__SHIFT__SI__CI 0x0000001c
#define MC_TRAIN_PRBSERR_2_D1__ADDR_STATUS__SHIFT__SI__CI 0x00000010
#define MC_TRAIN_PRBSERR_2_D1__CAS_STATUS__SHIFT__SI__CI 0x0000000a
#define MC_TRAIN_PRBSERR_2_D1__CKB_STATUS__SHIFT__SI__CI 0x00000001
#define MC_TRAIN_PRBSERR_2_D1__CKE_STATUS__SHIFT__SI__CI 0x00000008
#define MC_TRAIN_PRBSERR_2_D1__CK_STATUS__SHIFT__SI__CI 0x00000000
#define MC_TRAIN_PRBSERR_2_D1__CS_STATUS__SHIFT__SI__CI 0x00000004
#define MC_TRAIN_PRBSERR_2_D1__RAS_STATUS__SHIFT__SI__CI 0x00000009
#define MC_TRAIN_PRBSERR_2_D1__WE_STATUS__SHIFT__SI__CI 0x0000000b
#define MC_TSM_DEBUG_BCNT0__BYTE0__SHIFT__SI__CI        0x00000000
#define MC_TSM_DEBUG_BCNT0__BYTE1__SHIFT__SI__CI        0x00000008
#define MC_TSM_DEBUG_BCNT0__BYTE2__SHIFT__SI__CI        0x00000010
#define MC_TSM_DEBUG_BCNT0__BYTE3__SHIFT__SI__CI        0x00000018
#define MC_TSM_DEBUG_BCNT10__BYTE0__SHIFT__SI__CI       0x00000000
#define MC_TSM_DEBUG_BCNT10__BYTE1__SHIFT__SI__CI       0x00000008
#define MC_TSM_DEBUG_BCNT10__BYTE2__SHIFT__SI__CI       0x00000010
#define MC_TSM_DEBUG_BCNT10__BYTE3__SHIFT__SI__CI       0x00000018
#define MC_TSM_DEBUG_BCNT1__BYTE0__SHIFT__SI__CI        0x00000000
#define MC_TSM_DEBUG_BCNT1__BYTE1__SHIFT__SI__CI        0x00000008
#define MC_TSM_DEBUG_BCNT1__BYTE2__SHIFT__SI__CI        0x00000010
#define MC_TSM_DEBUG_BCNT1__BYTE3__SHIFT__SI__CI        0x00000018
#define MC_TSM_DEBUG_BCNT2__BYTE0__SHIFT__SI__CI        0x00000000
#define MC_TSM_DEBUG_BCNT2__BYTE1__SHIFT__SI__CI        0x00000008
#define MC_TSM_DEBUG_BCNT2__BYTE2__SHIFT__SI__CI        0x00000010
#define MC_TSM_DEBUG_BCNT2__BYTE3__SHIFT__SI__CI        0x00000018
#define MC_TSM_DEBUG_BCNT3__BYTE0__SHIFT__SI__CI        0x00000000
#define MC_TSM_DEBUG_BCNT3__BYTE1__SHIFT__SI__CI        0x00000008
#define MC_TSM_DEBUG_BCNT3__BYTE2__SHIFT__SI__CI        0x00000010
#define MC_TSM_DEBUG_BCNT3__BYTE3__SHIFT__SI__CI        0x00000018
#define MC_TSM_DEBUG_BCNT4__BYTE0__SHIFT__SI__CI        0x00000000
#define MC_TSM_DEBUG_BCNT4__BYTE1__SHIFT__SI__CI        0x00000008
#define MC_TSM_DEBUG_BCNT4__BYTE2__SHIFT__SI__CI        0x00000010
#define MC_TSM_DEBUG_BCNT4__BYTE3__SHIFT__SI__CI        0x00000018
#define MC_TSM_DEBUG_BCNT5__BYTE0__SHIFT__SI__CI        0x00000000
#define MC_TSM_DEBUG_BCNT5__BYTE1__SHIFT__SI__CI        0x00000008
#define MC_TSM_DEBUG_BCNT5__BYTE2__SHIFT__SI__CI        0x00000010
#define MC_TSM_DEBUG_BCNT5__BYTE3__SHIFT__SI__CI        0x00000018
#define MC_TSM_DEBUG_BCNT6__BYTE0__SHIFT__SI__CI        0x00000000
#define MC_TSM_DEBUG_BCNT6__BYTE1__SHIFT__SI__CI        0x00000008
#define MC_TSM_DEBUG_BCNT6__BYTE2__SHIFT__SI__CI        0x00000010
#define MC_TSM_DEBUG_BCNT6__BYTE3__SHIFT__SI__CI        0x00000018
#define MC_TSM_DEBUG_BCNT7__BYTE0__SHIFT__SI__CI        0x00000000
#define MC_TSM_DEBUG_BCNT7__BYTE1__SHIFT__SI__CI        0x00000008
#define MC_TSM_DEBUG_BCNT7__BYTE2__SHIFT__SI__CI        0x00000010
#define MC_TSM_DEBUG_BCNT7__BYTE3__SHIFT__SI__CI        0x00000018
#define MC_TSM_DEBUG_BCNT8__BYTE0__SHIFT__SI__CI        0x00000000
#define MC_TSM_DEBUG_BCNT8__BYTE1__SHIFT__SI__CI        0x00000008
#define MC_TSM_DEBUG_BCNT8__BYTE2__SHIFT__SI__CI        0x00000010
#define MC_TSM_DEBUG_BCNT8__BYTE3__SHIFT__SI__CI        0x00000018
#define MC_TSM_DEBUG_BCNT9__BYTE0__SHIFT__SI__CI        0x00000000
#define MC_TSM_DEBUG_BCNT9__BYTE1__SHIFT__SI__CI        0x00000008
#define MC_TSM_DEBUG_BCNT9__BYTE2__SHIFT__SI__CI        0x00000010
#define MC_TSM_DEBUG_BCNT9__BYTE3__SHIFT__SI__CI        0x00000018
#define MC_TSM_DEBUG_BKPT__DATA__SHIFT__SI__CI          0x00000000
#define MC_TSM_DEBUG_FLAG__DATA__SHIFT__SI__CI          0x00000000
#define MC_TSM_DEBUG_GCNT__DATA__SHIFT__SI__CI          0x00000000
#define MC_TSM_DEBUG_MISC__FLAG__SHIFT__SI__CI          0x00000000
#define MC_TSM_DEBUG_MISC__NCNT_RD__SHIFT__SI__CI       0x00000008
#define MC_TSM_DEBUG_MISC__NCNT_WR__SHIFT__SI__CI       0x0000000c
#define MC_TSM_DEBUG_ST01__DATA__SHIFT__SI__CI          0x00000000
#define MC_TSM_DEBUG_ST23__DATA__SHIFT__SI__CI          0x00000000
#define MC_TSM_DEBUG_ST45__DATA__SHIFT__SI__CI          0x00000000
#define MC_VM_AGP_BASE__AGP_BASE__SHIFT                 0x00000000
#define MC_VM_AGP_BOT__AGP_BOT__SHIFT                   0x00000000
#define MC_VM_AGP_TOP__AGP_TOP__SHIFT                   0x00000000
#define MC_VM_DC_WRITE_CNTL__DC_MEMORY_WRITE_LOCAL__SHIFT 0x00000008
#define MC_VM_DC_WRITE_CNTL__DC_MEMORY_WRITE_SYSTEM__SHIFT 0x00000009
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_0_MODE__SHIFT 0x00000000
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_1_MODE__SHIFT 0x00000002
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_2_MODE__SHIFT 0x00000004
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_3_MODE__SHIFT 0x00000006
#define MC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR__PHYSICAL_ADDRESS__SHIFT 0x00000000
#define MC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR__PHYSICAL_ADDRESS__SHIFT 0x00000000
#define MC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR__PHYSICAL_ADDRESS__SHIFT 0x00000000
#define MC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR__PHYSICAL_ADDRESS__SHIFT 0x00000000
#define MC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR__PHYSICAL_ADDRESS__SHIFT 0x00000000
#define MC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR__PHYSICAL_ADDRESS__SHIFT 0x00000000
#define MC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR__PHYSICAL_ADDRESS__SHIFT 0x00000000
#define MC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR__PHYSICAL_ADDRESS__SHIFT 0x00000000
#define MC_VM_FB_LOCATION__FB_BASE__SHIFT               0x00000000
#define MC_VM_FB_LOCATION__FB_TOP__SHIFT                0x00000010
#define MC_VM_FB_OFFSET__FB_OFFSET__SHIFT               0x00000000
#define MC_VM_L2_PERFCOUNTER0_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define MC_VM_L2_PERFCOUNTER0_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_VM_L2_PERFCOUNTER1_CFG__CLEAR__SHIFT__CI__VI 0x0000001d
#define MC_VM_L2_PERFCOUNTER1_CFG__ENABLE__SHIFT__CI__VI 0x0000001c
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__CI__VI 0x00000018
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__CI__VI 0x00000008
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__CI__VI 0x00000000
#define MC_VM_L2_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__CI__VI 0x00000010
#define MC_VM_L2_PERFCOUNTER_HI__COUNTER_HI__SHIFT__CI__VI 0x00000000
#define MC_VM_L2_PERFCOUNTER_LO__COUNTER_LO__SHIFT__CI__VI 0x00000000
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__CI__VI 0x00000019
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__CI__VI 0x00000018
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__CI__VI 0x00000000
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__CI__VI 0x00000008
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__CI__VI 0x0000001a
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__CI__VI 0x00000010
#define MC_VM_MB_L1_TLB0_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT 0x0000000c
#define MC_VM_MB_L1_TLB0_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT 0x00000009
#define MC_VM_MB_L1_TLB0_DEBUG__INVALIDATE_L1_TLB__SHIFT 0x00000000
#define MC_VM_MB_L1_TLB0_DEBUG__L1_TLB_DEBUG__SHIFT     0x0000000f
#define MC_VM_MB_L1_TLB0_DEBUG__L1_TLB_FORCE_MISS__SHIFT__CI__VI 0x00000013
#define MC_VM_MB_L1_TLB0_DEBUG__SEND_FREE_AT_RTN__SHIFT 0x00000008
#define MC_VM_MB_L1_TLB0_STATUS__BUSY__SHIFT            0x00000000
#define MC_VM_MB_L1_TLB1_STATUS__BUSY__SHIFT            0x00000000
#define MC_VM_MB_L1_TLB2_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT 0x0000000c
#define MC_VM_MB_L1_TLB2_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT 0x00000009
#define MC_VM_MB_L1_TLB2_DEBUG__INVALIDATE_L1_TLB__SHIFT 0x00000000
#define MC_VM_MB_L1_TLB2_DEBUG__L1_TLB_DEBUG__SHIFT     0x0000000f
#define MC_VM_MB_L1_TLB2_DEBUG__L1_TLB_FORCE_MISS__SHIFT__CI__VI 0x00000013
#define MC_VM_MB_L1_TLB2_DEBUG__SEND_FREE_AT_RTN__SHIFT 0x00000008
#define MC_VM_MB_L1_TLB2_STATUS__BUSY__SHIFT            0x00000000
#define MC_VM_MB_L1_TLB3_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT 0x0000000c
#define MC_VM_MB_L1_TLB3_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT 0x00000009
#define MC_VM_MB_L1_TLB3_DEBUG__INVALIDATE_L1_TLB__SHIFT 0x00000000
#define MC_VM_MB_L1_TLB3_DEBUG__L1_TLB_DEBUG__SHIFT     0x0000000f
#define MC_VM_MB_L1_TLB3_DEBUG__L1_TLB_FORCE_MISS__SHIFT__CI__VI 0x00000013
#define MC_VM_MB_L1_TLB3_DEBUG__SEND_FREE_AT_RTN__SHIFT 0x00000008
#define MC_VM_MB_L1_TLB3_STATUS__BUSY__SHIFT            0x00000000
#define MC_VM_MB_L2ARBITER_L2_CREDITS__L2_IF_CREDITS__SHIFT 0x00000000
#define MC_VM_MD_L1_TLB0_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT 0x0000000c
#define MC_VM_MD_L1_TLB0_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT 0x00000009
#define MC_VM_MD_L1_TLB0_DEBUG__INVALIDATE_L1_TLB__SHIFT 0x00000000
#define MC_VM_MD_L1_TLB0_DEBUG__L1_TLB_DEBUG__SHIFT     0x0000000f
#define MC_VM_MD_L1_TLB0_DEBUG__L1_TLB_FORCE_MISS__SHIFT__CI__VI 0x00000013
#define MC_VM_MD_L1_TLB0_DEBUG__SEND_FREE_AT_RTN__SHIFT 0x00000008
#define MC_VM_MD_L1_TLB0_STATUS__BUSY__SHIFT            0x00000000
#define MC_VM_MD_L1_TLB1_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT 0x0000000c
#define MC_VM_MD_L1_TLB1_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT 0x00000009
#define MC_VM_MD_L1_TLB1_DEBUG__INVALIDATE_L1_TLB__SHIFT 0x00000000
#define MC_VM_MD_L1_TLB1_DEBUG__L1_TLB_DEBUG__SHIFT     0x0000000f
#define MC_VM_MD_L1_TLB1_DEBUG__L1_TLB_FORCE_MISS__SHIFT__CI__VI 0x00000013
#define MC_VM_MD_L1_TLB1_DEBUG__SEND_FREE_AT_RTN__SHIFT 0x00000008
#define MC_VM_MD_L1_TLB1_STATUS__BUSY__SHIFT            0x00000000
#define MC_VM_MD_L1_TLB2_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT 0x0000000c
#define MC_VM_MD_L1_TLB2_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT 0x00000009
#define MC_VM_MD_L1_TLB2_DEBUG__INVALIDATE_L1_TLB__SHIFT 0x00000000
#define MC_VM_MD_L1_TLB2_DEBUG__L1_TLB_DEBUG__SHIFT     0x0000000f
#define MC_VM_MD_L1_TLB2_DEBUG__L1_TLB_FORCE_MISS__SHIFT__CI__VI 0x00000013
#define MC_VM_MD_L1_TLB2_DEBUG__SEND_FREE_AT_RTN__SHIFT 0x00000008
#define MC_VM_MD_L1_TLB2_STATUS__BUSY__SHIFT            0x00000000
#define MC_VM_MD_L1_TLB3_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT 0x0000000c
#define MC_VM_MD_L1_TLB3_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT 0x00000009
#define MC_VM_MD_L1_TLB3_DEBUG__INVALIDATE_L1_TLB__SHIFT 0x00000000
#define MC_VM_MD_L1_TLB3_DEBUG__L1_TLB_DEBUG__SHIFT     0x0000000f
#define MC_VM_MD_L1_TLB3_DEBUG__L1_TLB_FORCE_MISS__SHIFT__CI__VI 0x00000013
#define MC_VM_MD_L1_TLB3_DEBUG__SEND_FREE_AT_RTN__SHIFT 0x00000008
#define MC_VM_MD_L1_TLB3_STATUS__BUSY__SHIFT            0x00000000
#define MC_VM_MD_L2ARBITER_L2_CREDITS__L2_IF_CREDITS__SHIFT 0x00000000
#define MC_VM_MX_L1_TLB_CNTL__ECO_BITS__SHIFT           0x00000007
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL__SHIFT 0x00000006
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_FRAGMENT_PROCESSING__SHIFT 0x00000001
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB__SHIFT      0x00000000
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE__SHIFT 0x00000003
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS__SHIFT 0x00000005
#define MC_VM_STEERING__DEFAULT_STEERING__SHIFT__CI__VI 0x00000000
#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define MC_VM_SYSTEM_APERTURE_LOW_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define MC_WR_CB__BLACKOUT_EXEMPT__SHIFT                0x00000003
#define MC_WR_CB__ENABLE__SHIFT                         0x00000000
#define MC_WR_CB__LAZY_TIMER__SHIFT                     0x0000000b
#define MC_WR_CB__MAX_BURST__SHIFT                      0x00000007
#define MC_WR_CB__PRESCALE__SHIFT                       0x00000001
#define MC_WR_CB__STALL_MODE__SHIFT                     0x00000004
#define MC_WR_CB__STALL_OVERRIDE_WTM__SHIFT             0x0000000f
#define MC_WR_CB__STALL_OVERRIDE__SHIFT                 0x00000006
#define MC_WR_DB__BLACKOUT_EXEMPT__SHIFT                0x00000003
#define MC_WR_DB__ENABLE__SHIFT                         0x00000000
#define MC_WR_DB__LAZY_TIMER__SHIFT                     0x0000000b
#define MC_WR_DB__MAX_BURST__SHIFT                      0x00000007
#define MC_WR_DB__PRESCALE__SHIFT                       0x00000001
#define MC_WR_DB__STALL_MODE__SHIFT                     0x00000004
#define MC_WR_DB__STALL_OVERRIDE_WTM__SHIFT             0x0000000f
#define MC_WR_DB__STALL_OVERRIDE__SHIFT                 0x00000006
#define MC_WR_GRP_EXT__DBSTEN0__SHIFT                   0x00000000
#define MC_WR_GRP_EXT__TC0__SHIFT                       0x00000004
#define MC_WR_GRP_GFX__ACPG__SHIFT__CI__VI              0x00000008
#define MC_WR_GRP_GFX__ACPO__SHIFT__CI__VI              0x0000000c
#define MC_WR_GRP_GFX__CP__SHIFT                        0x00000000
#define MC_WR_GRP_GFX__SH__SHIFT__CI__VI                0x00000004
#define MC_WR_GRP_GFX__XDMAM__SHIFT__CI                 0x00000014
#define MC_WR_GRP_GFX__XDMAM__SHIFT__SI                 0x00000010
#define MC_WR_GRP_GFX__XDMA__SHIFT__CI                  0x00000010
#define MC_WR_GRP_GFX__XDMA__SHIFT__SI                  0x0000000c
#define MC_WR_GRP_LCL__CB0__SHIFT                       0x00000000
#define MC_WR_GRP_LCL__CBCMASK0__SHIFT                  0x00000004
#define MC_WR_GRP_LCL__CBFMASK0__SHIFT                  0x00000008
#define MC_WR_GRP_LCL__CBIMMED0__SHIFT                  0x0000001c
#define MC_WR_GRP_LCL__DB0__SHIFT                       0x0000000c
#define MC_WR_GRP_LCL__DBHTILE0__SHIFT                  0x00000010
#define MC_WR_GRP_LCL__SX0__SHIFT                       0x00000014
#define MC_WR_GRP_OTH__HDP__SHIFT                       0x00000008
#define MC_WR_GRP_OTH__SDMA0__SHIFT__CI__VI             0x00000004
#define MC_WR_GRP_OTH__SEM__SHIFT                       0x0000000c
#define MC_WR_GRP_OTH__UMC__SHIFT                       0x00000010
#define MC_WR_GRP_OTH__UVD_EXT0__SHIFT                  0x00000000
#define MC_WR_GRP_OTH__UVD_EXT1__SHIFT                  0x0000001c
#define MC_WR_GRP_OTH__UVD__SHIFT                       0x00000014
#define MC_WR_GRP_OTH__XDP__SHIFT                       0x00000018
#define MC_WR_GRP_SYS__IH__SHIFT                        0x00000000
#define MC_WR_GRP_SYS__MCIF__SHIFT                      0x00000004
#define MC_WR_GRP_SYS__RLC__SHIFT                       0x00000008
#define MC_WR_GRP_SYS__SAM__SHIFT__CI                   0x0000000c
#define MC_WR_GRP_SYS__SDMA1__SHIFT__CI__VI             0x00000014
#define MC_WR_GRP_SYS__SMU__SHIFT__CI__VI               0x00000010
#define MC_WR_GRP_SYS__SMU__SHIFT__SI                   0x00000014
#define MC_WR_GRP_SYS__VCEU__SHIFT                      0x0000001c
#define MC_WR_GRP_SYS__VCE__SHIFT                       0x00000018
#define MC_WR_HUB__BLACKOUT_EXEMPT__SHIFT               0x00000003
#define MC_WR_HUB__ENABLE__SHIFT                        0x00000000
#define MC_WR_HUB__LAZY_TIMER__SHIFT                    0x0000000b
#define MC_WR_HUB__MAX_BURST__SHIFT                     0x00000007
#define MC_WR_HUB__PRESCALE__SHIFT                      0x00000001
#define MC_WR_HUB__STALL_MODE__SHIFT                    0x00000004
#define MC_WR_HUB__STALL_OVERRIDE_WTM__SHIFT            0x0000000f
#define MC_WR_HUB__STALL_OVERRIDE__SHIFT                0x00000006
#define MC_WR_TC0__BLACKOUT_EXEMPT__SHIFT               0x00000003
#define MC_WR_TC0__ENABLE__SHIFT                        0x00000000
#define MC_WR_TC0__LAZY_TIMER__SHIFT                    0x0000000b
#define MC_WR_TC0__MAX_BURST__SHIFT                     0x00000007
#define MC_WR_TC0__PRESCALE__SHIFT                      0x00000001
#define MC_WR_TC0__STALL_MODE__SHIFT                    0x00000004
#define MC_WR_TC0__STALL_OVERRIDE_WTM__SHIFT            0x0000000f
#define MC_WR_TC0__STALL_OVERRIDE__SHIFT                0x00000006
#define MC_WR_TC1__BLACKOUT_EXEMPT__SHIFT               0x00000003
#define MC_WR_TC1__ENABLE__SHIFT                        0x00000000
#define MC_WR_TC1__LAZY_TIMER__SHIFT                    0x0000000b
#define MC_WR_TC1__MAX_BURST__SHIFT                     0x00000007
#define MC_WR_TC1__PRESCALE__SHIFT                      0x00000001
#define MC_WR_TC1__STALL_MODE__SHIFT                    0x00000004
#define MC_WR_TC1__STALL_OVERRIDE_WTM__SHIFT            0x0000000f
#define MC_WR_TC1__STALL_OVERRIDE__SHIFT                0x00000006
#define MC_XBAR_ADDR_DEC__GECC__SHIFT                   0x00000001
#define MC_XBAR_ADDR_DEC__NO_DIV_BY_3__SHIFT            0x00000000
#define MC_XBAR_ADDR_DEC__RB_SPLIT_COLHI__SHIFT         0x00000003
#define MC_XBAR_ADDR_DEC__RB_SPLIT__SHIFT               0x00000002
#define MC_XBAR_ARB_MAX_BURST__RD_PORT0__SHIFT          0x00000000
#define MC_XBAR_ARB_MAX_BURST__RD_PORT1__SHIFT          0x00000004
#define MC_XBAR_ARB_MAX_BURST__RD_PORT2__SHIFT          0x00000008
#define MC_XBAR_ARB_MAX_BURST__RD_PORT3__SHIFT          0x0000000c
#define MC_XBAR_ARB_MAX_BURST__WR_PORT0__SHIFT          0x00000010
#define MC_XBAR_ARB_MAX_BURST__WR_PORT1__SHIFT          0x00000014
#define MC_XBAR_ARB_MAX_BURST__WR_PORT2__SHIFT          0x00000018
#define MC_XBAR_ARB_MAX_BURST__WR_PORT3__SHIFT          0x0000001c
#define MC_XBAR_ARB__BREAK_BURST_CID_CHANGE__SHIFT      0x00000002
#define MC_XBAR_ARB__DISABLE_HUB_STALL_HIGHEST__SHIFT   0x00000001
#define MC_XBAR_ARB__HUBRD_HIGHEST__SHIFT               0x00000000
#define MC_XBAR_CHTRIREMAP__CH0__SHIFT                  0x00000000
#define MC_XBAR_CHTRIREMAP__CH1__SHIFT                  0x00000002
#define MC_XBAR_CHTRIREMAP__CH2__SHIFT                  0x00000004
#define MC_XBAR_PERF_MON_CNTL0__ALLOW_WRAP__SHIFT__SI__CI 0x0000001c
#define MC_XBAR_PERF_MON_CNTL0__START_MODE__SHIFT__SI__CI 0x00000018
#define MC_XBAR_PERF_MON_CNTL0__START_THRESH__SHIFT__SI__CI 0x00000000
#define MC_XBAR_PERF_MON_CNTL0__STOP_MODE__SHIFT__SI__CI 0x0000001a
#define MC_XBAR_PERF_MON_CNTL0__STOP_THRESH__SHIFT__SI__CI 0x0000000c
#define MC_XBAR_PERF_MON_CNTL1__START_TRIG_ID__SHIFT__SI__CI 0x00000008
#define MC_XBAR_PERF_MON_CNTL1__STOP_TRIG_ID__SHIFT__SI__CI 0x00000010
#define MC_XBAR_PERF_MON_CNTL1__THRESH_CNTR_ID__SHIFT__SI__CI 0x00000000
#define MC_XBAR_PERF_MON_CNTL2__MON0_ID__SHIFT__SI__CI  0x00000000
#define MC_XBAR_PERF_MON_CNTL2__MON1_ID__SHIFT__SI__CI  0x00000008
#define MC_XBAR_PERF_MON_CNTL2__MON2_ID__SHIFT__SI__CI  0x00000010
#define MC_XBAR_PERF_MON_CNTL2__MON3_ID__SHIFT__SI__CI  0x00000018
#define MC_XBAR_PERF_MON_MAX_THSH__MON0__SHIFT__SI__CI  0x00000000
#define MC_XBAR_PERF_MON_MAX_THSH__MON1__SHIFT__SI__CI  0x00000008
#define MC_XBAR_PERF_MON_MAX_THSH__MON2__SHIFT__SI__CI  0x00000010
#define MC_XBAR_PERF_MON_MAX_THSH__MON3__SHIFT__SI__CI  0x00000018
#define MC_XBAR_PERF_MON_RSLT0__COUNT__SHIFT__SI__CI    0x00000000
#define MC_XBAR_PERF_MON_RSLT1__COUNT__SHIFT__SI__CI    0x00000000
#define MC_XBAR_PERF_MON_RSLT2__COUNT__SHIFT__SI__CI    0x00000000
#define MC_XBAR_PERF_MON_RSLT3__COUNT__SHIFT__SI__CI    0x00000000
#define MC_XBAR_RDREQ_CREDIT__OUT0__SHIFT               0x00000000
#define MC_XBAR_RDREQ_CREDIT__OUT1__SHIFT               0x00000008
#define MC_XBAR_RDREQ_CREDIT__OUT2__SHIFT               0x00000010
#define MC_XBAR_RDREQ_CREDIT__OUT3__SHIFT               0x00000018
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT0__SHIFT           0x00000000
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT1__SHIFT           0x00000008
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT2__SHIFT           0x00000010
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT3__SHIFT           0x00000018
#define MC_XBAR_RDRET_CREDIT1__OUT0__SHIFT              0x00000000
#define MC_XBAR_RDRET_CREDIT1__OUT1__SHIFT              0x00000008
#define MC_XBAR_RDRET_CREDIT1__OUT2__SHIFT              0x00000010
#define MC_XBAR_RDRET_CREDIT1__OUT3__SHIFT              0x00000018
#define MC_XBAR_RDRET_CREDIT2__HUB_LP_RDRET_SKID__SHIFT 0x00000010
#define MC_XBAR_RDRET_CREDIT2__OUT4__SHIFT              0x00000000
#define MC_XBAR_RDRET_CREDIT2__OUT5__SHIFT              0x00000008
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT0__SHIFT          0x00000000
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT1__SHIFT          0x00000008
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT2__SHIFT          0x00000010
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT3__SHIFT          0x00000018
#define MC_XBAR_RDRET_PRI_CREDIT2__OUT4__SHIFT          0x00000000
#define MC_XBAR_RDRET_PRI_CREDIT2__OUT5__SHIFT          0x00000008
#define MC_XBAR_REMOTE__RDREQ_EN_GOQ__SHIFT             0x00000001
#define MC_XBAR_REMOTE__WRREQ_EN_GOQ__SHIFT             0x00000000
#define MC_XBAR_SPARE0__BIT__SHIFT                      0x00000000
#define MC_XBAR_SPARE1__BIT__SHIFT                      0x00000000
#define MC_XBAR_TWOCHAN__CH0__SHIFT                     0x00000001
#define MC_XBAR_TWOCHAN__CH1__SHIFT                     0x00000003
#define MC_XBAR_TWOCHAN__DISABLE_ONEPORT__SHIFT         0x00000000
#define MC_XBAR_WRREQ_CREDIT__OUT0__SHIFT               0x00000000
#define MC_XBAR_WRREQ_CREDIT__OUT1__SHIFT               0x00000008
#define MC_XBAR_WRREQ_CREDIT__OUT2__SHIFT               0x00000010
#define MC_XBAR_WRREQ_CREDIT__OUT3__SHIFT               0x00000018
#define MC_XBAR_WRRET_CREDIT1__OUT0__SHIFT              0x00000000
#define MC_XBAR_WRRET_CREDIT1__OUT1__SHIFT              0x00000008
#define MC_XBAR_WRRET_CREDIT1__OUT2__SHIFT              0x00000010
#define MC_XBAR_WRRET_CREDIT1__OUT3__SHIFT              0x00000018
#define MC_XBAR_WRRET_CREDIT2__OUT4__SHIFT              0x00000000
#define MC_XBAR_WRRET_CREDIT2__OUT5__SHIFT              0x00000008
#define MC_XPB_CLG_CFG0__HOST_FLUSH__SHIFT              0x0000000a
#define MC_XPB_CLG_CFG0__LB_TYPE__SHIFT                 0x00000004
#define MC_XPB_CLG_CFG0__P2P_BAR__SHIFT                 0x00000007
#define MC_XPB_CLG_CFG0__SIDE_FLUSH__SHIFT              0x0000000e
#define MC_XPB_CLG_CFG0__WCB_NUM__SHIFT                 0x00000000
#define MC_XPB_CLG_CFG10__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG10__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG10__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG10__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG10__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG11__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG11__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG11__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG11__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG11__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG12__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG12__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG12__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG12__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG12__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG13__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG13__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG13__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG13__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG13__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG14__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG14__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG14__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG14__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG14__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG15__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG15__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG15__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG15__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG15__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG16__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG16__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG16__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG16__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG16__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG17__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG17__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG17__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG17__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG17__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG18__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG18__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG18__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG18__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG18__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG19__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG19__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG19__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG19__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG19__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG1__HOST_FLUSH__SHIFT              0x0000000a
#define MC_XPB_CLG_CFG1__LB_TYPE__SHIFT                 0x00000004
#define MC_XPB_CLG_CFG1__P2P_BAR__SHIFT                 0x00000007
#define MC_XPB_CLG_CFG1__SIDE_FLUSH__SHIFT              0x0000000e
#define MC_XPB_CLG_CFG1__WCB_NUM__SHIFT                 0x00000000
#define MC_XPB_CLG_CFG20__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG20__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG20__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG20__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG20__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG21__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG21__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG21__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG21__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG21__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG22__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG22__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG22__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG22__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG22__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG23__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG23__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG23__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG23__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG23__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG24__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG24__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG24__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG24__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG24__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG25__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG25__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG25__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG25__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG25__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG26__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG26__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG26__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG26__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG26__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG27__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG27__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG27__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG27__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG27__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG28__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG28__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG28__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG28__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG28__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG29__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG29__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG29__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG29__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG29__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG2__HOST_FLUSH__SHIFT              0x0000000a
#define MC_XPB_CLG_CFG2__LB_TYPE__SHIFT                 0x00000004
#define MC_XPB_CLG_CFG2__P2P_BAR__SHIFT                 0x00000007
#define MC_XPB_CLG_CFG2__SIDE_FLUSH__SHIFT              0x0000000e
#define MC_XPB_CLG_CFG2__WCB_NUM__SHIFT                 0x00000000
#define MC_XPB_CLG_CFG30__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG30__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG30__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG30__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG30__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG31__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG31__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG31__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG31__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG31__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG32__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG32__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG32__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG32__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG32__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG33__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG33__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG33__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG33__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG33__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG34__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG34__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG34__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG34__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG34__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG35__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG35__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG35__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG35__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG35__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG36__HOST_FLUSH__SHIFT             0x0000000a
#define MC_XPB_CLG_CFG36__LB_TYPE__SHIFT                0x00000004
#define MC_XPB_CLG_CFG36__P2P_BAR__SHIFT                0x00000007
#define MC_XPB_CLG_CFG36__SIDE_FLUSH__SHIFT             0x0000000e
#define MC_XPB_CLG_CFG36__WCB_NUM__SHIFT                0x00000000
#define MC_XPB_CLG_CFG3__HOST_FLUSH__SHIFT              0x0000000a
#define MC_XPB_CLG_CFG3__LB_TYPE__SHIFT                 0x00000004
#define MC_XPB_CLG_CFG3__P2P_BAR__SHIFT                 0x00000007
#define MC_XPB_CLG_CFG3__SIDE_FLUSH__SHIFT              0x0000000e
#define MC_XPB_CLG_CFG3__WCB_NUM__SHIFT                 0x00000000
#define MC_XPB_CLG_CFG4__HOST_FLUSH__SHIFT              0x0000000a
#define MC_XPB_CLG_CFG4__LB_TYPE__SHIFT                 0x00000004
#define MC_XPB_CLG_CFG4__P2P_BAR__SHIFT                 0x00000007
#define MC_XPB_CLG_CFG4__SIDE_FLUSH__SHIFT              0x0000000e
#define MC_XPB_CLG_CFG4__WCB_NUM__SHIFT                 0x00000000
#define MC_XPB_CLG_CFG5__HOST_FLUSH__SHIFT              0x0000000a
#define MC_XPB_CLG_CFG5__LB_TYPE__SHIFT                 0x00000004
#define MC_XPB_CLG_CFG5__P2P_BAR__SHIFT                 0x00000007
#define MC_XPB_CLG_CFG5__SIDE_FLUSH__SHIFT              0x0000000e
#define MC_XPB_CLG_CFG5__WCB_NUM__SHIFT                 0x00000000
#define MC_XPB_CLG_CFG6__HOST_FLUSH__SHIFT              0x0000000a
#define MC_XPB_CLG_CFG6__LB_TYPE__SHIFT                 0x00000004
#define MC_XPB_CLG_CFG6__P2P_BAR__SHIFT                 0x00000007
#define MC_XPB_CLG_CFG6__SIDE_FLUSH__SHIFT              0x0000000e
#define MC_XPB_CLG_CFG6__WCB_NUM__SHIFT                 0x00000000
#define MC_XPB_CLG_CFG7__HOST_FLUSH__SHIFT              0x0000000a
#define MC_XPB_CLG_CFG7__LB_TYPE__SHIFT                 0x00000004
#define MC_XPB_CLG_CFG7__P2P_BAR__SHIFT                 0x00000007
#define MC_XPB_CLG_CFG7__SIDE_FLUSH__SHIFT              0x0000000e
#define MC_XPB_CLG_CFG7__WCB_NUM__SHIFT                 0x00000000
#define MC_XPB_CLG_CFG8__HOST_FLUSH__SHIFT              0x0000000a
#define MC_XPB_CLG_CFG8__LB_TYPE__SHIFT                 0x00000004
#define MC_XPB_CLG_CFG8__P2P_BAR__SHIFT                 0x00000007
#define MC_XPB_CLG_CFG8__SIDE_FLUSH__SHIFT              0x0000000e
#define MC_XPB_CLG_CFG8__WCB_NUM__SHIFT                 0x00000000
#define MC_XPB_CLG_CFG9__HOST_FLUSH__SHIFT              0x0000000a
#define MC_XPB_CLG_CFG9__LB_TYPE__SHIFT                 0x00000004
#define MC_XPB_CLG_CFG9__P2P_BAR__SHIFT                 0x00000007
#define MC_XPB_CLG_CFG9__SIDE_FLUSH__SHIFT              0x0000000e
#define MC_XPB_CLG_CFG9__WCB_NUM__SHIFT                 0x00000000
#define MC_XPB_CLG_EXTRA_RD__CMP0__SHIFT                0x00000000
#define MC_XPB_CLG_EXTRA_RD__CMP1__SHIFT                0x00000011
#define MC_XPB_CLG_EXTRA_RD__MSK0__SHIFT                0x00000008
#define MC_XPB_CLG_EXTRA_RD__VLD0__SHIFT                0x00000010
#define MC_XPB_CLG_EXTRA_RD__VLD1__SHIFT                0x00000019
#define MC_XPB_CLG_EXTRA__CMP0__SHIFT                   0x00000000
#define MC_XPB_CLG_EXTRA__CMP1__SHIFT                   0x00000011
#define MC_XPB_CLG_EXTRA__MSK0__SHIFT                   0x00000008
#define MC_XPB_CLG_EXTRA__VLD0__SHIFT                   0x00000010
#define MC_XPB_CLG_EXTRA__VLD1__SHIFT                   0x00000019
#define MC_XPB_CLK_GAT__ENABLE__SHIFT                   0x00000012
#define MC_XPB_CLK_GAT__MEM_LS_ENABLE__SHIFT            0x00000013
#define MC_XPB_CLK_GAT__OFFDLY__SHIFT                   0x00000006
#define MC_XPB_CLK_GAT__ONDLY__SHIFT                    0x00000000
#define MC_XPB_CLK_GAT__RDYDLY__SHIFT                   0x0000000c
#define MC_XPB_INTF_CFG2__RPB_RDREQ_CRD__SHIFT          0x00000000
#define MC_XPB_INTF_CFG__BIF_MEM_SNOOP_SEL__SHIFT       0x00000019
#define MC_XPB_INTF_CFG__BIF_MEM_SNOOP_VAL__SHIFT       0x0000001a
#define MC_XPB_INTF_CFG__BIF_REG_SNOOP_SEL__SHIFT       0x00000017
#define MC_XPB_INTF_CFG__BIF_REG_SNOOP_VAL__SHIFT       0x00000018
#define MC_XPB_INTF_CFG__MC_WRRET_ASK__SHIFT            0x00000008
#define MC_XPB_INTF_CFG__RPB_WRREQ_CRD__SHIFT           0x00000000
#define MC_XPB_INTF_CFG__XSP_ORDERING_SEL__SHIFT        0x0000001e
#define MC_XPB_INTF_CFG__XSP_ORDERING_VAL__SHIFT        0x0000001f
#define MC_XPB_INTF_CFG__XSP_REQ_CRD__SHIFT             0x00000010
#define MC_XPB_INTF_CFG__XSP_SNOOP_SEL__SHIFT           0x0000001b
#define MC_XPB_INTF_CFG__XSP_SNOOP_VAL__SHIFT           0x0000001d
#define MC_XPB_INTF_STS__CNS_BUF_BUSY__SHIFT            0x00000012
#define MC_XPB_INTF_STS__CNS_BUF_FULL__SHIFT            0x00000011
#define MC_XPB_INTF_STS__HOP_ATTR_BUF_FULL__SHIFT       0x00000010
#define MC_XPB_INTF_STS__HOP_DATA_BUF_FULL__SHIFT       0x0000000f
#define MC_XPB_INTF_STS__RPB_RDREQ_CRD__SHIFT           0x00000013
#define MC_XPB_INTF_STS__RPB_WRREQ_CRD__SHIFT           0x00000000
#define MC_XPB_INTF_STS__XSP_REQ_CRD__SHIFT             0x00000008
#define MC_XPB_LB_ADDR__CMP0__SHIFT                     0x00000000
#define MC_XPB_LB_ADDR__CMP1__SHIFT                     0x00000014
#define MC_XPB_LB_ADDR__MASK0__SHIFT                    0x0000000a
#define MC_XPB_LB_ADDR__MASK1__SHIFT                    0x0000001a
#define MC_XPB_MAP_INVERT_FLUSH_NUM_LSB__ALTER_FLUSH_NUM__SHIFT 0x00000000
#define MC_XPB_MISC_CFG__FIELDNAME0__SHIFT              0x00000000
#define MC_XPB_MISC_CFG__FIELDNAME1__SHIFT              0x00000008
#define MC_XPB_MISC_CFG__FIELDNAME2__SHIFT              0x00000010
#define MC_XPB_MISC_CFG__FIELDNAME3__SHIFT              0x00000018
#define MC_XPB_MISC_CFG__TRIGGERNAME__SHIFT             0x0000001f
#define MC_XPB_P2P_BAR0__ADDRESS__SHIFT                 0x00000010
#define MC_XPB_P2P_BAR0__COMPRESS_DIS__SHIFT            0x0000000e
#define MC_XPB_P2P_BAR0__HOST_FLUSH__SHIFT              0x00000000
#define MC_XPB_P2P_BAR0__MEM_SYS_BAR__SHIFT             0x00000008
#define MC_XPB_P2P_BAR0__REG_SYS_BAR__SHIFT             0x00000004
#define MC_XPB_P2P_BAR0__RESERVED__SHIFT                0x0000000f
#define MC_XPB_P2P_BAR0__SEND_DIS__SHIFT                0x0000000d
#define MC_XPB_P2P_BAR0__VALID__SHIFT                   0x0000000c
#define MC_XPB_P2P_BAR1__ADDRESS__SHIFT                 0x00000010
#define MC_XPB_P2P_BAR1__COMPRESS_DIS__SHIFT            0x0000000e
#define MC_XPB_P2P_BAR1__HOST_FLUSH__SHIFT              0x00000000
#define MC_XPB_P2P_BAR1__MEM_SYS_BAR__SHIFT             0x00000008
#define MC_XPB_P2P_BAR1__REG_SYS_BAR__SHIFT             0x00000004
#define MC_XPB_P2P_BAR1__RESERVED__SHIFT                0x0000000f
#define MC_XPB_P2P_BAR1__SEND_DIS__SHIFT                0x0000000d
#define MC_XPB_P2P_BAR1__VALID__SHIFT                   0x0000000c
#define MC_XPB_P2P_BAR2__ADDRESS__SHIFT                 0x00000010
#define MC_XPB_P2P_BAR2__COMPRESS_DIS__SHIFT            0x0000000e
#define MC_XPB_P2P_BAR2__HOST_FLUSH__SHIFT              0x00000000
#define MC_XPB_P2P_BAR2__MEM_SYS_BAR__SHIFT             0x00000008
#define MC_XPB_P2P_BAR2__REG_SYS_BAR__SHIFT             0x00000004
#define MC_XPB_P2P_BAR2__RESERVED__SHIFT                0x0000000f
#define MC_XPB_P2P_BAR2__SEND_DIS__SHIFT                0x0000000d
#define MC_XPB_P2P_BAR2__VALID__SHIFT                   0x0000000c
#define MC_XPB_P2P_BAR3__ADDRESS__SHIFT                 0x00000010
#define MC_XPB_P2P_BAR3__COMPRESS_DIS__SHIFT            0x0000000e
#define MC_XPB_P2P_BAR3__HOST_FLUSH__SHIFT              0x00000000
#define MC_XPB_P2P_BAR3__MEM_SYS_BAR__SHIFT             0x00000008
#define MC_XPB_P2P_BAR3__REG_SYS_BAR__SHIFT             0x00000004
#define MC_XPB_P2P_BAR3__RESERVED__SHIFT                0x0000000f
#define MC_XPB_P2P_BAR3__SEND_DIS__SHIFT                0x0000000d
#define MC_XPB_P2P_BAR3__VALID__SHIFT                   0x0000000c
#define MC_XPB_P2P_BAR4__ADDRESS__SHIFT                 0x00000010
#define MC_XPB_P2P_BAR4__COMPRESS_DIS__SHIFT            0x0000000e
#define MC_XPB_P2P_BAR4__HOST_FLUSH__SHIFT              0x00000000
#define MC_XPB_P2P_BAR4__MEM_SYS_BAR__SHIFT             0x00000008
#define MC_XPB_P2P_BAR4__REG_SYS_BAR__SHIFT             0x00000004
#define MC_XPB_P2P_BAR4__RESERVED__SHIFT                0x0000000f
#define MC_XPB_P2P_BAR4__SEND_DIS__SHIFT                0x0000000d
#define MC_XPB_P2P_BAR4__VALID__SHIFT                   0x0000000c
#define MC_XPB_P2P_BAR5__ADDRESS__SHIFT                 0x00000010
#define MC_XPB_P2P_BAR5__COMPRESS_DIS__SHIFT            0x0000000e
#define MC_XPB_P2P_BAR5__HOST_FLUSH__SHIFT              0x00000000
#define MC_XPB_P2P_BAR5__MEM_SYS_BAR__SHIFT             0x00000008
#define MC_XPB_P2P_BAR5__REG_SYS_BAR__SHIFT             0x00000004
#define MC_XPB_P2P_BAR5__RESERVED__SHIFT                0x0000000f
#define MC_XPB_P2P_BAR5__SEND_DIS__SHIFT                0x0000000d
#define MC_XPB_P2P_BAR5__VALID__SHIFT                   0x0000000c
#define MC_XPB_P2P_BAR6__ADDRESS__SHIFT                 0x00000010
#define MC_XPB_P2P_BAR6__COMPRESS_DIS__SHIFT            0x0000000e
#define MC_XPB_P2P_BAR6__HOST_FLUSH__SHIFT              0x00000000
#define MC_XPB_P2P_BAR6__MEM_SYS_BAR__SHIFT             0x00000008
#define MC_XPB_P2P_BAR6__REG_SYS_BAR__SHIFT             0x00000004
#define MC_XPB_P2P_BAR6__RESERVED__SHIFT                0x0000000f
#define MC_XPB_P2P_BAR6__SEND_DIS__SHIFT                0x0000000d
#define MC_XPB_P2P_BAR6__VALID__SHIFT                   0x0000000c
#define MC_XPB_P2P_BAR7__ADDRESS__SHIFT                 0x00000010
#define MC_XPB_P2P_BAR7__COMPRESS_DIS__SHIFT            0x0000000e
#define MC_XPB_P2P_BAR7__HOST_FLUSH__SHIFT              0x00000000
#define MC_XPB_P2P_BAR7__MEM_SYS_BAR__SHIFT             0x00000008
#define MC_XPB_P2P_BAR7__REG_SYS_BAR__SHIFT             0x00000004
#define MC_XPB_P2P_BAR7__RESERVED__SHIFT                0x0000000f
#define MC_XPB_P2P_BAR7__SEND_DIS__SHIFT                0x0000000d
#define MC_XPB_P2P_BAR7__VALID__SHIFT                   0x0000000c
#define MC_XPB_P2P_BAR_CFG__ADDR_SIZE__SHIFT            0x00000000
#define MC_XPB_P2P_BAR_CFG__ATC_TRANSLATED__SHIFT       0x0000000c
#define MC_XPB_P2P_BAR_CFG__COMPRESS_DIS__SHIFT         0x00000008
#define MC_XPB_P2P_BAR_CFG__RD_EN__SHIFT                0x0000000b
#define MC_XPB_P2P_BAR_CFG__REGBAR_FROM_SYSBAR__SHIFT   0x0000000a
#define MC_XPB_P2P_BAR_CFG__SEND_BAR__SHIFT             0x00000004
#define MC_XPB_P2P_BAR_CFG__SEND_DIS__SHIFT             0x00000007
#define MC_XPB_P2P_BAR_CFG__SNOOP__SHIFT                0x00000006
#define MC_XPB_P2P_BAR_CFG__UPDATE_DIS__SHIFT           0x00000009
#define MC_XPB_P2P_BAR_DEBUG__HOST_FLUSH__SHIFT         0x00000008
#define MC_XPB_P2P_BAR_DEBUG__MEM_SYS_BAR__SHIFT        0x0000000c
#define MC_XPB_P2P_BAR_DEBUG__SEL__SHIFT                0x00000000
#define MC_XPB_P2P_BAR_DELTA_ABOVE__DELTA__SHIFT        0x00000008
#define MC_XPB_P2P_BAR_DELTA_ABOVE__EN__SHIFT           0x00000000
#define MC_XPB_P2P_BAR_DELTA_BELOW__DELTA__SHIFT        0x00000008
#define MC_XPB_P2P_BAR_DELTA_BELOW__EN__SHIFT           0x00000000
#define MC_XPB_P2P_BAR_SETUP__ADDRESS__SHIFT            0x00000010
#define MC_XPB_P2P_BAR_SETUP__COMPRESS_DIS__SHIFT       0x0000000e
#define MC_XPB_P2P_BAR_SETUP__REG_SYS_BAR__SHIFT        0x00000008
#define MC_XPB_P2P_BAR_SETUP__RESERVED__SHIFT           0x0000000f
#define MC_XPB_P2P_BAR_SETUP__SEL__SHIFT                0x00000000
#define MC_XPB_P2P_BAR_SETUP__SEND_DIS__SHIFT           0x0000000d
#define MC_XPB_P2P_BAR_SETUP__VALID__SHIFT              0x0000000c
#define MC_XPB_PEER_SYS_BAR0__ADDR__SHIFT               0x00000002
#define MC_XPB_PEER_SYS_BAR0__SIDE_OK__SHIFT            0x00000001
#define MC_XPB_PEER_SYS_BAR0__VALID__SHIFT              0x00000000
#define MC_XPB_PEER_SYS_BAR1__ADDR__SHIFT               0x00000002
#define MC_XPB_PEER_SYS_BAR1__SIDE_OK__SHIFT            0x00000001
#define MC_XPB_PEER_SYS_BAR1__VALID__SHIFT              0x00000000
#define MC_XPB_PEER_SYS_BAR2__ADDR__SHIFT               0x00000002
#define MC_XPB_PEER_SYS_BAR2__SIDE_OK__SHIFT            0x00000001
#define MC_XPB_PEER_SYS_BAR2__VALID__SHIFT              0x00000000
#define MC_XPB_PEER_SYS_BAR3__ADDR__SHIFT               0x00000002
#define MC_XPB_PEER_SYS_BAR3__SIDE_OK__SHIFT            0x00000001
#define MC_XPB_PEER_SYS_BAR3__VALID__SHIFT              0x00000000
#define MC_XPB_PEER_SYS_BAR4__ADDR__SHIFT               0x00000002
#define MC_XPB_PEER_SYS_BAR4__SIDE_OK__SHIFT            0x00000001
#define MC_XPB_PEER_SYS_BAR4__VALID__SHIFT              0x00000000
#define MC_XPB_PEER_SYS_BAR5__ADDR__SHIFT               0x00000002
#define MC_XPB_PEER_SYS_BAR5__SIDE_OK__SHIFT            0x00000001
#define MC_XPB_PEER_SYS_BAR5__VALID__SHIFT              0x00000000
#define MC_XPB_PEER_SYS_BAR6__ADDR__SHIFT               0x00000002
#define MC_XPB_PEER_SYS_BAR6__SIDE_OK__SHIFT            0x00000001
#define MC_XPB_PEER_SYS_BAR6__VALID__SHIFT              0x00000000
#define MC_XPB_PEER_SYS_BAR7__ADDR__SHIFT               0x00000002
#define MC_XPB_PEER_SYS_BAR7__SIDE_OK__SHIFT            0x00000001
#define MC_XPB_PEER_SYS_BAR7__VALID__SHIFT              0x00000000
#define MC_XPB_PEER_SYS_BAR8__ADDR__SHIFT               0x00000002
#define MC_XPB_PEER_SYS_BAR8__SIDE_OK__SHIFT            0x00000001
#define MC_XPB_PEER_SYS_BAR8__VALID__SHIFT              0x00000000
#define MC_XPB_PEER_SYS_BAR9__ADDR__SHIFT               0x00000002
#define MC_XPB_PEER_SYS_BAR9__SIDE_OK__SHIFT            0x00000001
#define MC_XPB_PEER_SYS_BAR9__VALID__SHIFT              0x00000000
#define MC_XPB_PERF_KNOBS__CNS_FIFO_DEPTH__SHIFT        0x00000000
#define MC_XPB_PERF_KNOBS__WCB_HST_FIFO_DEPTH__SHIFT    0x00000006
#define MC_XPB_PERF_KNOBS__WCB_SID_FIFO_DEPTH__SHIFT    0x0000000c
#define MC_XPB_PIPE_STS__RET_BUF_FULL__SHIFT            0x00000017
#define MC_XPB_PIPE_STS__WCB_ANY_PBUF__SHIFT            0x00000000
#define MC_XPB_PIPE_STS__WCB_HST_DATA_BUF_CNT__SHIFT    0x00000001
#define MC_XPB_PIPE_STS__WCB_HST_DATA_OBUF_FULL__SHIFT  0x00000015
#define MC_XPB_PIPE_STS__WCB_HST_RD_PTR_BUF_FULL__SHIFT 0x0000000f
#define MC_XPB_PIPE_STS__WCB_HST_REQ_FIFO_FULL__SHIFT   0x00000011
#define MC_XPB_PIPE_STS__WCB_HST_REQ_OBUF_FULL__SHIFT   0x00000013
#define MC_XPB_PIPE_STS__WCB_SID_DATA_BUF_CNT__SHIFT    0x00000008
#define MC_XPB_PIPE_STS__WCB_SID_DATA_OBUF_FULL__SHIFT  0x00000016
#define MC_XPB_PIPE_STS__WCB_SID_RD_PTR_BUF_FULL__SHIFT 0x00000010
#define MC_XPB_PIPE_STS__WCB_SID_REQ_FIFO_FULL__SHIFT   0x00000012
#define MC_XPB_PIPE_STS__WCB_SID_REQ_OBUF_FULL__SHIFT   0x00000014
#define MC_XPB_PIPE_STS__XPB_CLK_BUSY_BITS__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP0__APRTR_SIZE__SHIFT         0x0000001a
#define MC_XPB_RTR_DEST_MAP0__DEST_OFFSET__SHIFT        0x00000001
#define MC_XPB_RTR_DEST_MAP0__DEST_SEL_RPB__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP0__DEST_SEL__SHIFT           0x00000014
#define MC_XPB_RTR_DEST_MAP0__NMR__SHIFT                0x00000000
#define MC_XPB_RTR_DEST_MAP0__SIDE_OK__SHIFT            0x00000019
#define MC_XPB_RTR_DEST_MAP1__APRTR_SIZE__SHIFT         0x0000001a
#define MC_XPB_RTR_DEST_MAP1__DEST_OFFSET__SHIFT        0x00000001
#define MC_XPB_RTR_DEST_MAP1__DEST_SEL_RPB__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP1__DEST_SEL__SHIFT           0x00000014
#define MC_XPB_RTR_DEST_MAP1__NMR__SHIFT                0x00000000
#define MC_XPB_RTR_DEST_MAP1__SIDE_OK__SHIFT            0x00000019
#define MC_XPB_RTR_DEST_MAP2__APRTR_SIZE__SHIFT         0x0000001a
#define MC_XPB_RTR_DEST_MAP2__DEST_OFFSET__SHIFT        0x00000001
#define MC_XPB_RTR_DEST_MAP2__DEST_SEL_RPB__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP2__DEST_SEL__SHIFT           0x00000014
#define MC_XPB_RTR_DEST_MAP2__NMR__SHIFT                0x00000000
#define MC_XPB_RTR_DEST_MAP2__SIDE_OK__SHIFT            0x00000019
#define MC_XPB_RTR_DEST_MAP3__APRTR_SIZE__SHIFT         0x0000001a
#define MC_XPB_RTR_DEST_MAP3__DEST_OFFSET__SHIFT        0x00000001
#define MC_XPB_RTR_DEST_MAP3__DEST_SEL_RPB__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP3__DEST_SEL__SHIFT           0x00000014
#define MC_XPB_RTR_DEST_MAP3__NMR__SHIFT                0x00000000
#define MC_XPB_RTR_DEST_MAP3__SIDE_OK__SHIFT            0x00000019
#define MC_XPB_RTR_DEST_MAP4__APRTR_SIZE__SHIFT         0x0000001a
#define MC_XPB_RTR_DEST_MAP4__DEST_OFFSET__SHIFT        0x00000001
#define MC_XPB_RTR_DEST_MAP4__DEST_SEL_RPB__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP4__DEST_SEL__SHIFT           0x00000014
#define MC_XPB_RTR_DEST_MAP4__NMR__SHIFT                0x00000000
#define MC_XPB_RTR_DEST_MAP4__SIDE_OK__SHIFT            0x00000019
#define MC_XPB_RTR_DEST_MAP5__APRTR_SIZE__SHIFT         0x0000001a
#define MC_XPB_RTR_DEST_MAP5__DEST_OFFSET__SHIFT        0x00000001
#define MC_XPB_RTR_DEST_MAP5__DEST_SEL_RPB__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP5__DEST_SEL__SHIFT           0x00000014
#define MC_XPB_RTR_DEST_MAP5__NMR__SHIFT                0x00000000
#define MC_XPB_RTR_DEST_MAP5__SIDE_OK__SHIFT            0x00000019
#define MC_XPB_RTR_DEST_MAP6__APRTR_SIZE__SHIFT         0x0000001a
#define MC_XPB_RTR_DEST_MAP6__DEST_OFFSET__SHIFT        0x00000001
#define MC_XPB_RTR_DEST_MAP6__DEST_SEL_RPB__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP6__DEST_SEL__SHIFT           0x00000014
#define MC_XPB_RTR_DEST_MAP6__NMR__SHIFT                0x00000000
#define MC_XPB_RTR_DEST_MAP6__SIDE_OK__SHIFT            0x00000019
#define MC_XPB_RTR_DEST_MAP7__APRTR_SIZE__SHIFT         0x0000001a
#define MC_XPB_RTR_DEST_MAP7__DEST_OFFSET__SHIFT        0x00000001
#define MC_XPB_RTR_DEST_MAP7__DEST_SEL_RPB__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP7__DEST_SEL__SHIFT           0x00000014
#define MC_XPB_RTR_DEST_MAP7__NMR__SHIFT                0x00000000
#define MC_XPB_RTR_DEST_MAP7__SIDE_OK__SHIFT            0x00000019
#define MC_XPB_RTR_DEST_MAP8__APRTR_SIZE__SHIFT         0x0000001a
#define MC_XPB_RTR_DEST_MAP8__DEST_OFFSET__SHIFT        0x00000001
#define MC_XPB_RTR_DEST_MAP8__DEST_SEL_RPB__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP8__DEST_SEL__SHIFT           0x00000014
#define MC_XPB_RTR_DEST_MAP8__NMR__SHIFT                0x00000000
#define MC_XPB_RTR_DEST_MAP8__SIDE_OK__SHIFT            0x00000019
#define MC_XPB_RTR_DEST_MAP9__APRTR_SIZE__SHIFT         0x0000001a
#define MC_XPB_RTR_DEST_MAP9__DEST_OFFSET__SHIFT        0x00000001
#define MC_XPB_RTR_DEST_MAP9__DEST_SEL_RPB__SHIFT       0x00000018
#define MC_XPB_RTR_DEST_MAP9__DEST_SEL__SHIFT           0x00000014
#define MC_XPB_RTR_DEST_MAP9__NMR__SHIFT                0x00000000
#define MC_XPB_RTR_DEST_MAP9__SIDE_OK__SHIFT            0x00000019
#define MC_XPB_RTR_SRC_APRTR0__BASE_ADDR__SHIFT         0x00000000
#define MC_XPB_RTR_SRC_APRTR1__BASE_ADDR__SHIFT         0x00000000
#define MC_XPB_RTR_SRC_APRTR2__BASE_ADDR__SHIFT         0x00000000
#define MC_XPB_RTR_SRC_APRTR3__BASE_ADDR__SHIFT         0x00000000
#define MC_XPB_RTR_SRC_APRTR4__BASE_ADDR__SHIFT         0x00000000
#define MC_XPB_RTR_SRC_APRTR5__BASE_ADDR__SHIFT         0x00000000
#define MC_XPB_RTR_SRC_APRTR6__BASE_ADDR__SHIFT         0x00000000
#define MC_XPB_RTR_SRC_APRTR7__BASE_ADDR__SHIFT         0x00000000
#define MC_XPB_RTR_SRC_APRTR8__BASE_ADDR__SHIFT         0x00000000
#define MC_XPB_RTR_SRC_APRTR9__BASE_ADDR__SHIFT         0x00000000
#define MC_XPB_STICKY_W1C__BITS__SHIFT                  0x00000000
#define MC_XPB_STICKY__BITS__SHIFT                      0x00000000
#define MC_XPB_SUB_CTRL__RESET_CGR__SHIFT               0x00000013
#define MC_XPB_SUB_CTRL__RESET_CNS__SHIFT               0x0000000a
#define MC_XPB_SUB_CTRL__RESET_HOP__SHIFT               0x00000010
#define MC_XPB_SUB_CTRL__RESET_HST__SHIFT               0x0000000f
#define MC_XPB_SUB_CTRL__RESET_MAP__SHIFT               0x0000000d
#define MC_XPB_SUB_CTRL__RESET_RET__SHIFT               0x0000000c
#define MC_XPB_SUB_CTRL__RESET_RTR__SHIFT               0x0000000b
#define MC_XPB_SUB_CTRL__RESET_SID__SHIFT               0x00000011
#define MC_XPB_SUB_CTRL__RESET_SRB__SHIFT               0x00000012
#define MC_XPB_SUB_CTRL__RESET_WCB__SHIFT               0x0000000e
#define MC_XPB_SUB_CTRL__STALL_CNS_RTR_REQ__SHIFT       0x00000001
#define MC_XPB_SUB_CTRL__STALL_HST_HOP_REQ__SHIFT       0x00000008
#define MC_XPB_SUB_CTRL__STALL_MAP_WCB_REQ__SHIFT       0x00000004
#define MC_XPB_SUB_CTRL__STALL_MC_XSP_REQ_SEND__SHIFT   0x00000006
#define MC_XPB_SUB_CTRL__STALL_RTR_MAP_REQ__SHIFT       0x00000003
#define MC_XPB_SUB_CTRL__STALL_RTR_RPB_WRREQ__SHIFT     0x00000002
#define MC_XPB_SUB_CTRL__STALL_WCB_HST_REQ__SHIFT       0x00000007
#define MC_XPB_SUB_CTRL__STALL_WCB_SID_REQ__SHIFT       0x00000005
#define MC_XPB_SUB_CTRL__STALL_XPB_RPB_REQ_ATTR__SHIFT  0x00000009
#define MC_XPB_SUB_CTRL__WRREQ_BYPASS_XPB__SHIFT        0x00000000
#define MC_XPB_UNC_THRESH_HST__CHANGE_PREF__SHIFT       0x00000000
#define MC_XPB_UNC_THRESH_HST__STRONG_PREF__SHIFT       0x00000006
#define MC_XPB_UNC_THRESH_HST__USE_UNFULL__SHIFT        0x0000000c
#define MC_XPB_UNC_THRESH_SID__CHANGE_PREF__SHIFT       0x00000000
#define MC_XPB_UNC_THRESH_SID__STRONG_PREF__SHIFT       0x00000006
#define MC_XPB_UNC_THRESH_SID__USE_UNFULL__SHIFT        0x0000000c
#define MC_XPB_WCB_CFG__HST_MAX__SHIFT                  0x00000010
#define MC_XPB_WCB_CFG__SID_MAX__SHIFT                  0x00000012
#define MC_XPB_WCB_CFG__TIMEOUT__SHIFT                  0x00000000
#define MC_XPB_WCB_STS__PBUF_VLD__SHIFT                 0x00000000
#define MC_XPB_WCB_STS__WCB_HST_DATA_BUF_CNT__SHIFT     0x00000010
#define MC_XPB_WCB_STS__WCB_SID_DATA_BUF_CNT__SHIFT     0x00000017
#define MC_XPB_XDMA_PEER_SYS_BAR0__ADDR__SHIFT          0x00000002
#define MC_XPB_XDMA_PEER_SYS_BAR0__SIDE_OK__SHIFT       0x00000001
#define MC_XPB_XDMA_PEER_SYS_BAR0__VALID__SHIFT         0x00000000
#define MC_XPB_XDMA_PEER_SYS_BAR1__ADDR__SHIFT          0x00000002
#define MC_XPB_XDMA_PEER_SYS_BAR1__SIDE_OK__SHIFT       0x00000001
#define MC_XPB_XDMA_PEER_SYS_BAR1__VALID__SHIFT         0x00000000
#define MC_XPB_XDMA_PEER_SYS_BAR2__ADDR__SHIFT          0x00000002
#define MC_XPB_XDMA_PEER_SYS_BAR2__SIDE_OK__SHIFT       0x00000001
#define MC_XPB_XDMA_PEER_SYS_BAR2__VALID__SHIFT         0x00000000
#define MC_XPB_XDMA_PEER_SYS_BAR3__ADDR__SHIFT          0x00000002
#define MC_XPB_XDMA_PEER_SYS_BAR3__SIDE_OK__SHIFT       0x00000001
#define MC_XPB_XDMA_PEER_SYS_BAR3__VALID__SHIFT         0x00000000
#define MC_XPB_XDMA_RTR_DEST_MAP0__APRTR_SIZE__SHIFT    0x0000001a
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_OFFSET__SHIFT   0x00000001
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_RPB__SHIFT  0x00000018
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_SEL__SHIFT      0x00000014
#define MC_XPB_XDMA_RTR_DEST_MAP0__NMR__SHIFT           0x00000000
#define MC_XPB_XDMA_RTR_DEST_MAP0__SIDE_OK__SHIFT       0x00000019
#define MC_XPB_XDMA_RTR_DEST_MAP1__APRTR_SIZE__SHIFT    0x0000001a
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_OFFSET__SHIFT   0x00000001
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_RPB__SHIFT  0x00000018
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_SEL__SHIFT      0x00000014
#define MC_XPB_XDMA_RTR_DEST_MAP1__NMR__SHIFT           0x00000000
#define MC_XPB_XDMA_RTR_DEST_MAP1__SIDE_OK__SHIFT       0x00000019
#define MC_XPB_XDMA_RTR_DEST_MAP2__APRTR_SIZE__SHIFT    0x0000001a
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_OFFSET__SHIFT   0x00000001
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_RPB__SHIFT  0x00000018
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_SEL__SHIFT      0x00000014
#define MC_XPB_XDMA_RTR_DEST_MAP2__NMR__SHIFT           0x00000000
#define MC_XPB_XDMA_RTR_DEST_MAP2__SIDE_OK__SHIFT       0x00000019
#define MC_XPB_XDMA_RTR_DEST_MAP3__APRTR_SIZE__SHIFT    0x0000001a
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_OFFSET__SHIFT   0x00000001
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_RPB__SHIFT  0x00000018
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_SEL__SHIFT      0x00000014
#define MC_XPB_XDMA_RTR_DEST_MAP3__NMR__SHIFT           0x00000000
#define MC_XPB_XDMA_RTR_DEST_MAP3__SIDE_OK__SHIFT       0x00000019
#define MC_XPB_XDMA_RTR_SRC_APRTR0__BASE_ADDR__SHIFT    0x00000000
#define MC_XPB_XDMA_RTR_SRC_APRTR1__BASE_ADDR__SHIFT    0x00000000
#define MC_XPB_XDMA_RTR_SRC_APRTR2__BASE_ADDR__SHIFT    0x00000000
#define MC_XPB_XDMA_RTR_SRC_APRTR3__BASE_ADDR__SHIFT    0x00000000
#define MEM_TYPE_CNTL__BF_MEM_PHY_G5_G3__SHIFT__CI__VI  0x00000000
#define MICROSECOND_TIME_BASE_DIV__MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL__SHIFT__SI__VI 0x00000014
#define MICROSECOND_TIME_BASE_DIV__MICROSECOND_TIME_BASE_DIV__SHIFT__SI__VI 0x00000000
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_CLOCK_SOURCE_SEL__SHIFT__SI__VI 0x00000011
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_DIV__SHIFT__SI__VI 0x00000008
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_SEL__SHIFT__SI__VI 0x00000010
#define MINOR_VERSION__MINOR_VERSION__SHIFT__SI__VI     0x00000000
#define MIN_GRANT__MIN_GNT__SHIFT                       0x00000000
#define MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL__SHIFT__CI__VI 0x00000000
#define MISC_CLK_CTRL__DFT_SMS_PG_CLK_SEL__SHIFT__CI__VI 0x00000010
#define MISC_CLK_CTRL__ZCLK_SEL__SHIFT__CI__VI          0x00000008
#define MM_CFGREGS_CNTL__MM_CFG_FUNC_SEL__SHIFT         0x00000000
#define MM_CFGREGS_CNTL__MM_WR_TO_CFG_EN__SHIFT         0x00000003
#define MM_DATA__MM_DATA__SHIFT                         0x00000000
#define MM_INDEX_HI__MM_OFFSET_HI__SHIFT__CI__VI        0x00000000
#define MM_INDEX__MM_APER__SHIFT                        0x0000001f
#define MM_INDEX__MM_OFFSET__SHIFT                      0x00000000
#define MPLL_AD_FUNC_CNTL__SPARE__SHIFT__SI__CI         0x00000003
#define MPLL_AD_FUNC_CNTL__YCLK_POST_DIV__SHIFT__SI__CI 0x00000000
#define MPLL_AD_STATUS__FREQ_LOCK__SHIFT__SI__CI        0x00000012
#define MPLL_AD_STATUS__FREQ_UNLOCK_STICKY__SHIFT__SI__CI 0x00000013
#define MPLL_AD_STATUS__OINT_RESET__SHIFT__SI__CI       0x00000011
#define MPLL_AD_STATUS__TEST_FBDIV_FRAC__SHIFT__SI__CI  0x00000004
#define MPLL_AD_STATUS__TEST_FBDIV_INT__SHIFT__SI__CI   0x00000007
#define MPLL_AD_STATUS__VCTRLADC__SHIFT__SI__CI         0x00000000
#define MPLL_BYPASSCLK_SEL__MPLL_CLKOUT_SEL__SHIFT      0x00000008
#define MPLL_CNTL_MODE__FAST_LOCK_CNTRL__SHIFT__SI__CI  0x00000015
#define MPLL_CNTL_MODE__FAST_LOCK_EN__SHIFT__SI__CI     0x00000014
#define MPLL_CNTL_MODE__FORCE_TESTMODE__SHIFT__SI__CI   0x00000011
#define MPLL_CNTL_MODE__GLOBAL_MPLL_RESET__SHIFT__SI__CI 0x0000001f
#define MPLL_CNTL_MODE__INSTR_DELAY__SHIFT__SI__CI      0x00000000
#define MPLL_CNTL_MODE__MPLL_CHG_STATUS__SHIFT__SI__CI  0x00000010
#define MPLL_CNTL_MODE__MPLL_CTLREQ__SHIFT__SI__CI      0x0000000e
#define MPLL_CNTL_MODE__MPLL_MCLK_SEL__SHIFT__SI__CI    0x0000000b
#define MPLL_CNTL_MODE__MPLL_SW_DIR_CONTROL__SHIFT__SI__CI 0x00000008
#define MPLL_CNTL_MODE__QDR__SHIFT__SI__CI              0x0000000d
#define MPLL_CNTL_MODE__SPARE_1__SHIFT__SI__CI          0x0000000c
#define MPLL_CNTL_MODE__SPARE_2__SHIFT__SI__CI          0x00000017
#define MPLL_CNTL_MODE__SPARE_3__SHIFT__SI__CI          0x0000001c
#define MPLL_CNTL_MODE__SS_DSMODE_EN__SHIFT__SI__CI     0x0000001a
#define MPLL_CNTL_MODE__SS_SSEN__SHIFT__SI__CI          0x00000018
#define MPLL_CNTL_MODE__VTOI_BIAS_CNTRL__SHIFT__SI__CI  0x0000001b
#define MPLL_CONTROL__AD_BG_PWRON__SHIFT__SI__CI        0x0000000c
#define MPLL_CONTROL__AD_PLL_PWRON__SHIFT__SI__CI       0x0000000d
#define MPLL_CONTROL__AD_PLL_RESET__SHIFT__SI__CI       0x0000000e
#define MPLL_CONTROL__DQ_0_0_BG_PWRON__SHIFT__SI__CI    0x00000010
#define MPLL_CONTROL__DQ_0_0_PLL_PWRON__SHIFT__SI__CI   0x00000011
#define MPLL_CONTROL__DQ_0_0_PLL_RESET__SHIFT__SI__CI   0x00000012
#define MPLL_CONTROL__DQ_0_1_BG_PWRON__SHIFT__SI__CI    0x00000014
#define MPLL_CONTROL__DQ_0_1_PLL_PWRON__SHIFT__SI__CI   0x00000015
#define MPLL_CONTROL__DQ_0_1_PLL_RESET__SHIFT__SI__CI   0x00000016
#define MPLL_CONTROL__DQ_1_0_BG_PWRON__SHIFT__SI__CI    0x00000018
#define MPLL_CONTROL__DQ_1_0_PLL_PWRON__SHIFT__SI__CI   0x00000019
#define MPLL_CONTROL__DQ_1_0_PLL_RESET__SHIFT__SI__CI   0x0000001a
#define MPLL_CONTROL__DQ_1_1_BG_PWRON__SHIFT__SI__CI    0x0000001c
#define MPLL_CONTROL__DQ_1_1_PLL_PWRON__SHIFT__SI__CI   0x0000001d
#define MPLL_CONTROL__DQ_1_1_PLL_RESET__SHIFT__SI__CI   0x0000001e
#define MPLL_CONTROL__GDDR_PWRON__SHIFT__SI__CI         0x00000000
#define MPLL_CONTROL__PLL_BUF_PWRON_TX__SHIFT__SI__CI   0x00000002
#define MPLL_CONTROL__REFCLK_PWRON__SHIFT__SI__CI       0x00000001
#define MPLL_CONTROL__SPARE_AD_0__SHIFT__SI__CI         0x0000000f
#define MPLL_CONTROL__SPARE_DQ_0_0__SHIFT__SI__CI       0x00000013
#define MPLL_CONTROL__SPARE_DQ_0_1__SHIFT__SI__CI       0x00000017
#define MPLL_CONTROL__SPARE_DQ_1_0__SHIFT__SI__CI       0x0000001b
#define MPLL_CONTROL__SPARE_DQ_1_1__SHIFT__SI__CI       0x0000001f
#define MPLL_DQ_0_0_STATUS__FREQ_LOCK__SHIFT__SI__CI    0x00000012
#define MPLL_DQ_0_0_STATUS__FREQ_UNLOCK_STICKY__SHIFT__SI__CI 0x00000013
#define MPLL_DQ_0_0_STATUS__OINT_RESET__SHIFT__SI__CI   0x00000011
#define MPLL_DQ_0_0_STATUS__TEST_FBDIV_FRAC__SHIFT__SI__CI 0x00000004
#define MPLL_DQ_0_0_STATUS__TEST_FBDIV_INT__SHIFT__SI__CI 0x00000007
#define MPLL_DQ_0_0_STATUS__VCTRLADC__SHIFT__SI__CI     0x00000000
#define MPLL_DQ_0_1_STATUS__FREQ_LOCK__SHIFT__SI__CI    0x00000012
#define MPLL_DQ_0_1_STATUS__FREQ_UNLOCK_STICKY__SHIFT__SI__CI 0x00000013
#define MPLL_DQ_0_1_STATUS__OINT_RESET__SHIFT__SI__CI   0x00000011
#define MPLL_DQ_0_1_STATUS__TEST_FBDIV_FRAC__SHIFT__SI__CI 0x00000004
#define MPLL_DQ_0_1_STATUS__TEST_FBDIV_INT__SHIFT__SI__CI 0x00000007
#define MPLL_DQ_0_1_STATUS__VCTRLADC__SHIFT__SI__CI     0x00000000
#define MPLL_DQ_1_0_STATUS__FREQ_LOCK__SHIFT__SI__CI    0x00000012
#define MPLL_DQ_1_0_STATUS__FREQ_UNLOCK_STICKY__SHIFT__SI__CI 0x00000013
#define MPLL_DQ_1_0_STATUS__OINT_RESET__SHIFT__SI__CI   0x00000011
#define MPLL_DQ_1_0_STATUS__TEST_FBDIV_FRAC__SHIFT__SI__CI 0x00000004
#define MPLL_DQ_1_0_STATUS__TEST_FBDIV_INT__SHIFT__SI__CI 0x00000007
#define MPLL_DQ_1_0_STATUS__VCTRLADC__SHIFT__SI__CI     0x00000000
#define MPLL_DQ_1_1_STATUS__FREQ_LOCK__SHIFT__SI__CI    0x00000012
#define MPLL_DQ_1_1_STATUS__FREQ_UNLOCK_STICKY__SHIFT__SI__CI 0x00000013
#define MPLL_DQ_1_1_STATUS__OINT_RESET__SHIFT__SI__CI   0x00000011
#define MPLL_DQ_1_1_STATUS__TEST_FBDIV_FRAC__SHIFT__SI__CI 0x00000004
#define MPLL_DQ_1_1_STATUS__TEST_FBDIV_INT__SHIFT__SI__CI 0x00000007
#define MPLL_DQ_1_1_STATUS__VCTRLADC__SHIFT__SI__CI     0x00000000
#define MPLL_DQ_FUNC_CNTL__SPARE_0__SHIFT__SI__CI       0x00000003
#define MPLL_DQ_FUNC_CNTL__SPARE__SHIFT__SI__CI         0x00000005
#define MPLL_DQ_FUNC_CNTL__YCLK_POST_DIV__SHIFT__SI__CI 0x00000000
#define MPLL_DQ_FUNC_CNTL__YCLK_SEL__SHIFT__SI__CI      0x00000004
#define MPLL_FUNC_CNTL_1__CLKFRAC__SHIFT__SI__CI        0x00000004
#define MPLL_FUNC_CNTL_1__CLKF__SHIFT__SI__CI           0x00000010
#define MPLL_FUNC_CNTL_1__SPARE_0__SHIFT__SI__CI        0x00000002
#define MPLL_FUNC_CNTL_1__SPARE_1__SHIFT__SI__CI        0x0000001c
#define MPLL_FUNC_CNTL_1__VCO_MODE__SHIFT__SI__CI       0x00000000
#define MPLL_FUNC_CNTL_2__BACKUP_2__SHIFT__SI__CI       0x00000011
#define MPLL_FUNC_CNTL_2__BACKUP__SHIFT__SI__CI         0x0000001b
#define MPLL_FUNC_CNTL_2__ISO_DIS_P__SHIFT__CI          0x00000010
#define MPLL_FUNC_CNTL_2__LF_CNTRL__SHIFT__SI__CI       0x00000014
#define MPLL_FUNC_CNTL_2__MPLL_UNLOCK_CLEAR__SHIFT__SI__CI 0x00000007
#define MPLL_FUNC_CNTL_2__PFD_RESET_CNTRL__SHIFT__SI__CI 0x0000000c
#define MPLL_FUNC_CNTL_2__PWRGOOD_OVR__SHIFT__CI        0x0000000f
#define MPLL_FUNC_CNTL_2__RESET_EN__SHIFT__SI__CI       0x00000002
#define MPLL_FUNC_CNTL_2__RESET_TIMER__SHIFT__SI__CI    0x0000000a
#define MPLL_FUNC_CNTL_2__RISEFBVCO_EN__SHIFT__CI       0x0000000e
#define MPLL_FUNC_CNTL_2__TEST_BYPCLK_EN__SHIFT__SI__CI 0x00000003
#define MPLL_FUNC_CNTL_2__TEST_BYPCLK_SRC__SHIFT__SI__CI 0x00000004
#define MPLL_FUNC_CNTL_2__TEST_BYPMCLK__SHIFT__SI__CI   0x00000006
#define MPLL_FUNC_CNTL_2__TEST_FBDIV_FRAC_BYPASS__SHIFT__SI__CI 0x00000005
#define MPLL_FUNC_CNTL_2__TEST_FBDIV_SSC_BYPASS__SHIFT__SI__CI 0x00000009
#define MPLL_FUNC_CNTL_2__TEST_VCTL_CNTRL__SHIFT__SI__CI 0x00000008
#define MPLL_FUNC_CNTL_2__TEST_VCTL_EN__SHIFT__SI__CI   0x00000001
#define MPLL_FUNC_CNTL_2__VCTRLADC_EN__SHIFT__SI__CI    0x00000000
#define MPLL_FUNC_CNTL__BG_100ADJ__SHIFT__SI__CI        0x00000008
#define MPLL_FUNC_CNTL__BG_135ADJ__SHIFT__SI__CI        0x00000010
#define MPLL_FUNC_CNTL__BWCTRL__SHIFT__SI__CI           0x00000014
#define MPLL_FUNC_CNTL__REG_BIAS__SHIFT__SI__CI         0x0000001e
#define MPLL_FUNC_CNTL__SPARE_0__SHIFT__SI__CI          0x00000005
#define MPLL_SEQ_UCODE_1__INSTR0__SHIFT__SI__CI         0x00000000
#define MPLL_SEQ_UCODE_1__INSTR1__SHIFT__SI__CI         0x00000004
#define MPLL_SEQ_UCODE_1__INSTR2__SHIFT__SI__CI         0x00000008
#define MPLL_SEQ_UCODE_1__INSTR3__SHIFT__SI__CI         0x0000000c
#define MPLL_SEQ_UCODE_1__INSTR4__SHIFT__SI__CI         0x00000010
#define MPLL_SEQ_UCODE_1__INSTR5__SHIFT__SI__CI         0x00000014
#define MPLL_SEQ_UCODE_1__INSTR6__SHIFT__SI__CI         0x00000018
#define MPLL_SEQ_UCODE_1__INSTR7__SHIFT__SI__CI         0x0000001c
#define MPLL_SEQ_UCODE_2__INSTR10__SHIFT__SI__CI        0x00000008
#define MPLL_SEQ_UCODE_2__INSTR11__SHIFT__SI__CI        0x0000000c
#define MPLL_SEQ_UCODE_2__INSTR12__SHIFT__SI__CI        0x00000010
#define MPLL_SEQ_UCODE_2__INSTR13__SHIFT__SI__CI        0x00000014
#define MPLL_SEQ_UCODE_2__INSTR14__SHIFT__SI__CI        0x00000018
#define MPLL_SEQ_UCODE_2__INSTR15__SHIFT__SI__CI        0x0000001c
#define MPLL_SEQ_UCODE_2__INSTR8__SHIFT__SI__CI         0x00000000
#define MPLL_SEQ_UCODE_2__INSTR9__SHIFT__SI__CI         0x00000004
#define MPLL_SS1__CLKV__SHIFT__SI__CI                   0x00000000
#define MPLL_SS1__SPARE__SHIFT__SI__CI                  0x0000001a
#define MPLL_SS2__CLKS__SHIFT__SI__CI                   0x00000000
#define MPLL_SS2__SPARE__SHIFT__SI__CI                  0x0000000c
#define MPLL_TIME__MPLL_LOCK_TIME__SHIFT__SI__CI        0x00000000
#define MPLL_TIME__MPLL_RESET_TIME__SHIFT__SI__CI       0x00000010
#define MSI_CAP_LIST__CAP_ID__SHIFT                     0x00000000
#define MSI_CAP_LIST__NEXT_PTR__SHIFT                   0x00000008
#define MSI_MSG_ADDR_HI__MSI_MSG_ADDR_HI__SHIFT         0x00000000
#define MSI_MSG_ADDR_LO__MSI_MSG_ADDR_LO__SHIFT         0x00000002
#define MSI_MSG_CNTL__MSI_64BIT__SHIFT                  0x00000007
#define MSI_MSG_CNTL__MSI_EN__SHIFT                     0x00000000
#define MSI_MSG_CNTL__MSI_MULTI_CAP__SHIFT              0x00000001
#define MSI_MSG_CNTL__MSI_MULTI_EN__SHIFT               0x00000004
#define MSI_MSG_DATA_64__MSI_DATA_64__SHIFT             0x00000000
#define MSI_MSG_DATA__MSI_DATA__SHIFT                   0x00000000
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_NUM_ENTRIES__SHIFT__SI__VI 0x00000000
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_ACK__SHIFT__SI__VI 0x0000000c
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_FLAG__SHIFT__SI__VI 0x00000008
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET__SHIFT__SI__VI 0x00000004
#define MVP_AFR_FLIP_MODE__MVP_AFR_FLIP_MODE__SHIFT__SI__VI 0x00000000
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_B__SHIFT__SI__VI 0x00000014
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_G__SHIFT__SI__VI 0x0000000a
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_R__SHIFT__SI__VI 0x00000000
#define MVP_CONTROL1__MVP_30BPP_EN__SHIFT__SI__VI       0x0000001c
#define MVP_CONTROL1__MVP_ARBITRATION_MODE_FOR_AFR_MANUAL_SWITCH_MODE__SHIFT__SI__VI 0x0000000a
#define MVP_CONTROL1__MVP_CHANNEL_CONTROL__SHIFT__SI__VI 0x00000010
#define MVP_CONTROL1__MVP_DISABLE_MSB_EXPAND__SHIFT__SI__VI 0x00000018
#define MVP_CONTROL1__MVP_EN__SHIFT__SI__VI             0x00000000
#define MVP_CONTROL1__MVP_GPU_CHAIN_LOCATION__SHIFT__SI__VI 0x00000014
#define MVP_CONTROL1__MVP_MIXER_MODE__SHIFT__SI__VI     0x00000004
#define MVP_CONTROL1__MVP_MIXER_SLAVE_SEL_DELAY_UNTIL_END_OF_BLANK__SHIFT__SI__VI 0x00000009
#define MVP_CONTROL1__MVP_MIXER_SLAVE_SEL__SHIFT__SI__VI 0x00000008
#define MVP_CONTROL1__MVP_RATE_CONTROL__SHIFT__SI__VI   0x0000000c
#define MVP_CONTROL1__MVP_TERMINATION_CNTL_A__SHIFT__SI__VI 0x0000001e
#define MVP_CONTROL1__MVP_TERMINATION_CNTL_B__SHIFT__SI__VI 0x0000001f
#define MVP_CONTROL2__MVP_DVOCNTL_MUX__SHIFT__SI__VI    0x00000010
#define MVP_CONTROL2__MVP_FLOW_CONTROL_OUT_EN__SHIFT__SI__VI 0x00000014
#define MVP_CONTROL2__MVP_MUXA_CLK_SEL__SHIFT__SI__VI   0x00000008
#define MVP_CONTROL2__MVP_MUXB_CLK_SEL__SHIFT__SI__VI   0x0000000c
#define MVP_CONTROL2__MVP_MUX_DE_DVOCNTL0_SEL__SHIFT__SI__VI 0x00000000
#define MVP_CONTROL2__MVP_MUX_DE_DVOCNTL2_SEL__SHIFT__SI__VI 0x00000004
#define MVP_CONTROL2__MVP_SWAP_AB_IN_DC_DDR__SHIFT__SI__VI 0x0000001c
#define MVP_CONTROL2__MVP_SWAP_LOCK_OUT_EN__SHIFT__SI__VI 0x00000018
#define MVP_CONTROL3__MVP_DDR_SC_AB_SEL__SHIFT__SI__VI  0x00000004
#define MVP_CONTROL3__MVP_DDR_SC_B_START_MODE__SHIFT__SI__VI 0x00000008
#define MVP_CONTROL3__MVP_FLOW_CONTROL_CASCADE_EN__SHIFT__SI__VI 0x00000014
#define MVP_CONTROL3__MVP_FLOW_CONTROL_IN_CAP__SHIFT__SI__VI 0x0000001c
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ONE__SHIFT__SI__VI 0x0000000c
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ZERO__SHIFT__SI__VI 0x00000010
#define MVP_CONTROL3__MVP_RESET_IN_BETWEEN_FRAMES__SHIFT__SI__VI 0x00000000
#define MVP_CONTROL3__MVP_SWAP_48BIT_EN__SHIFT__SI__VI  0x00000018
#define MVP_CRC_CNTL__MVP_CRC_BLUE_MASK__SHIFT__SI__VI  0x00000000
#define MVP_CRC_CNTL__MVP_CRC_CONT_EN__SHIFT__SI__VI    0x0000001d
#define MVP_CRC_CNTL__MVP_CRC_EN__SHIFT__SI__VI         0x0000001c
#define MVP_CRC_CNTL__MVP_CRC_GREEN_MASK__SHIFT__SI__VI 0x00000008
#define MVP_CRC_CNTL__MVP_CRC_RED_MASK__SHIFT__SI__VI   0x00000010
#define MVP_CRC_CNTL__MVP_DC_DDR_CRC_EVEN_ODD_PIX_SEL__SHIFT__SI__VI 0x0000001e
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_BLUE_RESULT__SHIFT__SI__VI 0x00000000
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_GREEN_RESULT__SHIFT__SI__VI 0x00000010
#define MVP_CRC_RESULT_RED__MVP_CRC_RED_RESULT__SHIFT__SI__VI 0x00000000
#define MVP_DEBUG_05__IDE0_MVP_GPU_CHAIN_LOCATION__SHIFT__SI__VI 0x00000001
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_GPU_CHAIN_LOCATION__SHIFT__SI__VI 0x00000001
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_H__SHIFT__SI__VI  0x00000000
#define MVP_DEBUG_12__IDEC_MVP_DATA_A__SHIFT__SI__VI    0x00000001
#define MVP_DEBUG_13__IDED_MVP_DATA_B_H__SHIFT__SI__VI  0x00000000
#define MVP_DEBUG_13__IDED_MVP_DATA_B__SHIFT__SI__VI    0x00000001
#define MVP_DEBUG_13__IDED_READ_FIFO_ENTRY_DE_B__SHIFT__SI__VI 0x0000001a
#define MVP_DEBUG_13__IDED_START_READ_B__SHIFT__SI__VI  0x00000019
#define MVP_DEBUG_13__IDED_WRITE_ADD_B__SHIFT__SI__VI   0x0000001b
#define MVP_DEBUG_14__IDEE_CRC_PHASE__SHIFT__SI__VI     0x00000014
#define MVP_DEBUG_14__IDEE_CRTC1_CNTL_CAPTURE_START_A__SHIFT__SI__VI 0x00000013
#define MVP_DEBUG_14__IDEE_READ_ADD__SHIFT__SI__VI      0x00000000
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_B__SHIFT__SI__VI 0x00000011
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE__SHIFT__SI__VI  0x00000010
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENABLE__SHIFT__SI__VI 0x00000012
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_B__SHIFT__SI__VI 0x0000000f
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE__SHIFT__SI__VI 0x0000000e
#define MVP_DEBUG_14__IDEE_START_INCR_WR_A__SHIFT__SI__VI 0x0000000b
#define MVP_DEBUG_14__IDEE_START_INCR_WR_B__SHIFT__SI__VI 0x0000000c
#define MVP_DEBUG_14__IDEE_START_READ_B__SHIFT__SI__VI  0x0000000a
#define MVP_DEBUG_14__IDEE_START_READ__SHIFT__SI__VI    0x00000009
#define MVP_DEBUG_14__IDEE_WRITE2FIFO__SHIFT__SI__VI    0x0000000d
#define MVP_DEBUG_14__IDEE_WRITE_ADD_A__SHIFT__SI__VI   0x00000003
#define MVP_DEBUG_14__IDEE_WRITE_ADD_B__SHIFT__SI__VI   0x00000006
#define MVP_DEBUG_15__IDEF_MVP_ASYNC_FIFO_WDATA__SHIFT__SI__VI 0x00000004
#define MVP_DEBUG_15__IDEF_MVP_ASYNC_FIFO_WEN__SHIFT__SI__VI 0x00000000
#define MVP_DEBUG_16__IDCC_FLOW_CONTROL_OUT__SHIFT__SI__VI 0x00000003
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_EXCEED_PAUSE_LEVEL__SHIFT__SI__VI 0x00000002
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_EXCEED_STOP_LEVEL__SHIFT__SI__VI 0x00000001
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_NUM_ENTRIES__SHIFT__SI__VI 0x00000004
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_OVERFLOW__SHIFT__SI__VI 0x0000000c
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_READ__SHIFT__SI__VI 0x00000000
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_UNDERFLOW__SHIFT__SI__VI 0x0000000d
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_READ_ADDR__SHIFT__SI__VI 0x00000010
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_WRITE_ADDR__SHIFT__SI__VI 0x00000018
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_PHASE__SHIFT__SI__VI 0x00000001
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_READ_DATA__SHIFT__SI__VI 0x00000002
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_READ__SHIFT__SI__VI 0x00000000
#define MVP_FIFO_CONTROL__MVP_PAUSE_SLAVE_CNT__SHIFT__SI__VI 0x00000010
#define MVP_FIFO_CONTROL__MVP_PAUSE_SLAVE_WM__SHIFT__SI__VI 0x00000008
#define MVP_FIFO_CONTROL__MVP_STOP_SLAVE_WM__SHIFT__SI__VI 0x00000000
#define MVP_FIFO_STATUS__MVP_FIFO_ERROR_INT_STATUS__SHIFT__SI__VI 0x0000001f
#define MVP_FIFO_STATUS__MVP_FIFO_ERROR_MASK__SHIFT__SI__VI 0x0000001e
#define MVP_FIFO_STATUS__MVP_FIFO_LEVEL__SHIFT__SI__VI  0x00000000
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_ACK__SHIFT__SI__VI 0x00000010
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_OCCURRED__SHIFT__SI__VI 0x0000000c
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW__SHIFT__SI__VI 0x00000008
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_ACK__SHIFT__SI__VI 0x0000001c
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_OCCURRED__SHIFT__SI__VI 0x00000018
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW__SHIFT__SI__VI 0x00000014
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_AUTO_ENABLE__SHIFT__SI__VI 0x0000001e
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT_MODE__SHIFT__SI__VI 0x00000000
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT__SHIFT__SI__VI 0x00000008
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_OFFSET__SHIFT__SI__VI 0x00000018
#define MVP_INBAND_CNTL_CAP__MVP_IGNOR_INBAND_CNTL__SHIFT__SI__VI 0x00000000
#define MVP_INBAND_CNTL_CAP__MVP_INBAND_CNTL_CHAR_CAP__SHIFT__SI__VI 0x00000008
#define MVP_INBAND_CNTL_CAP__MVP_PASSING_INBAND_CNTL_EN__SHIFT__SI__VI 0x00000004
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_DATA_CHK_EN__SHIFT__SI__VI 0x0000001f
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_LINE_ERROR_CNT__SHIFT__SI__VI 0x00000010
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_PIXEL_ERROR_CNT__SHIFT__SI__VI 0x00000000
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_RESET__SHIFT__SI__VI 0x0000001f
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT__SHIFT__SI__VI 0x00000000
#define MVP_SLAVE_STATUS__MVP_SLAVE_LINES_PER_FRAME_RCVED__SHIFT__SI__VI 0x00000010
#define MVP_SLAVE_STATUS__MVP_SLAVE_PIXELS_PER_LINE_RCVED__SHIFT__SI__VI 0x00000000
#define MVP_TEST_DEBUG_DATA__MVP_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define NEW_REFCLKB_TIMER_1__PHY_PLL_PDWN_TIMER__SHIFT__CI 0x00000000
#define NEW_REFCLKB_TIMER_1__PLL0_PDNB_EN__SHIFT__CI    0x0000000a
#define NEW_REFCLKB_TIMER__REFCLK_ON__SHIFT__CI         0x00000015
#define NEW_REFCLKB_TIMER__REG_STOP_REFCLK_EN__SHIFT__CI 0x00000000
#define NEW_REFCLKB_TIMER__STOP_REFCLK_TIMER__SHIFT__CI 0x00000001
#define OUTPUT_PAYLOAD_CAPABILITY__OUTPUT_PAYLOAD_CAPABILITY__SHIFT__SI__VI 0x00000000
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_BCB__SHIFT__SI__VI 0x00000000
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_GY__SHIFT__SI__VI 0x0000000a
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_RCR__SHIFT__SI__VI 0x00000014
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_EDGE_PIXEL_SEL__SHIFT__SI__VI 0x0000001f
#define OVL_CONTROL1__OVL_ADDRESS_TRANSLATION_ENABLE__SHIFT__SI__VI 0x00000010
#define OVL_CONTROL1__OVL_ARRAY_MODE__SHIFT__SI__VI     0x00000014
#define OVL_CONTROL1__OVL_COLOR_EXPANSION_MODE__SHIFT__SI__VI 0x00000018
#define OVL_CONTROL1__OVL_DEPTH__SHIFT__SI__VI          0x00000000
#define OVL_CONTROL1__OVL_FORMAT__SHIFT__SI__VI         0x00000008
#define OVL_CONTROL1__OVL_PRIVILEGED_ACCESS_ENABLE__SHIFT__SI__VI 0x00000011
#define OVL_CONTROL1__OVL_Z__SHIFT__SI__VI              0x00000004
#define OVL_CONTROL2__OVL_HALF_RESOLUTION_ENABLE__SHIFT__SI__VI 0x00000000
#define OVL_DFQ_CONTROL__OVL_DFQ_MIN_FREE_ENTRIES__SHIFT__SI__VI 0x00000008
#define OVL_DFQ_CONTROL__OVL_DFQ_RESET__SHIFT__SI__VI   0x00000000
#define OVL_DFQ_CONTROL__OVL_DFQ_SIZE__SHIFT__SI__VI    0x00000004
#define OVL_DFQ_STATUS__OVL_DFQ_NUM_ENTRIES__SHIFT__SI__VI 0x00000000
#define OVL_DFQ_STATUS__OVL_DFQ_RESET_ACK__SHIFT__SI__VI 0x00000009
#define OVL_DFQ_STATUS__OVL_DFQ_RESET_FLAG__SHIFT__SI__VI 0x00000008
#define OVL_ENABLE__OVLSCL_EN__SHIFT__SI__VI            0x00000008
#define OVL_ENABLE__OVL_ENABLE__SHIFT__SI__VI           0x00000000
#define OVL_END__OVL_X_END__SHIFT__SI__VI               0x00000010
#define OVL_END__OVL_Y_END__SHIFT__SI__VI               0x00000000
#define OVL_PITCH__OVL_PITCH__SHIFT__SI__VI             0x00000000
#define OVL_START__OVL_X_START__SHIFT__SI__VI           0x00000010
#define OVL_START__OVL_Y_START__SHIFT__SI__VI           0x00000000
#define OVL_SURFACE_ADDRESS_HIGH_INUSE__OVL_SURFACE_ADDRESS_HIGH_INUSE__SHIFT__SI__VI 0x00000000
#define OVL_SURFACE_ADDRESS_HIGH__OVL_SURFACE_ADDRESS_HIGH__SHIFT__SI__VI 0x00000000
#define OVL_SURFACE_ADDRESS_INUSE__OVL_SURFACE_ADDRESS_INUSE__SHIFT__SI__VI 0x00000008
#define OVL_SURFACE_ADDRESS__OVL_DFQ_ENABLE__SHIFT__SI__VI 0x00000000
#define OVL_SURFACE_ADDRESS__OVL_SURFACE_ADDRESS__SHIFT__SI__VI 0x00000008
#define OVL_SURFACE_OFFSET_X__OVL_SURFACE_OFFSET_X__SHIFT__SI__VI 0x00000000
#define OVL_SURFACE_OFFSET_Y__OVL_SURFACE_OFFSET_Y__SHIFT__SI__VI 0x00000000
#define OVL_SWAP_CNTL__OVL_ALPHA_CROSSBAR__SHIFT__SI__VI 0x0000000a
#define OVL_SWAP_CNTL__OVL_BLUE_CROSSBAR__SHIFT__SI__VI 0x00000008
#define OVL_SWAP_CNTL__OVL_ENDIAN_SWAP__SHIFT__SI__VI   0x00000000
#define OVL_SWAP_CNTL__OVL_GREEN_CROSSBAR__SHIFT__SI__VI 0x00000006
#define OVL_SWAP_CNTL__OVL_RED_CROSSBAR__SHIFT__SI__VI  0x00000004
#define OVL_UPDATE__OVL_DISABLE_MULTIPLE_UPDATE__SHIFT__SI__VI 0x00000018
#define OVL_UPDATE__OVL_UPDATE_LOCK__SHIFT__SI__VI      0x00000010
#define OVL_UPDATE__OVL_UPDATE_PENDING__SHIFT__SI__VI   0x00000000
#define OVL_UPDATE__OVL_UPDATE_TAKEN__SHIFT__SI__VI     0x00000001
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_BASE_ADDR__SHIFT  0x00000000
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_ENABLE__SHIFT     0x00000019
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_INVALIDATE__SHIFT 0x00000018
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_USAGE__SHIFT      0x0000001a
#define PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA__SHIFT  0x00000012
#define PA_CL_CLIP_CNTL__CLIP_DISABLE__SHIFT            0x00000010
#define PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT__SHIFT     0x00000014
#define PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF__SHIFT       0x00000013
#define PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA__SHIFT 0x00000018
#define PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL__SHIFT   0x00000016
#define PA_CL_CLIP_CNTL__PS_UCP_MODE__SHIFT             0x0000000e
#define PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG__SHIFT      0x0000000d
#define PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA__SHIFT       0x00000011
#define PA_CL_CLIP_CNTL__UCP_ENA_0__SHIFT               0x00000000
#define PA_CL_CLIP_CNTL__UCP_ENA_1__SHIFT               0x00000001
#define PA_CL_CLIP_CNTL__UCP_ENA_2__SHIFT               0x00000002
#define PA_CL_CLIP_CNTL__UCP_ENA_3__SHIFT               0x00000003
#define PA_CL_CLIP_CNTL__UCP_ENA_4__SHIFT               0x00000004
#define PA_CL_CLIP_CNTL__UCP_ENA_5__SHIFT               0x00000005
#define PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE__SHIFT 0x00000019
#define PA_CL_CLIP_CNTL__VTX_KILL_OR__SHIFT             0x00000015
#define PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE__SHIFT       0x0000001b
#define PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE__SHIFT      0x0000001a
#define PA_CL_CNTL_STATUS__CL_BUSY__SHIFT               0x0000001f
#define PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL__SHIFT    0x00000003
#define PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA__SHIFT      0x00000000
#define PA_CL_ENHANCE__ECO_SPARE0__SHIFT                0x0000001f
#define PA_CL_ENHANCE__ECO_SPARE1__SHIFT                0x0000001e
#define PA_CL_ENHANCE__ECO_SPARE2__SHIFT                0x0000001d
#define PA_CL_ENHANCE__ECO_SPARE3__SHIFT                0x0000001c
#define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT              0x00000001
#define PA_CL_ENHANCE__VE_NAN_PROC_DISABLE__SHIFT       0x00000004
#define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT        0x00000005
#define PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER__SHIFT    0x00000000
#define PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER__SHIFT    0x00000000
#define PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER__SHIFT    0x00000000
#define PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER__SHIFT    0x00000000
#define PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD__SHIFT 0x0000000e
#define PA_CL_NANINF_CNTL__VS_W_INF_RETAIN__SHIFT       0x0000000d
#define PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF__SHIFT       0x0000000c
#define PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN__SHIFT      0x00000009
#define PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF__SHIFT      0x00000008
#define PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN__SHIFT       0x0000000b
#define PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF__SHIFT       0x0000000a
#define PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0__SHIFT     0x00000003
#define PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0__SHIFT   0x00000014
#define PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD__SHIFT     0x00000002
#define PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN__SHIFT      0x00000006
#define PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0__SHIFT  0x00000007
#define PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD__SHIFT    0x00000000
#define PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN__SHIFT     0x00000004
#define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD__SHIFT     0x00000001
#define PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN__SHIFT      0x00000005
#define PA_CL_POINT_CULL_RAD__DATA_REGISTER__SHIFT      0x00000000
#define PA_CL_POINT_SIZE__DATA_REGISTER__SHIFT          0x00000000
#define PA_CL_POINT_X_RAD__DATA_REGISTER__SHIFT         0x00000000
#define PA_CL_POINT_Y_RAD__DATA_REGISTER__SHIFT         0x00000000
#define PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE__SHIFT__CI__VI 0x00000000
#define PA_CL_UCP_0_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_0_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_0_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_1_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_1_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_1_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_2_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_2_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_2_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_2_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_3_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_3_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_3_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_3_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_4_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_4_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_4_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_4_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_5_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_5_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_5_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_5_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET__VPORT_XOFFSET__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_10__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_11__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_12__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_13__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_14__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_15__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_1__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_2__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_3__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_4__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_5__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_6__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_7__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_8__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_9__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE__VPORT_XSCALE__SHIFT         0x00000000
#define PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET__VPORT_YOFFSET__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_10__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_11__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_12__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_13__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_14__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_15__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_1__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_2__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_3__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_4__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_5__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_6__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_7__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_8__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_9__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE__VPORT_YSCALE__SHIFT         0x00000000
#define PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE__VPORT_ZSCALE__SHIFT         0x00000000
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0__SHIFT       0x00000000
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1__SHIFT       0x00000001
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2__SHIFT       0x00000002
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3__SHIFT       0x00000003
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4__SHIFT       0x00000004
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5__SHIFT       0x00000005
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6__SHIFT       0x00000006
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7__SHIFT       0x00000007
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0__SHIFT       0x00000008
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1__SHIFT       0x00000009
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2__SHIFT       0x0000000a
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3__SHIFT       0x0000000b
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4__SHIFT       0x0000000c
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5__SHIFT       0x0000000d
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6__SHIFT       0x0000000e
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7__SHIFT       0x0000000f
#define PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG__SHIFT     0x00000011
#define PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG__SHIFT   0x00000019
#define PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG__SHIFT     0x00000014
#define PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE__SHIFT    0x00000010
#define PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX__SHIFT 0x00000012
#define PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX__SHIFT 0x00000013
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA__SHIFT 0x00000016
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA__SHIFT 0x00000017
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA__SHIFT 0x00000018
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA__SHIFT   0x00000015
#define PA_CL_VTE_CNTL__PERFCOUNTER_REF__SHIFT          0x0000000b
#define PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA__SHIFT       0x00000001
#define PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA__SHIFT        0x00000000
#define PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA__SHIFT       0x00000003
#define PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA__SHIFT        0x00000002
#define PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA__SHIFT       0x00000005
#define PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA__SHIFT        0x00000004
#define PA_CL_VTE_CNTL__VTX_W0_FMT__SHIFT               0x0000000a
#define PA_CL_VTE_CNTL__VTX_XY_FMT__SHIFT               0x00000008
#define PA_CL_VTE_CNTL__VTX_Z_FMT__SHIFT                0x00000009
#define PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN__SHIFT   0x00000004
#define PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE__SHIFT  0x00000018
#define PA_SC_AA_CONFIG__MAX_SAMPLE_DIST__SHIFT         0x0000000d
#define PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES__SHIFT    0x00000014
#define PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES__SHIFT        0x00000000
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0__SHIFT    0x00000000
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0__SHIFT    0x00000010
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1__SHIFT    0x00000000
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1__SHIFT    0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X__SHIFT 0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y__SHIFT 0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X__SHIFT 0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y__SHIFT 0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X__SHIFT 0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y__SHIFT 0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X__SHIFT 0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y__SHIFT 0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X__SHIFT 0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y__SHIFT 0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X__SHIFT 0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y__SHIFT 0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X__SHIFT 0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y__SHIFT 0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X__SHIFT 0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y__SHIFT 0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y__SHIFT 0x0000001c
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_0__SHIFT    0x00000000
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_1__SHIFT    0x00000004
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_2__SHIFT    0x00000008
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_3__SHIFT    0x0000000c
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_4__SHIFT    0x00000010
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_5__SHIFT    0x00000014
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_6__SHIFT    0x00000018
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_7__SHIFT    0x0000001c
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_10__SHIFT   0x00000008
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_11__SHIFT   0x0000000c
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_12__SHIFT   0x00000010
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_13__SHIFT   0x00000014
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_14__SHIFT   0x00000018
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_15__SHIFT   0x0000001c
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_8__SHIFT    0x00000000
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_9__SHIFT    0x00000004
#define PA_SC_CLIPRECT_0_BR__BR_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_0_BR__BR_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_0_TL__TL_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_0_TL__TL_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_1_BR__BR_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_1_BR__BR_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_1_TL__TL_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_1_TL__TL_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_2_BR__BR_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_2_BR__BR_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_2_TL__TL_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_2_TL__TL_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_3_BR__BR_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_3_BR__BR_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_3_TL__TL_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_3_TL__TL_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_RULE__CLIP_RULE__SHIFT           0x00000000
#define PA_SC_DEBUG_CNTL__SC_DEBUG_INDX__SHIFT          0x00000000
#define PA_SC_DEBUG_DATA__DATA__SHIFT                   0x00000000
#define PA_SC_DEBUG_REG0__REG0_FIELD0__SHIFT            0x00000000
#define PA_SC_DEBUG_REG0__REG0_FIELD1__SHIFT            0x00000002
#define PA_SC_DEBUG_REG1__REG1_FIELD0__SHIFT            0x00000000
#define PA_SC_DEBUG_REG1__REG1_FIELD1__SHIFT            0x00000002
#define PA_SC_EDGERULE__ER_LINE_BT__SHIFT               0x0000001c
#define PA_SC_EDGERULE__ER_LINE_LR__SHIFT               0x0000000c
#define PA_SC_EDGERULE__ER_LINE_RL__SHIFT               0x00000012
#define PA_SC_EDGERULE__ER_LINE_TB__SHIFT               0x00000018
#define PA_SC_EDGERULE__ER_POINT__SHIFT                 0x00000004
#define PA_SC_EDGERULE__ER_RECT__SHIFT                  0x00000008
#define PA_SC_EDGERULE__ER_TRI__SHIFT                   0x00000000
#define PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX__SHIFT  0x00000002
#define PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION__SHIFT 0x00000009
#define PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET__SHIFT__CI__VI 0x0000001c
#define PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS__SHIFT__CI__VI 0x0000000e
#define PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO__SHIFT__CI__VI 0x00000019
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING__SHIFT__CI__VI 0x00000015
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS__SHIFT__CI__VI 0x00000017
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST__SHIFT__CI__VI 0x00000012
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE__SHIFT__CI__VI 0x00000010
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING__SHIFT__CI__VI 0x00000016
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING__SHIFT__CI__VI 0x00000013
#define PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE__SHIFT__CI__VI 0x0000000d
#define PA_SC_ENHANCE__DISABLE_PW_BUBBLE_COLLAPSE__SHIFT 0x00000006
#define PA_SC_ENHANCE__DISABLE_SCISSOR_FIX__SHIFT       0x00000005
#define PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX__SHIFT    0x00000001
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM__SHIFT__CI__VI 0x0000000a
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE__SHIFT__CI__VI 0x0000000b
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE__SHIFT__CI__VI 0x0000000c
#define PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET__SHIFT__CI__VI 0x0000001d
#define PA_SC_ENHANCE__ECO_SPARE0__SHIFT                0x0000001f
#define PA_SC_ENHANCE__ECO_SPARE1__SHIFT                0x0000001e
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS__SHIFT 0x00000003
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID__SHIFT 0x00000004
#define PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE__SHIFT__CI__VI 0x0000000f
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID__SHIFT__CI__VI 0x00000018
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE__SHIFT__CI__VI 0x00000011
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY__SHIFT__CI__VI 0x00000014
#define PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER__SHIFT 0x00000000
#define PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING__SHIFT__CI__VI 0x0000001b
#define PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT__SHIFT__CI__VI 0x0000001a
#define PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER__SHIFT 0x00000008
#define PA_SC_FIFO_DEPTH_CNTL__DEPTH__SHIFT             0x00000000
#define PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT 0x00000006
#define PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT 0x00000017
#define PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT 0x00000000
#define PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT   0x0000000f
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT__SHIFT 0x00000000
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT__SHIFT 0x00000010
#define PA_SC_GENERIC_SCISSOR_BR__BR_X__SHIFT           0x00000000
#define PA_SC_GENERIC_SCISSOR_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_GENERIC_SCISSOR_TL__TL_X__SHIFT           0x00000000
#define PA_SC_GENERIC_SCISSOR_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT__SHIFT__CI__VI 0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT__CI__VI 0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT__CI__VI 0x00000001
#define PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT__CI__VI 0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_H__X_COORD__SHIFT__CI__VI 0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT__CI__VI 0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD__SHIFT__CI__VI 0x00000000
#define PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE__SHIFT  0x00000012
#define PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE__SHIFT 0x00000006
#define PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE__SHIFT 0x00000000
#define PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE__SHIFT  0x0000000c
#define PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA__SHIFT   0x0000000c
#define PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH__SHIFT       0x00000009
#define PA_SC_LINE_CNTL__LAST_PIXEL__SHIFT              0x0000000a
#define PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA__SHIFT 0x0000000b
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT__SHIFT  0x00000008
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR__SHIFT    0x00000000
#define PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL__SHIFT      0x0000001d
#define PA_SC_LINE_STIPPLE__LINE_PATTERN__SHIFT         0x00000000
#define PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER__SHIFT    0x0000001c
#define PA_SC_LINE_STIPPLE__REPEAT_COUNT__SHIFT         0x00000010
#define PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE__SHIFT   0x00000002
#define PA_SC_MODE_CNTL_0__MSAA_ENABLE__SHIFT           0x00000000
#define PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR__SHIFT 0x00000003
#define PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE__SHIFT  0x00000001
#define PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE__SHIFT 0x00000019
#define PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE__SHIFT  0x0000001a
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE__SHIFT 0x00000013
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE__SHIFT       0x00000014
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK__SHIFT 0x0000000f
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z__SHIFT    0x0000000e
#define PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE__SHIFT 0x00000018
#define PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE__SHIFT 0x00000012
#define PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE__SHIFT 0x00000011
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE__SHIFT 0x0000001b
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK__SHIFT 0x0000001c
#define PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE__SHIFT        0x00000010
#define PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE__SHIFT 0x00000007
#define PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE__SHIFT    0x00000009
#define PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR__SHIFT 0x0000000a
#define PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE__SHIFT 0x00000008
#define PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST__SHIFT 0x00000002
#define PA_SC_MODE_CNTL_1__WALK_ALIGNMENT__SHIFT        0x00000001
#define PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE__SHIFT     0x00000003
#define PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE__SHIFT       0x00000004
#define PA_SC_MODE_CNTL_1__WALK_SIZE__SHIFT             0x00000000
#define PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT__SHIFT       0x0000000b
#define PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET__SHIFT       0x0000000c
#define PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT__SHIFT       0x0000000d
#define PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT__SHIFT__CI__VI 0x00000000
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT__CI__VI 0x00000000
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT__CI__VI 0x00000001
#define PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT__CI__VI 0x00000000
#define PA_SC_P3D_TRAP_SCREEN_H__X_COORD__SHIFT__CI__VI 0x00000000
#define PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT__CI__VI 0x00000000
#define PA_SC_P3D_TRAP_SCREEN_V__Y_COORD__SHIFT__CI__VI 0x00000000
#define PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER6_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER7_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP__SHIFT__CI__VI 0x00000000
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL__SHIFT__CI__VI 0x00000002
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL__SHIFT__CI__VI 0x00000004
#define PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT             0x00000008
#define PA_SC_RASTER_CONFIG__PKR_XSEL2__SHIFT__CI__VI   0x0000000e
#define PA_SC_RASTER_CONFIG__PKR_XSEL__SHIFT            0x0000000a
#define PA_SC_RASTER_CONFIG__PKR_YSEL__SHIFT            0x0000000c
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR0__SHIFT         0x00000000
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR1__SHIFT         0x00000002
#define PA_SC_RASTER_CONFIG__RB_XSEL2__SHIFT            0x00000004
#define PA_SC_RASTER_CONFIG__RB_XSEL__SHIFT             0x00000006
#define PA_SC_RASTER_CONFIG__RB_YSEL__SHIFT             0x00000007
#define PA_SC_RASTER_CONFIG__SC_MAP__SHIFT              0x00000010
#define PA_SC_RASTER_CONFIG__SC_XSEL__SHIFT             0x00000012
#define PA_SC_RASTER_CONFIG__SC_YSEL__SHIFT             0x00000014
#define PA_SC_RASTER_CONFIG__SE_MAP__SHIFT              0x00000018
#define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT             0x0000001a
#define PA_SC_RASTER_CONFIG__SE_YSEL__SHIFT             0x0000001c
#define PA_SC_SCREEN_SCISSOR_BR__BR_X__SHIFT            0x00000000
#define PA_SC_SCREEN_SCISSOR_BR__BR_Y__SHIFT            0x00000010
#define PA_SC_SCREEN_SCISSOR_TL__TL_X__SHIFT            0x00000000
#define PA_SC_SCREEN_SCISSOR_TL__TL_Y__SHIFT            0x00000010
#define PA_SC_TRAP_SCREEN_COUNT__COUNT__SHIFT__CI__VI   0x00000000
#define PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT__CI__VI 0x00000000
#define PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT__CI__VI 0x00000001
#define PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT__CI__VI 0x00000000
#define PA_SC_TRAP_SCREEN_H__X_COORD__SHIFT__CI__VI     0x00000000
#define PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT__CI__VI 0x00000000
#define PA_SC_TRAP_SCREEN_V__Y_COORD__SHIFT__CI__VI     0x00000000
#define PA_SC_VPORT_SCISSOR_0_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_0_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_0_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_0_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_10_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_10_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_10_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_10_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_11_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_11_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_11_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_11_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_12_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_12_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_12_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_12_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_13_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_13_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_13_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_13_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_14_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_14_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_14_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_14_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_15_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_15_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_15_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_15_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_1_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_1_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_1_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_1_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_2_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_2_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_2_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_2_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_3_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_3_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_3_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_3_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_4_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_4_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_4_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_4_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_5_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_5_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_5_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_5_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_6_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_6_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_6_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_6_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_7_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_7_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_7_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_7_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_8_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_8_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_8_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_8_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_9_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_9_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_9_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_9_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_ZMAX_0__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_10__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_11__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_12__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_13__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_14__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_15__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_1__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_2__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_3__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_4__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_5__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_6__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_7__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_8__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_9__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_0__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_10__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_11__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_12__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_13__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_14__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_15__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_1__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_2__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_3__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_4__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_5__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_6__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_7__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_8__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_9__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET__SHIFT     0x00000000
#define PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET__SHIFT     0x00000010
#define PA_SC_WINDOW_SCISSOR_BR__BR_X__SHIFT            0x00000000
#define PA_SC_WINDOW_SCISSOR_BR__BR_Y__SHIFT            0x00000010
#define PA_SC_WINDOW_SCISSOR_TL__TL_X__SHIFT            0x00000000
#define PA_SC_WINDOW_SCISSOR_TL__TL_Y__SHIFT            0x00000010
#define PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SU_CNTL_STATUS__SU_BUSY__SHIFT               0x0000001f
#define PA_SU_DEBUG_CNTL__SU_DEBUG_INDX__SHIFT          0x00000000
#define PA_SU_DEBUG_DATA__DATA__SHIFT                   0x00000000
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X__SHIFT 0x00000000
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y__SHIFT 0x00000010
#define PA_SU_LINE_CNTL__WIDTH__SHIFT                   0x00000000
#define PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST__SHIFT  0x00000004
#define PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH__SHIFT 0x00000002
#define PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM__SHIFT 0x00000003
#define PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET__SHIFT 0x00000000
#define PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE__SHIFT 0x00000000
#define PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE__SHIFT 0x00000000
#define PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define PA_SU_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define PA_SU_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SU_POINT_MINMAX__MAX_SIZE__SHIFT             0x00000010
#define PA_SU_POINT_MINMAX__MIN_SIZE__SHIFT             0x00000000
#define PA_SU_POINT_SIZE__HEIGHT__SHIFT                 0x00000000
#define PA_SU_POINT_SIZE__WIDTH__SHIFT                  0x00000010
#define PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET__SHIFT    0x00000000
#define PA_SU_POLY_OFFSET_BACK_SCALE__SCALE__SHIFT      0x00000000
#define PA_SU_POLY_OFFSET_CLAMP__CLAMP__SHIFT           0x00000000
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT__SHIFT 0x00000008
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS__SHIFT 0x00000000
#define PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET__SHIFT   0x00000000
#define PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE__SHIFT     0x00000000
#define PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA__SHIFT  0x00000005
#define PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE__SHIFT 0x00000001
#define PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA__SHIFT 0x00000006
#define PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE__SHIFT 0x00000002
#define PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT__SHIFT 0x00000008
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA__SHIFT 0x00000007
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE__SHIFT 0x00000003
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA__SHIFT 0x00000004
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE__SHIFT 0x00000000
#define PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION__SHIFT__CI__VI 0x0000001e
#define PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION__SHIFT__CI__VI 0x0000001f
#define PA_SU_SC_MODE_CNTL__CULL_BACK__SHIFT            0x00000001
#define PA_SU_SC_MODE_CNTL__CULL_FRONT__SHIFT           0x00000000
#define PA_SU_SC_MODE_CNTL__FACE__SHIFT                 0x00000002
#define PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA__SHIFT    0x00000015
#define PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS__SHIFT       0x00000014
#define PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE__SHIFT  0x00000008
#define PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE__SHIFT 0x00000005
#define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT            0x00000003
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE__SHIFT 0x0000000c
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE__SHIFT 0x0000000b
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE__SHIFT 0x0000000d
#define PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST__SHIFT   0x00000013
#define PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE__SHIFT 0x00000010
#define PA_SU_VTX_CNTL__PIX_CENTER__SHIFT               0x00000000
#define PA_SU_VTX_CNTL__QUANT_MODE__SHIFT               0x00000003
#define PA_SU_VTX_CNTL__ROUND_MODE__SHIFT               0x00000001
#define PB0_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_EN__SHIFT__CI__VI 0x00000000
#define PB0_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_MODE__SHIFT__CI__VI 0x00000001
#define PB0_DFT_JIT_INJ_REG0__DFT_CLK_PER_STEP__SHIFT__CI__VI 0x00000008
#define PB0_DFT_JIT_INJ_REG0__DFT_DECR_SWP_EN__SHIFT__CI__VI 0x00000017
#define PB0_DFT_JIT_INJ_REG0__DFT_DISABLE_ERR__SHIFT__CI__VI 0x00000007
#define PB0_DFT_JIT_INJ_REG0__DFT_EN_RECOVERY__SHIFT__CI__VI 0x00000015
#define PB0_DFT_JIT_INJ_REG0__DFT_INCR_SWP_EN__SHIFT__CI__VI 0x00000016
#define PB0_DFT_JIT_INJ_REG0__DFT_MODE_CDR_EN__SHIFT__CI__VI 0x00000014
#define PB0_DFT_JIT_INJ_REG0__DFT_NUM_STEPS__SHIFT__CI__VI 0x00000000
#define PB0_DFT_JIT_INJ_REG0__DFT_RECOVERY_TIME__SHIFT__CI__VI 0x00000018
#define PB0_DFT_JIT_INJ_REG1__DFT_BLOCK_EN__SHIFT__CI__VI 0x00000010
#define PB0_DFT_JIT_INJ_REG1__DFT_BYPASS_EN__SHIFT__CI__VI 0x00000008
#define PB0_DFT_JIT_INJ_REG1__DFT_BYPASS_VALUE__SHIFT__CI__VI 0x00000000
#define PB0_DFT_JIT_INJ_REG1__DFT_CHECK_TIME__SHIFT__CI__VI 0x00000014
#define PB0_DFT_JIT_INJ_REG1__DFT_NUM_OF_TESTS__SHIFT__CI__VI 0x00000011
#define PB0_DFT_JIT_INJ_REG2__DFT_LANE_EN__SHIFT__CI__VI 0x00000000
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_DECR__SHIFT__CI__VI 0x00000000
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_FINISHED__SHIFT__CI__VI 0x00000010
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_INCR__SHIFT__CI__VI 0x00000008
#define PB0_GLB_CTRL_REG0__BACKUP__SHIFT__CI__VI        0x00000000
#define PB0_GLB_CTRL_REG0__CFG_IDLEDET_TH__SHIFT__CI__VI 0x00000010
#define PB0_GLB_CTRL_REG0__DBG_RX2TXBYP_SEL__SHIFT__CI__VI 0x00000014
#define PB0_GLB_CTRL_REG0__DBG_RXFEBYP_EN__SHIFT__CI__VI 0x00000017
#define PB0_GLB_CTRL_REG0__DBG_RXPRBS_CLR__SHIFT__CI__VI 0x00000018
#define PB0_GLB_CTRL_REG0__DBG_RXTOGGLE_EN__SHIFT__CI__VI 0x00000019
#define PB0_GLB_CTRL_REG0__DBG_TX2RXLBACK_EN__SHIFT__CI__VI 0x0000001a
#define PB0_GLB_CTRL_REG0__TXCFG_CMGOOD_RANGE__SHIFT__CI__VI 0x0000001e
#define PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV__SHIFT__CI__VI 0x0000001f
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_EN__SHIFT__CI__VI 0x00000000
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_VAL__SHIFT__CI__VI 0x00000001
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_EN__SHIFT__CI__VI 0x00000007
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_VAL__SHIFT__CI__VI 0x00000008
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_EN__SHIFT__CI__VI 0x0000000e
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_VAL__SHIFT__CI__VI 0x0000000f
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_EN__SHIFT__CI__VI 0x00000016
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_VAL__SHIFT__CI__VI 0x00000017
#define PB0_GLB_CTRL_REG1__TST_LOSPDTST_EN__SHIFT__CI__VI 0x0000001e
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_EN__SHIFT__CI__VI 0x00000000
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_VAL__SHIFT__CI__VI 0x00000001
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_EN__SHIFT__CI__VI 0x00000008
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_VAL__SHIFT__CI__VI 0x00000009
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_EN__SHIFT__CI__VI 0x00000010
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_VAL__SHIFT__CI__VI 0x00000011
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_EN__SHIFT__CI__VI 0x00000018
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_VAL__SHIFT__CI__VI 0x00000019
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF0_SEL__SHIFT__CI__VI 0x00000005
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF1_SEL__SHIFT__CI__VI 0x00000007
#define PB0_GLB_CTRL_REG3__BG_CFG_RO_REG_VREF_SEL__SHIFT__CI__VI 0x00000009
#define PB0_GLB_CTRL_REG3__BG_DBG_ANALOG_SEL__SHIFT__CI__VI 0x0000000e
#define PB0_GLB_CTRL_REG3__BG_DBG_IREFBYP_EN__SHIFT__CI__VI 0x0000000c
#define PB0_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN__SHIFT__CI__VI 0x0000000b
#define PB0_GLB_CTRL_REG3__DBG_DLL_CLK_SEL__SHIFT__CI__VI 0x00000012
#define PB0_GLB_CTRL_REG3__DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE__SHIFT__CI__VI 0x0000001f
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_EN__SHIFT__CI__VI 0x00000016
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_VAL__SHIFT__CI__VI 0x00000017
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_EN__SHIFT__CI__VI 0x0000001b
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_VAL__SHIFT__CI__VI 0x0000001c
#define PB0_GLB_CTRL_REG3__PLL_DISPCLK_CMOS_SEL__SHIFT__CI__VI 0x00000015
#define PB0_GLB_CTRL_REG3__RXDBG_SEL__SHIFT__CI__VI     0x00000000
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_EXEC__SHIFT__CI__VI 0x00000016
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_INST__SHIFT__CI__VI 0x00000000
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_EN__SHIFT__CI__VI 0x00000012
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_VAL__SHIFT__CI__VI 0x00000010
#define PB0_GLB_CTRL_REG4__DBG_RXDLL_VREG_REF_SEL__SHIFT__CI__VI 0x0000001a
#define PB0_GLB_CTRL_REG4__DBG_RXRDATA_GATING_DISABLE__SHIFT__CI__VI 0x0000001c
#define PB0_GLB_CTRL_REG4__PWRGOOD_OVRD__SHIFT__CI__VI  0x0000001b
#define PB0_GLB_CTRL_REG5__DBG_RXAPU_MODE__SHIFT__CI__VI 0x00000000
#define PB0_GLB_OVRD_REG0__TXPDTERM_VAL_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB0_GLB_OVRD_REG0__TXPUTERM_VAL_OVRD_VAL__SHIFT__CI__VI 0x00000010
#define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN__SHIFT__CI__VI 0x0000000f
#define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_VAL__SHIFT__CI__VI 0x00000010
#define PB0_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_EN__SHIFT__CI__VI 0x00000002
#define PB0_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_VAL__SHIFT__CI__VI 0x00000003
#define PB0_GLB_OVRD_REG1__TXPDTERM_VAL_OVRD_EN__SHIFT__CI__VI 0x00000000
#define PB0_GLB_OVRD_REG1__TXPUTERM_VAL_OVRD_EN__SHIFT__CI__VI 0x00000001
#define PB0_GLB_OVRD_REG2__BG_PWRON_OVRD_EN__SHIFT__CI__VI 0x00000000
#define PB0_GLB_OVRD_REG2__BG_PWRON_OVRD_VAL__SHIFT__CI__VI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L0T3__SHIFT__CI 0x00000000
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L12T15__SHIFT__CI 0x00000003
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L4T7__SHIFT__CI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L8T11__SHIFT__CI 0x00000002
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_SCI_UPDT__SHIFT__CI 0x00000004
#define PB0_GLB_SCI_STAT_OVRD_REG0__IMPCAL_ACTIVE__SHIFT__CI__VI 0x00000014
#define PB0_GLB_SCI_STAT_OVRD_REG0__RXIMP__SHIFT__CI__VI 0x00000010
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXNIMP__SHIFT__CI__VI 0x00000008
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXPIMP__SHIFT__CI__VI 0x0000000c
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_0__SHIFT__CI__VI 0x0000000c
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_1__SHIFT__CI__VI 0x0000000d
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_2__SHIFT__CI__VI 0x0000000e
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_3__SHIFT__CI__VI 0x0000000f
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0__SHIFT__CI__VI 0x00000012
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_1__SHIFT__CI__VI 0x00000016
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_2__SHIFT__CI__VI 0x0000001a
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_3__SHIFT__CI__VI 0x0000001e
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_SCI_UPDT_L0T3__SHIFT__CI 0x00000002
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_SCI_UPDT_L0T3__SHIFT__CI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_MODE_SCI_UPDT_L0T3__SHIFT__CI 0x00000000
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_0__SHIFT__CI   0x00000010
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_1__SHIFT__CI   0x00000014
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_2__SHIFT__CI   0x00000018
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_3__SHIFT__CI   0x0000001c
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_4__SHIFT__CI__VI 0x0000000c
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_5__SHIFT__CI__VI 0x0000000d
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_6__SHIFT__CI__VI 0x0000000e
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_7__SHIFT__CI__VI 0x0000000f
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_4__SHIFT__CI__VI 0x00000012
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_5__SHIFT__CI__VI 0x00000016
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_6__SHIFT__CI__VI 0x0000001a
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_7__SHIFT__CI__VI 0x0000001e
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_SCI_UPDT_L4T7__SHIFT__CI 0x00000002
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_SCI_UPDT_L4T7__SHIFT__CI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_MODE_SCI_UPDT_L4T7__SHIFT__CI 0x00000000
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_4__SHIFT__CI   0x00000010
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_5__SHIFT__CI   0x00000014
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_6__SHIFT__CI   0x00000018
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_7__SHIFT__CI   0x0000001c
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_10__SHIFT__CI__VI 0x0000000e
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_11__SHIFT__CI__VI 0x0000000f
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_8__SHIFT__CI__VI 0x0000000c
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_9__SHIFT__CI__VI 0x0000000d
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_10__SHIFT__CI__VI 0x0000001a
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_11__SHIFT__CI__VI 0x0000001e
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_8__SHIFT__CI__VI 0x00000012
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_9__SHIFT__CI__VI 0x00000016
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_SCI_UPDT_L8T11__SHIFT__CI 0x00000002
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_SCI_UPDT_L8T11__SHIFT__CI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_MODE_SCI_UPDT_L8T11__SHIFT__CI 0x00000000
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_10__SHIFT__CI  0x00000018
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_11__SHIFT__CI  0x0000001c
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_8__SHIFT__CI   0x00000010
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_9__SHIFT__CI   0x00000014
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_12__SHIFT__CI__VI 0x0000000c
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_13__SHIFT__CI__VI 0x0000000d
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_14__SHIFT__CI__VI 0x0000000e
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_15__SHIFT__CI__VI 0x0000000f
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_12__SHIFT__CI__VI 0x00000012
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_13__SHIFT__CI__VI 0x00000016
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_14__SHIFT__CI__VI 0x0000001a
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_15__SHIFT__CI__VI 0x0000001e
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_SCI_UPDT_L12T15__SHIFT__CI 0x00000002
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_SCI_UPDT_L12T15__SHIFT__CI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_MODE_SCI_UPDT_L12T15__SHIFT__CI 0x00000000
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_12__SHIFT__CI  0x00000010
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_13__SHIFT__CI  0x00000014
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_14__SHIFT__CI  0x00000018
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_15__SHIFT__CI  0x0000001c
#define PB0_HW_DEBUG__PB0_HW_00_DEBUG__SHIFT__CI        0x00000000
#define PB0_HW_DEBUG__PB0_HW_01_DEBUG__SHIFT__CI        0x00000001
#define PB0_HW_DEBUG__PB0_HW_02_DEBUG__SHIFT__CI        0x00000002
#define PB0_HW_DEBUG__PB0_HW_03_DEBUG__SHIFT__CI        0x00000003
#define PB0_HW_DEBUG__PB0_HW_04_DEBUG__SHIFT__CI        0x00000004
#define PB0_HW_DEBUG__PB0_HW_05_DEBUG__SHIFT__CI        0x00000005
#define PB0_HW_DEBUG__PB0_HW_06_DEBUG__SHIFT__CI        0x00000006
#define PB0_HW_DEBUG__PB0_HW_07_DEBUG__SHIFT__CI        0x00000007
#define PB0_HW_DEBUG__PB0_HW_08_DEBUG__SHIFT__CI        0x00000008
#define PB0_HW_DEBUG__PB0_HW_09_DEBUG__SHIFT__CI        0x00000009
#define PB0_HW_DEBUG__PB0_HW_10_DEBUG__SHIFT__CI        0x0000000a
#define PB0_HW_DEBUG__PB0_HW_11_DEBUG__SHIFT__CI        0x0000000b
#define PB0_HW_DEBUG__PB0_HW_12_DEBUG__SHIFT__CI        0x0000000c
#define PB0_HW_DEBUG__PB0_HW_13_DEBUG__SHIFT__CI        0x0000000d
#define PB0_HW_DEBUG__PB0_HW_14_DEBUG__SHIFT__CI        0x0000000e
#define PB0_HW_DEBUG__PB0_HW_15_DEBUG__SHIFT__CI        0x0000000f
#define PB0_HW_DEBUG__PB0_HW_16_DEBUG__SHIFT__CI        0x00000010
#define PB0_HW_DEBUG__PB0_HW_17_DEBUG__SHIFT__CI        0x00000011
#define PB0_HW_DEBUG__PB0_HW_18_DEBUG__SHIFT__CI        0x00000012
#define PB0_HW_DEBUG__PB0_HW_19_DEBUG__SHIFT__CI        0x00000013
#define PB0_HW_DEBUG__PB0_HW_20_DEBUG__SHIFT__CI        0x00000014
#define PB0_HW_DEBUG__PB0_HW_21_DEBUG__SHIFT__CI        0x00000015
#define PB0_HW_DEBUG__PB0_HW_22_DEBUG__SHIFT__CI        0x00000016
#define PB0_HW_DEBUG__PB0_HW_23_DEBUG__SHIFT__CI        0x00000017
#define PB0_HW_DEBUG__PB0_HW_24_DEBUG__SHIFT__CI        0x00000018
#define PB0_HW_DEBUG__PB0_HW_25_DEBUG__SHIFT__CI        0x00000019
#define PB0_HW_DEBUG__PB0_HW_26_DEBUG__SHIFT__CI        0x0000001a
#define PB0_HW_DEBUG__PB0_HW_27_DEBUG__SHIFT__CI        0x0000001b
#define PB0_HW_DEBUG__PB0_HW_28_DEBUG__SHIFT__CI        0x0000001c
#define PB0_HW_DEBUG__PB0_HW_29_DEBUG__SHIFT__CI        0x0000001d
#define PB0_HW_DEBUG__PB0_HW_30_DEBUG__SHIFT__CI        0x0000001e
#define PB0_HW_DEBUG__PB0_HW_31_DEBUG__SHIFT__CI        0x0000001f
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_EN__SHIFT__CI  0x00000007
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_0__SHIFT__CI 0x00000008
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_10__SHIFT__CI 0x00000012
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_11__SHIFT__CI 0x00000013
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_12__SHIFT__CI 0x00000014
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_13__SHIFT__CI 0x00000015
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_14__SHIFT__CI 0x00000016
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_15__SHIFT__CI 0x00000017
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_1__SHIFT__CI 0x00000009
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_2__SHIFT__CI 0x0000000a
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_3__SHIFT__CI 0x0000000b
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_4__SHIFT__CI 0x0000000c
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_5__SHIFT__CI 0x0000000d
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_6__SHIFT__CI 0x0000000e
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_7__SHIFT__CI 0x0000000f
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_8__SHIFT__CI 0x00000010
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_9__SHIFT__CI 0x00000011
#define PB0_PIF_CNTL2__RXDETECT_SAMPL_TIME__SHIFT__CI   0x00000001
#define PB0_PIF_CNTL2__RXPHYSTATUS_DELAY__SHIFT__CI     0x00000018
#define PB0_PIF_CNTL__DA_FIFO_RESET_0__SHIFT__CI        0x00000001
#define PB0_PIF_CNTL__DA_FIFO_RESET_1__SHIFT__CI        0x00000005
#define PB0_PIF_CNTL__DA_FIFO_RESET_2__SHIFT__CI        0x00000009
#define PB0_PIF_CNTL__DA_FIFO_RESET_3__SHIFT__CI        0x0000000d
#define PB0_PIF_CNTL__DIVINIT_MODE__SHIFT__CI           0x00000008
#define PB0_PIF_CNTL__EI_CYCLE_OFF_TIME__SHIFT__CI      0x00000014
#define PB0_PIF_CNTL__EI_DET_CYCLE_MODE__SHIFT__CI      0x00000004
#define PB0_PIF_CNTL__EXIT_L0S_INIT_DIS__SHIFT__CI      0x00000017
#define PB0_PIF_CNTL__EXTEND_WAIT_FOR_RAMPUP__SHIFT__CI 0x0000001c
#define PB0_PIF_CNTL__IGNORE_TxDataValid_EP_DIS__SHIFT__CI 0x0000001d
#define PB0_PIF_CNTL__LS2_EXIT_TIME__SHIFT__CI          0x00000011
#define PB0_PIF_CNTL__PHYCMD_CR_EN_MODE__SHIFT__CI      0x00000003
#define PB0_PIF_CNTL__PHY_CR_EN_MODE__SHIFT__CI         0x00000002
#define PB0_PIF_CNTL__PLL_BINDING_ENABLE__SHIFT__CI     0x0000000a
#define PB0_PIF_CNTL__RXDETECT_FIFO_RESET_MODE__SHIFT__CI 0x00000006
#define PB0_PIF_CNTL__RXDETECT_TX_PWR_MODE__SHIFT__CI   0x00000007
#define PB0_PIF_CNTL__RXEN_GATER__SHIFT__CI             0x00000018
#define PB0_PIF_CNTL__SC_CALIB_DONE_CNTL__SHIFT__CI     0x0000000b
#define PB0_PIF_CNTL__SERIAL_CFG_ENABLE__SHIFT__CI      0x00000000
#define PB0_PIF_CNTL__TXGND_TIME__SHIFT__CI             0x00000010
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_00_DEBUG__SHIFT__CI 0x00000000
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_01_DEBUG__SHIFT__CI 0x00000001
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_02_DEBUG__SHIFT__CI 0x00000002
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_03_DEBUG__SHIFT__CI 0x00000003
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_04_DEBUG__SHIFT__CI 0x00000004
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_05_DEBUG__SHIFT__CI 0x00000005
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_06_DEBUG__SHIFT__CI 0x00000006
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_07_DEBUG__SHIFT__CI 0x00000007
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_08_DEBUG__SHIFT__CI 0x00000008
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_09_DEBUG__SHIFT__CI 0x00000009
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_10_DEBUG__SHIFT__CI 0x0000000a
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_11_DEBUG__SHIFT__CI 0x0000000b
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_12_DEBUG__SHIFT__CI 0x0000000c
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_13_DEBUG__SHIFT__CI 0x0000000d
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_14_DEBUG__SHIFT__CI 0x0000000e
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_15_DEBUG__SHIFT__CI 0x0000000f
#define PB0_PIF_PAIRING__MULTI_PIF__SHIFT__CI           0x00000019
#define PB0_PIF_PAIRING__X16_LANE_15_0__SHIFT__CI       0x00000014
#define PB0_PIF_PAIRING__X2_LANE_11_10__SHIFT__CI       0x00000005
#define PB0_PIF_PAIRING__X2_LANE_13_12__SHIFT__CI       0x00000006
#define PB0_PIF_PAIRING__X2_LANE_15_14__SHIFT__CI       0x00000007
#define PB0_PIF_PAIRING__X2_LANE_1_0__SHIFT__CI         0x00000000
#define PB0_PIF_PAIRING__X2_LANE_3_2__SHIFT__CI         0x00000001
#define PB0_PIF_PAIRING__X2_LANE_5_4__SHIFT__CI         0x00000002
#define PB0_PIF_PAIRING__X2_LANE_7_6__SHIFT__CI         0x00000003
#define PB0_PIF_PAIRING__X2_LANE_9_8__SHIFT__CI         0x00000004
#define PB0_PIF_PAIRING__X4_LANE_11_8__SHIFT__CI        0x0000000a
#define PB0_PIF_PAIRING__X4_LANE_15_12__SHIFT__CI       0x0000000b
#define PB0_PIF_PAIRING__X4_LANE_3_0__SHIFT__CI         0x00000008
#define PB0_PIF_PAIRING__X4_LANE_7_4__SHIFT__CI         0x00000009
#define PB0_PIF_PAIRING__X8_LANE_15_8__SHIFT__CI        0x00000011
#define PB0_PIF_PAIRING__X8_LANE_7_0__SHIFT__CI         0x00000010
#define PB0_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_EN_0__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_VAL_0__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_EN_0__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_VAL_0__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_EN_0__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_VAL_0__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_EN_0__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_VAL_0__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_EN_0__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_VAL_0__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_EN_10__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_VAL_10__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_EN_10__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_VAL_10__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_EN_10__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_VAL_10__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_EN_10__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_VAL_10__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_EN_10__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_VAL_10__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_EN_11__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_VAL_11__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_EN_11__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_VAL_11__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_EN_11__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_VAL_11__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_EN_11__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_VAL_11__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_EN_11__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_VAL_11__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_EN_12__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_VAL_12__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_EN_12__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_VAL_12__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_EN_12__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_VAL_12__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_EN_12__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_VAL_12__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_EN_12__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_VAL_12__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_EN_13__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_VAL_13__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_EN_13__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_VAL_13__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_EN_13__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_VAL_13__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_EN_13__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_VAL_13__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_EN_13__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_VAL_13__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_EN_14__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_VAL_14__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_EN_14__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_VAL_14__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_EN_14__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_VAL_14__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_EN_14__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_VAL_14__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_EN_14__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_VAL_14__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_EN_15__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_VAL_15__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_EN_15__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_VAL_15__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_EN_15__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_VAL_15__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_EN_15__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_VAL_15__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_EN_15__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_VAL_15__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_EN_1__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_VAL_1__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_EN_1__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_VAL_1__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_EN_1__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_VAL_1__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_EN_1__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_VAL_1__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_EN_1__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_VAL_1__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_EN_2__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_VAL_2__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_EN_2__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_VAL_2__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_EN_2__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_VAL_2__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_EN_2__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_VAL_2__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_EN_2__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_VAL_2__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_EN_3__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_VAL_3__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_EN_3__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_VAL_3__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_EN_3__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_VAL_3__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_EN_3__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_VAL_3__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_EN_3__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_VAL_3__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_EN_4__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_VAL_4__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_EN_4__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_VAL_4__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_EN_4__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_VAL_4__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_EN_4__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_VAL_4__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_EN_4__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_VAL_4__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_EN_5__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_VAL_5__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_EN_5__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_VAL_5__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_EN_5__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_VAL_5__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_EN_5__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_VAL_5__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_EN_5__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_VAL_5__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_EN_6__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_VAL_6__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_EN_6__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_VAL_6__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_EN_6__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_VAL_6__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_EN_6__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_VAL_6__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_EN_6__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_VAL_6__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_EN_7__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_VAL_7__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_EN_7__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_VAL_7__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_EN_7__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_VAL_7__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_EN_7__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_VAL_7__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_EN_7__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_VAL_7__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_EN_8__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_VAL_8__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_EN_8__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_VAL_8__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_EN_8__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_VAL_8__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_EN_8__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_VAL_8__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_EN_8__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_VAL_8__SHIFT__CI 0x00000001
#define PB0_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_EN_9__SHIFT__CI 0x00000008
#define PB0_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_VAL_9__SHIFT__CI 0x00000009
#define PB0_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_EN_9__SHIFT__CI 0x0000000e
#define PB0_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_VAL_9__SHIFT__CI 0x0000000f
#define PB0_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_EN_9__SHIFT__CI 0x00000004
#define PB0_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_VAL_9__SHIFT__CI 0x00000005
#define PB0_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_EN_9__SHIFT__CI 0x0000000a
#define PB0_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_VAL_9__SHIFT__CI 0x0000000b
#define PB0_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_EN_9__SHIFT__CI 0x00000000
#define PB0_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_VAL_9__SHIFT__CI 0x00000001
#define PB0_PIF_PWRDOWN_0__FORCE_RXEN_IN_L0s_0__SHIFT__CI 0x00000003
#define PB0_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_EN_0__SHIFT__CI 0x0000001c
#define PB0_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_VAL_0__SHIFT__CI 0x0000001d
#define PB0_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_OFF_0__SHIFT__CI 0x0000000a
#define PB0_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_TXS2_0__SHIFT__CI 0x00000007
#define PB0_PIF_PWRDOWN_0__PLL_RAMP_UP_TIME_0__SHIFT__CI 0x00000018
#define PB0_PIF_PWRDOWN_0__RX_POWER_STATE_IN_RXS2_0__SHIFT__CI 0x00000004
#define PB0_PIF_PWRDOWN_0__TX2P5CLK_CLOCK_GATING_EN_0__SHIFT__CI 0x00000010
#define PB0_PIF_PWRDOWN_0__TX_POWER_STATE_IN_TXS2_0__SHIFT__CI 0x00000000
#define PB0_PIF_PWRDOWN_1__FORCE_RXEN_IN_L0s_1__SHIFT__CI 0x00000003
#define PB0_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_EN_1__SHIFT__CI 0x0000001c
#define PB0_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_VAL_1__SHIFT__CI 0x0000001d
#define PB0_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_OFF_1__SHIFT__CI 0x0000000a
#define PB0_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_TXS2_1__SHIFT__CI 0x00000007
#define PB0_PIF_PWRDOWN_1__PLL_RAMP_UP_TIME_1__SHIFT__CI 0x00000018
#define PB0_PIF_PWRDOWN_1__RX_POWER_STATE_IN_RXS2_1__SHIFT__CI 0x00000004
#define PB0_PIF_PWRDOWN_1__TX2P5CLK_CLOCK_GATING_EN_1__SHIFT__CI 0x00000010
#define PB0_PIF_PWRDOWN_1__TX_POWER_STATE_IN_TXS2_1__SHIFT__CI 0x00000000
#define PB0_PIF_PWRDOWN_2__FORCE_RXEN_IN_L0s_2__SHIFT__CI 0x00000003
#define PB0_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_EN_2__SHIFT__CI 0x0000001c
#define PB0_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_VAL_2__SHIFT__CI 0x0000001d
#define PB0_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_OFF_2__SHIFT__CI 0x0000000a
#define PB0_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_TXS2_2__SHIFT__CI 0x00000007
#define PB0_PIF_PWRDOWN_2__PLL_RAMP_UP_TIME_2__SHIFT__CI 0x00000018
#define PB0_PIF_PWRDOWN_2__RX_POWER_STATE_IN_RXS2_2__SHIFT__CI 0x00000004
#define PB0_PIF_PWRDOWN_2__TX2P5CLK_CLOCK_GATING_EN_2__SHIFT__CI 0x00000010
#define PB0_PIF_PWRDOWN_2__TX_POWER_STATE_IN_TXS2_2__SHIFT__CI 0x00000000
#define PB0_PIF_PWRDOWN_3__FORCE_RXEN_IN_L0s_3__SHIFT__CI 0x00000003
#define PB0_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_EN_3__SHIFT__CI 0x0000001c
#define PB0_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_VAL_3__SHIFT__CI 0x0000001d
#define PB0_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_OFF_3__SHIFT__CI 0x0000000a
#define PB0_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_TXS2_3__SHIFT__CI 0x00000007
#define PB0_PIF_PWRDOWN_3__PLL_RAMP_UP_TIME_3__SHIFT__CI 0x00000018
#define PB0_PIF_PWRDOWN_3__RX_POWER_STATE_IN_RXS2_3__SHIFT__CI 0x00000004
#define PB0_PIF_PWRDOWN_3__TX2P5CLK_CLOCK_GATING_EN_3__SHIFT__CI 0x00000010
#define PB0_PIF_PWRDOWN_3__TX_POWER_STATE_IN_TXS2_3__SHIFT__CI 0x00000000
#define PB0_PIF_SCRATCH__PIF_SCRATCH__SHIFT__CI__VI     0x00000000
#define PB0_PIF_SC_CTL__SC_CALIBRATION__SHIFT__CI       0x00000000
#define PB0_PIF_SC_CTL__SC_ENTER_L1_FROM_L0S__SHIFT__CI 0x00000004
#define PB0_PIF_SC_CTL__SC_ENTER_L1_FROM_L0__SHIFT__CI  0x00000005
#define PB0_PIF_SC_CTL__SC_EXIT_L1_TO_L0S__SHIFT__CI    0x00000002
#define PB0_PIF_SC_CTL__SC_EXIT_L1_TO_L0__SHIFT__CI     0x00000003
#define PB0_PIF_SC_CTL__SC_LANE_0_RESUME__SHIFT__CI     0x00000010
#define PB0_PIF_SC_CTL__SC_LANE_10_RESUME__SHIFT__CI    0x0000001a
#define PB0_PIF_SC_CTL__SC_LANE_11_RESUME__SHIFT__CI    0x0000001b
#define PB0_PIF_SC_CTL__SC_LANE_12_RESUME__SHIFT__CI    0x0000001c
#define PB0_PIF_SC_CTL__SC_LANE_13_RESUME__SHIFT__CI    0x0000001d
#define PB0_PIF_SC_CTL__SC_LANE_14_RESUME__SHIFT__CI    0x0000001e
#define PB0_PIF_SC_CTL__SC_LANE_15_RESUME__SHIFT__CI    0x0000001f
#define PB0_PIF_SC_CTL__SC_LANE_1_RESUME__SHIFT__CI     0x00000011
#define PB0_PIF_SC_CTL__SC_LANE_2_RESUME__SHIFT__CI     0x00000012
#define PB0_PIF_SC_CTL__SC_LANE_3_RESUME__SHIFT__CI     0x00000013
#define PB0_PIF_SC_CTL__SC_LANE_4_RESUME__SHIFT__CI     0x00000014
#define PB0_PIF_SC_CTL__SC_LANE_5_RESUME__SHIFT__CI     0x00000015
#define PB0_PIF_SC_CTL__SC_LANE_6_RESUME__SHIFT__CI     0x00000016
#define PB0_PIF_SC_CTL__SC_LANE_7_RESUME__SHIFT__CI     0x00000017
#define PB0_PIF_SC_CTL__SC_LANE_8_RESUME__SHIFT__CI     0x00000018
#define PB0_PIF_SC_CTL__SC_LANE_9_RESUME__SHIFT__CI     0x00000019
#define PB0_PIF_SC_CTL__SC_PHASE_1__SHIFT__CI           0x00000008
#define PB0_PIF_SC_CTL__SC_PHASE_2__SHIFT__CI           0x00000009
#define PB0_PIF_SC_CTL__SC_PHASE_3__SHIFT__CI           0x0000000a
#define PB0_PIF_SC_CTL__SC_PHASE_4__SHIFT__CI           0x0000000b
#define PB0_PIF_SC_CTL__SC_PHASE_5__SHIFT__CI           0x0000000c
#define PB0_PIF_SC_CTL__SC_PHASE_6__SHIFT__CI           0x0000000d
#define PB0_PIF_SC_CTL__SC_PHASE_7__SHIFT__CI           0x0000000e
#define PB0_PIF_SC_CTL__SC_PHASE_8__SHIFT__CI           0x0000000f
#define PB0_PIF_SC_CTL__SC_RXDETECT__SHIFT__CI          0x00000001
#define PB0_PIF_SC_CTL__SC_SPEED_CHANGE__SHIFT__CI      0x00000006
#define PB0_PIF_SEQ_STATUS_0__SEQ_CALIBRATION_0__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0S_0__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0_0__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0S_0__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0_0__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_0__SEQ_PHASE_0__SHIFT__CI    0x00000008
#define PB0_PIF_SEQ_STATUS_0__SEQ_RXDETECT_0__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_0__SEQ_SPEED_CHANGE_0__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_10__SEQ_CALIBRATION_10__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0S_10__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0_10__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0S_10__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0_10__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_10__SEQ_PHASE_10__SHIFT__CI  0x00000008
#define PB0_PIF_SEQ_STATUS_10__SEQ_RXDETECT_10__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_10__SEQ_SPEED_CHANGE_10__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_11__SEQ_CALIBRATION_11__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0S_11__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0_11__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0S_11__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0_11__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_11__SEQ_PHASE_11__SHIFT__CI  0x00000008
#define PB0_PIF_SEQ_STATUS_11__SEQ_RXDETECT_11__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_11__SEQ_SPEED_CHANGE_11__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_12__SEQ_CALIBRATION_12__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0S_12__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0_12__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0S_12__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0_12__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_12__SEQ_PHASE_12__SHIFT__CI  0x00000008
#define PB0_PIF_SEQ_STATUS_12__SEQ_RXDETECT_12__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_12__SEQ_SPEED_CHANGE_12__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_13__SEQ_CALIBRATION_13__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0S_13__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0_13__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0S_13__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0_13__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_13__SEQ_PHASE_13__SHIFT__CI  0x00000008
#define PB0_PIF_SEQ_STATUS_13__SEQ_RXDETECT_13__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_13__SEQ_SPEED_CHANGE_13__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_14__SEQ_CALIBRATION_14__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0S_14__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0_14__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0S_14__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0_14__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_14__SEQ_PHASE_14__SHIFT__CI  0x00000008
#define PB0_PIF_SEQ_STATUS_14__SEQ_RXDETECT_14__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_14__SEQ_SPEED_CHANGE_14__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_15__SEQ_CALIBRATION_15__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0S_15__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0_15__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0S_15__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0_15__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_15__SEQ_PHASE_15__SHIFT__CI  0x00000008
#define PB0_PIF_SEQ_STATUS_15__SEQ_RXDETECT_15__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_15__SEQ_SPEED_CHANGE_15__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_1__SEQ_CALIBRATION_1__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0S_1__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0_1__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0S_1__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0_1__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_1__SEQ_PHASE_1__SHIFT__CI    0x00000008
#define PB0_PIF_SEQ_STATUS_1__SEQ_RXDETECT_1__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_1__SEQ_SPEED_CHANGE_1__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_2__SEQ_CALIBRATION_2__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0S_2__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0_2__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0S_2__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0_2__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_2__SEQ_PHASE_2__SHIFT__CI    0x00000008
#define PB0_PIF_SEQ_STATUS_2__SEQ_RXDETECT_2__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_2__SEQ_SPEED_CHANGE_2__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_3__SEQ_CALIBRATION_3__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0S_3__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0_3__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0S_3__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0_3__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_3__SEQ_PHASE_3__SHIFT__CI    0x00000008
#define PB0_PIF_SEQ_STATUS_3__SEQ_RXDETECT_3__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_3__SEQ_SPEED_CHANGE_3__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_4__SEQ_CALIBRATION_4__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0S_4__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0_4__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0S_4__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0_4__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_4__SEQ_PHASE_4__SHIFT__CI    0x00000008
#define PB0_PIF_SEQ_STATUS_4__SEQ_RXDETECT_4__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_4__SEQ_SPEED_CHANGE_4__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_5__SEQ_CALIBRATION_5__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0S_5__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0_5__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0S_5__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0_5__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_5__SEQ_PHASE_5__SHIFT__CI    0x00000008
#define PB0_PIF_SEQ_STATUS_5__SEQ_RXDETECT_5__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_5__SEQ_SPEED_CHANGE_5__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_6__SEQ_CALIBRATION_6__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0S_6__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0_6__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0S_6__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0_6__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_6__SEQ_PHASE_6__SHIFT__CI    0x00000008
#define PB0_PIF_SEQ_STATUS_6__SEQ_RXDETECT_6__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_6__SEQ_SPEED_CHANGE_6__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_7__SEQ_CALIBRATION_7__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0S_7__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0_7__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0S_7__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0_7__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_7__SEQ_PHASE_7__SHIFT__CI    0x00000008
#define PB0_PIF_SEQ_STATUS_7__SEQ_RXDETECT_7__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_7__SEQ_SPEED_CHANGE_7__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_8__SEQ_CALIBRATION_8__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0S_8__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0_8__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0S_8__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0_8__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_8__SEQ_PHASE_8__SHIFT__CI    0x00000008
#define PB0_PIF_SEQ_STATUS_8__SEQ_RXDETECT_8__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_8__SEQ_SPEED_CHANGE_8__SHIFT__CI 0x00000006
#define PB0_PIF_SEQ_STATUS_9__SEQ_CALIBRATION_9__SHIFT__CI 0x00000000
#define PB0_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0S_9__SHIFT__CI 0x00000004
#define PB0_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0_9__SHIFT__CI 0x00000005
#define PB0_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0S_9__SHIFT__CI 0x00000002
#define PB0_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0_9__SHIFT__CI 0x00000003
#define PB0_PIF_SEQ_STATUS_9__SEQ_PHASE_9__SHIFT__CI    0x00000008
#define PB0_PIF_SEQ_STATUS_9__SEQ_RXDETECT_9__SHIFT__CI 0x00000001
#define PB0_PIF_SEQ_STATUS_9__SEQ_SPEED_CHANGE_9__SHIFT__CI 0x00000006
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_0__SHIFT__CI   0x00000000
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_10__SHIFT__CI  0x0000000a
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_11__SHIFT__CI  0x0000000b
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_12__SHIFT__CI  0x0000000c
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_13__SHIFT__CI  0x0000000d
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_14__SHIFT__CI  0x0000000e
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_15__SHIFT__CI  0x0000000f
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_1__SHIFT__CI   0x00000001
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_2__SHIFT__CI   0x00000002
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_3__SHIFT__CI   0x00000003
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_4__SHIFT__CI   0x00000004
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_5__SHIFT__CI   0x00000005
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_6__SHIFT__CI   0x00000006
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_7__SHIFT__CI   0x00000007
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_8__SHIFT__CI   0x00000008
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_9__SHIFT__CI   0x00000009
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_ANALOG_SEL_0__SHIFT__CI__VI 0x00000000
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_EXT_RESET_EN_0__SHIFT__CI__VI 0x00000002
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_VCTL_ADC_EN_0__SHIFT__CI__VI 0x00000003
#define PB0_PLL_LC0_CTRL_REG0__PLL_TST_LC_USAMPLE_EN_0__SHIFT__CI__VI 0x00000004
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_EN_0__SHIFT__CI__VI 0x00000003
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0__SHIFT__CI__VI 0x00000000
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0__SHIFT__CI__VI 0x00000007
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0__SHIFT__CI__VI 0x00000004
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_EN_0__SHIFT__CI__VI 0x00000009
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000008
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_EN_0__SHIFT__CI__VI 0x00000012
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_VAL_0__SHIFT__CI__VI 0x0000000a
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_EN_0__SHIFT__CI__VI 0x0000001c
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0__SHIFT__CI__VI 0x00000013
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_EN_0__SHIFT__CI__VI 0x0000001f
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_VAL_0__SHIFT__CI__VI 0x0000001d
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0__SHIFT__CI__VI 0x00000003
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0__SHIFT__CI__VI 0x00000000
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_EN_0__SHIFT__CI__VI 0x00000012
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0__SHIFT__CI__VI 0x0000000e
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0__SHIFT__CI__VI 0x00000005
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000004
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0__SHIFT__CI__VI 0x00000007
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000006
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_EN_0__SHIFT__CI__VI 0x00000009
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_VAL_0__SHIFT__CI__VI 0x00000008
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_FREQMODE__SHIFT__CI 0x00000008
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_FREQMODE__SHIFT__CI 0x00000008
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_FREQMODE__SHIFT__CI 0x00000008
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_FREQMODE__SHIFT__CI 0x00000008
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_ANALOG_SEL_0__SHIFT__CI__VI 0x00000000
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_EXT_RESET_EN_0__SHIFT__CI__VI 0x00000002
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_LF_CNTRL_0__SHIFT__CI__VI 0x00000004
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_VCTL_ADC_EN_0__SHIFT__CI__VI 0x00000003
#define PB0_PLL_RO0_CTRL_REG0__PLL_TST_RO_USAMPLE_EN_0__SHIFT__CI__VI 0x0000000b
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_EN_0__SHIFT__CI__VI 0x00000008
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0__SHIFT__CI__VI 0x00000000
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0__SHIFT__CI__VI 0x0000000c
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0__SHIFT__CI__VI 0x00000009
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_EN_0__SHIFT__CI__VI 0x0000000e
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0__SHIFT__CI__VI 0x0000000d
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_EN_0__SHIFT__CI__VI 0x0000001c
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_VAL_0__SHIFT__CI__VI 0x0000000f
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0__SHIFT__CI__VI 0x0000001f
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0__SHIFT__CI__VI 0x0000001e
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0__SHIFT__CI__VI 0x00000016
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0__SHIFT__CI__VI 0x00000013
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_EN_0__SHIFT__CI__VI 0x00000005
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_VAL_0__SHIFT__CI__VI 0x00000000
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_EN_0__SHIFT__CI__VI 0x00000008
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_VAL_0__SHIFT__CI__VI 0x00000006
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0__SHIFT__CI__VI 0x0000000a
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000009
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0__SHIFT__CI__VI 0x0000000c
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0__SHIFT__CI__VI 0x0000000b
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_EN_0__SHIFT__CI__VI 0x0000000e
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_VAL_0__SHIFT__CI__VI 0x0000000d
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_FREQMODE__SHIFT__CI 0x00000008
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_FREQMODE__SHIFT__CI 0x00000008
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_FREQMODE__SHIFT__CI 0x00000008
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_FREQMODE__SHIFT__CI 0x00000008
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0__SHIFT__CI__VI 0x00000009
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1__SHIFT__CI__VI 0x0000000a
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2__SHIFT__CI__VI 0x0000000b
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN__SHIFT__CI 0x00000014
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN__SHIFT__CI 0x00000015
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0__SHIFT__CI__VI 0x0000000c
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1__SHIFT__CI__VI 0x0000000d
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2__SHIFT__CI__VI 0x0000000e
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN__SHIFT__CI 0x00000016
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN__SHIFT__CI 0x00000017
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_PWRON_LUT_ENTRY_LS2__SHIFT__CI__VI 0x00000008
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0__SHIFT__CI__VI 0x00000001
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1__SHIFT__CI__VI 0x00000002
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2__SHIFT__CI__VI 0x00000003
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN__SHIFT__CI 0x00000010
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN__SHIFT__CI 0x00000011
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0__SHIFT__CI__VI 0x00000004
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1__SHIFT__CI__VI 0x00000005
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2__SHIFT__CI__VI 0x00000006
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN__SHIFT__CI 0x00000012
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN__SHIFT__CI 0x00000013
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_PWRON_LUT_ENTRY_LS2__SHIFT__CI__VI 0x00000007
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_TST_LOSPDTST_SRC__SHIFT__CI__VI 0x00000000
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN1__SHIFT__CI__VI 0x00000000
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN2__SHIFT__CI__VI 0x0000000a
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN3__SHIFT__CI__VI 0x00000014
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_RST_MODE__SHIFT__CI 0x0000001e
#define PB0_RX_GLB_CTRL_REG1__RX_ADAPT_HLD_ASRT_TO_DCLK_EN__SHIFT__CI__VI 0x0000001e
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN1__SHIFT__CI__VI 0x00000000
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN2__SHIFT__CI__VI 0x00000004
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN3__SHIFT__CI__VI 0x00000008
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN1__SHIFT__CI__VI 0x0000000c
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN2__SHIFT__CI__VI 0x00000010
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN3__SHIFT__CI__VI 0x00000014
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN1__SHIFT__CI__VI 0x00000018
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN2__SHIFT__CI__VI 0x00000019
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN3__SHIFT__CI__VI 0x0000001a
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN1__SHIFT__CI__VI 0x0000001b
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN2__SHIFT__CI__VI 0x0000001c
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN3__SHIFT__CI__VI 0x0000001d
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN1__SHIFT__CI__VI 0x0000000c
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN2__SHIFT__CI__VI 0x00000010
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN3__SHIFT__CI__VI 0x00000014
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN1__SHIFT__CI__VI 0x00000018
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN2__SHIFT__CI__VI 0x0000001a
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN3__SHIFT__CI__VI 0x0000001c
#define PB0_RX_GLB_CTRL_REG2__RX_DCLK_EN_ASRT_TO_ADAPT_HLD__SHIFT__CI__VI 0x0000001e
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN1__SHIFT__CI__VI 0x00000000
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN2__SHIFT__CI__VI 0x00000001
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN3__SHIFT__CI__VI 0x00000002
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN1__SHIFT__CI__VI 0x00000014
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN2__SHIFT__CI__VI 0x00000018
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN3__SHIFT__CI__VI 0x0000001c
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN1__SHIFT__CI__VI 0x00000000
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN2__SHIFT__CI__VI 0x00000003
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN3__SHIFT__CI__VI 0x00000006
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN1__SHIFT__CI__VI 0x00000014
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN2__SHIFT__CI__VI 0x00000018
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN3__SHIFT__CI__VI 0x0000001c
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN1__SHIFT__CI__VI 0x00000009
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN2__SHIFT__CI__VI 0x0000000c
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN3__SHIFT__CI__VI 0x0000000f
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN1__SHIFT__CI__VI 0x00000000
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN2__SHIFT__CI__VI 0x00000005
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN3__SHIFT__CI__VI 0x0000000a
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN1__SHIFT__CI__VI 0x0000000f
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN2__SHIFT__CI__VI 0x00000010
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN3__SHIFT__CI__VI 0x00000011
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN1__SHIFT__CI__VI 0x00000012
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN2__SHIFT__CI__VI 0x00000013
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN3__SHIFT__CI__VI 0x00000014
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN1__SHIFT__CI__VI 0x0000001b
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN2__SHIFT__CI__VI 0x0000001c
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN3__SHIFT__CI__VI 0x0000001d
#define PB0_RX_GLB_CTRL_REG5__RX_FORCE_DLL_RST_RXPWR_LS2OFF_TO_LS0__SHIFT__CI__VI 0x0000001e
#define PB0_RX_GLB_CTRL_REG6__RX_AUX_PWRON_LUT_ENTRY_LS2__SHIFT__CI__VI 0x0000001b
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN1__SHIFT__CI__VI 0x00000000
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN2__SHIFT__CI__VI 0x00000004
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN3__SHIFT__CI__VI 0x00000008
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN1__SHIFT__CI__VI 0x0000000c
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN2__SHIFT__CI__VI 0x00000010
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN3__SHIFT__CI__VI 0x00000014
#define PB0_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS0_CDR_EN_0__SHIFT__CI__VI 0x00000018
#define PB0_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS2__SHIFT__CI__VI 0x0000001a
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN1__SHIFT__CI__VI 0x00000012
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN2__SHIFT__CI__VI 0x00000015
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN3__SHIFT__CI__VI 0x00000018
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN1__SHIFT__CI__VI 0x0000001b
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN2__SHIFT__CI__VI 0x0000001c
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN3__SHIFT__CI__VI 0x0000001d
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN1__SHIFT__CI__VI 0x00000000
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN2__SHIFT__CI__VI 0x00000004
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN3__SHIFT__CI__VI 0x00000008
#define PB0_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS0_CDR_EN_0__SHIFT__CI__VI 0x0000000c
#define PB0_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS2__SHIFT__CI__VI 0x0000000d
#define PB0_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_LS2__SHIFT__CI 0x00000011
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_EN__SHIFT__CI__VI 0x0000001f
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_VAL__SHIFT__CI__VI 0x0000001e
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_EN__SHIFT__CI__VI 0x00000001
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_EN__SHIFT__CI__VI 0x00000003
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_VAL__SHIFT__CI__VI 0x00000002
#define PB0_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_EN__SHIFT__CI__VI 0x0000001d
#define PB0_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_VAL__SHIFT__CI__VI 0x0000001c
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_EN__SHIFT__CI__VI 0x00000008
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_VAL__SHIFT__CI__VI 0x00000006
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_EN__SHIFT__CI__VI 0x0000000a
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_VAL__SHIFT__CI__VI 0x00000009
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_EN__SHIFT__CI__VI 0x0000000c
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_VAL__SHIFT__CI__VI 0x0000000b
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_EN__SHIFT__CI__VI 0x0000000e
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_VAL__SHIFT__CI__VI 0x0000000d
#define PB0_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_EN__SHIFT__CI__VI 0x00000010
#define PB0_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_VAL__SHIFT__CI__VI 0x0000000f
#define PB0_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_EN__SHIFT__CI__VI 0x00000012
#define PB0_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_VAL__SHIFT__CI__VI 0x00000011
#define PB0_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_EN__SHIFT__CI__VI 0x00000014
#define PB0_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_VAL__SHIFT__CI__VI 0x00000013
#define PB0_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_EN__SHIFT__CI__VI 0x00000016
#define PB0_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_VAL__SHIFT__CI__VI 0x00000015
#define PB0_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_EN__SHIFT__CI__VI 0x00000018
#define PB0_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_VAL__SHIFT__CI__VI 0x00000017
#define PB0_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_EN__SHIFT__CI__VI 0x00000001
#define PB0_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L0T3__SHIFT__CI 0x00000004
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L12T15__SHIFT__CI 0x00000007
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L4T7__SHIFT__CI 0x00000005
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L8T11__SHIFT__CI 0x00000006
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L0T3__SHIFT__CI 0x0000000c
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L12T15__SHIFT__CI 0x0000000f
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L4T7__SHIFT__CI 0x0000000d
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L8T11__SHIFT__CI 0x0000000e
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L0T3__SHIFT__CI 0x00000010
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L12T15__SHIFT__CI 0x00000013
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L4T7__SHIFT__CI 0x00000011
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L8T11__SHIFT__CI 0x00000012
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L0T3__SHIFT__CI 0x00000014
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L12T15__SHIFT__CI 0x00000017
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L4T7__SHIFT__CI 0x00000015
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L8T11__SHIFT__CI 0x00000016
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L0T3__SHIFT__CI 0x00000008
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L12T15__SHIFT__CI 0x0000000b
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L4T7__SHIFT__CI 0x00000009
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L8T11__SHIFT__CI 0x0000000a
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L0T3__SHIFT__CI 0x00000000
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L12T15__SHIFT__CI 0x00000003
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L4T7__SHIFT__CI 0x00000001
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L8T11__SHIFT__CI 0x00000002
#define PB0_RX_LANE0_CTRL_REG0__RX_BACKUP_0__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE0_CTRL_REG0__RX_CFG_OVR_PWRSF_0__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE0_CTRL_REG0__RX_DBG_ANALOG_SEL_0__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE0_CTRL_REG0__RX_TST_BSCAN_EN_0__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_0__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__ENABLEFOM_0__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTFOM_0__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RESPONSEMODE_0__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RXPRESETHINT_0__SHIFT__CI 0x00000004
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RXPWR_0__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE10_CTRL_REG0__RX_BACKUP_10__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE10_CTRL_REG0__RX_CFG_OVR_PWRSF_10__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE10_CTRL_REG0__RX_DBG_ANALOG_SEL_10__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE10_CTRL_REG0__RX_TST_BSCAN_EN_10__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_10__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__ENABLEFOM_10__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTFOM_10__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RESPONSEMODE_10__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RXPRESETHINT_10__SHIFT__CI 0x00000004
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RXPWR_10__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE11_CTRL_REG0__RX_BACKUP_11__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE11_CTRL_REG0__RX_CFG_OVR_PWRSF_11__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE11_CTRL_REG0__RX_DBG_ANALOG_SEL_11__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE11_CTRL_REG0__RX_TST_BSCAN_EN_11__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_11__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__ENABLEFOM_11__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTFOM_11__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RESPONSEMODE_11__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RXPRESETHINT_11__SHIFT__CI 0x00000004
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RXPWR_11__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE12_CTRL_REG0__RX_BACKUP_12__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE12_CTRL_REG0__RX_CFG_OVR_PWRSF_12__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE12_CTRL_REG0__RX_DBG_ANALOG_SEL_12__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE12_CTRL_REG0__RX_TST_BSCAN_EN_12__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_12__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__ENABLEFOM_12__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTFOM_12__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RESPONSEMODE_12__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RXPRESETHINT_12__SHIFT__CI 0x00000004
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RXPWR_12__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE13_CTRL_REG0__RX_BACKUP_13__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE13_CTRL_REG0__RX_CFG_OVR_PWRSF_13__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE13_CTRL_REG0__RX_DBG_ANALOG_SEL_13__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE13_CTRL_REG0__RX_TST_BSCAN_EN_13__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_13__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__ENABLEFOM_13__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTFOM_13__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RESPONSEMODE_13__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RXPRESETHINT_13__SHIFT__CI 0x00000004
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RXPWR_13__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE14_CTRL_REG0__RX_BACKUP_14__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE14_CTRL_REG0__RX_CFG_OVR_PWRSF_14__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE14_CTRL_REG0__RX_DBG_ANALOG_SEL_14__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE14_CTRL_REG0__RX_TST_BSCAN_EN_14__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_14__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__ENABLEFOM_14__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTFOM_14__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RESPONSEMODE_14__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RXPRESETHINT_14__SHIFT__CI 0x00000004
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RXPWR_14__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE15_CTRL_REG0__RX_BACKUP_15__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE15_CTRL_REG0__RX_CFG_OVR_PWRSF_15__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE15_CTRL_REG0__RX_DBG_ANALOG_SEL_15__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE15_CTRL_REG0__RX_TST_BSCAN_EN_15__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_15__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__ENABLEFOM_15__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTFOM_15__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RESPONSEMODE_15__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RXPRESETHINT_15__SHIFT__CI 0x00000004
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RXPWR_15__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE1_CTRL_REG0__RX_BACKUP_1__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE1_CTRL_REG0__RX_CFG_OVR_PWRSF_1__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE1_CTRL_REG0__RX_DBG_ANALOG_SEL_1__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE1_CTRL_REG0__RX_TST_BSCAN_EN_1__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_1__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__ENABLEFOM_1__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTFOM_1__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RESPONSEMODE_1__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RXPRESETHINT_1__SHIFT__CI 0x00000004
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RXPWR_1__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE2_CTRL_REG0__RX_BACKUP_2__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE2_CTRL_REG0__RX_CFG_OVR_PWRSF_2__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE2_CTRL_REG0__RX_DBG_ANALOG_SEL_2__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE2_CTRL_REG0__RX_TST_BSCAN_EN_2__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_2__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__ENABLEFOM_2__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTFOM_2__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RESPONSEMODE_2__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RXPRESETHINT_2__SHIFT__CI 0x00000004
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RXPWR_2__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE3_CTRL_REG0__RX_BACKUP_3__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE3_CTRL_REG0__RX_CFG_OVR_PWRSF_3__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE3_CTRL_REG0__RX_DBG_ANALOG_SEL_3__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE3_CTRL_REG0__RX_TST_BSCAN_EN_3__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_3__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__ENABLEFOM_3__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTFOM_3__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RESPONSEMODE_3__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RXPRESETHINT_3__SHIFT__CI 0x00000004
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RXPWR_3__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE4_CTRL_REG0__RX_BACKUP_4__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE4_CTRL_REG0__RX_CFG_OVR_PWRSF_4__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE4_CTRL_REG0__RX_DBG_ANALOG_SEL_4__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE4_CTRL_REG0__RX_TST_BSCAN_EN_4__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_4__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__ENABLEFOM_4__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTFOM_4__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RESPONSEMODE_4__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RXPRESETHINT_4__SHIFT__CI 0x00000004
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RXPWR_4__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE5_CTRL_REG0__RX_BACKUP_5__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE5_CTRL_REG0__RX_CFG_OVR_PWRSF_5__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE5_CTRL_REG0__RX_DBG_ANALOG_SEL_5__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE5_CTRL_REG0__RX_TST_BSCAN_EN_5__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_5__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__ENABLEFOM_5__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTFOM_5__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RESPONSEMODE_5__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RXPRESETHINT_5__SHIFT__CI 0x00000004
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RXPWR_5__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE6_CTRL_REG0__RX_BACKUP_6__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE6_CTRL_REG0__RX_CFG_OVR_PWRSF_6__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE6_CTRL_REG0__RX_DBG_ANALOG_SEL_6__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE6_CTRL_REG0__RX_TST_BSCAN_EN_6__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_6__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__ENABLEFOM_6__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTFOM_6__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RESPONSEMODE_6__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RXPRESETHINT_6__SHIFT__CI 0x00000004
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RXPWR_6__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE7_CTRL_REG0__RX_BACKUP_7__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE7_CTRL_REG0__RX_CFG_OVR_PWRSF_7__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE7_CTRL_REG0__RX_DBG_ANALOG_SEL_7__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE7_CTRL_REG0__RX_TST_BSCAN_EN_7__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_7__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__ENABLEFOM_7__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTFOM_7__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RESPONSEMODE_7__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RXPRESETHINT_7__SHIFT__CI 0x00000004
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RXPWR_7__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE8_CTRL_REG0__RX_BACKUP_8__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE8_CTRL_REG0__RX_CFG_OVR_PWRSF_8__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE8_CTRL_REG0__RX_DBG_ANALOG_SEL_8__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE8_CTRL_REG0__RX_TST_BSCAN_EN_8__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_8__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__ENABLEFOM_8__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTFOM_8__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RESPONSEMODE_8__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RXPRESETHINT_8__SHIFT__CI 0x00000004
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RXPWR_8__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE9_CTRL_REG0__RX_BACKUP_9__SHIFT__CI__VI 0x00000000
#define PB0_RX_LANE9_CTRL_REG0__RX_CFG_OVR_PWRSF_9__SHIFT__CI__VI 0x0000000d
#define PB0_RX_LANE9_CTRL_REG0__RX_DBG_ANALOG_SEL_9__SHIFT__CI__VI 0x0000000a
#define PB0_RX_LANE9_CTRL_REG0__RX_TST_BSCAN_EN_9__SHIFT__CI__VI 0x0000000c
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_9__SHIFT__CI__VI 0x00000003
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__ENABLEFOM_9__SHIFT__CI__VI 0x00000007
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTFOM_9__SHIFT__CI__VI 0x00000008
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RESPONSEMODE_9__SHIFT__CI__VI 0x00000009
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RXPRESETHINT_9__SHIFT__CI 0x00000004
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RXPWR_9__SHIFT__CI__VI 0x00000000
#define PB0_STRAP_GLB_REG0__STRAP_CFG_IDLEDET_TH__SHIFT__CI__VI 0x00000005
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXDLL_VREG_REF_SEL__SHIFT__CI__VI 0x0000000f
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXPI_OFFSET_BYP_VAL__SHIFT__CI__VI 0x00000015
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXRDATA_GATING_DISABLE__SHIFT__CI__VI 0x00000014
#define PB0_STRAP_GLB_REG0__STRAP_DFT_CALIB_BYPASS__SHIFT__CI__VI 0x00000003
#define PB0_STRAP_GLB_REG0__STRAP_DFT_RXBSCAN_EN_VAL__SHIFT__CI__VI 0x00000002
#define PB0_STRAP_GLB_REG0__STRAP_PLL_CFG_LC_VCO_TUNE__SHIFT__CI__VI 0x00000010
#define PB0_STRAP_GLB_REG0__STRAP_PWRGOOD_OVRD__SHIFT__CI__VI 0x0000000e
#define PB0_STRAP_GLB_REG0__STRAP_QUICK_SIM_START__SHIFT__CI__VI 0x00000001
#define PB0_STRAP_GLB_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_VAL__SHIFT__CI__VI 0x00000007
#define PB0_STRAP_GLB_REG0__STRAP_RX_CFG_OVR_PWRSF__SHIFT__CI__VI 0x0000000c
#define PB0_STRAP_GLB_REG0__STRAP_RX_TRK_MODE_0___SHIFT__CI__VI 0x0000000d
#define PB0_STRAP_PIN_REG0__STRAP_TX_DEEMPH_EN__SHIFT__CI__VI 0x00000001
#define PB0_STRAP_PIN_REG0__STRAP_TX_FULL_SWING__SHIFT__CI__VI 0x00000002
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_BW_CNTRL__SHIFT__CI__VI 0x00000001
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_LF_CNTRL__SHIFT__CI__VI 0x00000004
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_BW_CNTRL__SHIFT__CI__VI 0x00000010
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_VTOI_BIAS_CNTRL_DIS__SHIFT__CI__VI 0x0000000f
#define PB0_STRAP_PLL_REG0__STRAP_PLL_STRAP_SEL__SHIFT__CI__VI 0x00000018
#define PB0_STRAP_PLL_REG0__STRAP_TX_RXDET_X1_SSF__SHIFT__CI__VI 0x0000000d
#define PB0_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF0_SEL__SHIFT__CI__VI 0x00000008
#define PB0_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF1_SEL__SHIFT__CI__VI 0x0000000a
#define PB0_STRAP_RX_REG0__STRAP_DBG_RXPI_OFFSET_BYP_EN__SHIFT__CI__VI 0x00000006
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_CDR_TIME__SHIFT__CI__VI 0x0000000c
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_DLL_FLOCK_DISABLE__SHIFT__CI__VI 0x00000005
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_FOM_TIME__SHIFT__CI__VI 0x00000010
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_DIS__SHIFT__CI__VI 0x00000007
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_TIME__SHIFT__CI__VI 0x00000014
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_OC_TIME__SHIFT__CI__VI 0x00000018
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_TERM_MODE__SHIFT__CI__VI 0x0000001f
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_TH_LOOP_GAIN__SHIFT__CI__VI 0x00000001
#define PB0_STRAP_RX_REG0__STRAP_TX_CFG_RPTR_RST_VAL__SHIFT__CI__VI 0x0000001c
#define PB0_STRAP_RX_REG1__STRAP_BG_CFG_RO_REG_VREF_SEL__SHIFT__CI__VI 0x00000005
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_ADAPT_MODE__SHIFT__CI__VI 0x0000000f
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PH_GAIN__SHIFT__CI__VI 0x0000000b
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PI_STPSZ__SHIFT__CI__VI 0x00000001
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_DFE_TIME__SHIFT__CI__VI 0x00000019
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_LOOP_GAIN__SHIFT__CI__VI 0x0000001d
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_DIS__SHIFT__CI__VI 0x00000007
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_VAL__SHIFT__CI__VI 0x00000008
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_SHUNT_DIS__SHIFT__CI__VI 0x0000001f
#define PB0_STRAP_RX_REG1__STRAP_TX_DEEMPH_PRSHT_STNG__SHIFT__CI__VI 0x00000002
#define PB0_STRAP_TX_REG0__STRAP_RX_TRK_MODE_1___SHIFT__CI__VI 0x0000001d
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_EN__SHIFT__CI__VI 0x00000001
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_TAP_SEL__SHIFT__CI__VI 0x00000005
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_EN__SHIFT__CI__VI 0x00000009
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_TAP_SEL__SHIFT__CI__VI 0x0000000e
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_EN__SHIFT__CI__VI 0x00000013
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_TAP_SEL__SHIFT__CI__VI 0x00000017
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_EN__SHIFT__CI__VI 0x0000001b
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_TAP_SEL__SHIFT__CI__VI 0x0000001c
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_SWING_BOOST_EN__SHIFT__CI__VI 0x0000001e
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_0__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_10__SHIFT__CI__VI 0x0000000a
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_11__SHIFT__CI__VI 0x0000000b
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_12__SHIFT__CI__VI 0x0000000c
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_13__SHIFT__CI__VI 0x0000000d
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_14__SHIFT__CI__VI 0x0000000e
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_15__SHIFT__CI__VI 0x0000000f
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_16__SHIFT__CI__VI 0x00000010
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_17__SHIFT__CI__VI 0x00000011
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_18__SHIFT__CI__VI 0x00000012
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_19__SHIFT__CI__VI 0x00000013
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_1__SHIFT__CI__VI 0x00000001
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_20__SHIFT__CI__VI 0x00000014
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_21__SHIFT__CI__VI 0x00000015
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_22__SHIFT__CI__VI 0x00000016
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_23__SHIFT__CI__VI 0x00000017
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_24__SHIFT__CI__VI 0x00000018
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_25__SHIFT__CI__VI 0x00000019
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_26__SHIFT__CI__VI 0x0000001a
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_27__SHIFT__CI__VI 0x0000001b
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_28__SHIFT__CI__VI 0x0000001c
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_29__SHIFT__CI__VI 0x0000001d
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_2__SHIFT__CI__VI 0x00000002
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_30__SHIFT__CI__VI 0x0000001e
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_31__SHIFT__CI__VI 0x0000001f
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_3__SHIFT__CI__VI 0x00000003
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_4__SHIFT__CI__VI 0x00000004
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_5__SHIFT__CI__VI 0x00000005
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_6__SHIFT__CI__VI 0x00000006
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_7__SHIFT__CI__VI 0x00000007
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_8__SHIFT__CI__VI 0x00000008
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_9__SHIFT__CI__VI 0x00000009
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_32__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_33__SHIFT__CI__VI 0x00000001
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_34__SHIFT__CI__VI 0x00000002
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_35__SHIFT__CI__VI 0x00000003
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_36__SHIFT__CI__VI 0x00000004
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_37__SHIFT__CI__VI 0x00000005
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_38__SHIFT__CI__VI 0x00000006
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_39__SHIFT__CI__VI 0x00000007
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_40__SHIFT__CI__VI 0x00000008
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_41__SHIFT__CI__VI 0x00000009
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_42__SHIFT__CI__VI 0x0000000a
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_43__SHIFT__CI__VI 0x0000000b
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_44__SHIFT__CI__VI 0x0000000c
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_45__SHIFT__CI__VI 0x0000000d
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_46__SHIFT__CI__VI 0x0000000e
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_47__SHIFT__CI__VI 0x0000000f
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_48__SHIFT__CI__VI 0x00000010
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_49__SHIFT__CI__VI 0x00000011
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_50__SHIFT__CI__VI 0x00000012
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_51__SHIFT__CI__VI 0x00000013
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_52__SHIFT__CI__VI 0x00000014
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_53__SHIFT__CI__VI 0x00000015
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_54__SHIFT__CI__VI 0x00000016
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_55__SHIFT__CI__VI 0x00000017
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_56__SHIFT__CI__VI 0x00000018
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_57__SHIFT__CI__VI 0x00000019
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_58__SHIFT__CI__VI 0x0000001a
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_59__SHIFT__CI__VI 0x0000001b
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_60__SHIFT__CI__VI 0x0000001c
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_61__SHIFT__CI__VI 0x0000001d
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_62__SHIFT__CI__VI 0x0000001e
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_63__SHIFT__CI__VI 0x0000001f
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_64__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_65__SHIFT__CI__VI 0x00000001
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_66__SHIFT__CI__VI 0x00000002
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_67__SHIFT__CI__VI 0x00000003
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_68__SHIFT__CI__VI 0x00000004
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_69__SHIFT__CI__VI 0x00000005
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_70__SHIFT__CI__VI 0x00000006
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_71__SHIFT__CI__VI 0x00000007
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_72__SHIFT__CI__VI 0x00000008
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_73__SHIFT__CI__VI 0x00000009
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_74__SHIFT__CI__VI 0x0000000a
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_75__SHIFT__CI__VI 0x0000000b
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_76__SHIFT__CI__VI 0x0000000c
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_77__SHIFT__CI__VI 0x0000000d
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_78__SHIFT__CI__VI 0x0000000e
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_79__SHIFT__CI__VI 0x0000000f
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_80__SHIFT__CI__VI 0x00000010
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_81__SHIFT__CI__VI 0x00000011
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_82__SHIFT__CI__VI 0x00000012
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_83__SHIFT__CI__VI 0x00000013
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_84__SHIFT__CI__VI 0x00000014
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_85__SHIFT__CI__VI 0x00000015
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_86__SHIFT__CI__VI 0x00000016
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_87__SHIFT__CI__VI 0x00000017
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_88__SHIFT__CI__VI 0x00000018
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_89__SHIFT__CI__VI 0x00000019
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_90__SHIFT__CI__VI 0x0000001a
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_91__SHIFT__CI__VI 0x0000001b
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_92__SHIFT__CI__VI 0x0000001c
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_93__SHIFT__CI__VI 0x0000001d
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_94__SHIFT__CI__VI 0x0000001e
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_95__SHIFT__CI__VI 0x0000001f
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_100__SHIFT__CI__VI 0x00000004
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_101__SHIFT__CI__VI 0x00000005
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_102__SHIFT__CI__VI 0x00000006
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_103__SHIFT__CI__VI 0x00000007
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_104__SHIFT__CI__VI 0x00000008
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_105__SHIFT__CI__VI 0x00000009
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_106__SHIFT__CI__VI 0x0000000a
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_107__SHIFT__CI__VI 0x0000000b
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_108__SHIFT__CI__VI 0x0000000c
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_109__SHIFT__CI__VI 0x0000000d
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_96__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_97__SHIFT__CI__VI 0x00000001
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_98__SHIFT__CI__VI 0x00000002
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_99__SHIFT__CI__VI 0x00000003
#define PB0_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN1__SHIFT__CI__VI 0x00000008
#define PB0_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN2__SHIFT__CI__VI 0x0000000b
#define PB0_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN3__SHIFT__CI__VI 0x0000000e
#define PB0_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_DIR_VER__SHIFT__CI__VI 0x00000016
#define PB0_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_EN__SHIFT__CI__VI 0x00000015
#define PB0_TX_GLB_CTRL_REG0__TX_DATA_CLK_GATING__SHIFT__CI__VI 0x00000013
#define PB0_TX_GLB_CTRL_REG0__TX_DCLK_EN_LSX_ALWAYS_ON__SHIFT__CI__VI 0x00000017
#define PB0_TX_GLB_CTRL_REG0__TX_DRV_DATA_ASRT_DLY_VAL__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_CTRL_REG0__TX_DRV_DATA_DSRT_DLY_VAL__SHIFT__CI__VI 0x00000003
#define PB0_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_OFF__SHIFT__CI 0x00000018
#define PB0_TX_GLB_CTRL_REG0__TX_PRESET_TABLE_BYPASS__SHIFT__CI__VI 0x00000014
#define PB0_TX_GLB_CTRL_REG0__TX_STAGGER_CTRL__SHIFT__CI__VI 0x00000011
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX16_EN_L0T15__SHIFT__CI__VI 0x0000001e
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_0__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_10__SHIFT__CI__VI 0x0000000a
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_11__SHIFT__CI__VI 0x0000000b
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_12__SHIFT__CI__VI 0x0000000c
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_13__SHIFT__CI__VI 0x0000000d
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_14__SHIFT__CI__VI 0x0000000e
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_15__SHIFT__CI__VI 0x0000000f
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_1__SHIFT__CI__VI 0x00000001
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_2__SHIFT__CI__VI 0x00000002
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_3__SHIFT__CI__VI 0x00000003
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_4__SHIFT__CI__VI 0x00000004
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_5__SHIFT__CI__VI 0x00000005
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_6__SHIFT__CI__VI 0x00000006
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_7__SHIFT__CI__VI 0x00000007
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_8__SHIFT__CI__VI 0x00000008
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_9__SHIFT__CI__VI 0x00000009
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L0T1__SHIFT__CI__VI 0x00000010
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L10T11__SHIFT__CI__VI 0x00000015
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L12T13__SHIFT__CI__VI 0x00000016
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L14T15__SHIFT__CI__VI 0x00000017
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L2T3__SHIFT__CI__VI 0x00000011
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L4T5__SHIFT__CI__VI 0x00000012
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L6T7__SHIFT__CI__VI 0x00000013
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L8T9__SHIFT__CI__VI 0x00000014
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L0T3__SHIFT__CI__VI 0x00000018
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L12T15__SHIFT__CI__VI 0x0000001b
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L4T7__SHIFT__CI__VI 0x00000019
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L8T11__SHIFT__CI__VI 0x0000001a
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L0T7__SHIFT__CI__VI 0x0000001c
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L8T15__SHIFT__CI__VI 0x0000001d
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_EN__SHIFT__CI__VI 0x00000003
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000004
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_OVRD_EN__SHIFT__CI__VI 0x00000008
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000009
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_OVRD_EN__SHIFT__CI__VI 0x0000000d
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_GEN1_OVRD_VAL__SHIFT__CI__VI 0x0000000e
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_OVRD_EN__SHIFT__CI__VI 0x00000013
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000014
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_OVRD_EN__SHIFT__CI__VI 0x00000019
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_GEN1_OVRD_VAL__SHIFT__CI__VI 0x0000001a
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_OVRD_EN__SHIFT__CI__VI 0x0000001e
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_OVRD_EN__SHIFT__CI__VI 0x00000004
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000005
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_OVRD_EN__SHIFT__CI__VI 0x00000006
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000007
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_OVRD_EN__SHIFT__CI__VI 0x00000008
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_EN__SHIFT__CI__VI 0x0000000a
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_VAL__SHIFT__CI__VI 0x00000009
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_EN__SHIFT__CI__VI 0x0000000c
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_VAL__SHIFT__CI__VI 0x0000000b
#define PB0_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_EN__SHIFT__CI__VI 0x0000000e
#define PB0_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_VAL__SHIFT__CI__VI 0x0000000d
#define PB0_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_EN__SHIFT__CI__VI 0x00000019
#define PB0_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_VAL__SHIFT__CI__VI 0x0000000f
#define PB0_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_EN__SHIFT__CI__VI 0x0000001b
#define PB0_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_VAL__SHIFT__CI__VI 0x0000001a
#define PB0_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_EN__SHIFT__CI__VI 0x0000001d
#define PB0_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_VAL__SHIFT__CI__VI 0x0000001c
#define PB0_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_EN__SHIFT__CI__VI 0x0000001f
#define PB0_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_VAL__SHIFT__CI__VI 0x0000001e
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV0_EN_GEN2_OVRD_VAL__SHIFT__CI__VI 0x0000000c
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV0_TAP_SEL_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000010
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV1_EN_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000014
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV1_TAP_SEL_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000019
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_EN__SHIFT__CI__VI 0x0000000b
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_VAL__SHIFT__CI__VI 0x0000000a
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_EN__SHIFT__CI__VI 0x00000003
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_VAL__SHIFT__CI__VI 0x00000002
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_EN__SHIFT__CI__VI 0x00000005
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_VAL__SHIFT__CI__VI 0x00000004
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_EN__SHIFT__CI__VI 0x00000007
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_VAL__SHIFT__CI__VI 0x00000006
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_EN__SHIFT__CI__VI 0x00000009
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_VAL__SHIFT__CI__VI 0x00000008
#define PB0_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_EN__SHIFT__CI__VI 0x00000001
#define PB0_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV0_EN_GEN3_OVRD_VAL__SHIFT__CI__VI 0x0000000a
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV0_TAP_SEL_GEN3_OVRD_VAL__SHIFT__CI__VI 0x0000000e
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV1_EN_GEN3_OVRD_VAL__SHIFT__CI__VI 0x00000012
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV1_TAP_SEL_GEN3_OVRD_VAL__SHIFT__CI__VI 0x00000017
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN3_OVRD_VAL__SHIFT__CI__VI 0x0000001c
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV2_TAP_SEL_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000004
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRVX_EN_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000008
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRVX_TAP_SEL_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000009
#define PB0_TX_GLB_OVRD_REG4__TX_CFG_DRV2_TAP_SEL_GEN3_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB0_TX_GLB_OVRD_REG4__TX_CFG_DRVX_EN_GEN3_OVRD_VAL__SHIFT__CI__VI 0x00000004
#define PB0_TX_GLB_OVRD_REG4__TX_CFG_DRVX_TAP_SEL_GEN3_OVRD_VAL__SHIFT__CI__VI 0x00000005
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L0T3__SHIFT__CI 0x00000008
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L12T15__SHIFT__CI 0x0000000b
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L4T7__SHIFT__CI 0x00000009
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L8T11__SHIFT__CI 0x0000000a
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L0T3__SHIFT__CI 0x0000000c
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L12T15__SHIFT__CI 0x0000000f
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L4T7__SHIFT__CI 0x0000000d
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L8T11__SHIFT__CI 0x0000000e
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L0T3__SHIFT__CI 0x00000004
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L12T15__SHIFT__CI 0x00000007
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L4T7__SHIFT__CI 0x00000005
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L8T11__SHIFT__CI 0x00000006
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L0T3__SHIFT__CI 0x00000000
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L12T15__SHIFT__CI 0x00000003
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L4T7__SHIFT__CI 0x00000001
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L8T11__SHIFT__CI 0x00000002
#define PB0_TX_LANE0_CTRL_REG0__TX_CFG_DISPCLK_MODE_0__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE0_CTRL_REG0__TX_CFG_INV_DATA_0__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE0_CTRL_REG0__TX_CFG_SWING_BOOST_EN_0__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE0_CTRL_REG0__TX_DBG_PRBS_EN_0__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_EN_0__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_0__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_0__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_0__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_0__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_0__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENTID_0__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENT_0__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__DEEMPH_0__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__INCOHERENTCK_0__SHIFT__CI 0x00000003
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__TXMARG_0__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__TXPWR_0__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE10_CTRL_REG0__TX_CFG_DISPCLK_MODE_10__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE10_CTRL_REG0__TX_CFG_INV_DATA_10__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE10_CTRL_REG0__TX_CFG_SWING_BOOST_EN_10__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE10_CTRL_REG0__TX_DBG_PRBS_EN_10__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_EN_10__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_10__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_10__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_10__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_10__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_10__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_10__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_10__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENTID_10__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENT_10__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__DEEMPH_10__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__INCOHERENTCK_10__SHIFT__CI 0x00000003
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__TXMARG_10__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__TXPWR_10__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE11_CTRL_REG0__TX_CFG_DISPCLK_MODE_11__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE11_CTRL_REG0__TX_CFG_INV_DATA_11__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE11_CTRL_REG0__TX_CFG_SWING_BOOST_EN_11__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE11_CTRL_REG0__TX_DBG_PRBS_EN_11__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_EN_11__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_11__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_11__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_11__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_11__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_11__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_11__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_11__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENTID_11__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENT_11__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__DEEMPH_11__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__INCOHERENTCK_11__SHIFT__CI 0x00000003
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__TXMARG_11__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__TXPWR_11__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE12_CTRL_REG0__TX_CFG_DISPCLK_MODE_12__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE12_CTRL_REG0__TX_CFG_INV_DATA_12__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE12_CTRL_REG0__TX_CFG_SWING_BOOST_EN_12__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE12_CTRL_REG0__TX_DBG_PRBS_EN_12__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_EN_12__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_12__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_12__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_12__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_12__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_12__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_12__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_12__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENTID_12__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENT_12__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__DEEMPH_12__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__INCOHERENTCK_12__SHIFT__CI 0x00000003
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__TXMARG_12__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__TXPWR_12__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE13_CTRL_REG0__TX_CFG_DISPCLK_MODE_13__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE13_CTRL_REG0__TX_CFG_INV_DATA_13__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE13_CTRL_REG0__TX_CFG_SWING_BOOST_EN_13__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE13_CTRL_REG0__TX_DBG_PRBS_EN_13__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_EN_13__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_13__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_13__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_13__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_13__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_13__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_13__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_13__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENTID_13__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENT_13__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__DEEMPH_13__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__INCOHERENTCK_13__SHIFT__CI 0x00000003
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__TXMARG_13__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__TXPWR_13__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE14_CTRL_REG0__TX_CFG_DISPCLK_MODE_14__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE14_CTRL_REG0__TX_CFG_INV_DATA_14__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE14_CTRL_REG0__TX_CFG_SWING_BOOST_EN_14__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE14_CTRL_REG0__TX_DBG_PRBS_EN_14__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_EN_14__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_14__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_14__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_14__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_14__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_14__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_14__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_14__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENTID_14__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENT_14__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__DEEMPH_14__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__INCOHERENTCK_14__SHIFT__CI 0x00000003
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__TXMARG_14__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__TXPWR_14__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE15_CTRL_REG0__TX_CFG_DISPCLK_MODE_15__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE15_CTRL_REG0__TX_CFG_INV_DATA_15__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE15_CTRL_REG0__TX_CFG_SWING_BOOST_EN_15__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE15_CTRL_REG0__TX_DBG_PRBS_EN_15__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_EN_15__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_15__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_15__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_15__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_15__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_15__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_15__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_15__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENTID_15__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENT_15__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__DEEMPH_15__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__INCOHERENTCK_15__SHIFT__CI 0x00000003
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__TXMARG_15__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__TXPWR_15__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE1_CTRL_REG0__TX_CFG_DISPCLK_MODE_1__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE1_CTRL_REG0__TX_CFG_INV_DATA_1__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE1_CTRL_REG0__TX_CFG_SWING_BOOST_EN_1__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE1_CTRL_REG0__TX_DBG_PRBS_EN_1__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_EN_1__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_1__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_1__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_1__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_1__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_1__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_1__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_1__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENTID_1__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENT_1__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__DEEMPH_1__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__INCOHERENTCK_1__SHIFT__CI 0x00000003
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__TXMARG_1__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__TXPWR_1__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE2_CTRL_REG0__TX_CFG_DISPCLK_MODE_2__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE2_CTRL_REG0__TX_CFG_INV_DATA_2__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE2_CTRL_REG0__TX_CFG_SWING_BOOST_EN_2__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE2_CTRL_REG0__TX_DBG_PRBS_EN_2__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_EN_2__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_2__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_2__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_2__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_2__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_2__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_2__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_2__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENTID_2__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENT_2__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__DEEMPH_2__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__INCOHERENTCK_2__SHIFT__CI 0x00000003
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__TXMARG_2__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__TXPWR_2__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE3_CTRL_REG0__TX_CFG_DISPCLK_MODE_3__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE3_CTRL_REG0__TX_CFG_INV_DATA_3__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE3_CTRL_REG0__TX_CFG_SWING_BOOST_EN_3__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE3_CTRL_REG0__TX_DBG_PRBS_EN_3__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_EN_3__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_3__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_3__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_3__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_3__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_3__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_3__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_3__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENTID_3__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENT_3__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__DEEMPH_3__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__INCOHERENTCK_3__SHIFT__CI 0x00000003
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__TXMARG_3__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__TXPWR_3__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE4_CTRL_REG0__TX_CFG_DISPCLK_MODE_4__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE4_CTRL_REG0__TX_CFG_INV_DATA_4__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE4_CTRL_REG0__TX_CFG_SWING_BOOST_EN_4__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE4_CTRL_REG0__TX_DBG_PRBS_EN_4__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_EN_4__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_4__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_4__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_4__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_4__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_4__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_4__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_4__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENTID_4__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENT_4__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__DEEMPH_4__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__INCOHERENTCK_4__SHIFT__CI 0x00000003
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__TXMARG_4__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__TXPWR_4__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE5_CTRL_REG0__TX_CFG_DISPCLK_MODE_5__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE5_CTRL_REG0__TX_CFG_INV_DATA_5__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE5_CTRL_REG0__TX_CFG_SWING_BOOST_EN_5__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE5_CTRL_REG0__TX_DBG_PRBS_EN_5__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_EN_5__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_5__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_5__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_5__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_5__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_5__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_5__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_5__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENTID_5__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENT_5__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__DEEMPH_5__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__INCOHERENTCK_5__SHIFT__CI 0x00000003
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__TXMARG_5__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__TXPWR_5__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE6_CTRL_REG0__TX_CFG_DISPCLK_MODE_6__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE6_CTRL_REG0__TX_CFG_INV_DATA_6__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE6_CTRL_REG0__TX_CFG_SWING_BOOST_EN_6__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE6_CTRL_REG0__TX_DBG_PRBS_EN_6__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_EN_6__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_6__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_6__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_6__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_6__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_6__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_6__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_6__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENTID_6__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENT_6__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__DEEMPH_6__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__INCOHERENTCK_6__SHIFT__CI 0x00000003
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__TXMARG_6__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__TXPWR_6__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE7_CTRL_REG0__TX_CFG_DISPCLK_MODE_7__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE7_CTRL_REG0__TX_CFG_INV_DATA_7__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE7_CTRL_REG0__TX_CFG_SWING_BOOST_EN_7__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE7_CTRL_REG0__TX_DBG_PRBS_EN_7__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_EN_7__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_7__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_7__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_7__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_7__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_7__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_7__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_7__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENTID_7__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENT_7__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__DEEMPH_7__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__INCOHERENTCK_7__SHIFT__CI 0x00000003
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__TXMARG_7__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__TXPWR_7__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE8_CTRL_REG0__TX_CFG_DISPCLK_MODE_8__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE8_CTRL_REG0__TX_CFG_INV_DATA_8__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE8_CTRL_REG0__TX_CFG_SWING_BOOST_EN_8__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE8_CTRL_REG0__TX_DBG_PRBS_EN_8__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_EN_8__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_8__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_8__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_8__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_8__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_8__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_8__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_8__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENTID_8__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENT_8__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__DEEMPH_8__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__INCOHERENTCK_8__SHIFT__CI 0x00000003
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__TXMARG_8__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__TXPWR_8__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE9_CTRL_REG0__TX_CFG_DISPCLK_MODE_9__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE9_CTRL_REG0__TX_CFG_INV_DATA_9__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE9_CTRL_REG0__TX_CFG_SWING_BOOST_EN_9__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE9_CTRL_REG0__TX_DBG_PRBS_EN_9__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_EN_9__SHIFT__CI__VI 0x00000001
#define PB0_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_9__SHIFT__CI__VI 0x00000000
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_9__SHIFT__CI__VI 0x00000003
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_9__SHIFT__CI__VI 0x00000002
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_9__SHIFT__CI__VI 0x00000005
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_9__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_9__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_9__SHIFT__CI__VI 0x00000006
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENTID_9__SHIFT__CI__VI 0x00000008
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENT_9__SHIFT__CI__VI 0x0000000a
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__DEEMPH_9__SHIFT__CI__VI 0x00000007
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__INCOHERENTCK_9__SHIFT__CI 0x00000003
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__TXMARG_9__SHIFT__CI__VI 0x00000004
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__TXPWR_9__SHIFT__CI__VI 0x00000000
#define PB1_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_EN__SHIFT__CI__VI 0x00000000
#define PB1_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_MODE__SHIFT__CI__VI 0x00000001
#define PB1_DFT_JIT_INJ_REG0__DFT_CLK_PER_STEP__SHIFT__CI__VI 0x00000008
#define PB1_DFT_JIT_INJ_REG0__DFT_DECR_SWP_EN__SHIFT__CI__VI 0x00000017
#define PB1_DFT_JIT_INJ_REG0__DFT_DISABLE_ERR__SHIFT__CI__VI 0x00000007
#define PB1_DFT_JIT_INJ_REG0__DFT_EN_RECOVERY__SHIFT__CI__VI 0x00000015
#define PB1_DFT_JIT_INJ_REG0__DFT_INCR_SWP_EN__SHIFT__CI__VI 0x00000016
#define PB1_DFT_JIT_INJ_REG0__DFT_MODE_CDR_EN__SHIFT__CI__VI 0x00000014
#define PB1_DFT_JIT_INJ_REG0__DFT_NUM_STEPS__SHIFT__CI__VI 0x00000000
#define PB1_DFT_JIT_INJ_REG0__DFT_RECOVERY_TIME__SHIFT__CI__VI 0x00000018
#define PB1_DFT_JIT_INJ_REG1__DFT_BLOCK_EN__SHIFT__CI__VI 0x00000010
#define PB1_DFT_JIT_INJ_REG1__DFT_BYPASS_EN__SHIFT__CI__VI 0x00000008
#define PB1_DFT_JIT_INJ_REG1__DFT_BYPASS_VALUE__SHIFT__CI__VI 0x00000000
#define PB1_DFT_JIT_INJ_REG1__DFT_CHECK_TIME__SHIFT__CI__VI 0x00000014
#define PB1_DFT_JIT_INJ_REG1__DFT_NUM_OF_TESTS__SHIFT__CI__VI 0x00000011
#define PB1_DFT_JIT_INJ_REG2__DFT_LANE_EN__SHIFT__CI__VI 0x00000000
#define PB1_DFT_JIT_INJ_STAT_REG0__DFT_STAT_DECR__SHIFT__CI__VI 0x00000000
#define PB1_DFT_JIT_INJ_STAT_REG0__DFT_STAT_FINISHED__SHIFT__CI__VI 0x00000010
#define PB1_DFT_JIT_INJ_STAT_REG0__DFT_STAT_INCR__SHIFT__CI__VI 0x00000008
#define PB1_GLB_CTRL_REG0__BACKUP__SHIFT__CI__VI        0x00000000
#define PB1_GLB_CTRL_REG0__CFG_IDLEDET_TH__SHIFT__CI__VI 0x00000010
#define PB1_GLB_CTRL_REG0__DBG_RX2TXBYP_SEL__SHIFT__CI__VI 0x00000014
#define PB1_GLB_CTRL_REG0__DBG_RXFEBYP_EN__SHIFT__CI__VI 0x00000017
#define PB1_GLB_CTRL_REG0__DBG_RXPRBS_CLR__SHIFT__CI__VI 0x00000018
#define PB1_GLB_CTRL_REG0__DBG_RXTOGGLE_EN__SHIFT__CI__VI 0x00000019
#define PB1_GLB_CTRL_REG0__DBG_TX2RXLBACK_EN__SHIFT__CI__VI 0x0000001a
#define PB1_GLB_CTRL_REG0__TXCFG_CMGOOD_RANGE__SHIFT__CI__VI 0x0000001e
#define PB1_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV__SHIFT__CI__VI 0x0000001f
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_EN__SHIFT__CI__VI 0x00000000
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_VAL__SHIFT__CI__VI 0x00000001
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_EN__SHIFT__CI__VI 0x00000007
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_VAL__SHIFT__CI__VI 0x00000008
#define PB1_GLB_CTRL_REG1__RXDBG_D0TH_BYP_EN__SHIFT__CI__VI 0x0000000e
#define PB1_GLB_CTRL_REG1__RXDBG_D0TH_BYP_VAL__SHIFT__CI__VI 0x0000000f
#define PB1_GLB_CTRL_REG1__RXDBG_D1TH_BYP_EN__SHIFT__CI__VI 0x00000016
#define PB1_GLB_CTRL_REG1__RXDBG_D1TH_BYP_VAL__SHIFT__CI__VI 0x00000017
#define PB1_GLB_CTRL_REG1__TST_LOSPDTST_EN__SHIFT__CI__VI 0x0000001e
#define PB1_GLB_CTRL_REG2__RXDBG_D2TH_BYP_EN__SHIFT__CI__VI 0x00000000
#define PB1_GLB_CTRL_REG2__RXDBG_D2TH_BYP_VAL__SHIFT__CI__VI 0x00000001
#define PB1_GLB_CTRL_REG2__RXDBG_D3TH_BYP_EN__SHIFT__CI__VI 0x00000008
#define PB1_GLB_CTRL_REG2__RXDBG_D3TH_BYP_VAL__SHIFT__CI__VI 0x00000009
#define PB1_GLB_CTRL_REG2__RXDBG_DXTH_BYP_EN__SHIFT__CI__VI 0x00000010
#define PB1_GLB_CTRL_REG2__RXDBG_DXTH_BYP_VAL__SHIFT__CI__VI 0x00000011
#define PB1_GLB_CTRL_REG2__RXDBG_ETH_BYP_EN__SHIFT__CI__VI 0x00000018
#define PB1_GLB_CTRL_REG2__RXDBG_ETH_BYP_VAL__SHIFT__CI__VI 0x00000019
#define PB1_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF0_SEL__SHIFT__CI__VI 0x00000005
#define PB1_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF1_SEL__SHIFT__CI__VI 0x00000007
#define PB1_GLB_CTRL_REG3__BG_CFG_RO_REG_VREF_SEL__SHIFT__CI__VI 0x00000009
#define PB1_GLB_CTRL_REG3__BG_DBG_ANALOG_SEL__SHIFT__CI__VI 0x0000000e
#define PB1_GLB_CTRL_REG3__BG_DBG_IREFBYP_EN__SHIFT__CI__VI 0x0000000c
#define PB1_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN__SHIFT__CI__VI 0x0000000b
#define PB1_GLB_CTRL_REG3__DBG_DLL_CLK_SEL__SHIFT__CI__VI 0x00000012
#define PB1_GLB_CTRL_REG3__DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE__SHIFT__CI__VI 0x0000001f
#define PB1_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_EN__SHIFT__CI__VI 0x00000016
#define PB1_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_VAL__SHIFT__CI__VI 0x00000017
#define PB1_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_EN__SHIFT__CI__VI 0x0000001b
#define PB1_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_VAL__SHIFT__CI__VI 0x0000001c
#define PB1_GLB_CTRL_REG3__PLL_DISPCLK_CMOS_SEL__SHIFT__CI__VI 0x00000015
#define PB1_GLB_CTRL_REG3__RXDBG_SEL__SHIFT__CI__VI     0x00000000
#define PB1_GLB_CTRL_REG4__DBG_RXAPU_EXEC__SHIFT__CI__VI 0x00000016
#define PB1_GLB_CTRL_REG4__DBG_RXAPU_INST__SHIFT__CI__VI 0x00000000
#define PB1_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_EN__SHIFT__CI__VI 0x00000012
#define PB1_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_VAL__SHIFT__CI__VI 0x00000010
#define PB1_GLB_CTRL_REG4__DBG_RXDLL_VREG_REF_SEL__SHIFT__CI__VI 0x0000001a
#define PB1_GLB_CTRL_REG4__DBG_RXRDATA_GATING_DISABLE__SHIFT__CI__VI 0x0000001c
#define PB1_GLB_CTRL_REG4__PWRGOOD_OVRD__SHIFT__CI__VI  0x0000001b
#define PB1_GLB_CTRL_REG5__DBG_RXAPU_MODE__SHIFT__CI__VI 0x00000000
#define PB1_GLB_OVRD_REG0__TXPDTERM_VAL_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB1_GLB_OVRD_REG0__TXPUTERM_VAL_OVRD_VAL__SHIFT__CI__VI 0x00000010
#define PB1_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN__SHIFT__CI__VI 0x0000000f
#define PB1_GLB_OVRD_REG1__RXTERM_VAL_OVRD_VAL__SHIFT__CI__VI 0x00000010
#define PB1_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_EN__SHIFT__CI__VI 0x00000002
#define PB1_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_VAL__SHIFT__CI__VI 0x00000003
#define PB1_GLB_OVRD_REG1__TXPDTERM_VAL_OVRD_EN__SHIFT__CI__VI 0x00000000
#define PB1_GLB_OVRD_REG1__TXPUTERM_VAL_OVRD_EN__SHIFT__CI__VI 0x00000001
#define PB1_GLB_OVRD_REG2__BG_PWRON_OVRD_EN__SHIFT__CI__VI 0x00000000
#define PB1_GLB_OVRD_REG2__BG_PWRON_OVRD_VAL__SHIFT__CI__VI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L0T3__SHIFT__CI 0x00000000
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L12T15__SHIFT__CI 0x00000003
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L4T7__SHIFT__CI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L8T11__SHIFT__CI 0x00000002
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_SCI_UPDT__SHIFT__CI 0x00000004
#define PB1_GLB_SCI_STAT_OVRD_REG0__IMPCAL_ACTIVE__SHIFT__CI__VI 0x00000014
#define PB1_GLB_SCI_STAT_OVRD_REG0__RXIMP__SHIFT__CI__VI 0x00000010
#define PB1_GLB_SCI_STAT_OVRD_REG0__TXNIMP__SHIFT__CI__VI 0x00000008
#define PB1_GLB_SCI_STAT_OVRD_REG0__TXPIMP__SHIFT__CI__VI 0x0000000c
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_0__SHIFT__CI__VI 0x0000000c
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_1__SHIFT__CI__VI 0x0000000d
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_2__SHIFT__CI__VI 0x0000000e
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_3__SHIFT__CI__VI 0x0000000f
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0__SHIFT__CI__VI 0x00000012
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_1__SHIFT__CI__VI 0x00000016
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_2__SHIFT__CI__VI 0x0000001a
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_3__SHIFT__CI__VI 0x0000001e
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_SCI_UPDT_L0T3__SHIFT__CI 0x00000002
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_SCI_UPDT_L0T3__SHIFT__CI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_MODE_SCI_UPDT_L0T3__SHIFT__CI 0x00000000
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_0__SHIFT__CI   0x00000010
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_1__SHIFT__CI   0x00000014
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_2__SHIFT__CI   0x00000018
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_3__SHIFT__CI   0x0000001c
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_4__SHIFT__CI__VI 0x0000000c
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_5__SHIFT__CI__VI 0x0000000d
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_6__SHIFT__CI__VI 0x0000000e
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_7__SHIFT__CI__VI 0x0000000f
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_4__SHIFT__CI__VI 0x00000012
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_5__SHIFT__CI__VI 0x00000016
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_6__SHIFT__CI__VI 0x0000001a
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_7__SHIFT__CI__VI 0x0000001e
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_SCI_UPDT_L4T7__SHIFT__CI 0x00000002
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_SCI_UPDT_L4T7__SHIFT__CI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_MODE_SCI_UPDT_L4T7__SHIFT__CI 0x00000000
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_4__SHIFT__CI   0x00000010
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_5__SHIFT__CI   0x00000014
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_6__SHIFT__CI   0x00000018
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_7__SHIFT__CI   0x0000001c
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_10__SHIFT__CI__VI 0x0000000e
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_11__SHIFT__CI__VI 0x0000000f
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_8__SHIFT__CI__VI 0x0000000c
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_9__SHIFT__CI__VI 0x0000000d
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_10__SHIFT__CI__VI 0x0000001a
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_11__SHIFT__CI__VI 0x0000001e
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_8__SHIFT__CI__VI 0x00000012
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_9__SHIFT__CI__VI 0x00000016
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_SCI_UPDT_L8T11__SHIFT__CI 0x00000002
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_SCI_UPDT_L8T11__SHIFT__CI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_MODE_SCI_UPDT_L8T11__SHIFT__CI 0x00000000
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_10__SHIFT__CI  0x00000018
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_11__SHIFT__CI  0x0000001c
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_8__SHIFT__CI   0x00000010
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_9__SHIFT__CI   0x00000014
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_12__SHIFT__CI__VI 0x0000000c
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_13__SHIFT__CI__VI 0x0000000d
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_14__SHIFT__CI__VI 0x0000000e
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_15__SHIFT__CI__VI 0x0000000f
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_12__SHIFT__CI__VI 0x00000012
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_13__SHIFT__CI__VI 0x00000016
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_14__SHIFT__CI__VI 0x0000001a
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_15__SHIFT__CI__VI 0x0000001e
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_SCI_UPDT_L12T15__SHIFT__CI 0x00000002
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_SCI_UPDT_L12T15__SHIFT__CI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_MODE_SCI_UPDT_L12T15__SHIFT__CI 0x00000000
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_12__SHIFT__CI  0x00000010
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_13__SHIFT__CI  0x00000014
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_14__SHIFT__CI  0x00000018
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_15__SHIFT__CI  0x0000001c
#define PB1_HW_DEBUG__PB1_HW_00_DEBUG__SHIFT__CI        0x00000000
#define PB1_HW_DEBUG__PB1_HW_01_DEBUG__SHIFT__CI        0x00000001
#define PB1_HW_DEBUG__PB1_HW_02_DEBUG__SHIFT__CI        0x00000002
#define PB1_HW_DEBUG__PB1_HW_03_DEBUG__SHIFT__CI        0x00000003
#define PB1_HW_DEBUG__PB1_HW_04_DEBUG__SHIFT__CI        0x00000004
#define PB1_HW_DEBUG__PB1_HW_05_DEBUG__SHIFT__CI        0x00000005
#define PB1_HW_DEBUG__PB1_HW_06_DEBUG__SHIFT__CI        0x00000006
#define PB1_HW_DEBUG__PB1_HW_07_DEBUG__SHIFT__CI        0x00000007
#define PB1_HW_DEBUG__PB1_HW_08_DEBUG__SHIFT__CI        0x00000008
#define PB1_HW_DEBUG__PB1_HW_09_DEBUG__SHIFT__CI        0x00000009
#define PB1_HW_DEBUG__PB1_HW_10_DEBUG__SHIFT__CI        0x0000000a
#define PB1_HW_DEBUG__PB1_HW_11_DEBUG__SHIFT__CI        0x0000000b
#define PB1_HW_DEBUG__PB1_HW_12_DEBUG__SHIFT__CI        0x0000000c
#define PB1_HW_DEBUG__PB1_HW_13_DEBUG__SHIFT__CI        0x0000000d
#define PB1_HW_DEBUG__PB1_HW_14_DEBUG__SHIFT__CI        0x0000000e
#define PB1_HW_DEBUG__PB1_HW_15_DEBUG__SHIFT__CI        0x0000000f
#define PB1_HW_DEBUG__PB1_HW_16_DEBUG__SHIFT__CI        0x00000010
#define PB1_HW_DEBUG__PB1_HW_17_DEBUG__SHIFT__CI        0x00000011
#define PB1_HW_DEBUG__PB1_HW_18_DEBUG__SHIFT__CI        0x00000012
#define PB1_HW_DEBUG__PB1_HW_19_DEBUG__SHIFT__CI        0x00000013
#define PB1_HW_DEBUG__PB1_HW_20_DEBUG__SHIFT__CI        0x00000014
#define PB1_HW_DEBUG__PB1_HW_21_DEBUG__SHIFT__CI        0x00000015
#define PB1_HW_DEBUG__PB1_HW_22_DEBUG__SHIFT__CI        0x00000016
#define PB1_HW_DEBUG__PB1_HW_23_DEBUG__SHIFT__CI        0x00000017
#define PB1_HW_DEBUG__PB1_HW_24_DEBUG__SHIFT__CI        0x00000018
#define PB1_HW_DEBUG__PB1_HW_25_DEBUG__SHIFT__CI        0x00000019
#define PB1_HW_DEBUG__PB1_HW_26_DEBUG__SHIFT__CI        0x0000001a
#define PB1_HW_DEBUG__PB1_HW_27_DEBUG__SHIFT__CI        0x0000001b
#define PB1_HW_DEBUG__PB1_HW_28_DEBUG__SHIFT__CI        0x0000001c
#define PB1_HW_DEBUG__PB1_HW_29_DEBUG__SHIFT__CI        0x0000001d
#define PB1_HW_DEBUG__PB1_HW_30_DEBUG__SHIFT__CI        0x0000001e
#define PB1_HW_DEBUG__PB1_HW_31_DEBUG__SHIFT__CI        0x0000001f
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_EN__SHIFT__CI  0x00000007
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_0__SHIFT__CI 0x00000008
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_10__SHIFT__CI 0x00000012
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_11__SHIFT__CI 0x00000013
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_12__SHIFT__CI 0x00000014
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_13__SHIFT__CI 0x00000015
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_14__SHIFT__CI 0x00000016
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_15__SHIFT__CI 0x00000017
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_1__SHIFT__CI 0x00000009
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_2__SHIFT__CI 0x0000000a
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_3__SHIFT__CI 0x0000000b
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_4__SHIFT__CI 0x0000000c
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_5__SHIFT__CI 0x0000000d
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_6__SHIFT__CI 0x0000000e
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_7__SHIFT__CI 0x0000000f
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_8__SHIFT__CI 0x00000010
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_9__SHIFT__CI 0x00000011
#define PB1_PIF_CNTL2__RXDETECT_SAMPL_TIME__SHIFT__CI   0x00000001
#define PB1_PIF_CNTL2__RXPHYSTATUS_DELAY__SHIFT__CI     0x00000018
#define PB1_PIF_CNTL__DA_FIFO_RESET_0__SHIFT__CI        0x00000001
#define PB1_PIF_CNTL__DA_FIFO_RESET_1__SHIFT__CI        0x00000005
#define PB1_PIF_CNTL__DA_FIFO_RESET_2__SHIFT__CI        0x00000009
#define PB1_PIF_CNTL__DA_FIFO_RESET_3__SHIFT__CI        0x0000000d
#define PB1_PIF_CNTL__DIVINIT_MODE__SHIFT__CI           0x00000008
#define PB1_PIF_CNTL__EI_CYCLE_OFF_TIME__SHIFT__CI      0x00000014
#define PB1_PIF_CNTL__EI_DET_CYCLE_MODE__SHIFT__CI      0x00000004
#define PB1_PIF_CNTL__EXIT_L0S_INIT_DIS__SHIFT__CI      0x00000017
#define PB1_PIF_CNTL__EXTEND_WAIT_FOR_RAMPUP__SHIFT__CI 0x0000001c
#define PB1_PIF_CNTL__IGNORE_TxDataValid_EP_DIS__SHIFT__CI 0x0000001d
#define PB1_PIF_CNTL__LS2_EXIT_TIME__SHIFT__CI          0x00000011
#define PB1_PIF_CNTL__PHYCMD_CR_EN_MODE__SHIFT__CI      0x00000003
#define PB1_PIF_CNTL__PHY_CR_EN_MODE__SHIFT__CI         0x00000002
#define PB1_PIF_CNTL__PLL_BINDING_ENABLE__SHIFT__CI     0x0000000a
#define PB1_PIF_CNTL__RXDETECT_FIFO_RESET_MODE__SHIFT__CI 0x00000006
#define PB1_PIF_CNTL__RXDETECT_TX_PWR_MODE__SHIFT__CI   0x00000007
#define PB1_PIF_CNTL__RXEN_GATER__SHIFT__CI             0x00000018
#define PB1_PIF_CNTL__SC_CALIB_DONE_CNTL__SHIFT__CI     0x0000000b
#define PB1_PIF_CNTL__SERIAL_CFG_ENABLE__SHIFT__CI      0x00000000
#define PB1_PIF_CNTL__TXGND_TIME__SHIFT__CI             0x00000010
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_00_DEBUG__SHIFT__CI 0x00000000
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_01_DEBUG__SHIFT__CI 0x00000001
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_02_DEBUG__SHIFT__CI 0x00000002
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_03_DEBUG__SHIFT__CI 0x00000003
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_04_DEBUG__SHIFT__CI 0x00000004
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_05_DEBUG__SHIFT__CI 0x00000005
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_06_DEBUG__SHIFT__CI 0x00000006
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_07_DEBUG__SHIFT__CI 0x00000007
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_08_DEBUG__SHIFT__CI 0x00000008
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_09_DEBUG__SHIFT__CI 0x00000009
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_10_DEBUG__SHIFT__CI 0x0000000a
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_11_DEBUG__SHIFT__CI 0x0000000b
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_12_DEBUG__SHIFT__CI 0x0000000c
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_13_DEBUG__SHIFT__CI 0x0000000d
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_14_DEBUG__SHIFT__CI 0x0000000e
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_15_DEBUG__SHIFT__CI 0x0000000f
#define PB1_PIF_PAIRING__MULTI_PIF__SHIFT__CI           0x00000019
#define PB1_PIF_PAIRING__X16_LANE_15_0__SHIFT__CI       0x00000014
#define PB1_PIF_PAIRING__X2_LANE_11_10__SHIFT__CI       0x00000005
#define PB1_PIF_PAIRING__X2_LANE_13_12__SHIFT__CI       0x00000006
#define PB1_PIF_PAIRING__X2_LANE_15_14__SHIFT__CI       0x00000007
#define PB1_PIF_PAIRING__X2_LANE_1_0__SHIFT__CI         0x00000000
#define PB1_PIF_PAIRING__X2_LANE_3_2__SHIFT__CI         0x00000001
#define PB1_PIF_PAIRING__X2_LANE_5_4__SHIFT__CI         0x00000002
#define PB1_PIF_PAIRING__X2_LANE_7_6__SHIFT__CI         0x00000003
#define PB1_PIF_PAIRING__X2_LANE_9_8__SHIFT__CI         0x00000004
#define PB1_PIF_PAIRING__X4_LANE_11_8__SHIFT__CI        0x0000000a
#define PB1_PIF_PAIRING__X4_LANE_15_12__SHIFT__CI       0x0000000b
#define PB1_PIF_PAIRING__X4_LANE_3_0__SHIFT__CI         0x00000008
#define PB1_PIF_PAIRING__X4_LANE_7_4__SHIFT__CI         0x00000009
#define PB1_PIF_PAIRING__X8_LANE_15_8__SHIFT__CI        0x00000011
#define PB1_PIF_PAIRING__X8_LANE_7_0__SHIFT__CI         0x00000010
#define PB1_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_EN_0__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_VAL_0__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_EN_0__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_VAL_0__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_EN_0__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_VAL_0__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_EN_0__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_VAL_0__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_EN_0__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_VAL_0__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_EN_10__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_VAL_10__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_EN_10__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_VAL_10__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_EN_10__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_VAL_10__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_EN_10__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_VAL_10__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_EN_10__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_VAL_10__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_EN_11__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_VAL_11__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_EN_11__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_VAL_11__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_EN_11__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_VAL_11__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_EN_11__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_VAL_11__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_EN_11__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_VAL_11__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_EN_12__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_VAL_12__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_EN_12__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_VAL_12__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_EN_12__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_VAL_12__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_EN_12__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_VAL_12__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_EN_12__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_VAL_12__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_EN_13__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_VAL_13__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_EN_13__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_VAL_13__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_EN_13__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_VAL_13__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_EN_13__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_VAL_13__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_EN_13__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_VAL_13__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_EN_14__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_VAL_14__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_EN_14__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_VAL_14__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_EN_14__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_VAL_14__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_EN_14__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_VAL_14__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_EN_14__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_VAL_14__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_EN_15__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_VAL_15__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_EN_15__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_VAL_15__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_EN_15__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_VAL_15__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_EN_15__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_VAL_15__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_EN_15__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_VAL_15__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_EN_1__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_VAL_1__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_EN_1__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_VAL_1__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_EN_1__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_VAL_1__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_EN_1__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_VAL_1__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_EN_1__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_VAL_1__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_EN_2__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_VAL_2__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_EN_2__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_VAL_2__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_EN_2__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_VAL_2__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_EN_2__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_VAL_2__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_EN_2__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_VAL_2__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_EN_3__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_VAL_3__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_EN_3__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_VAL_3__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_EN_3__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_VAL_3__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_EN_3__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_VAL_3__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_EN_3__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_VAL_3__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_EN_4__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_VAL_4__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_EN_4__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_VAL_4__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_EN_4__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_VAL_4__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_EN_4__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_VAL_4__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_EN_4__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_VAL_4__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_EN_5__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_VAL_5__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_EN_5__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_VAL_5__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_EN_5__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_VAL_5__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_EN_5__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_VAL_5__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_EN_5__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_VAL_5__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_EN_6__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_VAL_6__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_EN_6__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_VAL_6__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_EN_6__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_VAL_6__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_EN_6__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_VAL_6__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_EN_6__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_VAL_6__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_EN_7__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_VAL_7__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_EN_7__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_VAL_7__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_EN_7__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_VAL_7__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_EN_7__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_VAL_7__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_EN_7__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_VAL_7__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_EN_8__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_VAL_8__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_EN_8__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_VAL_8__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_EN_8__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_VAL_8__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_EN_8__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_VAL_8__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_EN_8__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_VAL_8__SHIFT__CI 0x00000001
#define PB1_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_EN_9__SHIFT__CI 0x00000008
#define PB1_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_VAL_9__SHIFT__CI 0x00000009
#define PB1_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_EN_9__SHIFT__CI 0x0000000e
#define PB1_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_VAL_9__SHIFT__CI 0x0000000f
#define PB1_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_EN_9__SHIFT__CI 0x00000004
#define PB1_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_VAL_9__SHIFT__CI 0x00000005
#define PB1_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_EN_9__SHIFT__CI 0x0000000a
#define PB1_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_VAL_9__SHIFT__CI 0x0000000b
#define PB1_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_EN_9__SHIFT__CI 0x00000000
#define PB1_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_VAL_9__SHIFT__CI 0x00000001
#define PB1_PIF_PWRDOWN_0__FORCE_RXEN_IN_L0s_0__SHIFT__CI 0x00000003
#define PB1_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_EN_0__SHIFT__CI 0x0000001c
#define PB1_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_VAL_0__SHIFT__CI 0x0000001d
#define PB1_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_OFF_0__SHIFT__CI 0x0000000a
#define PB1_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_TXS2_0__SHIFT__CI 0x00000007
#define PB1_PIF_PWRDOWN_0__PLL_RAMP_UP_TIME_0__SHIFT__CI 0x00000018
#define PB1_PIF_PWRDOWN_0__RX_POWER_STATE_IN_RXS2_0__SHIFT__CI 0x00000004
#define PB1_PIF_PWRDOWN_0__TX2P5CLK_CLOCK_GATING_EN_0__SHIFT__CI 0x00000010
#define PB1_PIF_PWRDOWN_0__TX_POWER_STATE_IN_TXS2_0__SHIFT__CI 0x00000000
#define PB1_PIF_PWRDOWN_1__FORCE_RXEN_IN_L0s_1__SHIFT__CI 0x00000003
#define PB1_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_EN_1__SHIFT__CI 0x0000001c
#define PB1_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_VAL_1__SHIFT__CI 0x0000001d
#define PB1_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_OFF_1__SHIFT__CI 0x0000000a
#define PB1_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_TXS2_1__SHIFT__CI 0x00000007
#define PB1_PIF_PWRDOWN_1__PLL_RAMP_UP_TIME_1__SHIFT__CI 0x00000018
#define PB1_PIF_PWRDOWN_1__RX_POWER_STATE_IN_RXS2_1__SHIFT__CI 0x00000004
#define PB1_PIF_PWRDOWN_1__TX2P5CLK_CLOCK_GATING_EN_1__SHIFT__CI 0x00000010
#define PB1_PIF_PWRDOWN_1__TX_POWER_STATE_IN_TXS2_1__SHIFT__CI 0x00000000
#define PB1_PIF_PWRDOWN_2__FORCE_RXEN_IN_L0s_2__SHIFT__CI 0x00000003
#define PB1_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_EN_2__SHIFT__CI 0x0000001c
#define PB1_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_VAL_2__SHIFT__CI 0x0000001d
#define PB1_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_OFF_2__SHIFT__CI 0x0000000a
#define PB1_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_TXS2_2__SHIFT__CI 0x00000007
#define PB1_PIF_PWRDOWN_2__PLL_RAMP_UP_TIME_2__SHIFT__CI 0x00000018
#define PB1_PIF_PWRDOWN_2__RX_POWER_STATE_IN_RXS2_2__SHIFT__CI 0x00000004
#define PB1_PIF_PWRDOWN_2__TX2P5CLK_CLOCK_GATING_EN_2__SHIFT__CI 0x00000010
#define PB1_PIF_PWRDOWN_2__TX_POWER_STATE_IN_TXS2_2__SHIFT__CI 0x00000000
#define PB1_PIF_PWRDOWN_3__FORCE_RXEN_IN_L0s_3__SHIFT__CI 0x00000003
#define PB1_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_EN_3__SHIFT__CI 0x0000001c
#define PB1_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_VAL_3__SHIFT__CI 0x0000001d
#define PB1_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_OFF_3__SHIFT__CI 0x0000000a
#define PB1_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_TXS2_3__SHIFT__CI 0x00000007
#define PB1_PIF_PWRDOWN_3__PLL_RAMP_UP_TIME_3__SHIFT__CI 0x00000018
#define PB1_PIF_PWRDOWN_3__RX_POWER_STATE_IN_RXS2_3__SHIFT__CI 0x00000004
#define PB1_PIF_PWRDOWN_3__TX2P5CLK_CLOCK_GATING_EN_3__SHIFT__CI 0x00000010
#define PB1_PIF_PWRDOWN_3__TX_POWER_STATE_IN_TXS2_3__SHIFT__CI 0x00000000
#define PB1_PIF_SCRATCH__PIF_SCRATCH__SHIFT__CI__VI     0x00000000
#define PB1_PIF_SC_CTL__SC_CALIBRATION__SHIFT__CI       0x00000000
#define PB1_PIF_SC_CTL__SC_ENTER_L1_FROM_L0S__SHIFT__CI 0x00000004
#define PB1_PIF_SC_CTL__SC_ENTER_L1_FROM_L0__SHIFT__CI  0x00000005
#define PB1_PIF_SC_CTL__SC_EXIT_L1_TO_L0S__SHIFT__CI    0x00000002
#define PB1_PIF_SC_CTL__SC_EXIT_L1_TO_L0__SHIFT__CI     0x00000003
#define PB1_PIF_SC_CTL__SC_LANE_0_RESUME__SHIFT__CI     0x00000010
#define PB1_PIF_SC_CTL__SC_LANE_10_RESUME__SHIFT__CI    0x0000001a
#define PB1_PIF_SC_CTL__SC_LANE_11_RESUME__SHIFT__CI    0x0000001b
#define PB1_PIF_SC_CTL__SC_LANE_12_RESUME__SHIFT__CI    0x0000001c
#define PB1_PIF_SC_CTL__SC_LANE_13_RESUME__SHIFT__CI    0x0000001d
#define PB1_PIF_SC_CTL__SC_LANE_14_RESUME__SHIFT__CI    0x0000001e
#define PB1_PIF_SC_CTL__SC_LANE_15_RESUME__SHIFT__CI    0x0000001f
#define PB1_PIF_SC_CTL__SC_LANE_1_RESUME__SHIFT__CI     0x00000011
#define PB1_PIF_SC_CTL__SC_LANE_2_RESUME__SHIFT__CI     0x00000012
#define PB1_PIF_SC_CTL__SC_LANE_3_RESUME__SHIFT__CI     0x00000013
#define PB1_PIF_SC_CTL__SC_LANE_4_RESUME__SHIFT__CI     0x00000014
#define PB1_PIF_SC_CTL__SC_LANE_5_RESUME__SHIFT__CI     0x00000015
#define PB1_PIF_SC_CTL__SC_LANE_6_RESUME__SHIFT__CI     0x00000016
#define PB1_PIF_SC_CTL__SC_LANE_7_RESUME__SHIFT__CI     0x00000017
#define PB1_PIF_SC_CTL__SC_LANE_8_RESUME__SHIFT__CI     0x00000018
#define PB1_PIF_SC_CTL__SC_LANE_9_RESUME__SHIFT__CI     0x00000019
#define PB1_PIF_SC_CTL__SC_PHASE_1__SHIFT__CI           0x00000008
#define PB1_PIF_SC_CTL__SC_PHASE_2__SHIFT__CI           0x00000009
#define PB1_PIF_SC_CTL__SC_PHASE_3__SHIFT__CI           0x0000000a
#define PB1_PIF_SC_CTL__SC_PHASE_4__SHIFT__CI           0x0000000b
#define PB1_PIF_SC_CTL__SC_PHASE_5__SHIFT__CI           0x0000000c
#define PB1_PIF_SC_CTL__SC_PHASE_6__SHIFT__CI           0x0000000d
#define PB1_PIF_SC_CTL__SC_PHASE_7__SHIFT__CI           0x0000000e
#define PB1_PIF_SC_CTL__SC_PHASE_8__SHIFT__CI           0x0000000f
#define PB1_PIF_SC_CTL__SC_RXDETECT__SHIFT__CI          0x00000001
#define PB1_PIF_SC_CTL__SC_SPEED_CHANGE__SHIFT__CI      0x00000006
#define PB1_PIF_SEQ_STATUS_0__SEQ_CALIBRATION_0__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0S_0__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0_0__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0S_0__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0_0__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_0__SEQ_PHASE_0__SHIFT__CI    0x00000008
#define PB1_PIF_SEQ_STATUS_0__SEQ_RXDETECT_0__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_0__SEQ_SPEED_CHANGE_0__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_10__SEQ_CALIBRATION_10__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0S_10__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0_10__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0S_10__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0_10__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_10__SEQ_PHASE_10__SHIFT__CI  0x00000008
#define PB1_PIF_SEQ_STATUS_10__SEQ_RXDETECT_10__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_10__SEQ_SPEED_CHANGE_10__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_11__SEQ_CALIBRATION_11__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0S_11__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0_11__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0S_11__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0_11__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_11__SEQ_PHASE_11__SHIFT__CI  0x00000008
#define PB1_PIF_SEQ_STATUS_11__SEQ_RXDETECT_11__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_11__SEQ_SPEED_CHANGE_11__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_12__SEQ_CALIBRATION_12__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0S_12__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0_12__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0S_12__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0_12__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_12__SEQ_PHASE_12__SHIFT__CI  0x00000008
#define PB1_PIF_SEQ_STATUS_12__SEQ_RXDETECT_12__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_12__SEQ_SPEED_CHANGE_12__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_13__SEQ_CALIBRATION_13__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0S_13__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0_13__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0S_13__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0_13__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_13__SEQ_PHASE_13__SHIFT__CI  0x00000008
#define PB1_PIF_SEQ_STATUS_13__SEQ_RXDETECT_13__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_13__SEQ_SPEED_CHANGE_13__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_14__SEQ_CALIBRATION_14__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0S_14__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0_14__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0S_14__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0_14__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_14__SEQ_PHASE_14__SHIFT__CI  0x00000008
#define PB1_PIF_SEQ_STATUS_14__SEQ_RXDETECT_14__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_14__SEQ_SPEED_CHANGE_14__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_15__SEQ_CALIBRATION_15__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0S_15__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0_15__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0S_15__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0_15__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_15__SEQ_PHASE_15__SHIFT__CI  0x00000008
#define PB1_PIF_SEQ_STATUS_15__SEQ_RXDETECT_15__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_15__SEQ_SPEED_CHANGE_15__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_1__SEQ_CALIBRATION_1__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0S_1__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0_1__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0S_1__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0_1__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_1__SEQ_PHASE_1__SHIFT__CI    0x00000008
#define PB1_PIF_SEQ_STATUS_1__SEQ_RXDETECT_1__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_1__SEQ_SPEED_CHANGE_1__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_2__SEQ_CALIBRATION_2__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0S_2__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0_2__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0S_2__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0_2__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_2__SEQ_PHASE_2__SHIFT__CI    0x00000008
#define PB1_PIF_SEQ_STATUS_2__SEQ_RXDETECT_2__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_2__SEQ_SPEED_CHANGE_2__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_3__SEQ_CALIBRATION_3__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0S_3__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0_3__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0S_3__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0_3__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_3__SEQ_PHASE_3__SHIFT__CI    0x00000008
#define PB1_PIF_SEQ_STATUS_3__SEQ_RXDETECT_3__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_3__SEQ_SPEED_CHANGE_3__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_4__SEQ_CALIBRATION_4__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0S_4__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0_4__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0S_4__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0_4__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_4__SEQ_PHASE_4__SHIFT__CI    0x00000008
#define PB1_PIF_SEQ_STATUS_4__SEQ_RXDETECT_4__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_4__SEQ_SPEED_CHANGE_4__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_5__SEQ_CALIBRATION_5__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0S_5__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0_5__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0S_5__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0_5__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_5__SEQ_PHASE_5__SHIFT__CI    0x00000008
#define PB1_PIF_SEQ_STATUS_5__SEQ_RXDETECT_5__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_5__SEQ_SPEED_CHANGE_5__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_6__SEQ_CALIBRATION_6__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0S_6__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0_6__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0S_6__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0_6__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_6__SEQ_PHASE_6__SHIFT__CI    0x00000008
#define PB1_PIF_SEQ_STATUS_6__SEQ_RXDETECT_6__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_6__SEQ_SPEED_CHANGE_6__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_7__SEQ_CALIBRATION_7__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0S_7__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0_7__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0S_7__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0_7__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_7__SEQ_PHASE_7__SHIFT__CI    0x00000008
#define PB1_PIF_SEQ_STATUS_7__SEQ_RXDETECT_7__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_7__SEQ_SPEED_CHANGE_7__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_8__SEQ_CALIBRATION_8__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0S_8__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0_8__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0S_8__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0_8__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_8__SEQ_PHASE_8__SHIFT__CI    0x00000008
#define PB1_PIF_SEQ_STATUS_8__SEQ_RXDETECT_8__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_8__SEQ_SPEED_CHANGE_8__SHIFT__CI 0x00000006
#define PB1_PIF_SEQ_STATUS_9__SEQ_CALIBRATION_9__SHIFT__CI 0x00000000
#define PB1_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0S_9__SHIFT__CI 0x00000004
#define PB1_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0_9__SHIFT__CI 0x00000005
#define PB1_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0S_9__SHIFT__CI 0x00000002
#define PB1_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0_9__SHIFT__CI 0x00000003
#define PB1_PIF_SEQ_STATUS_9__SEQ_PHASE_9__SHIFT__CI    0x00000008
#define PB1_PIF_SEQ_STATUS_9__SEQ_RXDETECT_9__SHIFT__CI 0x00000001
#define PB1_PIF_SEQ_STATUS_9__SEQ_SPEED_CHANGE_9__SHIFT__CI 0x00000006
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_0__SHIFT__CI   0x00000000
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_10__SHIFT__CI  0x0000000a
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_11__SHIFT__CI  0x0000000b
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_12__SHIFT__CI  0x0000000c
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_13__SHIFT__CI  0x0000000d
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_14__SHIFT__CI  0x0000000e
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_15__SHIFT__CI  0x0000000f
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_1__SHIFT__CI   0x00000001
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_2__SHIFT__CI   0x00000002
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_3__SHIFT__CI   0x00000003
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_4__SHIFT__CI   0x00000004
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_5__SHIFT__CI   0x00000005
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_6__SHIFT__CI   0x00000006
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_7__SHIFT__CI   0x00000007
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_8__SHIFT__CI   0x00000008
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_9__SHIFT__CI   0x00000009
#define PB1_PLL_LC0_CTRL_REG0__PLL_DBG_LC_ANALOG_SEL_0__SHIFT__CI__VI 0x00000000
#define PB1_PLL_LC0_CTRL_REG0__PLL_DBG_LC_EXT_RESET_EN_0__SHIFT__CI__VI 0x00000002
#define PB1_PLL_LC0_CTRL_REG0__PLL_DBG_LC_VCTL_ADC_EN_0__SHIFT__CI__VI 0x00000003
#define PB1_PLL_LC0_CTRL_REG0__PLL_TST_LC_USAMPLE_EN_0__SHIFT__CI__VI 0x00000004
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_EN_0__SHIFT__CI__VI 0x00000003
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0__SHIFT__CI__VI 0x00000000
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0__SHIFT__CI__VI 0x00000007
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0__SHIFT__CI__VI 0x00000004
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_EN_0__SHIFT__CI__VI 0x00000009
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000008
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_EN_0__SHIFT__CI__VI 0x00000012
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_VAL_0__SHIFT__CI__VI 0x0000000a
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_EN_0__SHIFT__CI__VI 0x0000001c
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0__SHIFT__CI__VI 0x00000013
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_EN_0__SHIFT__CI__VI 0x0000001f
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_VAL_0__SHIFT__CI__VI 0x0000001d
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0__SHIFT__CI__VI 0x00000003
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0__SHIFT__CI__VI 0x00000000
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_EN_0__SHIFT__CI__VI 0x00000012
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0__SHIFT__CI__VI 0x0000000e
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0__SHIFT__CI__VI 0x00000005
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000004
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0__SHIFT__CI__VI 0x00000007
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000006
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_EN_0__SHIFT__CI__VI 0x00000009
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_VAL_0__SHIFT__CI__VI 0x00000008
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_FREQMODE__SHIFT__CI 0x00000008
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_FREQMODE__SHIFT__CI 0x00000008
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_FREQMODE__SHIFT__CI 0x00000008
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_FREQMODE__SHIFT__CI 0x00000008
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_ANALOG_SEL_0__SHIFT__CI__VI 0x00000000
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_EXT_RESET_EN_0__SHIFT__CI__VI 0x00000002
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_LF_CNTRL_0__SHIFT__CI__VI 0x00000004
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_VCTL_ADC_EN_0__SHIFT__CI__VI 0x00000003
#define PB1_PLL_RO0_CTRL_REG0__PLL_TST_RO_USAMPLE_EN_0__SHIFT__CI__VI 0x0000000b
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_EN_0__SHIFT__CI__VI 0x00000008
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0__SHIFT__CI__VI 0x00000000
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0__SHIFT__CI__VI 0x0000000c
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0__SHIFT__CI__VI 0x00000009
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_EN_0__SHIFT__CI__VI 0x0000000e
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0__SHIFT__CI__VI 0x0000000d
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_EN_0__SHIFT__CI__VI 0x0000001c
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_VAL_0__SHIFT__CI__VI 0x0000000f
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0__SHIFT__CI__VI 0x0000001f
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0__SHIFT__CI__VI 0x0000001e
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0__SHIFT__CI__VI 0x00000016
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0__SHIFT__CI__VI 0x00000013
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_EN_0__SHIFT__CI__VI 0x00000005
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_VAL_0__SHIFT__CI__VI 0x00000000
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_EN_0__SHIFT__CI__VI 0x00000008
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_VAL_0__SHIFT__CI__VI 0x00000006
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0__SHIFT__CI__VI 0x0000000a
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000009
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0__SHIFT__CI__VI 0x0000000c
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0__SHIFT__CI__VI 0x0000000b
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_EN_0__SHIFT__CI__VI 0x0000000e
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_VAL_0__SHIFT__CI__VI 0x0000000d
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_FREQMODE__SHIFT__CI 0x00000008
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_FREQMODE__SHIFT__CI 0x00000008
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_FREQMODE__SHIFT__CI 0x00000008
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_FREQMODE__SHIFT__CI 0x00000008
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_FREQMODE_SCI_UPDT__SHIFT__CI 0x00000001
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_SCI_UPDT__SHIFT__CI 0x00000000
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLPWR__SHIFT__CI__VI 0x00000004
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0__SHIFT__CI__VI 0x00000009
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1__SHIFT__CI__VI 0x0000000a
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2__SHIFT__CI__VI 0x0000000b
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN__SHIFT__CI 0x00000014
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN__SHIFT__CI 0x00000015
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0__SHIFT__CI__VI 0x0000000c
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1__SHIFT__CI__VI 0x0000000d
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2__SHIFT__CI__VI 0x0000000e
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN__SHIFT__CI 0x00000016
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN__SHIFT__CI 0x00000017
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_PWRON_LUT_ENTRY_LS2__SHIFT__CI__VI 0x00000008
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0__SHIFT__CI__VI 0x00000001
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1__SHIFT__CI__VI 0x00000002
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2__SHIFT__CI__VI 0x00000003
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN__SHIFT__CI 0x00000010
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN__SHIFT__CI 0x00000011
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0__SHIFT__CI__VI 0x00000004
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1__SHIFT__CI__VI 0x00000005
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2__SHIFT__CI__VI 0x00000006
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN__SHIFT__CI 0x00000012
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN__SHIFT__CI 0x00000013
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_PWRON_LUT_ENTRY_LS2__SHIFT__CI__VI 0x00000007
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_TST_LOSPDTST_SRC__SHIFT__CI__VI 0x00000000
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN1__SHIFT__CI__VI 0x00000000
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN2__SHIFT__CI__VI 0x0000000a
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN3__SHIFT__CI__VI 0x00000014
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_RST_MODE__SHIFT__CI 0x0000001e
#define PB1_RX_GLB_CTRL_REG1__RX_ADAPT_HLD_ASRT_TO_DCLK_EN__SHIFT__CI__VI 0x0000001e
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN1__SHIFT__CI__VI 0x00000000
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN2__SHIFT__CI__VI 0x00000004
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN3__SHIFT__CI__VI 0x00000008
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN1__SHIFT__CI__VI 0x0000000c
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN2__SHIFT__CI__VI 0x00000010
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN3__SHIFT__CI__VI 0x00000014
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN1__SHIFT__CI__VI 0x00000018
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN2__SHIFT__CI__VI 0x00000019
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN3__SHIFT__CI__VI 0x0000001a
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN1__SHIFT__CI__VI 0x0000001b
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN2__SHIFT__CI__VI 0x0000001c
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN3__SHIFT__CI__VI 0x0000001d
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN1__SHIFT__CI__VI 0x0000000c
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN2__SHIFT__CI__VI 0x00000010
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN3__SHIFT__CI__VI 0x00000014
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN1__SHIFT__CI__VI 0x00000018
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN2__SHIFT__CI__VI 0x0000001a
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN3__SHIFT__CI__VI 0x0000001c
#define PB1_RX_GLB_CTRL_REG2__RX_DCLK_EN_ASRT_TO_ADAPT_HLD__SHIFT__CI__VI 0x0000001e
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN1__SHIFT__CI__VI 0x00000000
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN2__SHIFT__CI__VI 0x00000001
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN3__SHIFT__CI__VI 0x00000002
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN1__SHIFT__CI__VI 0x00000014
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN2__SHIFT__CI__VI 0x00000018
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN3__SHIFT__CI__VI 0x0000001c
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN1__SHIFT__CI__VI 0x00000000
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN2__SHIFT__CI__VI 0x00000003
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN3__SHIFT__CI__VI 0x00000006
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN1__SHIFT__CI__VI 0x00000014
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN2__SHIFT__CI__VI 0x00000018
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN3__SHIFT__CI__VI 0x0000001c
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN1__SHIFT__CI__VI 0x00000009
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN2__SHIFT__CI__VI 0x0000000c
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN3__SHIFT__CI__VI 0x0000000f
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN1__SHIFT__CI__VI 0x00000000
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN2__SHIFT__CI__VI 0x00000005
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN3__SHIFT__CI__VI 0x0000000a
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN1__SHIFT__CI__VI 0x0000000f
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN2__SHIFT__CI__VI 0x00000010
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN3__SHIFT__CI__VI 0x00000011
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN1__SHIFT__CI__VI 0x00000012
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN2__SHIFT__CI__VI 0x00000013
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN3__SHIFT__CI__VI 0x00000014
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN1__SHIFT__CI__VI 0x0000001b
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN2__SHIFT__CI__VI 0x0000001c
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN3__SHIFT__CI__VI 0x0000001d
#define PB1_RX_GLB_CTRL_REG5__RX_FORCE_DLL_RST_RXPWR_LS2OFF_TO_LS0__SHIFT__CI__VI 0x0000001e
#define PB1_RX_GLB_CTRL_REG6__RX_AUX_PWRON_LUT_ENTRY_LS2__SHIFT__CI__VI 0x0000001b
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN1__SHIFT__CI__VI 0x00000000
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN2__SHIFT__CI__VI 0x00000004
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN3__SHIFT__CI__VI 0x00000008
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN1__SHIFT__CI__VI 0x0000000c
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN2__SHIFT__CI__VI 0x00000010
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN3__SHIFT__CI__VI 0x00000014
#define PB1_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS0_CDR_EN_0__SHIFT__CI__VI 0x00000018
#define PB1_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS2__SHIFT__CI__VI 0x0000001a
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN1__SHIFT__CI__VI 0x00000012
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN2__SHIFT__CI__VI 0x00000015
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN3__SHIFT__CI__VI 0x00000018
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN1__SHIFT__CI__VI 0x0000001b
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN2__SHIFT__CI__VI 0x0000001c
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN3__SHIFT__CI__VI 0x0000001d
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN1__SHIFT__CI__VI 0x00000000
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN2__SHIFT__CI__VI 0x00000004
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN3__SHIFT__CI__VI 0x00000008
#define PB1_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS0_CDR_EN_0__SHIFT__CI__VI 0x0000000c
#define PB1_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS2__SHIFT__CI__VI 0x0000000d
#define PB1_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_LS2__SHIFT__CI 0x00000011
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_EN__SHIFT__CI__VI 0x0000001f
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_VAL__SHIFT__CI__VI 0x0000001e
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_EN__SHIFT__CI__VI 0x00000001
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_EN__SHIFT__CI__VI 0x00000003
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_VAL__SHIFT__CI__VI 0x00000002
#define PB1_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_EN__SHIFT__CI__VI 0x0000001d
#define PB1_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_VAL__SHIFT__CI__VI 0x0000001c
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_EN__SHIFT__CI__VI 0x00000008
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_VAL__SHIFT__CI__VI 0x00000006
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_EN__SHIFT__CI__VI 0x0000000a
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_VAL__SHIFT__CI__VI 0x00000009
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_EN__SHIFT__CI__VI 0x0000000c
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_VAL__SHIFT__CI__VI 0x0000000b
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_EN__SHIFT__CI__VI 0x0000000e
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_VAL__SHIFT__CI__VI 0x0000000d
#define PB1_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_EN__SHIFT__CI__VI 0x00000010
#define PB1_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_VAL__SHIFT__CI__VI 0x0000000f
#define PB1_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_EN__SHIFT__CI__VI 0x00000012
#define PB1_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_VAL__SHIFT__CI__VI 0x00000011
#define PB1_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_EN__SHIFT__CI__VI 0x00000014
#define PB1_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_VAL__SHIFT__CI__VI 0x00000013
#define PB1_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_EN__SHIFT__CI__VI 0x00000016
#define PB1_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_VAL__SHIFT__CI__VI 0x00000015
#define PB1_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_EN__SHIFT__CI__VI 0x00000018
#define PB1_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_VAL__SHIFT__CI__VI 0x00000017
#define PB1_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_EN__SHIFT__CI__VI 0x00000001
#define PB1_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L0T3__SHIFT__CI 0x00000004
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L12T15__SHIFT__CI 0x00000007
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L4T7__SHIFT__CI 0x00000005
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L8T11__SHIFT__CI 0x00000006
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L0T3__SHIFT__CI 0x0000000c
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L12T15__SHIFT__CI 0x0000000f
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L4T7__SHIFT__CI 0x0000000d
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L8T11__SHIFT__CI 0x0000000e
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L0T3__SHIFT__CI 0x00000010
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L12T15__SHIFT__CI 0x00000013
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L4T7__SHIFT__CI 0x00000011
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L8T11__SHIFT__CI 0x00000012
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L0T3__SHIFT__CI 0x00000014
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L12T15__SHIFT__CI 0x00000017
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L4T7__SHIFT__CI 0x00000015
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L8T11__SHIFT__CI 0x00000016
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L0T3__SHIFT__CI 0x00000008
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L12T15__SHIFT__CI 0x0000000b
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L4T7__SHIFT__CI 0x00000009
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L8T11__SHIFT__CI 0x0000000a
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L0T3__SHIFT__CI 0x00000000
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L12T15__SHIFT__CI 0x00000003
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L4T7__SHIFT__CI 0x00000001
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L8T11__SHIFT__CI 0x00000002
#define PB1_RX_LANE0_CTRL_REG0__RX_BACKUP_0__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE0_CTRL_REG0__RX_CFG_OVR_PWRSF_0__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE0_CTRL_REG0__RX_DBG_ANALOG_SEL_0__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE0_CTRL_REG0__RX_TST_BSCAN_EN_0__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_0__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__ENABLEFOM_0__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTFOM_0__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RESPONSEMODE_0__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RXPRESETHINT_0__SHIFT__CI 0x00000004
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RXPWR_0__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE10_CTRL_REG0__RX_BACKUP_10__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE10_CTRL_REG0__RX_CFG_OVR_PWRSF_10__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE10_CTRL_REG0__RX_DBG_ANALOG_SEL_10__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE10_CTRL_REG0__RX_TST_BSCAN_EN_10__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_10__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__ENABLEFOM_10__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTFOM_10__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RESPONSEMODE_10__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RXPRESETHINT_10__SHIFT__CI 0x00000004
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RXPWR_10__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE11_CTRL_REG0__RX_BACKUP_11__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE11_CTRL_REG0__RX_CFG_OVR_PWRSF_11__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE11_CTRL_REG0__RX_DBG_ANALOG_SEL_11__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE11_CTRL_REG0__RX_TST_BSCAN_EN_11__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_11__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__ENABLEFOM_11__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTFOM_11__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RESPONSEMODE_11__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RXPRESETHINT_11__SHIFT__CI 0x00000004
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RXPWR_11__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE12_CTRL_REG0__RX_BACKUP_12__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE12_CTRL_REG0__RX_CFG_OVR_PWRSF_12__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE12_CTRL_REG0__RX_DBG_ANALOG_SEL_12__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE12_CTRL_REG0__RX_TST_BSCAN_EN_12__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_12__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__ENABLEFOM_12__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTFOM_12__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RESPONSEMODE_12__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RXPRESETHINT_12__SHIFT__CI 0x00000004
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RXPWR_12__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE13_CTRL_REG0__RX_BACKUP_13__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE13_CTRL_REG0__RX_CFG_OVR_PWRSF_13__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE13_CTRL_REG0__RX_DBG_ANALOG_SEL_13__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE13_CTRL_REG0__RX_TST_BSCAN_EN_13__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_13__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__ENABLEFOM_13__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTFOM_13__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RESPONSEMODE_13__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RXPRESETHINT_13__SHIFT__CI 0x00000004
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RXPWR_13__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE14_CTRL_REG0__RX_BACKUP_14__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE14_CTRL_REG0__RX_CFG_OVR_PWRSF_14__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE14_CTRL_REG0__RX_DBG_ANALOG_SEL_14__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE14_CTRL_REG0__RX_TST_BSCAN_EN_14__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_14__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__ENABLEFOM_14__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTFOM_14__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RESPONSEMODE_14__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RXPRESETHINT_14__SHIFT__CI 0x00000004
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RXPWR_14__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE15_CTRL_REG0__RX_BACKUP_15__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE15_CTRL_REG0__RX_CFG_OVR_PWRSF_15__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE15_CTRL_REG0__RX_DBG_ANALOG_SEL_15__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE15_CTRL_REG0__RX_TST_BSCAN_EN_15__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_15__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__ENABLEFOM_15__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTFOM_15__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RESPONSEMODE_15__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RXPRESETHINT_15__SHIFT__CI 0x00000004
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RXPWR_15__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE1_CTRL_REG0__RX_BACKUP_1__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE1_CTRL_REG0__RX_CFG_OVR_PWRSF_1__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE1_CTRL_REG0__RX_DBG_ANALOG_SEL_1__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE1_CTRL_REG0__RX_TST_BSCAN_EN_1__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_1__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__ENABLEFOM_1__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTFOM_1__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RESPONSEMODE_1__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RXPRESETHINT_1__SHIFT__CI 0x00000004
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RXPWR_1__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE2_CTRL_REG0__RX_BACKUP_2__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE2_CTRL_REG0__RX_CFG_OVR_PWRSF_2__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE2_CTRL_REG0__RX_DBG_ANALOG_SEL_2__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE2_CTRL_REG0__RX_TST_BSCAN_EN_2__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_2__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__ENABLEFOM_2__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTFOM_2__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RESPONSEMODE_2__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXPRESETHINT_2__SHIFT__CI 0x00000004
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXPWR_2__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE3_CTRL_REG0__RX_BACKUP_3__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE3_CTRL_REG0__RX_CFG_OVR_PWRSF_3__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE3_CTRL_REG0__RX_DBG_ANALOG_SEL_3__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE3_CTRL_REG0__RX_TST_BSCAN_EN_3__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_3__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__ENABLEFOM_3__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTFOM_3__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RESPONSEMODE_3__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RXPRESETHINT_3__SHIFT__CI 0x00000004
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RXPWR_3__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE4_CTRL_REG0__RX_BACKUP_4__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE4_CTRL_REG0__RX_CFG_OVR_PWRSF_4__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE4_CTRL_REG0__RX_DBG_ANALOG_SEL_4__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE4_CTRL_REG0__RX_TST_BSCAN_EN_4__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_4__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__ENABLEFOM_4__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTFOM_4__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RESPONSEMODE_4__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RXPRESETHINT_4__SHIFT__CI 0x00000004
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RXPWR_4__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE5_CTRL_REG0__RX_BACKUP_5__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE5_CTRL_REG0__RX_CFG_OVR_PWRSF_5__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE5_CTRL_REG0__RX_DBG_ANALOG_SEL_5__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE5_CTRL_REG0__RX_TST_BSCAN_EN_5__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_5__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__ENABLEFOM_5__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTFOM_5__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RESPONSEMODE_5__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RXPRESETHINT_5__SHIFT__CI 0x00000004
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RXPWR_5__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE6_CTRL_REG0__RX_BACKUP_6__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE6_CTRL_REG0__RX_CFG_OVR_PWRSF_6__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE6_CTRL_REG0__RX_DBG_ANALOG_SEL_6__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE6_CTRL_REG0__RX_TST_BSCAN_EN_6__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_6__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__ENABLEFOM_6__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTFOM_6__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RESPONSEMODE_6__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RXPRESETHINT_6__SHIFT__CI 0x00000004
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RXPWR_6__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE7_CTRL_REG0__RX_BACKUP_7__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE7_CTRL_REG0__RX_CFG_OVR_PWRSF_7__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE7_CTRL_REG0__RX_DBG_ANALOG_SEL_7__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE7_CTRL_REG0__RX_TST_BSCAN_EN_7__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_7__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__ENABLEFOM_7__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTFOM_7__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RESPONSEMODE_7__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RXPRESETHINT_7__SHIFT__CI 0x00000004
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RXPWR_7__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE8_CTRL_REG0__RX_BACKUP_8__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE8_CTRL_REG0__RX_CFG_OVR_PWRSF_8__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE8_CTRL_REG0__RX_DBG_ANALOG_SEL_8__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE8_CTRL_REG0__RX_TST_BSCAN_EN_8__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_8__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__ENABLEFOM_8__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTFOM_8__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RESPONSEMODE_8__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RXPRESETHINT_8__SHIFT__CI 0x00000004
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RXPWR_8__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE9_CTRL_REG0__RX_BACKUP_9__SHIFT__CI__VI 0x00000000
#define PB1_RX_LANE9_CTRL_REG0__RX_CFG_OVR_PWRSF_9__SHIFT__CI__VI 0x0000000d
#define PB1_RX_LANE9_CTRL_REG0__RX_DBG_ANALOG_SEL_9__SHIFT__CI__VI 0x0000000a
#define PB1_RX_LANE9_CTRL_REG0__RX_TST_BSCAN_EN_9__SHIFT__CI__VI 0x0000000c
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_9__SHIFT__CI__VI 0x00000003
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__ENABLEFOM_9__SHIFT__CI__VI 0x00000007
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTFOM_9__SHIFT__CI__VI 0x00000008
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RESPONSEMODE_9__SHIFT__CI__VI 0x00000009
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RXPRESETHINT_9__SHIFT__CI 0x00000004
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RXPWR_9__SHIFT__CI__VI 0x00000000
#define PB1_STRAP_GLB_REG0__STRAP_CFG_IDLEDET_TH__SHIFT__CI__VI 0x00000005
#define PB1_STRAP_GLB_REG0__STRAP_DBG_RXDLL_VREG_REF_SEL__SHIFT__CI__VI 0x0000000f
#define PB1_STRAP_GLB_REG0__STRAP_DBG_RXPI_OFFSET_BYP_VAL__SHIFT__CI__VI 0x00000015
#define PB1_STRAP_GLB_REG0__STRAP_DBG_RXRDATA_GATING_DISABLE__SHIFT__CI__VI 0x00000014
#define PB1_STRAP_GLB_REG0__STRAP_DFT_CALIB_BYPASS__SHIFT__CI__VI 0x00000003
#define PB1_STRAP_GLB_REG0__STRAP_DFT_RXBSCAN_EN_VAL__SHIFT__CI__VI 0x00000002
#define PB1_STRAP_GLB_REG0__STRAP_PLL_CFG_LC_VCO_TUNE__SHIFT__CI__VI 0x00000010
#define PB1_STRAP_GLB_REG0__STRAP_PWRGOOD_OVRD__SHIFT__CI__VI 0x0000000e
#define PB1_STRAP_GLB_REG0__STRAP_QUICK_SIM_START__SHIFT__CI__VI 0x00000001
#define PB1_STRAP_GLB_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_VAL__SHIFT__CI__VI 0x00000007
#define PB1_STRAP_GLB_REG0__STRAP_RX_CFG_OVR_PWRSF__SHIFT__CI__VI 0x0000000c
#define PB1_STRAP_GLB_REG0__STRAP_RX_TRK_MODE_0___SHIFT__CI__VI 0x0000000d
#define PB1_STRAP_PIN_REG0__STRAP_TX_DEEMPH_EN__SHIFT__CI__VI 0x00000001
#define PB1_STRAP_PIN_REG0__STRAP_TX_FULL_SWING__SHIFT__CI__VI 0x00000002
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_BW_CNTRL__SHIFT__CI__VI 0x00000001
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_LF_CNTRL__SHIFT__CI__VI 0x00000004
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_BW_CNTRL__SHIFT__CI__VI 0x00000010
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_VTOI_BIAS_CNTRL_DIS__SHIFT__CI__VI 0x0000000f
#define PB1_STRAP_PLL_REG0__STRAP_PLL_STRAP_SEL__SHIFT__CI__VI 0x00000018
#define PB1_STRAP_PLL_REG0__STRAP_TX_RXDET_X1_SSF__SHIFT__CI__VI 0x0000000d
#define PB1_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF0_SEL__SHIFT__CI__VI 0x00000008
#define PB1_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF1_SEL__SHIFT__CI__VI 0x0000000a
#define PB1_STRAP_RX_REG0__STRAP_DBG_RXPI_OFFSET_BYP_EN__SHIFT__CI__VI 0x00000006
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_CDR_TIME__SHIFT__CI__VI 0x0000000c
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_DLL_FLOCK_DISABLE__SHIFT__CI__VI 0x00000005
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_FOM_TIME__SHIFT__CI__VI 0x00000010
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_DIS__SHIFT__CI__VI 0x00000007
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_TIME__SHIFT__CI__VI 0x00000014
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_OC_TIME__SHIFT__CI__VI 0x00000018
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_TERM_MODE__SHIFT__CI__VI 0x0000001f
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_TH_LOOP_GAIN__SHIFT__CI__VI 0x00000001
#define PB1_STRAP_RX_REG0__STRAP_TX_CFG_RPTR_RST_VAL__SHIFT__CI__VI 0x0000001c
#define PB1_STRAP_RX_REG1__STRAP_BG_CFG_RO_REG_VREF_SEL__SHIFT__CI__VI 0x00000005
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_ADAPT_MODE__SHIFT__CI__VI 0x0000000f
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PH_GAIN__SHIFT__CI__VI 0x0000000b
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PI_STPSZ__SHIFT__CI__VI 0x00000001
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_DFE_TIME__SHIFT__CI__VI 0x00000019
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_LOOP_GAIN__SHIFT__CI__VI 0x0000001d
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_DIS__SHIFT__CI__VI 0x00000007
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_VAL__SHIFT__CI__VI 0x00000008
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_SHUNT_DIS__SHIFT__CI__VI 0x0000001f
#define PB1_STRAP_RX_REG1__STRAP_TX_DEEMPH_PRSHT_STNG__SHIFT__CI__VI 0x00000002
#define PB1_STRAP_TX_REG0__STRAP_RX_TRK_MODE_1___SHIFT__CI__VI 0x0000001d
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_EN__SHIFT__CI__VI 0x00000001
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_TAP_SEL__SHIFT__CI__VI 0x00000005
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_EN__SHIFT__CI__VI 0x00000009
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_TAP_SEL__SHIFT__CI__VI 0x0000000e
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_EN__SHIFT__CI__VI 0x00000013
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_TAP_SEL__SHIFT__CI__VI 0x00000017
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_EN__SHIFT__CI__VI 0x0000001b
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_TAP_SEL__SHIFT__CI__VI 0x0000001c
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_SWING_BOOST_EN__SHIFT__CI__VI 0x0000001e
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_0__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_10__SHIFT__CI__VI 0x0000000a
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_11__SHIFT__CI__VI 0x0000000b
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_12__SHIFT__CI__VI 0x0000000c
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_13__SHIFT__CI__VI 0x0000000d
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_14__SHIFT__CI__VI 0x0000000e
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_15__SHIFT__CI__VI 0x0000000f
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_16__SHIFT__CI__VI 0x00000010
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_17__SHIFT__CI__VI 0x00000011
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_18__SHIFT__CI__VI 0x00000012
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_19__SHIFT__CI__VI 0x00000013
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_1__SHIFT__CI__VI 0x00000001
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_20__SHIFT__CI__VI 0x00000014
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_21__SHIFT__CI__VI 0x00000015
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_22__SHIFT__CI__VI 0x00000016
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_23__SHIFT__CI__VI 0x00000017
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_24__SHIFT__CI__VI 0x00000018
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_25__SHIFT__CI__VI 0x00000019
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_26__SHIFT__CI__VI 0x0000001a
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_27__SHIFT__CI__VI 0x0000001b
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_28__SHIFT__CI__VI 0x0000001c
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_29__SHIFT__CI__VI 0x0000001d
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_2__SHIFT__CI__VI 0x00000002
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_30__SHIFT__CI__VI 0x0000001e
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_31__SHIFT__CI__VI 0x0000001f
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_3__SHIFT__CI__VI 0x00000003
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_4__SHIFT__CI__VI 0x00000004
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_5__SHIFT__CI__VI 0x00000005
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_6__SHIFT__CI__VI 0x00000006
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_7__SHIFT__CI__VI 0x00000007
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_8__SHIFT__CI__VI 0x00000008
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_9__SHIFT__CI__VI 0x00000009
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_32__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_33__SHIFT__CI__VI 0x00000001
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_34__SHIFT__CI__VI 0x00000002
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_35__SHIFT__CI__VI 0x00000003
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_36__SHIFT__CI__VI 0x00000004
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_37__SHIFT__CI__VI 0x00000005
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_38__SHIFT__CI__VI 0x00000006
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_39__SHIFT__CI__VI 0x00000007
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_40__SHIFT__CI__VI 0x00000008
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_41__SHIFT__CI__VI 0x00000009
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_42__SHIFT__CI__VI 0x0000000a
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_43__SHIFT__CI__VI 0x0000000b
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_44__SHIFT__CI__VI 0x0000000c
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_45__SHIFT__CI__VI 0x0000000d
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_46__SHIFT__CI__VI 0x0000000e
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_47__SHIFT__CI__VI 0x0000000f
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_48__SHIFT__CI__VI 0x00000010
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_49__SHIFT__CI__VI 0x00000011
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_50__SHIFT__CI__VI 0x00000012
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_51__SHIFT__CI__VI 0x00000013
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_52__SHIFT__CI__VI 0x00000014
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_53__SHIFT__CI__VI 0x00000015
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_54__SHIFT__CI__VI 0x00000016
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_55__SHIFT__CI__VI 0x00000017
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_56__SHIFT__CI__VI 0x00000018
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_57__SHIFT__CI__VI 0x00000019
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_58__SHIFT__CI__VI 0x0000001a
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_59__SHIFT__CI__VI 0x0000001b
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_60__SHIFT__CI__VI 0x0000001c
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_61__SHIFT__CI__VI 0x0000001d
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_62__SHIFT__CI__VI 0x0000001e
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_63__SHIFT__CI__VI 0x0000001f
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_64__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_65__SHIFT__CI__VI 0x00000001
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_66__SHIFT__CI__VI 0x00000002
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_67__SHIFT__CI__VI 0x00000003
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_68__SHIFT__CI__VI 0x00000004
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_69__SHIFT__CI__VI 0x00000005
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_70__SHIFT__CI__VI 0x00000006
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_71__SHIFT__CI__VI 0x00000007
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_72__SHIFT__CI__VI 0x00000008
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_73__SHIFT__CI__VI 0x00000009
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_74__SHIFT__CI__VI 0x0000000a
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_75__SHIFT__CI__VI 0x0000000b
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_76__SHIFT__CI__VI 0x0000000c
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_77__SHIFT__CI__VI 0x0000000d
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_78__SHIFT__CI__VI 0x0000000e
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_79__SHIFT__CI__VI 0x0000000f
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_80__SHIFT__CI__VI 0x00000010
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_81__SHIFT__CI__VI 0x00000011
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_82__SHIFT__CI__VI 0x00000012
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_83__SHIFT__CI__VI 0x00000013
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_84__SHIFT__CI__VI 0x00000014
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_85__SHIFT__CI__VI 0x00000015
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_86__SHIFT__CI__VI 0x00000016
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_87__SHIFT__CI__VI 0x00000017
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_88__SHIFT__CI__VI 0x00000018
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_89__SHIFT__CI__VI 0x00000019
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_90__SHIFT__CI__VI 0x0000001a
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_91__SHIFT__CI__VI 0x0000001b
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_92__SHIFT__CI__VI 0x0000001c
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_93__SHIFT__CI__VI 0x0000001d
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_94__SHIFT__CI__VI 0x0000001e
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_95__SHIFT__CI__VI 0x0000001f
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_100__SHIFT__CI__VI 0x00000004
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_101__SHIFT__CI__VI 0x00000005
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_102__SHIFT__CI__VI 0x00000006
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_103__SHIFT__CI__VI 0x00000007
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_104__SHIFT__CI__VI 0x00000008
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_105__SHIFT__CI__VI 0x00000009
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_106__SHIFT__CI__VI 0x0000000a
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_107__SHIFT__CI__VI 0x0000000b
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_108__SHIFT__CI__VI 0x0000000c
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_109__SHIFT__CI__VI 0x0000000d
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_96__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_97__SHIFT__CI__VI 0x00000001
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_98__SHIFT__CI__VI 0x00000002
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_99__SHIFT__CI__VI 0x00000003
#define PB1_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN1__SHIFT__CI__VI 0x00000008
#define PB1_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN2__SHIFT__CI__VI 0x0000000b
#define PB1_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN3__SHIFT__CI__VI 0x0000000e
#define PB1_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_DIR_VER__SHIFT__CI__VI 0x00000016
#define PB1_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_EN__SHIFT__CI__VI 0x00000015
#define PB1_TX_GLB_CTRL_REG0__TX_DATA_CLK_GATING__SHIFT__CI__VI 0x00000013
#define PB1_TX_GLB_CTRL_REG0__TX_DCLK_EN_LSX_ALWAYS_ON__SHIFT__CI__VI 0x00000017
#define PB1_TX_GLB_CTRL_REG0__TX_DRV_DATA_ASRT_DLY_VAL__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_CTRL_REG0__TX_DRV_DATA_DSRT_DLY_VAL__SHIFT__CI__VI 0x00000003
#define PB1_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_OFF__SHIFT__CI 0x00000018
#define PB1_TX_GLB_CTRL_REG0__TX_PRESET_TABLE_BYPASS__SHIFT__CI__VI 0x00000014
#define PB1_TX_GLB_CTRL_REG0__TX_STAGGER_CTRL__SHIFT__CI__VI 0x00000011
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX16_EN_L0T15__SHIFT__CI__VI 0x0000001e
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_0__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_10__SHIFT__CI__VI 0x0000000a
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_11__SHIFT__CI__VI 0x0000000b
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_12__SHIFT__CI__VI 0x0000000c
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_13__SHIFT__CI__VI 0x0000000d
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_14__SHIFT__CI__VI 0x0000000e
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_15__SHIFT__CI__VI 0x0000000f
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_1__SHIFT__CI__VI 0x00000001
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_2__SHIFT__CI__VI 0x00000002
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_3__SHIFT__CI__VI 0x00000003
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_4__SHIFT__CI__VI 0x00000004
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_5__SHIFT__CI__VI 0x00000005
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_6__SHIFT__CI__VI 0x00000006
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_7__SHIFT__CI__VI 0x00000007
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_8__SHIFT__CI__VI 0x00000008
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_9__SHIFT__CI__VI 0x00000009
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L0T1__SHIFT__CI__VI 0x00000010
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L10T11__SHIFT__CI__VI 0x00000015
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L12T13__SHIFT__CI__VI 0x00000016
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L14T15__SHIFT__CI__VI 0x00000017
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L2T3__SHIFT__CI__VI 0x00000011
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L4T5__SHIFT__CI__VI 0x00000012
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L6T7__SHIFT__CI__VI 0x00000013
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L8T9__SHIFT__CI__VI 0x00000014
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L0T3__SHIFT__CI__VI 0x00000018
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L12T15__SHIFT__CI__VI 0x0000001b
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L4T7__SHIFT__CI__VI 0x00000019
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L8T11__SHIFT__CI__VI 0x0000001a
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L0T7__SHIFT__CI__VI 0x0000001c
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L8T15__SHIFT__CI__VI 0x0000001d
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_EN__SHIFT__CI__VI 0x00000003
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000004
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_OVRD_EN__SHIFT__CI__VI 0x00000008
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000009
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_OVRD_EN__SHIFT__CI__VI 0x0000000d
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_GEN1_OVRD_VAL__SHIFT__CI__VI 0x0000000e
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_OVRD_EN__SHIFT__CI__VI 0x00000013
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000014
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_OVRD_EN__SHIFT__CI__VI 0x00000019
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_GEN1_OVRD_VAL__SHIFT__CI__VI 0x0000001a
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_OVRD_EN__SHIFT__CI__VI 0x0000001e
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_OVRD_EN__SHIFT__CI__VI 0x00000004
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000005
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_OVRD_EN__SHIFT__CI__VI 0x00000006
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_GEN1_OVRD_VAL__SHIFT__CI__VI 0x00000007
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_OVRD_EN__SHIFT__CI__VI 0x00000008
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_EN__SHIFT__CI__VI 0x0000000a
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_VAL__SHIFT__CI__VI 0x00000009
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_EN__SHIFT__CI__VI 0x0000000c
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_VAL__SHIFT__CI__VI 0x0000000b
#define PB1_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_EN__SHIFT__CI__VI 0x0000000e
#define PB1_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_VAL__SHIFT__CI__VI 0x0000000d
#define PB1_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_EN__SHIFT__CI__VI 0x00000019
#define PB1_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_VAL__SHIFT__CI__VI 0x0000000f
#define PB1_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_EN__SHIFT__CI__VI 0x0000001b
#define PB1_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_VAL__SHIFT__CI__VI 0x0000001a
#define PB1_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_EN__SHIFT__CI__VI 0x0000001d
#define PB1_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_VAL__SHIFT__CI__VI 0x0000001c
#define PB1_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_EN__SHIFT__CI__VI 0x0000001f
#define PB1_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_VAL__SHIFT__CI__VI 0x0000001e
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV0_EN_GEN2_OVRD_VAL__SHIFT__CI__VI 0x0000000c
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV0_TAP_SEL_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000010
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV1_EN_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000014
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV1_TAP_SEL_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000019
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_EN__SHIFT__CI__VI 0x0000000b
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_VAL__SHIFT__CI__VI 0x0000000a
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_EN__SHIFT__CI__VI 0x00000003
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_VAL__SHIFT__CI__VI 0x00000002
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_EN__SHIFT__CI__VI 0x00000005
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_VAL__SHIFT__CI__VI 0x00000004
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_EN__SHIFT__CI__VI 0x00000007
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_VAL__SHIFT__CI__VI 0x00000006
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_EN__SHIFT__CI__VI 0x00000009
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_VAL__SHIFT__CI__VI 0x00000008
#define PB1_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_EN__SHIFT__CI__VI 0x00000001
#define PB1_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV0_EN_GEN3_OVRD_VAL__SHIFT__CI__VI 0x0000000a
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV0_TAP_SEL_GEN3_OVRD_VAL__SHIFT__CI__VI 0x0000000e
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV1_EN_GEN3_OVRD_VAL__SHIFT__CI__VI 0x00000012
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV1_TAP_SEL_GEN3_OVRD_VAL__SHIFT__CI__VI 0x00000017
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN3_OVRD_VAL__SHIFT__CI__VI 0x0000001c
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV2_TAP_SEL_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000004
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRVX_EN_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000008
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRVX_TAP_SEL_GEN2_OVRD_VAL__SHIFT__CI__VI 0x00000009
#define PB1_TX_GLB_OVRD_REG4__TX_CFG_DRV2_TAP_SEL_GEN3_OVRD_VAL__SHIFT__CI__VI 0x00000000
#define PB1_TX_GLB_OVRD_REG4__TX_CFG_DRVX_EN_GEN3_OVRD_VAL__SHIFT__CI__VI 0x00000004
#define PB1_TX_GLB_OVRD_REG4__TX_CFG_DRVX_TAP_SEL_GEN3_OVRD_VAL__SHIFT__CI__VI 0x00000005
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L0T3__SHIFT__CI 0x00000008
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L12T15__SHIFT__CI 0x0000000b
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L4T7__SHIFT__CI 0x00000009
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L8T11__SHIFT__CI 0x0000000a
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L0T3__SHIFT__CI 0x0000000c
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L12T15__SHIFT__CI 0x0000000f
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L4T7__SHIFT__CI 0x0000000d
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L8T11__SHIFT__CI 0x0000000e
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L0T3__SHIFT__CI 0x00000004
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L12T15__SHIFT__CI 0x00000007
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L4T7__SHIFT__CI 0x00000005
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L8T11__SHIFT__CI 0x00000006
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L0T3__SHIFT__CI 0x00000000
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L12T15__SHIFT__CI 0x00000003
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L4T7__SHIFT__CI 0x00000001
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L8T11__SHIFT__CI 0x00000002
#define PB1_TX_LANE0_CTRL_REG0__TX_CFG_DISPCLK_MODE_0__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE0_CTRL_REG0__TX_CFG_INV_DATA_0__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE0_CTRL_REG0__TX_CFG_SWING_BOOST_EN_0__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE0_CTRL_REG0__TX_DBG_PRBS_EN_0__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_EN_0__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_0__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_0__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_0__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_0__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_0__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_0__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENTID_0__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENT_0__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__DEEMPH_0__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__INCOHERENTCK_0__SHIFT__CI 0x00000003
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__TXMARG_0__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__TXPWR_0__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE10_CTRL_REG0__TX_CFG_DISPCLK_MODE_10__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE10_CTRL_REG0__TX_CFG_INV_DATA_10__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE10_CTRL_REG0__TX_CFG_SWING_BOOST_EN_10__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE10_CTRL_REG0__TX_DBG_PRBS_EN_10__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_EN_10__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_10__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_10__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_10__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_10__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_10__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_10__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_10__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENTID_10__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENT_10__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__DEEMPH_10__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__INCOHERENTCK_10__SHIFT__CI 0x00000003
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__TXMARG_10__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__TXPWR_10__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE11_CTRL_REG0__TX_CFG_DISPCLK_MODE_11__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE11_CTRL_REG0__TX_CFG_INV_DATA_11__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE11_CTRL_REG0__TX_CFG_SWING_BOOST_EN_11__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE11_CTRL_REG0__TX_DBG_PRBS_EN_11__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_EN_11__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_11__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_11__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_11__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_11__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_11__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_11__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_11__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENTID_11__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENT_11__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__DEEMPH_11__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__INCOHERENTCK_11__SHIFT__CI 0x00000003
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__TXMARG_11__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__TXPWR_11__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE12_CTRL_REG0__TX_CFG_DISPCLK_MODE_12__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE12_CTRL_REG0__TX_CFG_INV_DATA_12__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE12_CTRL_REG0__TX_CFG_SWING_BOOST_EN_12__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE12_CTRL_REG0__TX_DBG_PRBS_EN_12__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_EN_12__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_12__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_12__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_12__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_12__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_12__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_12__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_12__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENTID_12__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENT_12__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__DEEMPH_12__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__INCOHERENTCK_12__SHIFT__CI 0x00000003
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__TXMARG_12__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__TXPWR_12__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE13_CTRL_REG0__TX_CFG_DISPCLK_MODE_13__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE13_CTRL_REG0__TX_CFG_INV_DATA_13__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE13_CTRL_REG0__TX_CFG_SWING_BOOST_EN_13__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE13_CTRL_REG0__TX_DBG_PRBS_EN_13__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_EN_13__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_13__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_13__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_13__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_13__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_13__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_13__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_13__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENTID_13__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENT_13__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__DEEMPH_13__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__INCOHERENTCK_13__SHIFT__CI 0x00000003
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__TXMARG_13__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__TXPWR_13__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE14_CTRL_REG0__TX_CFG_DISPCLK_MODE_14__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE14_CTRL_REG0__TX_CFG_INV_DATA_14__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE14_CTRL_REG0__TX_CFG_SWING_BOOST_EN_14__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE14_CTRL_REG0__TX_DBG_PRBS_EN_14__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_EN_14__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_14__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_14__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_14__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_14__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_14__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_14__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_14__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENTID_14__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENT_14__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__DEEMPH_14__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__INCOHERENTCK_14__SHIFT__CI 0x00000003
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__TXMARG_14__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__TXPWR_14__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE15_CTRL_REG0__TX_CFG_DISPCLK_MODE_15__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE15_CTRL_REG0__TX_CFG_INV_DATA_15__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE15_CTRL_REG0__TX_CFG_SWING_BOOST_EN_15__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE15_CTRL_REG0__TX_DBG_PRBS_EN_15__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_EN_15__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_15__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_15__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_15__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_15__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_15__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_15__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_15__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENTID_15__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENT_15__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__DEEMPH_15__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__INCOHERENTCK_15__SHIFT__CI 0x00000003
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__TXMARG_15__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__TXPWR_15__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE1_CTRL_REG0__TX_CFG_DISPCLK_MODE_1__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE1_CTRL_REG0__TX_CFG_INV_DATA_1__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE1_CTRL_REG0__TX_CFG_SWING_BOOST_EN_1__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE1_CTRL_REG0__TX_DBG_PRBS_EN_1__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_EN_1__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_1__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_1__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_1__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_1__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_1__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_1__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_1__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENTID_1__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENT_1__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__DEEMPH_1__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__INCOHERENTCK_1__SHIFT__CI 0x00000003
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__TXMARG_1__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__TXPWR_1__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE2_CTRL_REG0__TX_CFG_DISPCLK_MODE_2__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE2_CTRL_REG0__TX_CFG_INV_DATA_2__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE2_CTRL_REG0__TX_CFG_SWING_BOOST_EN_2__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE2_CTRL_REG0__TX_DBG_PRBS_EN_2__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_EN_2__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_2__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_2__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_2__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_2__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_2__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_2__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_2__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENTID_2__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENT_2__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__DEEMPH_2__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__INCOHERENTCK_2__SHIFT__CI 0x00000003
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__TXMARG_2__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__TXPWR_2__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE3_CTRL_REG0__TX_CFG_DISPCLK_MODE_3__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE3_CTRL_REG0__TX_CFG_INV_DATA_3__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE3_CTRL_REG0__TX_CFG_SWING_BOOST_EN_3__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE3_CTRL_REG0__TX_DBG_PRBS_EN_3__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_EN_3__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_3__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_3__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_3__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_3__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_3__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_3__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_3__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENTID_3__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENT_3__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__DEEMPH_3__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__INCOHERENTCK_3__SHIFT__CI 0x00000003
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__TXMARG_3__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__TXPWR_3__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE4_CTRL_REG0__TX_CFG_DISPCLK_MODE_4__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE4_CTRL_REG0__TX_CFG_INV_DATA_4__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE4_CTRL_REG0__TX_CFG_SWING_BOOST_EN_4__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE4_CTRL_REG0__TX_DBG_PRBS_EN_4__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_EN_4__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_4__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_4__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_4__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_4__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_4__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_4__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_4__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENTID_4__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENT_4__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__DEEMPH_4__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__INCOHERENTCK_4__SHIFT__CI 0x00000003
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__TXMARG_4__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__TXPWR_4__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE5_CTRL_REG0__TX_CFG_DISPCLK_MODE_5__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE5_CTRL_REG0__TX_CFG_INV_DATA_5__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE5_CTRL_REG0__TX_CFG_SWING_BOOST_EN_5__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE5_CTRL_REG0__TX_DBG_PRBS_EN_5__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_EN_5__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_5__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_5__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_5__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_5__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_5__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_5__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_5__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENTID_5__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENT_5__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__DEEMPH_5__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__INCOHERENTCK_5__SHIFT__CI 0x00000003
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__TXMARG_5__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__TXPWR_5__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE6_CTRL_REG0__TX_CFG_DISPCLK_MODE_6__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE6_CTRL_REG0__TX_CFG_INV_DATA_6__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE6_CTRL_REG0__TX_CFG_SWING_BOOST_EN_6__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE6_CTRL_REG0__TX_DBG_PRBS_EN_6__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_EN_6__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_6__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_6__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_6__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_6__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_6__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_6__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_6__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENTID_6__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENT_6__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__DEEMPH_6__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__INCOHERENTCK_6__SHIFT__CI 0x00000003
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__TXMARG_6__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__TXPWR_6__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE7_CTRL_REG0__TX_CFG_DISPCLK_MODE_7__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE7_CTRL_REG0__TX_CFG_INV_DATA_7__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE7_CTRL_REG0__TX_CFG_SWING_BOOST_EN_7__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE7_CTRL_REG0__TX_DBG_PRBS_EN_7__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_EN_7__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_7__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_7__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_7__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_7__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_7__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_7__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_7__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENTID_7__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENT_7__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__DEEMPH_7__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__INCOHERENTCK_7__SHIFT__CI 0x00000003
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__TXMARG_7__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__TXPWR_7__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE8_CTRL_REG0__TX_CFG_DISPCLK_MODE_8__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE8_CTRL_REG0__TX_CFG_INV_DATA_8__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE8_CTRL_REG0__TX_CFG_SWING_BOOST_EN_8__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE8_CTRL_REG0__TX_DBG_PRBS_EN_8__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_EN_8__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_8__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_8__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_8__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_8__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_8__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_8__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_8__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENTID_8__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENT_8__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__DEEMPH_8__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__INCOHERENTCK_8__SHIFT__CI 0x00000003
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__TXMARG_8__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__TXPWR_8__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE9_CTRL_REG0__TX_CFG_DISPCLK_MODE_9__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE9_CTRL_REG0__TX_CFG_INV_DATA_9__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE9_CTRL_REG0__TX_CFG_SWING_BOOST_EN_9__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE9_CTRL_REG0__TX_DBG_PRBS_EN_9__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_EN_9__SHIFT__CI__VI 0x00000001
#define PB1_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_9__SHIFT__CI__VI 0x00000000
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_9__SHIFT__CI__VI 0x00000003
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_9__SHIFT__CI__VI 0x00000002
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_9__SHIFT__CI__VI 0x00000005
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_9__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_9__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_9__SHIFT__CI__VI 0x00000006
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENTID_9__SHIFT__CI__VI 0x00000008
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENT_9__SHIFT__CI__VI 0x0000000a
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__DEEMPH_9__SHIFT__CI__VI 0x00000007
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__INCOHERENTCK_9__SHIFT__CI 0x00000003
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__TXMARG_9__SHIFT__CI__VI 0x00000004
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__TXPWR_9__SHIFT__CI__VI 0x00000000
#define PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_STATUS__SHIFT__CI__VI 0x00000010
#define PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_THRESHOLD__SHIFT__CI__VI 0x00000008
#define PCIEP_BCH_ECC_CNTL__STRAP_BCH_ECC_EN__SHIFT__CI__VI 0x00000000
#define PCIEP_HW_DEBUG__HW_00_DEBUG__SHIFT              0x00000000
#define PCIEP_HW_DEBUG__HW_01_DEBUG__SHIFT              0x00000001
#define PCIEP_HW_DEBUG__HW_02_DEBUG__SHIFT              0x00000002
#define PCIEP_HW_DEBUG__HW_03_DEBUG__SHIFT              0x00000003
#define PCIEP_HW_DEBUG__HW_04_DEBUG__SHIFT              0x00000004
#define PCIEP_HW_DEBUG__HW_05_DEBUG__SHIFT              0x00000005
#define PCIEP_HW_DEBUG__HW_06_DEBUG__SHIFT              0x00000006
#define PCIEP_HW_DEBUG__HW_07_DEBUG__SHIFT              0x00000007
#define PCIEP_HW_DEBUG__HW_08_DEBUG__SHIFT              0x00000008
#define PCIEP_HW_DEBUG__HW_09_DEBUG__SHIFT              0x00000009
#define PCIEP_HW_DEBUG__HW_10_DEBUG__SHIFT              0x0000000a
#define PCIEP_HW_DEBUG__HW_11_DEBUG__SHIFT              0x0000000b
#define PCIEP_HW_DEBUG__HW_12_DEBUG__SHIFT              0x0000000c
#define PCIEP_HW_DEBUG__HW_13_DEBUG__SHIFT              0x0000000d
#define PCIEP_HW_DEBUG__HW_14_DEBUG__SHIFT              0x0000000e
#define PCIEP_HW_DEBUG__HW_15_DEBUG__SHIFT              0x0000000f
#define PCIEP_PORT_CNTL__CI_MAX_CPL_PAYLOAD_SIZE_MODE__SHIFT__CI__VI 0x00000010
#define PCIEP_PORT_CNTL__CI_PRIV_MAX_CPL_PAYLOAD_SIZE__SHIFT__CI__VI 0x00000012
#define PCIEP_PORT_CNTL__CI_SLV_CPL_STATIC_ALLOC_LIMIT_S__SHIFT 0x00000008
#define PCIEP_PORT_CNTL__CI_SNOOP_OVERRIDE__SHIFT       0x00000001
#define PCIEP_PORT_CNTL__HOTPLUG_MSG_EN__SHIFT          0x00000002
#define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT           0x00000003
#define PCIEP_PORT_CNTL__PMI_BM_DIS__SHIFT              0x00000005
#define PCIEP_PORT_CNTL__PWR_FAULT_EN__SHIFT__CI__VI    0x00000004
#define PCIEP_PORT_CNTL__SEQNUM_DEBUG_MODE__SHIFT__CI__VI 0x00000006
#define PCIEP_PORT_CNTL__SEQNUM_DEBUG_MODE__SHIFT__SI   0x00000004
#define PCIEP_PORT_CNTL__SLV_PORT_REQ_EN__SHIFT         0x00000000
#define PCIEP_RESERVED__PCIEP_RESERVED__SHIFT           0x00000000
#define PCIEP_SCRATCH__PCIEP_SCRATCH__SHIFT             0x00000000
#define PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS__SHIFT 0x0000000f
#define PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET__SHIFT    0x0000000b
#define PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS__SHIFT     0x0000000c
#define PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE__SHIFT   0x0000000d
#define PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT__SHIFT     0x00000000
#define PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION__SHIFT   0x00000010
#define PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT__SHIFT    0x00000002
#define PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT__SHIFT     0x00000004
#define PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES__SHIFT   0x0000000e
#define PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT__SHIFT   0x00000006
#define PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL__SHIFT      0x00000008
#define PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN__SHIFT__CI__VI 0x00000001
#define PCIEP_STRAP_MISC__STRAP_EXTENDED_FMT_SUPPORTED__SHIFT__CI__VI 0x00000002
#define PCIEP_STRAP_MISC__STRAP_LTR_SUPPORTED__SHIFT__CI__VI 0x00000005
#define PCIEP_STRAP_MISC__STRAP_OBFF_SUPPORTED__SHIFT__CI__VI 0x00000003
#define PCIEP_STRAP_MISC__STRAP_REVERSE_LANES__SHIFT__CI__VI 0x00000000
#define PCIEP_STRAP_MISC__STRAP_REVERSE_LANES__SHIFT__SI 0x00000004
#define PCIE_ACS_CAP__DIRECT_TRANSLATED_P2P__SHIFT__CI__VI 0x00000006
#define PCIE_ACS_CAP__EGRESS_CONTROL_VECTOR_SIZE__SHIFT__CI__VI 0x00000008
#define PCIE_ACS_CAP__P2P_COMPLETION_REDIRECT__SHIFT__CI__VI 0x00000003
#define PCIE_ACS_CAP__P2P_EGRESS_CONTROL__SHIFT__CI__VI 0x00000005
#define PCIE_ACS_CAP__P2P_REQUEST_REDIRECT__SHIFT__CI__VI 0x00000002
#define PCIE_ACS_CAP__SOURCE_VALIDATION__SHIFT__CI__VI  0x00000000
#define PCIE_ACS_CAP__TRANSLATION_BLOCKING__SHIFT__CI__VI 0x00000001
#define PCIE_ACS_CAP__UPSTREAM_FORWARDING__SHIFT__CI__VI 0x00000004
#define PCIE_ACS_CNTL__DIRECT_TRANSLATED_P2P_EN__SHIFT__CI__VI 0x00000006
#define PCIE_ACS_CNTL__P2P_COMPLETION_REDIRECT_EN__SHIFT__CI__VI 0x00000003
#define PCIE_ACS_CNTL__P2P_EGRESS_CONTROL_EN__SHIFT__CI__VI 0x00000005
#define PCIE_ACS_CNTL__P2P_REQUEST_REDIRECT_EN__SHIFT__CI__VI 0x00000002
#define PCIE_ACS_CNTL__SOURCE_VALIDATION_EN__SHIFT__CI__VI 0x00000000
#define PCIE_ACS_CNTL__TRANSLATION_BLOCKING_EN__SHIFT__CI__VI 0x00000001
#define PCIE_ACS_CNTL__UPSTREAM_FORWARDING_EN__SHIFT__CI__VI 0x00000004
#define PCIE_ACS_ENH_CAP_LIST__CAP_ID__SHIFT__CI__VI    0x00000000
#define PCIE_ACS_ENH_CAP_LIST__CAP_VER__SHIFT__CI__VI   0x00000010
#define PCIE_ACS_ENH_CAP_LIST__NEXT_PTR__SHIFT__CI__VI  0x00000014
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_CHECK_CAP__SHIFT    0x00000007
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_CHECK_EN__SHIFT     0x00000008
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_GEN_CAP__SHIFT      0x00000005
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_GEN_EN__SHIFT       0x00000006
#define PCIE_ADV_ERR_CAP_CNTL__FIRST_ERR_PTR__SHIFT     0x00000000
#define PCIE_ADV_ERR_CAP_CNTL__MULTI_HDR_RECD_CAP__SHIFT__CI__VI 0x00000009
#define PCIE_ADV_ERR_CAP_CNTL__MULTI_HDR_RECD_EN__SHIFT__CI__VI 0x0000000a
#define PCIE_ADV_ERR_CAP_CNTL__TLP_PREFIX_LOG_PRESENT__SHIFT__CI 0x0000000f
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__CAP_ID__SHIFT    0x00000000
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__CAP_VER__SHIFT   0x00000010
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__NEXT_PTR__SHIFT  0x00000014
#define PCIE_ATS_CAP__INVALIDATE_Q_DEPTH__SHIFT__CI__VI 0x00000000
#define PCIE_ATS_CAP__PAGE_ALIGNED_REQUEST__SHIFT__CI__VI 0x00000005
#define PCIE_ATS_CNTL__ATC_ENABLE__SHIFT__CI__VI        0x0000000f
#define PCIE_ATS_CNTL__STU__SHIFT__CI__VI               0x00000000
#define PCIE_ATS_ENH_CAP_LIST__CAP_ID__SHIFT__CI__VI    0x00000000
#define PCIE_ATS_ENH_CAP_LIST__CAP_VER__SHIFT__CI__VI   0x00000010
#define PCIE_ATS_ENH_CAP_LIST__NEXT_PTR__SHIFT__CI__VI  0x00000014
#define PCIE_BAR1_CAP__BAR_SIZE_SUPPORTED__SHIFT__CI__VI 0x00000004
#define PCIE_BAR1_CNTL__BAR_INDEX__SHIFT__CI__VI        0x00000000
#define PCIE_BAR1_CNTL__BAR_SIZE__SHIFT__CI__VI         0x00000008
#define PCIE_BAR1_CNTL__BAR_TOTAL_NUM__SHIFT__CI__VI    0x00000005
#define PCIE_BAR2_CAP__BAR_SIZE_SUPPORTED__SHIFT__CI__VI 0x00000004
#define PCIE_BAR2_CNTL__BAR_INDEX__SHIFT__CI__VI        0x00000000
#define PCIE_BAR2_CNTL__BAR_SIZE__SHIFT__CI__VI         0x00000008
#define PCIE_BAR2_CNTL__BAR_TOTAL_NUM__SHIFT__CI__VI    0x00000005
#define PCIE_BAR3_CAP__BAR_SIZE_SUPPORTED__SHIFT__CI__VI 0x00000004
#define PCIE_BAR3_CNTL__BAR_INDEX__SHIFT__CI__VI        0x00000000
#define PCIE_BAR3_CNTL__BAR_SIZE__SHIFT__CI__VI         0x00000008
#define PCIE_BAR3_CNTL__BAR_TOTAL_NUM__SHIFT__CI__VI    0x00000005
#define PCIE_BAR4_CAP__BAR_SIZE_SUPPORTED__SHIFT__CI__VI 0x00000004
#define PCIE_BAR4_CNTL__BAR_INDEX__SHIFT__CI__VI        0x00000000
#define PCIE_BAR4_CNTL__BAR_SIZE__SHIFT__CI__VI         0x00000008
#define PCIE_BAR4_CNTL__BAR_TOTAL_NUM__SHIFT__CI__VI    0x00000005
#define PCIE_BAR5_CAP__BAR_SIZE_SUPPORTED__SHIFT__CI__VI 0x00000004
#define PCIE_BAR5_CNTL__BAR_INDEX__SHIFT__CI__VI        0x00000000
#define PCIE_BAR5_CNTL__BAR_SIZE__SHIFT__CI__VI         0x00000008
#define PCIE_BAR5_CNTL__BAR_TOTAL_NUM__SHIFT__CI__VI    0x00000005
#define PCIE_BAR6_CAP__BAR_SIZE_SUPPORTED__SHIFT__CI__VI 0x00000004
#define PCIE_BAR6_CNTL__BAR_INDEX__SHIFT__CI__VI        0x00000000
#define PCIE_BAR6_CNTL__BAR_SIZE__SHIFT__CI__VI         0x00000008
#define PCIE_BAR6_CNTL__BAR_TOTAL_NUM__SHIFT__CI__VI    0x00000005
#define PCIE_BAR_ENH_CAP_LIST__CAP_ID__SHIFT__CI__VI    0x00000000
#define PCIE_BAR_ENH_CAP_LIST__CAP_VER__SHIFT__CI__VI   0x00000010
#define PCIE_BAR_ENH_CAP_LIST__NEXT_PTR__SHIFT__CI__VI  0x00000014
#define PCIE_BUS_CNTL__IMMEDIATE_PMI_DIS__SHIFT         0x00000007
#define PCIE_BUS_CNTL__PMI_INT_DIS__SHIFT               0x00000006
#define PCIE_BUS_CNTL__TRUE_PM_STATUS_EN__SHIFT__CI__VI 0x0000000c
#define PCIE_CAP_LIST__CAP_ID__SHIFT                    0x00000000
#define PCIE_CAP_LIST__NEXT_PTR__SHIFT                  0x00000008
#define PCIE_CAP__DEVICE_TYPE__SHIFT                    0x00000004
#define PCIE_CAP__INT_MESSAGE_NUM__SHIFT                0x00000009
#define PCIE_CAP__SLOT_IMPLEMENTED__SHIFT               0x00000008
#define PCIE_CAP__VERSION__SHIFT                        0x00000000
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN2_HIDDEN_REG__SHIFT__CI__VI 0x00000001
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN2_HIDDEN_REG__SHIFT__SI 0x00000000
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN3_HIDDEN_REG__SHIFT__CI__VI 0x00000002
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_HIDDEN_REG__SHIFT__CI__VI 0x00000000
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_HIDDEN_REG__SHIFT__SI 0x00000001
#define PCIE_CI_CNTL__CI_MST_CMPL_DUMMY_DATA__SHIFT     0x00000004
#define PCIE_CI_CNTL__CI_MST_IGNORE_PAGE_ALIGNED_REQUEST__SHIFT__CI__VI 0x0000000d
#define PCIE_CI_CNTL__CI_RC_ORDERING_DIS__SHIFT         0x00000009
#define PCIE_CI_CNTL__CI_SLAVE_GEN_USR_DIS__SHIFT       0x00000003
#define PCIE_CI_CNTL__CI_SLAVE_SPLIT_MODE__SHIFT        0x00000002
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_DIS__SHIFT       0x0000000a
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_MODE__SHIFT      0x0000000b
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_SOR__SHIFT__CI__VI 0x0000000c
#define PCIE_CI_CNTL__CI_SLV_ORDERING_DIS__SHIFT        0x00000008
#define PCIE_CI_CNTL__CI_SLV_RC_RD_REQ_SIZE__SHIFT      0x00000006
#define PCIE_CNTL2__MST_MEM_LS_EN__SHIFT__CI__VI        0x00000012
#define PCIE_CNTL2__MST_MEM_SD_EN__SHIFT__CI__VI        0x00000016
#define PCIE_CNTL2__REPLAY_MEM_LS_EN__SHIFT__CI__VI     0x00000013
#define PCIE_CNTL2__REPLAY_MEM_SD_EN__SHIFT__CI__VI     0x00000017
#define PCIE_CNTL2__RX_NP_MEM_WRITE_ENCODING__SHIFT__CI__VI 0x00000018
#define PCIE_CNTL2__SLV_MEM_AGGRESSIVE_LS_EN__SHIFT__CI__VI 0x00000011
#define PCIE_CNTL2__SLV_MEM_AGGRESSIVE_SD_EN__SHIFT__CI__VI 0x00000015
#define PCIE_CNTL2__SLV_MEM_LS_EN__SHIFT__CI__VI        0x00000010
#define PCIE_CNTL2__SLV_MEM_SD_EN__SHIFT__CI__VI        0x00000014
#define PCIE_CNTL2__TX_ARB_MST_LIMIT__SHIFT             0x00000006
#define PCIE_CNTL2__TX_ARB_ROUND_ROBIN_EN__SHIFT        0x00000000
#define PCIE_CNTL2__TX_ARB_SLV_LIMIT__SHIFT             0x00000001
#define PCIE_CNTL__HWINIT_WR_LOCK__SHIFT                0x00000000
#define PCIE_CNTL__LC_HOT_PLUG_DELAY_SEL__SHIFT__CI__VI 0x00000001
#define PCIE_CNTL__PCIE_HT_NP_MEM_WRITE__SHIFT          0x00000009
#define PCIE_CNTL__PCIE_MALFORM_ATOMIC_OPS__SHIFT__CI__VI 0x00000008
#define PCIE_CNTL__RX_ATS_TRAN_CPL_SPLIT_DIS__SHIFT__CI__VI 0x00000017
#define PCIE_CNTL__RX_CPL_POSTED_REQ_ORD_EN__SHIFT      0x0000001f
#define PCIE_CNTL__RX_IGNORE_LTR_MSG_UR__SHIFT__CI__VI  0x0000001e
#define PCIE_CNTL__RX_RCB_ATS_UC_DIS__SHIFT__CI__VI     0x0000000f
#define PCIE_CNTL__RX_RCB_CHANNEL_ORDERING__SHIFT__SI__CI 0x00000014
#define PCIE_CNTL__RX_RCB_CPL_TIMEOUT_TEST_MODE__SHIFT  0x00000013
#define PCIE_CNTL__RX_RCB_INVALID_SIZE_DIS__SHIFT       0x00000011
#define PCIE_CNTL__RX_RCB_REORDER_EN__SHIFT             0x00000010
#define PCIE_CNTL__RX_RCB_UNEXP_CPL_DIS__SHIFT          0x00000012
#define PCIE_CNTL__RX_RCB_WRONG_ATTR_DIS__SHIFT         0x00000015
#define PCIE_CNTL__RX_RCB_WRONG_FUNCNUM_DIS__SHIFT      0x00000016
#define PCIE_CNTL__RX_SB_ADJ_PAYLOAD_SIZE__SHIFT        0x0000000a
#define PCIE_CNTL__TX_CPL_DEBUG__SHIFT                  0x00000018
#define PCIE_CNTL__UR_ERR_REPORT_DIS__SHIFT             0x00000007
#define PCIE_CONFIG_CNTL__CI_EXTENDED_TAG_EN_OVERRIDE__SHIFT__CI__VI 0x00000019
#define PCIE_CONFIG_CNTL__CI_MAX_PAYLOAD_SIZE_MODE__SHIFT__CI__VI 0x00000010
#define PCIE_CONFIG_CNTL__CI_MAX_READ_REQUEST_SIZE_MODE__SHIFT__CI__VI 0x00000014
#define PCIE_CONFIG_CNTL__CI_MAX_READ_SAFE_MODE__SHIFT__CI__VI 0x00000018
#define PCIE_CONFIG_CNTL__CI_PRIV_MAX_PAYLOAD_SIZE__SHIFT__CI__VI 0x00000011
#define PCIE_CONFIG_CNTL__CI_PRIV_MAX_READ_REQUEST_SIZE__SHIFT__CI__VI 0x00000015
#define PCIE_CONFIG_CNTL__DYN_CLK_LATENCY__SHIFT        0x00000000
#define PCIE_CORR_ERR_MASK__ADVISORY_NONFATAL_ERR_MASK__SHIFT 0x0000000d
#define PCIE_CORR_ERR_MASK__BAD_DLLP_MASK__SHIFT        0x00000007
#define PCIE_CORR_ERR_MASK__BAD_TLP_MASK__SHIFT         0x00000006
#define PCIE_CORR_ERR_MASK__CORR_INT_ERR_MASK__SHIFT__CI__VI 0x0000000e
#define PCIE_CORR_ERR_MASK__HDR_LOG_OVFL_MASK__SHIFT__CI__VI 0x0000000f
#define PCIE_CORR_ERR_MASK__RCV_ERR_MASK__SHIFT         0x00000000
#define PCIE_CORR_ERR_MASK__REPLAY_NUM_ROLLOVER_MASK__SHIFT 0x00000008
#define PCIE_CORR_ERR_MASK__REPLAY_TIMER_TIMEOUT_MASK__SHIFT 0x0000000c
#define PCIE_CORR_ERR_STATUS__ADVISORY_NONFATAL_ERR_STATUS__SHIFT 0x0000000d
#define PCIE_CORR_ERR_STATUS__BAD_DLLP_STATUS__SHIFT    0x00000007
#define PCIE_CORR_ERR_STATUS__BAD_TLP_STATUS__SHIFT     0x00000006
#define PCIE_CORR_ERR_STATUS__CORR_INT_ERR_STATUS__SHIFT__CI__VI 0x0000000e
#define PCIE_CORR_ERR_STATUS__HDR_LOG_OVFL_STATUS__SHIFT__CI__VI 0x0000000f
#define PCIE_CORR_ERR_STATUS__RCV_ERR_STATUS__SHIFT     0x00000000
#define PCIE_CORR_ERR_STATUS__REPLAY_NUM_ROLLOVER_STATUS__SHIFT 0x00000008
#define PCIE_CORR_ERR_STATUS__REPLAY_TIMER_TIMEOUT_STATUS__SHIFT 0x0000000c
#define PCIE_DATA_2__PCIE_DATA__SHIFT__CI__VI           0x00000000
#define PCIE_DATA__PCIE_DATA__SHIFT                     0x00000000
#define PCIE_DEBUG_CNTL__DEBUG_LANE_EN__SHIFT           0x00000010
#define PCIE_DEBUG_CNTL__DEBUG_PORT_EN__SHIFT           0x00000000
#define PCIE_DEBUG_CNTL__DEBUG_SELECT__SHIFT            0x00000008
#define PCIE_DEV_SERIAL_NUM_DW1__SERIAL_NUMBER_LO__SHIFT 0x00000000
#define PCIE_DEV_SERIAL_NUM_DW2__SERIAL_NUMBER_HI__SHIFT 0x00000000
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__CAP_ID__SHIFT 0x00000000
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__CAP_VER__SHIFT 0x00000010
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x00000014
#define PCIE_DPA_CAP__PWR_ALLOC_SCALE__SHIFT__CI__VI    0x0000000c
#define PCIE_DPA_CAP__SUBSTATE_MAX__SHIFT__CI__VI       0x00000000
#define PCIE_DPA_CAP__TRANS_LAT_UNIT__SHIFT__CI__VI     0x00000008
#define PCIE_DPA_CAP__TRANS_LAT_VAL_0__SHIFT__CI__VI    0x00000010
#define PCIE_DPA_CAP__TRANS_LAT_VAL_1__SHIFT__CI__VI    0x00000018
#define PCIE_DPA_CNTL__SUBSTATE_CNTL__SHIFT__CI__VI     0x00000000
#define PCIE_DPA_ENH_CAP_LIST__CAP_ID__SHIFT__CI__VI    0x00000000
#define PCIE_DPA_ENH_CAP_LIST__CAP_VER__SHIFT__CI__VI   0x00000010
#define PCIE_DPA_ENH_CAP_LIST__NEXT_PTR__SHIFT__CI__VI  0x00000014
#define PCIE_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS__SHIFT__CI__VI 0x00000000
#define PCIE_DPA_STATUS__SUBSTATE_CNTL_ENABLED__SHIFT__CI__VI 0x00000008
#define PCIE_DPA_STATUS__SUBSTATE_STATUS__SHIFT__CI__VI 0x00000000
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_ERR_CNTL__AER_HDR_LOG_F0_TIMER_EXPIRED__SHIFT__CI__VI 0x0000000b
#define PCIE_ERR_CNTL__AER_HDR_LOG_F1_TIMER_EXPIRED__SHIFT__CI__VI 0x0000000c
#define PCIE_ERR_CNTL__AER_HDR_LOG_F2_TIMER_EXPIRED__SHIFT__CI__VI 0x0000000d
#define PCIE_ERR_CNTL__AER_HDR_LOG_TIMEOUT__SHIFT__CI__VI 0x00000008
#define PCIE_ERR_CNTL__CI_NP_SLV_BUF_RD_HALT_STATUS__SHIFT__CI__VI 0x0000000f
#define PCIE_ERR_CNTL__CI_P_SLV_BUF_RD_HALT_STATUS__SHIFT__CI__VI 0x0000000e
#define PCIE_ERR_CNTL__CI_SLV_BUF_HALT_RESET__SHIFT__CI__VI 0x00000010
#define PCIE_ERR_CNTL__ERR_REPORTING_DIS__SHIFT         0x00000000
#define PCIE_ERR_CNTL__RX_DROP_ECRC_FAILURES__SHIFT__CI__VI 0x00000002
#define PCIE_ERR_CNTL__RX_GENERATE_ECRC_ERR__SHIFT__CI__VI 0x00000007
#define PCIE_ERR_CNTL__RX_GENERATE_LCRC_ERR__SHIFT__CI__VI 0x00000005
#define PCIE_ERR_CNTL__STRAP_FIRST_RCVD_ERR_LOG__SHIFT__CI__VI 0x00000001
#define PCIE_ERR_CNTL__TX_GENERATE_ECRC_ERR__SHIFT__CI__VI 0x00000006
#define PCIE_ERR_CNTL__TX_GENERATE_LCRC_ERR__SHIFT__CI__VI 0x00000004
#define PCIE_F0_DPA_CAP__PWR_ALLOC_SCALE__SHIFT__CI__VI 0x0000000c
#define PCIE_F0_DPA_CAP__TRANS_LAT_UNIT__SHIFT__CI__VI  0x00000008
#define PCIE_F0_DPA_CAP__TRANS_LAT_VAL_0__SHIFT__CI__VI 0x00000010
#define PCIE_F0_DPA_CAP__TRANS_LAT_VAL_1__SHIFT__CI__VI 0x00000018
#define PCIE_F0_DPA_CNTL__SUBSTATE_STATUS__SHIFT__CI__VI 0x00000000
#define PCIE_F0_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS__SHIFT__CI__VI 0x00000000
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_FC_CPL__CPLD_CREDITS__SHIFT                0x00000000
#define PCIE_FC_CPL__CPLH_CREDITS__SHIFT                0x00000008
#define PCIE_FC_NP__NPD_CREDITS__SHIFT                  0x00000000
#define PCIE_FC_NP__NPH_CREDITS__SHIFT                  0x00000008
#define PCIE_FC_P__PD_CREDITS__SHIFT                    0x00000000
#define PCIE_FC_P__PH_CREDITS__SHIFT                    0x00000008
#define PCIE_HDR_LOG0__TLP_HDR__SHIFT                   0x00000000
#define PCIE_HDR_LOG1__TLP_HDR__SHIFT                   0x00000000
#define PCIE_HDR_LOG2__TLP_HDR__SHIFT                   0x00000000
#define PCIE_HDR_LOG3__TLP_HDR__SHIFT                   0x00000000
#define PCIE_HW_DEBUG__HW_00_DEBUG__SHIFT               0x00000000
#define PCIE_HW_DEBUG__HW_01_DEBUG__SHIFT               0x00000001
#define PCIE_HW_DEBUG__HW_02_DEBUG__SHIFT               0x00000002
#define PCIE_HW_DEBUG__HW_03_DEBUG__SHIFT               0x00000003
#define PCIE_HW_DEBUG__HW_04_DEBUG__SHIFT               0x00000004
#define PCIE_HW_DEBUG__HW_05_DEBUG__SHIFT               0x00000005
#define PCIE_HW_DEBUG__HW_06_DEBUG__SHIFT               0x00000006
#define PCIE_HW_DEBUG__HW_07_DEBUG__SHIFT               0x00000007
#define PCIE_HW_DEBUG__HW_08_DEBUG__SHIFT               0x00000008
#define PCIE_HW_DEBUG__HW_09_DEBUG__SHIFT               0x00000009
#define PCIE_HW_DEBUG__HW_10_DEBUG__SHIFT               0x0000000a
#define PCIE_HW_DEBUG__HW_11_DEBUG__SHIFT               0x0000000b
#define PCIE_HW_DEBUG__HW_12_DEBUG__SHIFT               0x0000000c
#define PCIE_HW_DEBUG__HW_13_DEBUG__SHIFT               0x0000000d
#define PCIE_HW_DEBUG__HW_14_DEBUG__SHIFT               0x0000000e
#define PCIE_HW_DEBUG__HW_15_DEBUG__SHIFT               0x0000000f
#define PCIE_I2C_REG_ADDR_EXPAND__I2C_REG_ADDR__SHIFT   0x00000000
#define PCIE_I2C_REG_DATA__I2C_REG_DATA__SHIFT          0x00000000
#define PCIE_INDEX_2__PCIE_INDEX__SHIFT__CI__VI         0x00000000
#define PCIE_INDEX__PCIE_INDEX__SHIFT                   0x00000000
#define PCIE_INT_CNTL__CORR_ERR_INT_EN__SHIFT           0x00000000
#define PCIE_INT_CNTL__FATAL_ERR_INT_EN__SHIFT          0x00000002
#define PCIE_INT_CNTL__LINK_BW_INT_EN__SHIFT            0x00000007
#define PCIE_INT_CNTL__MISC_ERR_INT_EN__SHIFT           0x00000004
#define PCIE_INT_CNTL__NON_FATAL_ERR_INT_EN__SHIFT      0x00000001
#define PCIE_INT_CNTL__POWER_STATE_CHG_INT_EN__SHIFT    0x00000006
#define PCIE_INT_CNTL__QUIESCE_RCVD_INT_EN__SHIFT__CI__VI 0x00000008
#define PCIE_INT_CNTL__USR_DETECTED_INT_EN__SHIFT       0x00000003
#define PCIE_INT_STATUS__CORR_ERR_INT_STATUS__SHIFT     0x00000000
#define PCIE_INT_STATUS__FATAL_ERR_INT_STATUS__SHIFT    0x00000002
#define PCIE_INT_STATUS__LINK_BW_INT_STATUS__SHIFT      0x00000007
#define PCIE_INT_STATUS__MISC_ERR_INT_STATUS__SHIFT     0x00000004
#define PCIE_INT_STATUS__NON_FATAL_ERR_INT_STATUS__SHIFT 0x00000001
#define PCIE_INT_STATUS__POWER_STATE_CHG_INT_STATUS__SHIFT 0x00000006
#define PCIE_INT_STATUS__QUIESCE_RCVD_INT_STATUS__SHIFT__CI__VI 0x00000008
#define PCIE_INT_STATUS__USR_DETECTED_INT_STATUS__SHIFT 0x00000003
#define PCIE_LANE_0_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_0_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_0_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_0_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_0_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_10_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_10_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_10_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_10_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_10_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_11_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_11_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_11_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_11_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_11_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_12_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_12_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_12_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_12_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_12_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_13_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_13_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_13_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_13_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_13_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_14_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_14_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_14_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_14_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_14_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_15_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_15_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_15_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_15_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_15_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_1_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_1_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_1_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_1_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_1_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_2_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_2_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_2_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_2_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_2_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_3_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_3_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_3_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_3_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_3_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_4_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_4_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_4_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_4_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_4_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_5_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_5_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_5_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_5_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_5_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_6_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_6_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_6_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_6_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_6_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_7_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_7_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_7_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_7_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_7_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_8_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_8_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_8_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_8_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_8_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_9_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x00000004
#define PCIE_LANE_9_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_9_EQUALIZATION_CNTL__RESERVED__SHIFT__CI__VI 0x0000000f
#define PCIE_LANE_9_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT__CI__VI 0x0000000c
#define PCIE_LANE_9_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT__CI__VI 0x00000008
#define PCIE_LANE_ERROR_STATUS__LANE_ERROR_STATUS_BITS__SHIFT__CI__VI 0x00000000
#define PCIE_LANE_ERROR_STATUS__RESERVED__SHIFT__CI__VI 0x00000010
#define PCIE_LC_BW_CHANGE_CNTL__LC_BW_CHANGE_INT_EN__SHIFT 0x00000000
#define PCIE_LC_BW_CHANGE_CNTL__LC_FAILED_SPEED_NEG__SHIFT 0x00000005
#define PCIE_LC_BW_CHANGE_CNTL__LC_HW_INIT_SPEED_CHANGE__SHIFT 0x00000001
#define PCIE_LC_BW_CHANGE_CNTL__LC_LINK_BW_NOTIFICATION_DETECT_MODE__SHIFT 0x0000000a
#define PCIE_LC_BW_CHANGE_CNTL__LC_LONG_LW_CHANGE__SHIFT 0x00000006
#define PCIE_LC_BW_CHANGE_CNTL__LC_LW_CHANGE_FAILED__SHIFT 0x00000009
#define PCIE_LC_BW_CHANGE_CNTL__LC_LW_CHANGE_OTHER__SHIFT 0x00000008
#define PCIE_LC_BW_CHANGE_CNTL__LC_OTHER_INIT_SPEED_CHANGE__SHIFT 0x00000003
#define PCIE_LC_BW_CHANGE_CNTL__LC_RELIABILITY_SPEED_CHANGE__SHIFT 0x00000004
#define PCIE_LC_BW_CHANGE_CNTL__LC_SHORT_LW_CHANGE__SHIFT 0x00000007
#define PCIE_LC_BW_CHANGE_CNTL__LC_SW_INIT_SPEED_CHANGE__SHIFT 0x00000002
#define PCIE_LC_CDR_CNTL__LC_CDR_SET_TYPE__SHIFT        0x00000018
#define PCIE_LC_CDR_CNTL__LC_CDR_TEST_OFF__SHIFT        0x00000000
#define PCIE_LC_CDR_CNTL__LC_CDR_TEST_SETS__SHIFT       0x0000000c
#define PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1__SHIFT       0x00000011
#define PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23__SHIFT      0x00000012
#define PCIE_LC_CNTL2__LC_ASSERT_INACTIVE_DURING_HOLD__SHIFT 0x00000016
#define PCIE_LC_CNTL2__LC_BLOCK_EL_IDLE_IN_L0__SHIFT    0x00000014
#define PCIE_LC_CNTL2__LC_DEASSERT_RX_EN_IN_L0S__SHIFT  0x00000013
#define PCIE_LC_CNTL2__LC_DISABLE_INFERRED_ELEC_IDLE_DET__SHIFT 0x00000010
#define PCIE_LC_CNTL2__LC_DISABLE_LOST_SYM_LOCK_ARCS__SHIFT 0x0000001a
#define PCIE_LC_CNTL2__LC_ELEC_IDLE_MODE__SHIFT         0x0000000e
#define PCIE_LC_CNTL2__LC_ENABLE_INFERRED_ELEC_IDLE_FOR_PI__SHIFT 0x0000001f
#define PCIE_LC_CNTL2__LC_ILLEGAL_STATE_RESTART_EN__SHIFT 0x0000000c
#define PCIE_LC_CNTL2__LC_ILLEGAL_STATE__SHIFT          0x0000000b
#define PCIE_LC_CNTL2__LC_LINK_BW_NOTIFICATION_DIS__SHIFT 0x0000001b
#define PCIE_LC_CNTL2__LC_LINK_UP_REVERSAL_EN__SHIFT    0x0000000a
#define PCIE_LC_CNTL2__LC_LOOK_FOR_BW_REDUCTION__SHIFT  0x00000007
#define PCIE_LC_CNTL2__LC_MORE_TS2_EN__SHIFT            0x00000008
#define PCIE_LC_CNTL2__LC_PMI_L1_WAIT_FOR_SLV_IDLE__SHIFT__CI__VI 0x0000001c
#define PCIE_LC_CNTL2__LC_PWR_DOWN_NEG_OFF_LANES__SHIFT 0x00000019
#define PCIE_LC_CNTL2__LC_RCV_L0_TO_RCV_L0S_DIS__SHIFT  0x00000015
#define PCIE_LC_CNTL2__LC_STATE_TIMED_OUT__SHIFT        0x00000006
#define PCIE_LC_CNTL2__LC_TEST_TIMER_SEL__SHIFT         0x0000001d
#define PCIE_LC_CNTL2__LC_TIMED_OUT_STATE__SHIFT        0x00000000
#define PCIE_LC_CNTL2__LC_WAIT_FOR_LANES_IN_LW_NEG__SHIFT 0x00000017
#define PCIE_LC_CNTL2__LC_WAIT_FOR_OTHER_LANES_MODE__SHIFT 0x0000000d
#define PCIE_LC_CNTL2__LC_X12_NEGOTIATION_DIS__SHIFT    0x00000009
#define PCIE_LC_CNTL3__LC_AUTO_DISABLE_SPEED_SUPPORT_EN__SHIFT__CI__VI 0x00000012
#define PCIE_LC_CNTL3__LC_AUTO_DISABLE_SPEED_SUPPORT_MAX_FAIL_SEL__SHIFT__CI__VI 0x00000013
#define PCIE_LC_CNTL3__LC_AUTO_SPEED_CHANGE_ATTEMPTS_ALLOWED__SHIFT__CI__VI 0x00000006
#define PCIE_LC_CNTL3__LC_AUTO_SPEED_CHANGE_ATTEMPT_FAILED__SHIFT__CI__VI 0x00000008
#define PCIE_LC_CNTL3__LC_CHIP_BIF_USB_IDLE_EN__SHIFT__CI__VI 0x00000010
#define PCIE_LC_CNTL3__LC_CLR_FAILED_AUTO_SPD_CHANGE_CNT__SHIFT__CI__VI 0x00000009
#define PCIE_LC_CNTL3__LC_COMP_TO_DETECT__SHIFT         0x00000004
#define PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK__SHIFT__CI__VI 0x00000017
#define PCIE_LC_CNTL3__LC_EHP_RX_PHY_CMD__SHIFT__CI__VI 0x0000000c
#define PCIE_LC_CNTL3__LC_EHP_TX_PHY_CMD__SHIFT__CI__VI 0x0000000e
#define PCIE_LC_CNTL3__LC_ENHANCED_HOT_PLUG_EN__SHIFT__CI__VI 0x0000000a
#define PCIE_LC_CNTL3__LC_FAST_L1_ENTRY_EXIT_EN__SHIFT__CI__VI 0x00000015
#define PCIE_LC_CNTL3__LC_GO_TO_RECOVERY__SHIFT__CI__VI 0x0000001e
#define PCIE_LC_CNTL3__LC_HW_VOLTAGE_IF_CONTROL__SHIFT__CI__VI 0x00000018
#define PCIE_LC_CNTL3__LC_L1_BLOCK_RECONFIG_EN__SHIFT__CI__VI 0x00000011
#define PCIE_LC_CNTL3__LC_N_EIE_SEL__SHIFT__CI__VI      0x0000001f
#define PCIE_LC_CNTL3__LC_RCVD_DEEMPHASIS__SHIFT        0x00000003
#define PCIE_LC_CNTL3__LC_RCVR_DET_EN_OVERRIDE__SHIFT__CI__VI 0x0000000b
#define PCIE_LC_CNTL3__LC_RESET_TSX_CNT_IN_RLOCK_EN__SHIFT 0x00000005
#define PCIE_LC_CNTL3__LC_RXPHYCMD_INACTIVE_EN_MODE__SHIFT__CI__VI 0x00000016
#define PCIE_LC_CNTL3__LC_SELECT_DEEMPHASIS_CNTL__SHIFT 0x00000001
#define PCIE_LC_CNTL3__LC_SELECT_DEEMPHASIS__SHIFT      0x00000000
#define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT__CI__VI 0x0000001a
#define PCIE_LC_CNTL4__LC_BYPASS_EQ_REQ_PHASE__SHIFT__CI__VI 0x00000010
#define PCIE_LC_CNTL4__LC_BYPASS_EQ__SHIFT__CI__VI      0x00000004
#define PCIE_LC_CNTL4__LC_EQ_SEARCH_MODE__SHIFT__CI__VI 0x00000008
#define PCIE_LC_CNTL4__LC_EQ_WAIT_FOR_EVAL_DONE__SHIFT__CI__VI 0x00000018
#define PCIE_LC_CNTL4__LC_EXTEND_EIEOS__SHIFT__CI__VI   0x00000006
#define PCIE_LC_CNTL4__LC_FORCE_PRESET_IN_EQ_REQ_PHASE__SHIFT__CI__VI 0x00000011
#define PCIE_LC_CNTL4__LC_FORCE_PRESET_VALUE__SHIFT__CI__VI 0x00000012
#define PCIE_LC_CNTL4__LC_IGNORE_PARITY__SHIFT__CI__VI  0x00000007
#define PCIE_LC_CNTL4__LC_PCIE_TX_FULL_SWING__SHIFT__CI__VI 0x00000017
#define PCIE_LC_CNTL4__LC_QUIESCE_RCVD__SHIFT__CI__VI   0x0000000e
#define PCIE_LC_CNTL4__LC_REDO_EQ__SHIFT__CI__VI        0x00000005
#define PCIE_LC_CNTL4__LC_SET_QUIESCE__SHIFT__CI__VI    0x0000000d
#define PCIE_LC_CNTL4__LC_TX_ENABLE_BEHAVIOUR__SHIFT__CI__VI 0x00000000
#define PCIE_LC_CNTL4__LC_UNEXPECTED_COEFFS_RCVD__SHIFT__CI__VI 0x0000000f
#define PCIE_LC_CNTL4__LC_USC_DELAY_DLLPS__SHIFT__CI__VI 0x00000016
#define PCIE_LC_CNTL4__LC_USC_EQ_NOT_REQD__SHIFT__CI__VI 0x0000000b
#define PCIE_LC_CNTL4__LC_USC_GO_TO_EQ__SHIFT__CI__VI   0x0000000c
#define PCIE_LC_CNTL5__LC_EQ_FS_0__SHIFT__CI__VI        0x00000000
#define PCIE_LC_CNTL5__LC_EQ_FS_8__SHIFT__CI__VI        0x00000006
#define PCIE_LC_CNTL5__LC_EQ_LF_0__SHIFT__CI__VI        0x0000000c
#define PCIE_LC_CNTL5__LC_EQ_LF_8__SHIFT__CI__VI        0x00000012
#define PCIE_LC_CNTL__LC_16X_CLEAR_TX_PIPE__SHIFT       0x00000004
#define PCIE_LC_CNTL__LC_ASPM_TO_L1_DIS__SHIFT          0x00000018
#define PCIE_LC_CNTL__LC_DELAY_COUNT__SHIFT             0x00000019
#define PCIE_LC_CNTL__LC_DELAY_L0S_EXIT__SHIFT          0x0000001b
#define PCIE_LC_CNTL__LC_DELAY_L1_EXIT__SHIFT           0x0000001c
#define PCIE_LC_CNTL__LC_DONT_ENTER_L23_IN_D0__SHIFT    0x00000001
#define PCIE_LC_CNTL__LC_ESCAPE_L1L23_EN__SHIFT         0x0000001e
#define PCIE_LC_CNTL__LC_EXTEND_WAIT_FOR_EL_IDLE__SHIFT 0x0000001d
#define PCIE_LC_CNTL__LC_FACTOR_IN_EXT_SYNC__SHIFT      0x00000014
#define PCIE_LC_CNTL__LC_GATE_RCVR_IDLE__SHIFT          0x0000001f
#define PCIE_LC_CNTL__LC_INC_N_FTS_EN__SHIFT            0x00000011
#define PCIE_LC_CNTL__LC_L0S_INACTIVITY__SHIFT          0x00000008
#define PCIE_LC_CNTL__LC_L1_IMMEDIATE_ACK__SHIFT        0x00000017
#define PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT           0x0000000c
#define PCIE_LC_CNTL__LC_LOOK_FOR_IDLE_IN_L1L23__SHIFT  0x00000012
#define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS__SHIFT           0x00000010
#define PCIE_LC_CNTL__LC_RESET_LINK__SHIFT              0x00000003
#define PCIE_LC_CNTL__LC_RESET_L_IDLE_COUNT_EN__SHIFT   0x00000002
#define PCIE_LC_CNTL__LC_WAIT_FOR_PM_ACK_DIS__SHIFT     0x00000015
#define PCIE_LC_CNTL__LC_WAKE_FROM_L23__SHIFT           0x00000016
#define PCIE_LC_FORCE_COEFF__LC_FORCE_COEFF__SHIFT__CI__VI 0x00000000
#define PCIE_LC_FORCE_COEFF__LC_FORCE_CURSOR__SHIFT__CI__VI 0x00000007
#define PCIE_LC_FORCE_COEFF__LC_FORCE_POST_CURSOR__SHIFT__CI__VI 0x0000000d
#define PCIE_LC_FORCE_COEFF__LC_FORCE_PRE_CURSOR__SHIFT__CI__VI 0x00000001
#define PCIE_LC_LANE_CNTL__LC_CORRUPTED_LANES__SHIFT    0x00000000
#define PCIE_LC_LANE_CNTL__LC_LANE_DIS__SHIFT           0x00000010
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DEASSERT_TX_PDNB__SHIFT 0x00000010
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DUAL_END_RECONFIG_EN__SHIFT__CI__VI 0x00000013
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DYNLINK_MST_EN__SHIFT__CI__VI 0x00000012
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE__SHIFT__CI__VI 0x00000015
#define PCIE_LC_LINK_WIDTH_CNTL__LC_EQ_REVERSAL_LOGIC_EN__SHIFT__CI__VI 0x00000017
#define PCIE_LC_LINK_WIDTH_CNTL__LC_L1_RECONFIG_EN__SHIFT 0x00000011
#define PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD__SHIFT 0x00000004
#define PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH__SHIFT   0x00000000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_ARC_MISSING_ESCAPE__SHIFT 0x00000007
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_NOW__SHIFT 0x00000008
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATE_EN__SHIFT 0x0000000a
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATION_SUPPORT__SHIFT 0x00000009
#define PCIE_LC_LINK_WIDTH_CNTL__LC_SHORT_RECONFIG_EN__SHIFT 0x0000000b
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_TIMER_SEL__SHIFT 0x0000000f
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_WAIT_FOR_RCVR_DIS__SHIFT 0x0000000e
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_CAPABLE__SHIFT__CI__VI 0x00000014
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_DIS__SHIFT 0x0000000d
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_SUPPORT__SHIFT 0x0000000c
#define PCIE_LC_N_FTS_CNTL__LC_N_FTS__SHIFT             0x00000018
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_FTS_BEFORE_RECOVERY__SHIFT 0x00000009
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_LIMIT__SHIFT  0x00000010
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_OVERRIDE_EN__SHIFT 0x00000008
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS__SHIFT        0x00000000
#define PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN__SHIFT__CI__VI 0x00000011
#define PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN__SHIFT__SI 0x00000016
#define PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS__SHIFT__CI__VI 0x00000016
#define PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS__SHIFT__SI 0x00000019
#define PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE__SHIFT__CI__VI 0x0000001a
#define PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE__SHIFT__SI 0x0000001c
#define PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT__SHIFT__CI__VI 0x00000010
#define PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT__SHIFT__SI 0x00000015
#define PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE__SHIFT__CI__VI 0x0000000d
#define PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE__SHIFT__SI 0x0000000b
#define PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED__SHIFT__CI__VI 0x00000018
#define PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED__SHIFT__SI 0x0000001b
#define PCIE_LC_SPEED_CNTL__LC_DELAY_COEFF_UPDATE_DIS__SHIFT__CI__VI 0x0000001f
#define PCIE_LC_SPEED_CNTL__LC_DONT_CHECK_EQTS_IN_RCFG__SHIFT__CI__VI 0x0000001e
#define PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS__SHIFT__CI__VI 0x0000000f
#define PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS__SHIFT__SI 0x00000014
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE__SHIFT__CI__VI 0x00000008
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE__SHIFT__SI 0x00000006
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE__SHIFT__CI__VI 0x00000006
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE__SHIFT__SI 0x00000004
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE__SHIFT__CI__VI 0x00000007
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE__SHIFT__SI 0x00000005
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE__SHIFT__CI__VI 0x00000005
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE__SHIFT__SI 0x00000003
#define PCIE_LC_SPEED_CNTL__LC_GEN2_EN_STRAP__SHIFT     0x00000000
#define PCIE_LC_SPEED_CNTL__LC_GEN3_EN_STRAP__SHIFT__CI__VI 0x00000001
#define PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE__SHIFT__CI__VI 0x00000009
#define PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE__SHIFT__SI 0x00000007
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN__SHIFT__CI__VI 0x0000001c
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN__SHIFT__SI 0x0000001e
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN__SHIFT__CI__VI 0x0000001d
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN__SHIFT__SI 0x0000001f
#define PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN__SHIFT__CI__VI 0x0000001b
#define PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN__SHIFT__SI 0x0000001d
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2__SHIFT__CI__VI 0x00000012
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2__SHIFT__SI 0x00000017
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN3__SHIFT__CI__VI 0x00000014
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2__SHIFT__CI__VI 0x00000013
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2__SHIFT__SI 0x00000018
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN3__SHIFT__CI__VI 0x00000015
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED__SHIFT__CI__VI 0x0000000a
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED__SHIFT__SI 0x00000008
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED__SHIFT__CI__VI 0x0000000c
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED__SHIFT__SI 0x0000000a
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS__SHIFT__CI__VI 0x00000017
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS__SHIFT__SI 0x0000001a
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_EN__SHIFT__CI__VI 0x00000002
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_EN__SHIFT__SI 0x00000001
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE__SHIFT__CI__VI 0x00000003
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE__SHIFT__SI 0x00000002
#define PCIE_LC_STATE0__LC_CURRENT_STATE__SHIFT         0x00000000
#define PCIE_LC_STATE0__LC_PREV_STATE1__SHIFT           0x00000008
#define PCIE_LC_STATE0__LC_PREV_STATE2__SHIFT           0x00000010
#define PCIE_LC_STATE0__LC_PREV_STATE3__SHIFT           0x00000018
#define PCIE_LC_STATE10__LC_PREV_STATE40__SHIFT         0x00000000
#define PCIE_LC_STATE10__LC_PREV_STATE41__SHIFT         0x00000008
#define PCIE_LC_STATE10__LC_PREV_STATE42__SHIFT         0x00000010
#define PCIE_LC_STATE10__LC_PREV_STATE43__SHIFT         0x00000018
#define PCIE_LC_STATE11__LC_PREV_STATE44__SHIFT         0x00000000
#define PCIE_LC_STATE11__LC_PREV_STATE45__SHIFT         0x00000008
#define PCIE_LC_STATE11__LC_PREV_STATE46__SHIFT         0x00000010
#define PCIE_LC_STATE11__LC_PREV_STATE47__SHIFT         0x00000018
#define PCIE_LC_STATE1__LC_PREV_STATE4__SHIFT           0x00000000
#define PCIE_LC_STATE1__LC_PREV_STATE5__SHIFT           0x00000008
#define PCIE_LC_STATE1__LC_PREV_STATE6__SHIFT           0x00000010
#define PCIE_LC_STATE1__LC_PREV_STATE7__SHIFT           0x00000018
#define PCIE_LC_STATE2__LC_PREV_STATE10__SHIFT          0x00000010
#define PCIE_LC_STATE2__LC_PREV_STATE11__SHIFT          0x00000018
#define PCIE_LC_STATE2__LC_PREV_STATE8__SHIFT           0x00000000
#define PCIE_LC_STATE2__LC_PREV_STATE9__SHIFT           0x00000008
#define PCIE_LC_STATE3__LC_PREV_STATE12__SHIFT          0x00000000
#define PCIE_LC_STATE3__LC_PREV_STATE13__SHIFT          0x00000008
#define PCIE_LC_STATE3__LC_PREV_STATE14__SHIFT          0x00000010
#define PCIE_LC_STATE3__LC_PREV_STATE15__SHIFT          0x00000018
#define PCIE_LC_STATE4__LC_PREV_STATE16__SHIFT          0x00000000
#define PCIE_LC_STATE4__LC_PREV_STATE17__SHIFT          0x00000008
#define PCIE_LC_STATE4__LC_PREV_STATE18__SHIFT          0x00000010
#define PCIE_LC_STATE4__LC_PREV_STATE19__SHIFT          0x00000018
#define PCIE_LC_STATE5__LC_PREV_STATE20__SHIFT          0x00000000
#define PCIE_LC_STATE5__LC_PREV_STATE21__SHIFT          0x00000008
#define PCIE_LC_STATE5__LC_PREV_STATE22__SHIFT          0x00000010
#define PCIE_LC_STATE5__LC_PREV_STATE23__SHIFT          0x00000018
#define PCIE_LC_STATE6__LC_PREV_STATE24__SHIFT          0x00000000
#define PCIE_LC_STATE6__LC_PREV_STATE25__SHIFT          0x00000008
#define PCIE_LC_STATE6__LC_PREV_STATE26__SHIFT          0x00000010
#define PCIE_LC_STATE6__LC_PREV_STATE27__SHIFT          0x00000018
#define PCIE_LC_STATE7__LC_PREV_STATE28__SHIFT          0x00000000
#define PCIE_LC_STATE7__LC_PREV_STATE29__SHIFT          0x00000008
#define PCIE_LC_STATE7__LC_PREV_STATE30__SHIFT          0x00000010
#define PCIE_LC_STATE7__LC_PREV_STATE31__SHIFT          0x00000018
#define PCIE_LC_STATE8__LC_PREV_STATE32__SHIFT          0x00000000
#define PCIE_LC_STATE8__LC_PREV_STATE33__SHIFT          0x00000008
#define PCIE_LC_STATE8__LC_PREV_STATE34__SHIFT          0x00000010
#define PCIE_LC_STATE8__LC_PREV_STATE35__SHIFT          0x00000018
#define PCIE_LC_STATE9__LC_PREV_STATE36__SHIFT          0x00000000
#define PCIE_LC_STATE9__LC_PREV_STATE37__SHIFT          0x00000008
#define PCIE_LC_STATE9__LC_PREV_STATE38__SHIFT          0x00000010
#define PCIE_LC_STATE9__LC_PREV_STATE39__SHIFT          0x00000018
#define PCIE_LC_STATUS1__LC_DETECTED_LINK_WIDTH__SHIFT  0x00000005
#define PCIE_LC_STATUS1__LC_OPERATING_LINK_WIDTH__SHIFT 0x00000002
#define PCIE_LC_STATUS1__LC_REVERSE_RCVR__SHIFT         0x00000000
#define PCIE_LC_STATUS1__LC_REVERSE_XMIT__SHIFT         0x00000001
#define PCIE_LC_STATUS2__LC_TOTAL_INACTIVE_LANES__SHIFT 0x00000000
#define PCIE_LC_STATUS2__LC_TURN_ON_LANE__SHIFT         0x00000010
#define PCIE_LC_TRAINING_CNTL__LC_ALLOW_TX_L1_CONTROL__SHIFT__CI__VI 0x0000001c
#define PCIE_LC_TRAINING_CNTL__LC_ASPM_L1_NAK_TIMER_SEL__SHIFT 0x00000016
#define PCIE_LC_TRAINING_CNTL__LC_AUTONOMOUS_CHANGE_OFF__SHIFT 0x00000011
#define PCIE_LC_TRAINING_CNTL__LC_COMPLIANCE_RECEIVE__SHIFT 0x00000004
#define PCIE_LC_TRAINING_CNTL__LC_DISABLE_TRAINING_BIT_ARCH__SHIFT__CI__VI 0x0000000d
#define PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_R_SPEED__SHIFT 0x00000018
#define PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_TEST__SHIFT 0x00000019
#define PCIE_LC_TRAINING_CNTL__LC_DONT_GO_TO_L0S_IF_L1_ARMED__SHIFT 0x0000000b
#define PCIE_LC_TRAINING_CNTL__LC_EXTEND_WAIT_FOR_SKP__SHIFT 0x00000010
#define PCIE_LC_TRAINING_CNTL__LC_HW_LINK_DIS_EN__SHIFT__CI__VI 0x00000013
#define PCIE_LC_TRAINING_CNTL__LC_INIT_SPD_CHG_WITH_CSR_EN__SHIFT 0x0000000c
#define PCIE_LC_TRAINING_CNTL__LC_L0S_L1_TRAINING_CNTL_EN__SHIFT 0x00000006
#define PCIE_LC_TRAINING_CNTL__LC_L1_LONG_WAKE_FIX_EN__SHIFT 0x00000007
#define PCIE_LC_TRAINING_CNTL__LC_LINK_DIS_BY_HW__SHIFT__CI__VI 0x00000014
#define PCIE_LC_TRAINING_CNTL__LC_LOOK_FOR_MORE_NON_MATCHING_TS1__SHIFT 0x00000005
#define PCIE_LC_TRAINING_CNTL__LC_POWER_STATE__SHIFT    0x00000008
#define PCIE_LC_TRAINING_CNTL__LC_RESET_ASPM_L1_NAK_TIMER__SHIFT 0x0000001a
#define PCIE_LC_TRAINING_CNTL__LC_SHORT_RCFG_TIMEOUT__SHIFT__CI__VI 0x0000001b
#define PCIE_LC_TRAINING_CNTL__LC_STATIC_TX_PIPE_COUNT_EN__SHIFT 0x00000015
#define PCIE_LC_TRAINING_CNTL__LC_TRAINING_CNTL__SHIFT  0x00000000
#define PCIE_LC_TRAINING_CNTL__LC_UPCONFIGURE_CAP_OFF__SHIFT 0x00000012
#define PCIE_LINK_CNTL3__LINK_EQUALIZATION_REQ_INT_EN__SHIFT__CI__VI 0x00000001
#define PCIE_LINK_CNTL3__PERFORM_EQUALIZATION__SHIFT__CI__VI 0x00000000
#define PCIE_LINK_CNTL3__RESERVED__SHIFT__CI__VI        0x00000002
#define PCIE_OUTSTAND_PAGE_REQ_ALLOC__OUTSTAND_PAGE_REQ_ALLOC__SHIFT__CI__VI 0x00000000
#define PCIE_OUTSTAND_PAGE_REQ_CAPACITY__OUTSTAND_PAGE_REQ_CAPACITY__SHIFT__CI__VI 0x00000000
#define PCIE_PAGE_REQ_CNTL__PRI_ENABLE__SHIFT__CI__VI   0x00000000
#define PCIE_PAGE_REQ_CNTL__PRI_RESET__SHIFT__CI__VI    0x00000001
#define PCIE_PAGE_REQ_ENH_CAP_LIST__CAP_ID__SHIFT__CI__VI 0x00000000
#define PCIE_PAGE_REQ_ENH_CAP_LIST__CAP_VER__SHIFT__CI__VI 0x00000010
#define PCIE_PAGE_REQ_ENH_CAP_LIST__NEXT_PTR__SHIFT__CI__VI 0x00000014
#define PCIE_PAGE_REQ_STATUS__RESPONSE_FAILURE__SHIFT__CI__VI 0x00000000
#define PCIE_PAGE_REQ_STATUS__STOPPED__SHIFT__CI__VI    0x00000008
#define PCIE_PAGE_REQ_STATUS__UNEXPECTED_PAGE_REQ_GRP_INDEX__SHIFT__CI__VI 0x00000001
#define PCIE_PASID_CAP__MAX_PASID_WIDTH__SHIFT__CI__VI  0x00000008
#define PCIE_PASID_CAP__PASID_EXE_PERMISSION_SUPPORTED__SHIFT__CI__VI 0x00000001
#define PCIE_PASID_CAP__PASID_PRIV_MODE_SUPPORTED__SHIFT__CI__VI 0x00000002
#define PCIE_PASID_CNTL__PASID_ENABLE__SHIFT__CI__VI    0x00000000
#define PCIE_PASID_CNTL__PASID_EXE_PERMISSION_ENABLE__SHIFT__CI__VI 0x00000001
#define PCIE_PASID_CNTL__PASID_PRIV_MODE_SUPPORTED_ENABLE__SHIFT__CI__VI 0x00000002
#define PCIE_PASID_ENH_CAP_LIST__CAP_ID__SHIFT__CI__VI  0x00000000
#define PCIE_PASID_ENH_CAP_LIST__CAP_VER__SHIFT__CI__VI 0x00000010
#define PCIE_PASID_ENH_CAP_LIST__NEXT_PTR__SHIFT__CI__VI 0x00000014
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_MST_C_CLK__SHIFT 0x00000008
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_MST_R_CLK__SHIFT 0x00000004
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_NS_C_CLK__SHIFT 0x00000014
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_R_CLK__SHIFT 0x0000000c
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_S_C_CLK__SHIFT 0x00000010
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_TXCLK2__SHIFT 0x00000018
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_TXCLK__SHIFT 0x00000000
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_MST_C_CLK__SHIFT 0x00000008
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_MST_R_CLK__SHIFT 0x00000004
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_NS_C_CLK__SHIFT 0x00000014
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_R_CLK__SHIFT 0x0000000c
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_S_C_CLK__SHIFT 0x00000010
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_TXCLK2__SHIFT 0x00000018
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_TXCLK__SHIFT 0x00000000
#define PCIE_PERF_CNTL_MST_C_CLK__COUNTER0_UPPER__SHIFT 0x00000010
#define PCIE_PERF_CNTL_MST_C_CLK__COUNTER1_UPPER__SHIFT 0x00000018
#define PCIE_PERF_CNTL_MST_C_CLK__EVENT0_SEL__SHIFT     0x00000000
#define PCIE_PERF_CNTL_MST_C_CLK__EVENT1_SEL__SHIFT     0x00000008
#define PCIE_PERF_CNTL_MST_R_CLK__COUNTER0_UPPER__SHIFT 0x00000010
#define PCIE_PERF_CNTL_MST_R_CLK__COUNTER1_UPPER__SHIFT 0x00000018
#define PCIE_PERF_CNTL_MST_R_CLK__EVENT0_SEL__SHIFT     0x00000000
#define PCIE_PERF_CNTL_MST_R_CLK__EVENT1_SEL__SHIFT     0x00000008
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__COUNTER0_UPPER__SHIFT 0x00000010
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__COUNTER1_UPPER__SHIFT 0x00000018
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__EVENT0_SEL__SHIFT  0x00000000
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__EVENT1_SEL__SHIFT  0x00000008
#define PCIE_PERF_CNTL_SLV_R_CLK__COUNTER0_UPPER__SHIFT 0x00000010
#define PCIE_PERF_CNTL_SLV_R_CLK__COUNTER1_UPPER__SHIFT 0x00000018
#define PCIE_PERF_CNTL_SLV_R_CLK__EVENT0_SEL__SHIFT     0x00000000
#define PCIE_PERF_CNTL_SLV_R_CLK__EVENT1_SEL__SHIFT     0x00000008
#define PCIE_PERF_CNTL_SLV_S_C_CLK__COUNTER0_UPPER__SHIFT 0x00000010
#define PCIE_PERF_CNTL_SLV_S_C_CLK__COUNTER1_UPPER__SHIFT 0x00000018
#define PCIE_PERF_CNTL_SLV_S_C_CLK__EVENT0_SEL__SHIFT   0x00000000
#define PCIE_PERF_CNTL_SLV_S_C_CLK__EVENT1_SEL__SHIFT   0x00000008
#define PCIE_PERF_CNTL_TXCLK2__COUNTER0_UPPER__SHIFT    0x00000010
#define PCIE_PERF_CNTL_TXCLK2__COUNTER1_UPPER__SHIFT    0x00000018
#define PCIE_PERF_CNTL_TXCLK2__EVENT0_SEL__SHIFT        0x00000000
#define PCIE_PERF_CNTL_TXCLK2__EVENT1_SEL__SHIFT        0x00000008
#define PCIE_PERF_CNTL_TXCLK__COUNTER0_UPPER__SHIFT     0x00000010
#define PCIE_PERF_CNTL_TXCLK__COUNTER1_UPPER__SHIFT     0x00000018
#define PCIE_PERF_CNTL_TXCLK__EVENT0_SEL__SHIFT         0x00000000
#define PCIE_PERF_CNTL_TXCLK__EVENT1_SEL__SHIFT         0x00000008
#define PCIE_PERF_COUNT0_MST_C_CLK__COUNTER0__SHIFT     0x00000000
#define PCIE_PERF_COUNT0_MST_R_CLK__COUNTER0__SHIFT     0x00000000
#define PCIE_PERF_COUNT0_SLV_NS_C_CLK__COUNTER0__SHIFT  0x00000000
#define PCIE_PERF_COUNT0_SLV_R_CLK__COUNTER0__SHIFT     0x00000000
#define PCIE_PERF_COUNT0_SLV_S_C_CLK__COUNTER0__SHIFT   0x00000000
#define PCIE_PERF_COUNT0_TXCLK2__COUNTER0__SHIFT        0x00000000
#define PCIE_PERF_COUNT0_TXCLK__COUNTER0__SHIFT         0x00000000
#define PCIE_PERF_COUNT1_MST_C_CLK__COUNTER1__SHIFT     0x00000000
#define PCIE_PERF_COUNT1_MST_R_CLK__COUNTER1__SHIFT     0x00000000
#define PCIE_PERF_COUNT1_SLV_NS_C_CLK__COUNTER1__SHIFT  0x00000000
#define PCIE_PERF_COUNT1_SLV_R_CLK__COUNTER1__SHIFT     0x00000000
#define PCIE_PERF_COUNT1_SLV_S_C_CLK__COUNTER1__SHIFT   0x00000000
#define PCIE_PERF_COUNT1_TXCLK2__COUNTER1__SHIFT        0x00000000
#define PCIE_PERF_COUNT1_TXCLK__COUNTER1__SHIFT         0x00000000
#define PCIE_PERF_COUNT_CNTL__GLOBAL_COUNT_EN__SHIFT    0x00000000
#define PCIE_PERF_COUNT_CNTL__GLOBAL_COUNT_RESET__SHIFT 0x00000002
#define PCIE_PERF_COUNT_CNTL__GLOBAL_SHADOW_WR__SHIFT   0x00000001
#define PCIE_PORT_DATA__PCIE_DATA__SHIFT__SI            0x00000000
#define PCIE_PORT_INDEX__PCIE_INDEX__SHIFT__SI          0x00000000
#define PCIE_PORT_VC_CAP_REG1__EXT_VC_COUNT__SHIFT      0x00000000
#define PCIE_PORT_VC_CAP_REG1__LOW_PRIORITY_EXT_VC_COUNT__SHIFT 0x00000004
#define PCIE_PORT_VC_CAP_REG1__PORT_ARB_TABLE_ENTRY_SIZE__SHIFT 0x0000000a
#define PCIE_PORT_VC_CAP_REG1__REF_CLK__SHIFT           0x00000008
#define PCIE_PORT_VC_CAP_REG2__VC_ARB_CAP__SHIFT        0x00000000
#define PCIE_PORT_VC_CAP_REG2__VC_ARB_TABLE_OFFSET__SHIFT 0x00000018
#define PCIE_PORT_VC_CNTL__LOAD_VC_ARB_TABLE__SHIFT     0x00000000
#define PCIE_PORT_VC_CNTL__VC_ARB_SELECT__SHIFT         0x00000001
#define PCIE_PORT_VC_STATUS__VC_ARB_TABLE_STATUS__SHIFT 0x00000000
#define PCIE_PRBS_CLR__PRBS_CHECKER_DEBUG_BUS_SELECT__SHIFT 0x00000010
#define PCIE_PRBS_CLR__PRBS_CLR__SHIFT                  0x00000000
#define PCIE_PRBS_ERRCNT_0__PRBS_ERRCNT_0__SHIFT        0x00000000
#define PCIE_PRBS_ERRCNT_10__PRBS_ERRCNT_10__SHIFT      0x00000000
#define PCIE_PRBS_ERRCNT_11__PRBS_ERRCNT_11__SHIFT      0x00000000
#define PCIE_PRBS_ERRCNT_12__PRBS_ERRCNT_12__SHIFT      0x00000000
#define PCIE_PRBS_ERRCNT_13__PRBS_ERRCNT_13__SHIFT      0x00000000
#define PCIE_PRBS_ERRCNT_14__PRBS_ERRCNT_14__SHIFT      0x00000000
#define PCIE_PRBS_ERRCNT_15__PRBS_ERRCNT_15__SHIFT      0x00000000
#define PCIE_PRBS_ERRCNT_1__PRBS_ERRCNT_1__SHIFT        0x00000000
#define PCIE_PRBS_ERRCNT_2__PRBS_ERRCNT_2__SHIFT        0x00000000
#define PCIE_PRBS_ERRCNT_3__PRBS_ERRCNT_3__SHIFT        0x00000000
#define PCIE_PRBS_ERRCNT_4__PRBS_ERRCNT_4__SHIFT        0x00000000
#define PCIE_PRBS_ERRCNT_5__PRBS_ERRCNT_5__SHIFT        0x00000000
#define PCIE_PRBS_ERRCNT_6__PRBS_ERRCNT_6__SHIFT        0x00000000
#define PCIE_PRBS_ERRCNT_7__PRBS_ERRCNT_7__SHIFT        0x00000000
#define PCIE_PRBS_ERRCNT_8__PRBS_ERRCNT_8__SHIFT        0x00000000
#define PCIE_PRBS_ERRCNT_9__PRBS_ERRCNT_9__SHIFT        0x00000000
#define PCIE_PRBS_FREERUN__PRBS_FREERUN__SHIFT          0x00000000
#define PCIE_PRBS_HI_BITCNT__PRBS_HI_BITCNT__SHIFT      0x00000000
#define PCIE_PRBS_LO_BITCNT__PRBS_LO_BITCNT__SHIFT      0x00000000
#define PCIE_PRBS_MISC__PRBS_CHK_ERR_MASK__SHIFT        0x00000010
#define PCIE_PRBS_MISC__PRBS_DATA_RATE__SHIFT__CI__VI   0x0000000e
#define PCIE_PRBS_MISC__PRBS_EN__SHIFT                  0x00000000
#define PCIE_PRBS_MISC__PRBS_TEST_MODE__SHIFT           0x00000001
#define PCIE_PRBS_STATUS1__PRBS_ERRSTAT__SHIFT          0x00000000
#define PCIE_PRBS_STATUS1__PRBS_LOCKED__SHIFT           0x00000010
#define PCIE_PRBS_STATUS2__PRBS_BITCNT_DONE__SHIFT      0x00000000
#define PCIE_PRBS_USER_PATTERN__PRBS_USER_PATTERN__SHIFT__CI__VI 0x00000000
#define PCIE_PWR_BUDGET_CAP__SYSTEM_ALLOCATED__SHIFT__CI__VI 0x00000000
#define PCIE_PWR_BUDGET_DATA_SELECT__DATA_SELECT__SHIFT__CI__VI 0x00000000
#define PCIE_PWR_BUDGET_DATA__BASE_POWER__SHIFT__CI__VI 0x00000000
#define PCIE_PWR_BUDGET_DATA__DATA_SCALE__SHIFT__CI__VI 0x00000008
#define PCIE_PWR_BUDGET_DATA__PM_STATE__SHIFT__CI__VI   0x0000000d
#define PCIE_PWR_BUDGET_DATA__PM_SUB_STATE__SHIFT__CI__VI 0x0000000a
#define PCIE_PWR_BUDGET_DATA__POWER_RAIL__SHIFT__CI__VI 0x00000012
#define PCIE_PWR_BUDGET_DATA__TYPE__SHIFT__CI__VI       0x0000000f
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__CAP_ID__SHIFT__CI__VI 0x00000000
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__CAP_VER__SHIFT__CI__VI 0x00000010
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__NEXT_PTR__SHIFT__CI__VI 0x00000014
#define PCIE_P_BUF_STATUS__P_OVERFLOW_ERR__SHIFT__CI__VI 0x00000000
#define PCIE_P_BUF_STATUS__P_UNDERFLOW_ERR__SHIFT__CI__VI 0x00000010
#define PCIE_P_CNTL__DLP_IGNORE_IN_L1_EN__SHIFT__CI__VI 0x00000010
#define PCIE_P_CNTL__P_ALWAYS_USE_FAST_TXCLK__SHIFT     0x0000000d
#define PCIE_P_CNTL__P_BLK_LOCK_MODE__SHIFT__CI__VI     0x0000000c
#define PCIE_P_CNTL__P_ELASTDESKEW_HW_DEBUG__SHIFT__CI__VI 0x00000003
#define PCIE_P_CNTL__P_ELEC_IDLE_MODE__SHIFT            0x0000000e
#define PCIE_P_CNTL__P_IGNORE_CRC_ERR__SHIFT__CI__VI    0x00000004
#define PCIE_P_CNTL__P_IGNORE_EDB_ERR__SHIFT__CI__VI    0x00000006
#define PCIE_P_CNTL__P_IGNORE_IDL_ERR__SHIFT__CI__VI    0x00000007
#define PCIE_P_CNTL__P_IGNORE_LEN_ERR__SHIFT__CI__VI    0x00000005
#define PCIE_P_CNTL__P_IGNORE_TOK_ERR__SHIFT__CI__VI    0x00000008
#define PCIE_P_CNTL__P_PWRDN_EN__SHIFT                  0x00000000
#define PCIE_P_CNTL__P_SYMALIGN_HW_DEBUG__SHIFT__CI__VI 0x00000002
#define PCIE_P_CNTL__P_SYMALIGN_MODE__SHIFT             0x00000001
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR__SHIFT__CI__VI 0x00000000
#define PCIE_P_MISC_STATUS__P_DESKEW_ERR__SHIFT__CI__VI 0x00000000
#define PCIE_P_MISC_STATUS__P_SYMUNLOCK_ERR__SHIFT__CI__VI 0x00000010
#define PCIE_P_PORT_LANE_STATUS__PHY_LINK_WIDTH__SHIFT  0x00000001
#define PCIE_P_PORT_LANE_STATUS__PORT_LANE_REVERSAL__SHIFT 0x00000000
#define PCIE_P_RCV_L0S_FTS_DET__P_RCV_L0S_FTS_DET_MAX__SHIFT__CI__VI 0x00000008
#define PCIE_P_RCV_L0S_FTS_DET__P_RCV_L0S_FTS_DET_MIN__SHIFT__CI__VI 0x00000000
#define PCIE_RESERVED__PCIE_RESERVED__SHIFT             0x00000000
#define PCIE_RX_CNTL2__RX_IGNORE_EP_ATSTRANSREQ_UR__SHIFT__CI__VI 0x00000003
#define PCIE_RX_CNTL2__RX_IGNORE_EP_INVALIDPASID_UR__SHIFT__CI__VI 0x00000000
#define PCIE_RX_CNTL2__RX_IGNORE_EP_INVCPL_UR__SHIFT__CI__VI 0x00000005
#define PCIE_RX_CNTL2__RX_IGNORE_EP_PAGEREQMSG_UR__SHIFT__CI__VI 0x00000004
#define PCIE_RX_CNTL2__RX_IGNORE_EP_TRANSMRD_UR__SHIFT__CI__VI 0x00000001
#define PCIE_RX_CNTL2__RX_IGNORE_EP_TRANSMWR_UR__SHIFT__CI__VI 0x00000002
#define PCIE_RX_CNTL3__RX_IGNORE_RC_INVCPLPASID_UR__SHIFT__CI__VI 0x00000004
#define PCIE_RX_CNTL3__RX_IGNORE_RC_INVREQ_UR__SHIFT__CI__VI 0x00000003
#define PCIE_RX_CNTL3__RX_IGNORE_RC_PRGRESPMSG_UR__SHIFT__CI__VI 0x00000002
#define PCIE_RX_CNTL3__RX_IGNORE_RC_TRANSMRDPASID_UR__SHIFT__CI__VI 0x00000000
#define PCIE_RX_CNTL3__RX_IGNORE_RC_TRANSMWRPASID_UR__SHIFT__CI__VI 0x00000001
#define PCIE_RX_CNTL__RX_FC_INIT_FROM_REG__SHIFT        0x0000000f
#define PCIE_RX_CNTL__RX_GEN_ONE_NAK__SHIFT             0x0000000e
#define PCIE_RX_CNTL__RX_IGNORE_AT_ERR__SHIFT__CI__VI   0x0000000c
#define PCIE_RX_CNTL__RX_IGNORE_BE_ERR__SHIFT           0x00000001
#define PCIE_RX_CNTL__RX_IGNORE_CFG_ERR__SHIFT          0x00000004
#define PCIE_RX_CNTL__RX_IGNORE_CFG_UR__SHIFT           0x0000000a
#define PCIE_RX_CNTL__RX_IGNORE_CPLPREFIX_ERR__SHIFT__CI__VI 0x00000017
#define PCIE_RX_CNTL__RX_IGNORE_CPL_ERR__SHIFT          0x00000005
#define PCIE_RX_CNTL__RX_IGNORE_CRC_ERR__SHIFT          0x00000003
#define PCIE_RX_CNTL__RX_IGNORE_EP_ERR__SHIFT           0x00000006
#define PCIE_RX_CNTL__RX_IGNORE_INVALIDPASID_ERR__SHIFT__CI__VI 0x00000018
#define PCIE_RX_CNTL__RX_IGNORE_IO_ERR__SHIFT           0x00000000
#define PCIE_RX_CNTL__RX_IGNORE_IO_UR__SHIFT            0x0000000b
#define PCIE_RX_CNTL__RX_IGNORE_LEN_MISMATCH_ERR__SHIFT 0x00000007
#define PCIE_RX_CNTL__RX_IGNORE_MAXPREFIX_ERR__SHIFT__CI__VI 0x00000016
#define PCIE_RX_CNTL__RX_IGNORE_MAX_PAYLOAD_ERR__SHIFT  0x00000008
#define PCIE_RX_CNTL__RX_IGNORE_MSG_ERR__SHIFT          0x00000002
#define PCIE_RX_CNTL__RX_IGNORE_NOT_PASID_UR__SHIFT__CI__VI 0x00000019
#define PCIE_RX_CNTL__RX_IGNORE_SHORTPREFIX_ERR__SHIFT__CI__VI 0x00000015
#define PCIE_RX_CNTL__RX_IGNORE_TC_ERR__SHIFT           0x00000009
#define PCIE_RX_CNTL__RX_NAK_IF_FIFO_FULL__SHIFT        0x0000000d
#define PCIE_RX_CNTL__RX_PCIE_CPL_TIMEOUT_DIS__SHIFT    0x00000014
#define PCIE_RX_CNTL__RX_RCB_CPL_TIMEOUT_MODE__SHIFT    0x00000013
#define PCIE_RX_CNTL__RX_RCB_CPL_TIMEOUT__SHIFT         0x00000010
#define PCIE_RX_CREDITS_ALLOCATED_CPL__RX_CREDITS_ALLOCATED_CPLD__SHIFT 0x00000000
#define PCIE_RX_CREDITS_ALLOCATED_CPL__RX_CREDITS_ALLOCATED_CPLH__SHIFT 0x00000010
#define PCIE_RX_CREDITS_ALLOCATED_NP__RX_CREDITS_ALLOCATED_NPD__SHIFT 0x00000000
#define PCIE_RX_CREDITS_ALLOCATED_NP__RX_CREDITS_ALLOCATED_NPH__SHIFT 0x00000010
#define PCIE_RX_CREDITS_ALLOCATED_P__RX_CREDITS_ALLOCATED_PD__SHIFT 0x00000000
#define PCIE_RX_CREDITS_ALLOCATED_P__RX_CREDITS_ALLOCATED_PH__SHIFT 0x00000010
#define PCIE_RX_EXPECTED_SEQNUM__RX_EXPECTED_SEQNUM__SHIFT__CI__VI 0x00000000
#define PCIE_RX_LAST_TLP0__RX_LAST_TLP0__SHIFT          0x00000000
#define PCIE_RX_LAST_TLP1__RX_LAST_TLP1__SHIFT          0x00000000
#define PCIE_RX_LAST_TLP2__RX_LAST_TLP2__SHIFT          0x00000000
#define PCIE_RX_LAST_TLP3__RX_LAST_TLP3__SHIFT          0x00000000
#define PCIE_RX_NUM_NAK_GENERATED__RX_NUM_NAK_GENERATED__SHIFT__CI__VI 0x00000000
#define PCIE_RX_NUM_NAK__RX_NUM_NAK__SHIFT__CI__VI      0x00000000
#define PCIE_RX_VENDOR_SPECIFIC__RX_VENDOR_DATA__SHIFT  0x00000000
#define PCIE_RX_VENDOR_SPECIFIC__RX_VENDOR_STATUS__SHIFT 0x00000018
#define PCIE_SCRATCH__PCIE_SCRATCH__SHIFT               0x00000000
#define PCIE_SECONDARY_ENH_CAP_LIST__CAP_ID__SHIFT__CI__VI 0x00000000
#define PCIE_SECONDARY_ENH_CAP_LIST__CAP_VER__SHIFT__CI__VI 0x00000010
#define PCIE_SECONDARY_ENH_CAP_LIST__NEXT_PTR__SHIFT__CI__VI 0x00000014
#define PCIE_STRAP_F0__STRAP_F0_ACS_EN__SHIFT__CI__VI   0x00000006
#define PCIE_STRAP_F0__STRAP_F0_AER_EN__SHIFT__CI__VI   0x00000005
#define PCIE_STRAP_F0__STRAP_F0_ATS_EN__SHIFT__CI__VI   0x0000000a
#define PCIE_STRAP_F0__STRAP_F0_BAR_EN__SHIFT__CI__VI   0x00000007
#define PCIE_STRAP_F0__STRAP_F0_DPA_EN__SHIFT__CI__VI   0x00000009
#define PCIE_STRAP_F0__STRAP_F0_DSN_EN__SHIFT__CI__VI   0x00000004
#define PCIE_STRAP_F0__STRAP_F0_EN__SHIFT__CI__VI       0x00000000
#define PCIE_STRAP_F0__STRAP_F0_LEGACY_DEVICE_TYPE_EN__SHIFT__CI__VI 0x00000001
#define PCIE_STRAP_F0__STRAP_F0_MC_EN__SHIFT__CI        0x0000000d
#define PCIE_STRAP_F0__STRAP_F0_MSI_EN__SHIFT__CI__VI   0x00000002
#define PCIE_STRAP_F0__STRAP_F0_PAGE_REQ_EN__SHIFT__CI__VI 0x0000000b
#define PCIE_STRAP_F0__STRAP_F0_PASID_EN__SHIFT__CI__VI 0x0000000c
#define PCIE_STRAP_F0__STRAP_F0_PWR_EN__SHIFT__CI__VI   0x00000008
#define PCIE_STRAP_F0__STRAP_F0_VC_EN__SHIFT__CI__VI    0x00000003
#define PCIE_STRAP_F1__STRAP_F1_ACS_EN__SHIFT__CI__VI   0x00000006
#define PCIE_STRAP_F1__STRAP_F1_AER_EN__SHIFT__CI__VI   0x00000005
#define PCIE_STRAP_F1__STRAP_F1_ATS_EN__SHIFT__CI__VI   0x0000000a
#define PCIE_STRAP_F1__STRAP_F1_BAR_EN__SHIFT__CI__VI   0x00000007
#define PCIE_STRAP_F1__STRAP_F1_DPA_EN__SHIFT__CI__VI   0x00000009
#define PCIE_STRAP_F1__STRAP_F1_DSN_EN__SHIFT__CI__VI   0x00000004
#define PCIE_STRAP_F1__STRAP_F1_EN__SHIFT__CI           0x00000000
#define PCIE_STRAP_F1__STRAP_F1_LEGACY_DEVICE_TYPE_EN__SHIFT__CI__VI 0x00000001
#define PCIE_STRAP_F1__STRAP_F1_MSI_EN__SHIFT__CI__VI   0x00000002
#define PCIE_STRAP_F1__STRAP_F1_PAGE_REQ_EN__SHIFT__CI__VI 0x0000000b
#define PCIE_STRAP_F1__STRAP_F1_PASID_EN__SHIFT__CI__VI 0x0000000c
#define PCIE_STRAP_F1__STRAP_F1_PWR_EN__SHIFT__CI__VI   0x00000008
#define PCIE_STRAP_F1__STRAP_F1_VC_EN__SHIFT__CI__VI    0x00000003
#define PCIE_STRAP_F2__STRAP_F2_ACS_EN__SHIFT__CI__VI   0x00000006
#define PCIE_STRAP_F2__STRAP_F2_AER_EN__SHIFT__CI__VI   0x00000005
#define PCIE_STRAP_F2__STRAP_F2_ATS_EN__SHIFT__CI__VI   0x0000000a
#define PCIE_STRAP_F2__STRAP_F2_BAR_EN__SHIFT__CI__VI   0x00000007
#define PCIE_STRAP_F2__STRAP_F2_DPA_EN__SHIFT__CI__VI   0x00000009
#define PCIE_STRAP_F2__STRAP_F2_DSN_EN__SHIFT__CI__VI   0x00000004
#define PCIE_STRAP_F2__STRAP_F2_EN__SHIFT__CI           0x00000000
#define PCIE_STRAP_F2__STRAP_F2_LEGACY_DEVICE_TYPE_EN__SHIFT__CI__VI 0x00000001
#define PCIE_STRAP_F2__STRAP_F2_MSI_EN__SHIFT__CI__VI   0x00000002
#define PCIE_STRAP_F2__STRAP_F2_PAGE_REQ_EN__SHIFT__CI__VI 0x0000000b
#define PCIE_STRAP_F2__STRAP_F2_PASID_EN__SHIFT__CI__VI 0x0000000c
#define PCIE_STRAP_F2__STRAP_F2_PWR_EN__SHIFT__CI__VI   0x00000008
#define PCIE_STRAP_F2__STRAP_F2_VC_EN__SHIFT__CI__VI    0x00000003
#define PCIE_STRAP_F3__RESERVED__SHIFT__CI__VI          0x00000000
#define PCIE_STRAP_F4__RESERVED__SHIFT__CI__VI          0x00000000
#define PCIE_STRAP_F5__RESERVED__SHIFT__CI__VI          0x00000000
#define PCIE_STRAP_F6__RESERVED__SHIFT__CI__VI          0x00000000
#define PCIE_STRAP_F7__RESERVED__SHIFT__CI__VI          0x00000000
#define PCIE_STRAP_I2C_BD__STRAP_BIF_DBG_I2C_EN__SHIFT  0x00000007
#define PCIE_STRAP_I2C_BD__STRAP_BIF_I2C_SLV_ADR__SHIFT 0x00000000
#define PCIE_STRAP_MISC2__STRAP_GEN2_COMPLIANCE__SHIFT  0x00000001
#define PCIE_STRAP_MISC2__STRAP_GEN3_COMPLIANCE__SHIFT__CI__VI 0x00000003
#define PCIE_STRAP_MISC2__STRAP_MSTCPL_TIMEOUT_EN__SHIFT 0x00000002
#define PCIE_STRAP_MISC2__STRAP_TPH_SUPPORTED__SHIFT__CI__VI 0x00000004
#define PCIE_STRAP_MISC__STRAP_CLK_PM_EN__SHIFT         0x00000018
#define PCIE_STRAP_MISC__STRAP_ECN1P1_EN__SHIFT         0x00000019
#define PCIE_STRAP_MISC__STRAP_EXT_VC_COUNT__SHIFT      0x0000001a
#define PCIE_STRAP_MISC__STRAP_FLR_EN__SHIFT__CI__VI    0x0000001e
#define PCIE_STRAP_MISC__STRAP_LINK_CONFIG__SHIFT__SI__CI 0x00000000
#define PCIE_STRAP_MISC__STRAP_MAX_PASID_WIDTH__SHIFT__CI__VI 0x00000008
#define PCIE_STRAP_MISC__STRAP_MST_ADR64_EN__SHIFT      0x0000001d
#define PCIE_STRAP_MISC__STRAP_PASID_EXE_PERMISSION_SUPPORTED__SHIFT__CI__VI 0x0000000d
#define PCIE_STRAP_MISC__STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED__SHIFT__CI__VI 0x0000000f
#define PCIE_STRAP_MISC__STRAP_PASID_PRIV_MODE_SUPPORTED__SHIFT__CI__VI 0x0000000e
#define PCIE_STRAP_MISC__STRAP_REVERSE_ALL__SHIFT       0x0000001c
#define PCIE_STRAP_PI__STRAP_QUICKSIM_START__SHIFT      0x00000000
#define PCIE_STRAP_PI__STRAP_TEST_TOGGLE_MODE__SHIFT    0x0000001d
#define PCIE_STRAP_PI__STRAP_TEST_TOGGLE_PATTERN__SHIFT 0x0000001c
#define PCIE_TLP_PREFIX_LOG0__TLP_PREFIX__SHIFT__CI__VI 0x00000000
#define PCIE_TLP_PREFIX_LOG1__TLP_PREFIX__SHIFT__CI__VI 0x00000000
#define PCIE_TLP_PREFIX_LOG2__TLP_PREFIX__SHIFT__CI__VI 0x00000000
#define PCIE_TLP_PREFIX_LOG3__TLP_PREFIX__SHIFT__CI__VI 0x00000000
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_OVERWRITE__SHIFT__CI__VI 0x0000000c
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_OVERWRITE__SHIFT__SI 0x00000008
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT__SHIFT 0x00000000
#define PCIE_TX_CNTL__TX_CLEAR_EXTRA_PM_REQS__SHIFT     0x00000016
#define PCIE_TX_CNTL__TX_CPL_PASS_P__SHIFT              0x00000014
#define PCIE_TX_CNTL__TX_F0_TPH_DIS__SHIFT__CI__VI      0x00000018
#define PCIE_TX_CNTL__TX_F1_TPH_DIS__SHIFT__CI__VI      0x00000019
#define PCIE_TX_CNTL__TX_F2_TPH_DIS__SHIFT__CI__VI      0x0000001a
#define PCIE_TX_CNTL__TX_FC_UPDATE_TIMEOUT_DIS__SHIFT__CI__VI 0x00000017
#define PCIE_TX_CNTL__TX_FLUSH_TLP_DIS__SHIFT__CI__VI   0x0000000f
#define PCIE_TX_CNTL__TX_FLUSH_TLP_DIS__SHIFT__SI       0x00000013
#define PCIE_TX_CNTL__TX_NP_PASS_P__SHIFT               0x00000015
#define PCIE_TX_CNTL__TX_PACK_PACKET_DIS__SHIFT         0x0000000e
#define PCIE_TX_CNTL__TX_RO_OVERRIDE__SHIFT             0x0000000c
#define PCIE_TX_CNTL__TX_SNR_OVERRIDE__SHIFT            0x0000000a
#define PCIE_TX_CREDITS_ADVT_CPL__TX_CREDITS_ADVT_CPLD__SHIFT 0x00000000
#define PCIE_TX_CREDITS_ADVT_CPL__TX_CREDITS_ADVT_CPLH__SHIFT 0x00000010
#define PCIE_TX_CREDITS_ADVT_NP__TX_CREDITS_ADVT_NPD__SHIFT 0x00000000
#define PCIE_TX_CREDITS_ADVT_NP__TX_CREDITS_ADVT_NPH__SHIFT 0x00000010
#define PCIE_TX_CREDITS_ADVT_P__TX_CREDITS_ADVT_PD__SHIFT 0x00000000
#define PCIE_TX_CREDITS_ADVT_P__TX_CREDITS_ADVT_PH__SHIFT 0x00000010
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_CPL_VC0__SHIFT__CI__VI 0x00000008
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_CPL_VC1__SHIFT__CI__VI 0x00000018
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_NP_VC0__SHIFT__CI__VI 0x00000004
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_NP_VC1__SHIFT__CI__VI 0x00000014
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_P_VC0__SHIFT__CI__VI 0x00000000
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_P_VC1__SHIFT__CI__VI 0x00000010
#define PCIE_TX_CREDITS_INIT_CPL__TX_CREDITS_INIT_CPLD__SHIFT 0x00000000
#define PCIE_TX_CREDITS_INIT_CPL__TX_CREDITS_INIT_CPLH__SHIFT 0x00000010
#define PCIE_TX_CREDITS_INIT_NP__TX_CREDITS_INIT_NPD__SHIFT 0x00000000
#define PCIE_TX_CREDITS_INIT_NP__TX_CREDITS_INIT_NPH__SHIFT 0x00000010
#define PCIE_TX_CREDITS_INIT_P__TX_CREDITS_INIT_PD__SHIFT 0x00000000
#define PCIE_TX_CREDITS_INIT_P__TX_CREDITS_INIT_PH__SHIFT 0x00000010
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_CPLD__SHIFT 0x00000014
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_CPLH__SHIFT 0x00000015
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_NPD__SHIFT 0x00000012
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_NPH__SHIFT 0x00000013
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_PD__SHIFT 0x00000010
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_PH__SHIFT 0x00000011
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_CPLD__SHIFT 0x00000004
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_CPLH__SHIFT 0x00000005
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_NPD__SHIFT 0x00000002
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_NPH__SHIFT 0x00000003
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_PD__SHIFT 0x00000000
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_PH__SHIFT 0x00000001
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_CPL__SHIFT__CI__VI 0x00000004
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_NP__SHIFT__CI__VI 0x00000002
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_P__SHIFT__CI__VI 0x00000000
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_RO_OVERRIDE_NP__SHIFT__CI__VI 0x00000008
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_RO_OVERRIDE_P__SHIFT__CI__VI 0x00000006
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_SNR_OVERRIDE_NP__SHIFT__CI__VI 0x0000000c
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_SNR_OVERRIDE_P__SHIFT__CI__VI 0x0000000a
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_CPL__SHIFT__CI__VI 0x00000004
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_NP__SHIFT__CI__VI 0x00000002
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_P__SHIFT__CI__VI 0x00000000
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_RO_OVERRIDE_NP__SHIFT__CI__VI 0x00000008
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_RO_OVERRIDE_P__SHIFT__CI__VI 0x00000006
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_SNR_OVERRIDE_NP__SHIFT__CI__VI 0x0000000c
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_SNR_OVERRIDE_P__SHIFT__CI__VI 0x0000000a
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_CPL__SHIFT__CI__VI 0x00000014
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_NP__SHIFT__CI__VI 0x00000012
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_P__SHIFT__CI__VI 0x00000010
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_RO_OVERRIDE_NP__SHIFT__CI__VI 0x00000018
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_RO_OVERRIDE_P__SHIFT__CI__VI 0x00000016
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_SNR_OVERRIDE_NP__SHIFT__CI__VI 0x0000001c
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_SNR_OVERRIDE_P__SHIFT__CI__VI 0x0000001a
#define PCIE_TX_LAST_TLP0__TX_LAST_TLP0__SHIFT          0x00000000
#define PCIE_TX_LAST_TLP1__TX_LAST_TLP1__SHIFT          0x00000000
#define PCIE_TX_LAST_TLP2__TX_LAST_TLP2__SHIFT          0x00000000
#define PCIE_TX_LAST_TLP3__TX_LAST_TLP3__SHIFT          0x00000000
#define PCIE_TX_REPLAY__TX_REPLAY_NUM__SHIFT            0x00000000
#define PCIE_TX_REPLAY__TX_REPLAY_TIMER_OVERWRITE__SHIFT 0x0000000f
#define PCIE_TX_REPLAY__TX_REPLAY_TIMER__SHIFT          0x00000010
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_BUS__SHIFT 0x00000008
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_DEVICE__SHIFT 0x00000003
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_FUNCTION__SHIFT 0x00000000
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_EN__SHIFT 0x0000001f
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_VC1_EN__SHIFT 0x0000001e
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP__SHIFT 0x00000018
#define PCIE_TX_SEQ__TX_ACKD_SEQ__SHIFT                 0x00000010
#define PCIE_TX_SEQ__TX_NEXT_TRANSMIT_SEQ__SHIFT        0x00000000
#define PCIE_TX_VENDOR_SPECIFIC__TX_VENDOR_DATA__SHIFT  0x00000000
#define PCIE_UNCORR_ERR_MASK__ACS_VIOLATION_MASK__SHIFT 0x00000015
#define PCIE_UNCORR_ERR_MASK__ATOMICOP_EGRESS_BLOCKED_MASK__SHIFT__CI__VI 0x00000018
#define PCIE_UNCORR_ERR_MASK__CPL_ABORT_ERR_MASK__SHIFT 0x0000000f
#define PCIE_UNCORR_ERR_MASK__CPL_TIMEOUT_MASK__SHIFT   0x0000000e
#define PCIE_UNCORR_ERR_MASK__DLP_ERR_MASK__SHIFT       0x00000004
#define PCIE_UNCORR_ERR_MASK__ECRC_ERR_MASK__SHIFT      0x00000013
#define PCIE_UNCORR_ERR_MASK__FC_ERR_MASK__SHIFT        0x0000000d
#define PCIE_UNCORR_ERR_MASK__MAL_TLP_MASK__SHIFT       0x00000012
#define PCIE_UNCORR_ERR_MASK__MC_BLOCKED_TLP_MASK__SHIFT__CI__VI 0x00000017
#define PCIE_UNCORR_ERR_MASK__PSN_ERR_MASK__SHIFT       0x0000000c
#define PCIE_UNCORR_ERR_MASK__RCV_OVFL_MASK__SHIFT      0x00000011
#define PCIE_UNCORR_ERR_MASK__SURPDN_ERR_MASK__SHIFT    0x00000005
#define PCIE_UNCORR_ERR_MASK__TLP_PREFIX_BLOCKED_ERR_MASK__SHIFT__CI__VI 0x00000019
#define PCIE_UNCORR_ERR_MASK__UNCORR_INT_ERR_MASK__SHIFT__CI__VI 0x00000016
#define PCIE_UNCORR_ERR_MASK__UNEXP_CPL_MASK__SHIFT     0x00000010
#define PCIE_UNCORR_ERR_MASK__UNSUPP_REQ_ERR_MASK__SHIFT 0x00000014
#define PCIE_UNCORR_ERR_SEVERITY__ACS_VIOLATION_SEVERITY__SHIFT 0x00000015
#define PCIE_UNCORR_ERR_SEVERITY__ATOMICOP_EGRESS_BLOCKED_SEVERITY__SHIFT__CI__VI 0x00000018
#define PCIE_UNCORR_ERR_SEVERITY__CPL_ABORT_ERR_SEVERITY__SHIFT 0x0000000f
#define PCIE_UNCORR_ERR_SEVERITY__CPL_TIMEOUT_SEVERITY__SHIFT 0x0000000e
#define PCIE_UNCORR_ERR_SEVERITY__DLP_ERR_SEVERITY__SHIFT 0x00000004
#define PCIE_UNCORR_ERR_SEVERITY__ECRC_ERR_SEVERITY__SHIFT 0x00000013
#define PCIE_UNCORR_ERR_SEVERITY__FC_ERR_SEVERITY__SHIFT 0x0000000d
#define PCIE_UNCORR_ERR_SEVERITY__MAL_TLP_SEVERITY__SHIFT 0x00000012
#define PCIE_UNCORR_ERR_SEVERITY__MC_BLOCKED_TLP_SEVERITY__SHIFT__CI__VI 0x00000017
#define PCIE_UNCORR_ERR_SEVERITY__PSN_ERR_SEVERITY__SHIFT 0x0000000c
#define PCIE_UNCORR_ERR_SEVERITY__RCV_OVFL_SEVERITY__SHIFT 0x00000011
#define PCIE_UNCORR_ERR_SEVERITY__SURPDN_ERR_SEVERITY__SHIFT 0x00000005
#define PCIE_UNCORR_ERR_SEVERITY__TLP_PREFIX_BLOCKED_ERR_SEVERITY__SHIFT__CI__VI 0x00000019
#define PCIE_UNCORR_ERR_SEVERITY__UNCORR_INT_ERR_SEVERITY__SHIFT__CI__VI 0x00000016
#define PCIE_UNCORR_ERR_SEVERITY__UNEXP_CPL_SEVERITY__SHIFT 0x00000010
#define PCIE_UNCORR_ERR_SEVERITY__UNSUPP_REQ_ERR_SEVERITY__SHIFT 0x00000014
#define PCIE_UNCORR_ERR_STATUS__ACS_VIOLATION_STATUS__SHIFT 0x00000015
#define PCIE_UNCORR_ERR_STATUS__ATOMICOP_EGRESS_BLOCKED_STATUS__SHIFT__CI__VI 0x00000018
#define PCIE_UNCORR_ERR_STATUS__CPL_ABORT_ERR_STATUS__SHIFT 0x0000000f
#define PCIE_UNCORR_ERR_STATUS__CPL_TIMEOUT_STATUS__SHIFT 0x0000000e
#define PCIE_UNCORR_ERR_STATUS__DLP_ERR_STATUS__SHIFT   0x00000004
#define PCIE_UNCORR_ERR_STATUS__ECRC_ERR_STATUS__SHIFT  0x00000013
#define PCIE_UNCORR_ERR_STATUS__FC_ERR_STATUS__SHIFT    0x0000000d
#define PCIE_UNCORR_ERR_STATUS__MAL_TLP_STATUS__SHIFT   0x00000012
#define PCIE_UNCORR_ERR_STATUS__MC_BLOCKED_TLP_STATUS__SHIFT__CI__VI 0x00000017
#define PCIE_UNCORR_ERR_STATUS__PSN_ERR_STATUS__SHIFT   0x0000000c
#define PCIE_UNCORR_ERR_STATUS__RCV_OVFL_STATUS__SHIFT  0x00000011
#define PCIE_UNCORR_ERR_STATUS__SURPDN_ERR_STATUS__SHIFT 0x00000005
#define PCIE_UNCORR_ERR_STATUS__TLP_PREFIX_BLOCKED_ERR_STATUS__SHIFT__CI__VI 0x00000019
#define PCIE_UNCORR_ERR_STATUS__UNCORR_INT_ERR_STATUS__SHIFT__CI__VI 0x00000016
#define PCIE_UNCORR_ERR_STATUS__UNEXP_CPL_STATUS__SHIFT 0x00000010
#define PCIE_UNCORR_ERR_STATUS__UNSUPP_REQ_ERR_STATUS__SHIFT 0x00000014
#define PCIE_VC0_RESOURCE_CAP__MAX_TIME_SLOTS__SHIFT    0x00000010
#define PCIE_VC0_RESOURCE_CAP__PORT_ARB_CAP__SHIFT      0x00000000
#define PCIE_VC0_RESOURCE_CAP__PORT_ARB_TABLE_OFFSET__SHIFT 0x00000018
#define PCIE_VC0_RESOURCE_CAP__REJECT_SNOOP_TRANS__SHIFT 0x0000000f
#define PCIE_VC0_RESOURCE_CNTL__LOAD_PORT_ARB_TABLE__SHIFT 0x00000010
#define PCIE_VC0_RESOURCE_CNTL__PORT_ARB_SELECT__SHIFT  0x00000011
#define PCIE_VC0_RESOURCE_CNTL__TC_VC_MAP_TC0__SHIFT    0x00000000
#define PCIE_VC0_RESOURCE_CNTL__TC_VC_MAP_TC1_7__SHIFT  0x00000001
#define PCIE_VC0_RESOURCE_CNTL__VC_ENABLE__SHIFT        0x0000001f
#define PCIE_VC0_RESOURCE_CNTL__VC_ID__SHIFT            0x00000018
#define PCIE_VC0_RESOURCE_STATUS__PORT_ARB_TABLE_STATUS__SHIFT 0x00000000
#define PCIE_VC0_RESOURCE_STATUS__VC_NEGOTIATION_PENDING__SHIFT 0x00000001
#define PCIE_VC1_RESOURCE_CAP__MAX_TIME_SLOTS__SHIFT    0x00000010
#define PCIE_VC1_RESOURCE_CAP__PORT_ARB_CAP__SHIFT      0x00000000
#define PCIE_VC1_RESOURCE_CAP__PORT_ARB_TABLE_OFFSET__SHIFT 0x00000018
#define PCIE_VC1_RESOURCE_CAP__REJECT_SNOOP_TRANS__SHIFT 0x0000000f
#define PCIE_VC1_RESOURCE_CNTL__LOAD_PORT_ARB_TABLE__SHIFT 0x00000010
#define PCIE_VC1_RESOURCE_CNTL__PORT_ARB_SELECT__SHIFT  0x00000011
#define PCIE_VC1_RESOURCE_CNTL__TC_VC_MAP_TC0__SHIFT    0x00000000
#define PCIE_VC1_RESOURCE_CNTL__TC_VC_MAP_TC1_7__SHIFT  0x00000001
#define PCIE_VC1_RESOURCE_CNTL__VC_ENABLE__SHIFT        0x0000001f
#define PCIE_VC1_RESOURCE_CNTL__VC_ID__SHIFT            0x00000018
#define PCIE_VC1_RESOURCE_STATUS__PORT_ARB_TABLE_STATUS__SHIFT 0x00000000
#define PCIE_VC1_RESOURCE_STATUS__VC_NEGOTIATION_PENDING__SHIFT 0x00000001
#define PCIE_VC_ENH_CAP_LIST__CAP_ID__SHIFT             0x00000000
#define PCIE_VC_ENH_CAP_LIST__CAP_VER__SHIFT            0x00000010
#define PCIE_VC_ENH_CAP_LIST__NEXT_PTR__SHIFT           0x00000014
#define PCIE_VENDOR_SPECIFIC1__SCRATCH__SHIFT           0x00000000
#define PCIE_VENDOR_SPECIFIC2__SCRATCH__SHIFT           0x00000000
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_ID__SHIFT 0x00000000
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_VER__SHIFT 0x00000010
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x00000014
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_ID__SHIFT        0x00000000
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_LENGTH__SHIFT    0x00000014
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_REV__SHIFT       0x00000010
#define PCIE_WPR_CNTL__WPR_RESET_COR_EN__SHIFT          0x00000003
#define PCIE_WPR_CNTL__WPR_RESET_HOT_RST_EN__SHIFT      0x00000000
#define PCIE_WPR_CNTL__WPR_RESET_LNK_DIS_EN__SHIFT      0x00000002
#define PCIE_WPR_CNTL__WPR_RESET_LNK_DWN_EN__SHIFT      0x00000001
#define PCIE_WPR_CNTL__WPR_RESET_PHY_EN__SHIFT          0x00000006
#define PCIE_WPR_CNTL__WPR_RESET_REG_EN__SHIFT          0x00000004
#define PCIE_WPR_CNTL__WPR_RESET_STY_EN__SHIFT          0x00000005
#define PEER0_FB_OFFSET_HI__PEER0_FB_OFFSET_HI__SHIFT__CI__VI 0x00000000
#define PEER0_FB_OFFSET_LO__PEER0_FB_EN__SHIFT__CI__VI  0x0000001f
#define PEER0_FB_OFFSET_LO__PEER0_FB_OFFSET_LO__SHIFT__CI__VI 0x00000000
#define PEER1_FB_OFFSET_HI__PEER1_FB_OFFSET_HI__SHIFT__CI__VI 0x00000000
#define PEER1_FB_OFFSET_LO__PEER1_FB_EN__SHIFT__CI__VI  0x0000001f
#define PEER1_FB_OFFSET_LO__PEER1_FB_OFFSET_LO__SHIFT__CI__VI 0x00000000
#define PEER2_FB_OFFSET_HI__PEER2_FB_OFFSET_HI__SHIFT__CI__VI 0x00000000
#define PEER2_FB_OFFSET_LO__PEER2_FB_EN__SHIFT__CI__VI  0x0000001f
#define PEER2_FB_OFFSET_LO__PEER2_FB_OFFSET_LO__SHIFT__CI__VI 0x00000000
#define PEER3_FB_OFFSET_HI__PEER3_FB_OFFSET_HI__SHIFT__CI__VI 0x00000000
#define PEER3_FB_OFFSET_LO__PEER3_FB_EN__SHIFT__CI__VI  0x0000001f
#define PEER3_FB_OFFSET_LO__PEER3_FB_OFFSET_LO__SHIFT__CI__VI 0x00000000
#define PEER_REG_RANGE0__END_ADDR__SHIFT                0x00000010
#define PEER_REG_RANGE0__START_ADDR__SHIFT              0x00000000
#define PEER_REG_RANGE1__END_ADDR__SHIFT                0x00000010
#define PEER_REG_RANGE1__START_ADDR__SHIFT              0x00000000
#define PHY_AUX_CNTL__AUX_PAD_RXSEL__SHIFT__SI__VI      0x00000010
#define PHY_AUX_CNTL__AUX_PAD_SLEWN__SHIFT__SI__VI      0x0000000c
#define PHY_AUX_CNTL__AUX_PAD_WAKE__SHIFT__SI__VI       0x0000000e
#define PIPE0_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT__SI__VI 0x00000000
#define PIPE1_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT__SI__VI 0x00000000
#define PIPE2_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT__SI__VI 0x00000000
#define PIPE3_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT__SI__VI 0x00000000
#define PIPE4_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT__SI__VI 0x00000000
#define PIPE5_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT__SI__VI 0x00000000
#define PIXCLK1_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL1__SHIFT__SI__VI 0x00000004
#define PIXCLK1_RESYNC_CNTL__PIXCLK1_RESYNC_ENABLE__SHIFT__SI__VI 0x00000000
#define PIXCLK2_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL2__SHIFT__SI__VI 0x00000004
#define PIXCLK2_RESYNC_CNTL__PIXCLK2_RESYNC_ENABLE__SHIFT__SI__VI 0x00000000
#define PLL_TEST_CNTL__REF_TEST_COUNT__SHIFT            0x00000008
#define PLL_TEST_CNTL__TEST_COUNT__SHIFT                0x00000011
#define PLL_TEST_CNTL__TST_REF_SEL__SHIFT               0x00000004
#define PLL_TEST_CNTL__TST_RESET__SHIFT                 0x0000000f
#define PLL_TEST_CNTL__TST_SRC_SEL__SHIFT               0x00000000
#define PMI_CAP_LIST__CAP_ID__SHIFT                     0x00000000
#define PMI_CAP_LIST__NEXT_PTR__SHIFT                   0x00000008
#define PMI_CAP__AUX_CURRENT__SHIFT                     0x00000006
#define PMI_CAP__D1_SUPPORT__SHIFT                      0x00000009
#define PMI_CAP__D2_SUPPORT__SHIFT                      0x0000000a
#define PMI_CAP__DEV_SPECIFIC_INIT__SHIFT               0x00000005
#define PMI_CAP__PME_CLOCK__SHIFT                       0x00000003
#define PMI_CAP__PME_SUPPORT__SHIFT                     0x0000000b
#define PMI_CAP__VERSION__SHIFT                         0x00000000
#define PMI_STATUS_CNTL__B2_B3_SUPPORT__SHIFT           0x00000016
#define PMI_STATUS_CNTL__BUS_PWR_EN__SHIFT              0x00000017
#define PMI_STATUS_CNTL__DATA_SCALE__SHIFT              0x0000000d
#define PMI_STATUS_CNTL__DATA_SELECT__SHIFT             0x00000009
#define PMI_STATUS_CNTL__NO_SOFT_RESET__SHIFT           0x00000003
#define PMI_STATUS_CNTL__PME_EN__SHIFT                  0x00000008
#define PMI_STATUS_CNTL__PME_STATUS__SHIFT              0x0000000f
#define PMI_STATUS_CNTL__PMI_DATA__SHIFT                0x00000018
#define PMI_STATUS_CNTL__POWER_STATE__SHIFT             0x00000000
#define PROG_INTERFACE__PROG_INTERFACE__SHIFT           0x00000000
#define RAS_BCI_SIGNATURE0__SIGNATURE__SHIFT            0x00000000
#define RAS_BCI_SIGNATURE1__SIGNATURE__SHIFT            0x00000000
#define RAS_CB_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_DB_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_IA_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_IA_SIGNATURE1__SIGNATURE__SHIFT             0x00000000
#define RAS_PA_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE1__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE2__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE3__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE4__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE5__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE6__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE7__SIGNATURE__SHIFT             0x00000000
#define RAS_SIGNATURE_CONTROL__ENABLE__SHIFT            0x00000000
#define RAS_SIGNATURE_MASK__INPUT_BUS_MASK__SHIFT       0x00000000
#define RAS_SPI_SIGNATURE0__SIGNATURE__SHIFT            0x00000000
#define RAS_SPI_SIGNATURE1__SIGNATURE__SHIFT            0x00000000
#define RAS_SQ_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_SX_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_SX_SIGNATURE1__SIGNATURE__SHIFT             0x00000000
#define RAS_SX_SIGNATURE2__SIGNATURE__SHIFT             0x00000000
#define RAS_SX_SIGNATURE3__SIGNATURE__SHIFT             0x00000000
#define RAS_TA_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_TD_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_VGT_SIGNATURE0__SIGNATURE__SHIFT            0x00000000
#define RCU_MISC_CTRL__BREAK_PT1_DONE__SHIFT__CI__VI    0x00000010
#define RCU_MISC_CTRL__BREAK_PT2_DONE__SHIFT__CI__VI    0x00000011
#define RCU_MISC_CTRL__REG_CC_FUSE_DISABLE__SHIFT__CI__VI 0x00000004
#define RCU_MISC_CTRL__REG_CC_SRBM_RD_DISABLE__SHIFT__CI__VI 0x00000008
#define RCU_MISC_CTRL__REG_DRV_RST_MODE__SHIFT__CI__VI  0x00000001
#define RCU_MISC_CTRL__REG_RCU_MEMREP_DIS__SHIFT__CI__VI 0x00000003
#define RCU_MISC_CTRL__REG_SAMU_FUSE_DISABLE__SHIFT__CI__VI 0x00000005
#define RCU_MISC_CTRL__RST_PULSE_WIDTH__SHIFT__CI__VI   0x00000017
#define RCU_MISC_CTRL__RST_PULSE_WIDTH__SHIFT__SI       0x0000000a
#define RCU_MISC_CTRL__SAMU_START__SHIFT__CI__VI        0x00000016
#define RCU_UC_EVENTS__BREAK_PT1_ACTIVE__SHIFT__CI__VI  0x00000009
#define RCU_UC_EVENTS__BREAK_PT2_ACTIVE__SHIFT__CI__VI  0x0000000a
#define RCU_UC_EVENTS__FCH_HALT__SHIFT__CI__VI          0x0000000b
#define RCU_UC_EVENTS__INTERRUPTS_ENABLED__SHIFT__CI__VI 0x00000010
#define RCU_UC_EVENTS__RCU_DtmCnt0_Done__SHIFT__CI__VI  0x00000011
#define RCU_UC_EVENTS__RCU_DtmCnt1_Done__SHIFT__CI__VI  0x00000012
#define RCU_UC_EVENTS__RCU_DtmCnt2_Done__SHIFT__CI__VI  0x00000013
#define RCU_UC_EVENTS__RCU_GIO_fch_lockdown__SHIFT__CI__VI 0x0000000d
#define RCU_UC_EVENTS__RCU_TST_jpc_rep_req__SHIFT__CI__VI 0x00000000
#define RCU_UC_EVENTS__SMU_DC_efuse_status_invalid__SHIFT__CI__VI 0x00000003
#define RCU_UC_EVENTS__TP_Tester__SHIFT__CI__VI         0x00000006
#define RCU_UC_EVENTS__TST_RCU_jpc_rep_done__SHIFT__CI__VI 0x00000001
#define RCU_UC_EVENTS__boot_seq_done__SHIFT__CI__VI     0x00000007
#define RCU_UC_EVENTS__drv_rst_mode__SHIFT__CI__VI      0x00000002
#define RCU_UC_EVENTS__sclk_deep_sleep_exit__SHIFT__CI__VI 0x00000008
#define RESPONSE_INTERRUPT_COUNT__N_RESPONSE_INTERRUPT_COUNT__SHIFT__SI__VI 0x00000000
#define REVISION_ID__MAJOR_REV_ID__SHIFT                0x00000004
#define REVISION_ID__MINOR_REV_ID__SHIFT                0x00000000
#define RINGOSC_MASK__MASK__SHIFT                       0x00000000
#define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL__SHIFT__SI__VI 0x00000000
#define RIRB_CONTROL__RESPONSE_OVERRUN_INTERRUPT_CONTROL__SHIFT__SI__VI 0x00000002
#define RIRB_CONTROL__RIRB_DMA_ENABLE__SHIFT__SI__VI    0x00000001
#define RIRB_LOWER_BASE_ADDRESS__RIRB_LOWER_BASE_ADDRESS__SHIFT__SI__VI 0x00000007
#define RIRB_LOWER_BASE_ADDRESS__RIRB_LOWER_BASE_UNIMPLEMENTED_BITS__SHIFT__SI__VI 0x00000000
#define RIRB_SIZE__RIRB_SIZE_CAPABILITY__SHIFT__SI__VI  0x00000004
#define RIRB_SIZE__RIRB_SIZE__SHIFT__SI__VI             0x00000000
#define RIRB_STATUS__RESPONSE_INTERRUPT__SHIFT__SI__VI  0x00000000
#define RIRB_STATUS__RESPONSE_OVERRUN_INTERRUPT_STATUS__SHIFT__SI__VI 0x00000002
#define RIRB_UPPER_BASE_ADDRESS__RIRB_UPPER_BASE_ADDRESS__SHIFT__SI__VI 0x00000000
#define RIRB_WRITE_POINTER__RIRB_WRITE_POINTER_RESET__SHIFT__SI__VI 0x0000000f
#define RIRB_WRITE_POINTER__RIRB_WRITE_POINTER__SHIFT__SI__VI 0x00000000
#define RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN__SHIFT 0x00000001
#define RLC_AUTO_PG_CTRL__AUTO_PG_EN__SHIFT             0x00000000
#define RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN__SHIFT        0x00000002
#define RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT 0x00000003
#define RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD__SHIFT 0x00000013
#define RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE__SHIFT     0x00000000
#define RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED__SHIFT    0x00000001
#define RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER__SHIFT      0x0000001b
#define RLC_CGCG_CGLS_CTRL__CGCG_EN__SHIFT              0x00000000
#define RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD__SHIFT 0x00000008
#define RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL__SHIFT        0x0000001c
#define RLC_CGCG_CGLS_CTRL__CGLS_EN__SHIFT              0x00000001
#define RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY__SHIFT 0x00000002
#define RLC_CGCG_CGLS_CTRL__SLEEP_MODE__SHIFT           0x0000001d
#define RLC_CGCG_CGLS_CTRL__SPARE__SHIFT__SI__CI        0x0000001f
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT__SHIFT  0x00000000
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT__SHIFT   0x00000004
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT__SHIFT       0x00000010
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT__SHIFT      0x0000001c
#define RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT__SHIFT    0x00000008
#define RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT__SHIFT     0x0000000c
#define RLC_CGTT_MGCG_OVERRIDE__OVERRIDE__SHIFT         0x00000000
#define RLC_CNTL__FORCE_RETRY__SHIFT                    0x00000001
#define RLC_CNTL__READ_CACHE_DISABLE__SHIFT             0x00000002
#define RLC_CNTL__RESERVED__SHIFT                       0x00000008
#define RLC_CNTL__RLC_ENABLE_F32__SHIFT                 0x00000000
#define RLC_CNTL__RLC_STEP_F32__SHIFT                   0x00000003
#define RLC_CNTL__SOFT_RESET_DEBUG_MODE__SHIFT          0x00000004
#define RLC_CU_STATUS__WORK_PENDING__SHIFT__CI__VI      0x00000000
#define RLC_DEBUG_SELECT__RESERVED__SHIFT__CI__VI       0x00000008
#define RLC_DEBUG_SELECT__RESERVED__SHIFT__SI           0x0000000f
#define RLC_DEBUG_SELECT__SELECT__SHIFT                 0x00000000
#define RLC_DEBUG__DATA__SHIFT                          0x00000000
#define RLC_DRIVER_CPDMA_STATUS__DRIVER_ACK__SHIFT      0x00000004
#define RLC_DRIVER_CPDMA_STATUS__DRIVER_REQUEST__SHIFT  0x00000000
#define RLC_DRIVER_CPDMA_STATUS__RESERVED1__SHIFT       0x00000001
#define RLC_DRIVER_CPDMA_STATUS__RESERVED__SHIFT        0x00000005
#define RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK__SHIFT__CI__VI 0x00000000
#define RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK__SHIFT__CI__VI 0x00000000
#define RLC_GPM_CU_PD_TIMEOUT__TIMEOUT__SHIFT__CI__VI   0x00000000
#define RLC_GPM_DEBUG_SELECT__RESERVED__SHIFT__CI       0x00000008
#define RLC_GPM_DEBUG_SELECT__SELECT__SHIFT__CI__VI     0x00000000
#define RLC_GPM_DEBUG__DATA__SHIFT__CI__VI              0x00000000
#define RLC_GPM_GENERAL_0__DATA__SHIFT__CI__VI          0x00000000
#define RLC_GPM_GENERAL_1__DATA__SHIFT__CI__VI          0x00000000
#define RLC_GPM_GENERAL_2__DATA__SHIFT__CI__VI          0x00000000
#define RLC_GPM_GENERAL_3__DATA__SHIFT__CI__VI          0x00000000
#define RLC_GPM_GENERAL_4__DATA__SHIFT__CI__VI          0x00000000
#define RLC_GPM_GENERAL_5__DATA__SHIFT__CI__VI          0x00000000
#define RLC_GPM_GENERAL_6__DATA__SHIFT__CI__VI          0x00000000
#define RLC_GPM_GENERAL_7__DATA__SHIFT__CI__VI          0x00000000
#define RLC_GPM_LOG_ADDR__ADDR__SHIFT__CI__VI           0x00000000
#define RLC_GPM_LOG_CONT__CONT__SHIFT__CI__VI           0x00000000
#define RLC_GPM_LOG_SIZE__SIZE__SHIFT__CI__VI           0x00000000
#define RLC_GPM_PERF_COUNT_0__CU_INDEX__SHIFT__CI__VI   0x0000000c
#define RLC_GPM_PERF_COUNT_0__ENABLE__SHIFT__CI__VI     0x00000014
#define RLC_GPM_PERF_COUNT_0__EVENT_SEL__SHIFT__CI__VI  0x00000010
#define RLC_GPM_PERF_COUNT_0__FEATURE_SEL__SHIFT__CI__VI 0x00000000
#define RLC_GPM_PERF_COUNT_0__RESERVED__SHIFT__CI__VI   0x00000015
#define RLC_GPM_PERF_COUNT_0__SE_INDEX__SHIFT__CI__VI   0x00000004
#define RLC_GPM_PERF_COUNT_0__SH_INDEX__SHIFT__CI__VI   0x00000008
#define RLC_GPM_PERF_COUNT_0__UNUSED__SHIFT__CI__VI     0x00000012
#define RLC_GPM_PERF_COUNT_1__CU_INDEX__SHIFT__CI__VI   0x0000000c
#define RLC_GPM_PERF_COUNT_1__ENABLE__SHIFT__CI__VI     0x00000014
#define RLC_GPM_PERF_COUNT_1__EVENT_SEL__SHIFT__CI__VI  0x00000010
#define RLC_GPM_PERF_COUNT_1__FEATURE_SEL__SHIFT__CI__VI 0x00000000
#define RLC_GPM_PERF_COUNT_1__RESERVED__SHIFT__CI__VI   0x00000015
#define RLC_GPM_PERF_COUNT_1__SE_INDEX__SHIFT__CI__VI   0x00000004
#define RLC_GPM_PERF_COUNT_1__SH_INDEX__SHIFT__CI__VI   0x00000008
#define RLC_GPM_PERF_COUNT_1__UNUSED__SHIFT__CI__VI     0x00000012
#define RLC_GPM_SCRATCH_ADDR__ADDR__SHIFT__CI__VI       0x00000000
#define RLC_GPM_SCRATCH_ADDR__RESERVED__SHIFT__CI__VI   0x00000009
#define RLC_GPM_SCRATCH_DATA__DATA__SHIFT__CI__VI       0x00000000
#define RLC_GPM_STAT__GFX_CLOCK_STATUS__SHIFT__CI__VI   0x00000002
#define RLC_GPM_STAT__GFX_LS_STATUS__SHIFT__CI__VI      0x00000003
#define RLC_GPM_STAT__GFX_POWER_STATUS__SHIFT__CI__VI   0x00000001
#define RLC_GPM_STAT__RESERVED__SHIFT__CI               0x00000004
#define RLC_GPM_STAT__RLC_BUSY__SHIFT__CI__VI           0x00000000
#define RLC_GPM_THREAD_ENABLE__RESERVED__SHIFT__CI__VI  0x00000004
#define RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE__SHIFT__CI__VI 0x00000000
#define RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE__SHIFT__CI__VI 0x00000001
#define RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE__SHIFT__CI__VI 0x00000002
#define RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE__SHIFT__CI__VI 0x00000003
#define RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY__SHIFT__CI__VI 0x00000000
#define RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY__SHIFT__CI__VI 0x00000008
#define RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY__SHIFT__CI__VI 0x00000010
#define RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY__SHIFT__CI__VI 0x00000018
#define RLC_GPM_UCODE_ADDR__RESERVED__SHIFT__CI__VI     0x0000000c
#define RLC_GPM_UCODE_ADDR__UCODE_ADDR__SHIFT__CI__VI   0x00000000
#define RLC_GPM_UCODE_DATA__UCODE_DATA__SHIFT__CI__VI   0x00000000
#define RLC_GPM_VMID_THREAD0__RESERVED__SHIFT__CI       0x00000004
#define RLC_GPM_VMID_THREAD0__RLC_VMID__SHIFT__CI__VI   0x00000000
#define RLC_GPM_VMID_THREAD1__RESERVED__SHIFT__CI       0x00000004
#define RLC_GPM_VMID_THREAD1__RLC_VMID__SHIFT__CI__VI   0x00000000
#define RLC_GPR_REG1__DATA__SHIFT__CI__VI               0x00000000
#define RLC_GPR_REG2__DATA__SHIFT__CI__VI               0x00000000
#define RLC_GPU_CLOCK_32_RES_SEL__RESERVED__SHIFT       0x00000006
#define RLC_GPU_CLOCK_32_RES_SEL__RES_SEL__SHIFT        0x00000000
#define RLC_GPU_CLOCK_32__GPU_CLOCK_32__SHIFT           0x00000000
#define RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB__SHIFT  0x00000000
#define RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB__SHIFT  0x00000000
#define RLC_JUMP_TABLE_RESTORE__ADDR__SHIFT__CI__VI     0x00000000
#define RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK__SHIFT__CI__VI 0x00000000
#define RLC_LB_CNTL__CU_MASK_USED_OFF_HYST__SHIFT__CI__VI 0x00000004
#define RLC_LB_CNTL__LB_CNT_CP_BUSY__SHIFT              0x00000001
#define RLC_LB_CNTL__LB_CNT_REG_INC__SHIFT              0x00000003
#define RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE__SHIFT          0x00000002
#define RLC_LB_CNTL__LOAD_BALANCE_ENABLE__SHIFT         0x00000000
#define RLC_LB_CNTL__RESERVED__SHIFT__CI__VI            0x0000000c
#define RLC_LB_CNTL__RESERVED__SHIFT__SI                0x00000004
#define RLC_LB_CNTR_INIT__LB_CNTR_INIT__SHIFT           0x00000000
#define RLC_LB_CNTR_MAX__LB_CNTR_MAX__SHIFT             0x00000000
#define RLC_LB_INIT_CU_MASK__INIT_CU_MASK__SHIFT__CI__VI 0x00000000
#define RLC_LB_PARAMS__FIFO_SAMPLES__SHIFT              0x00000001
#define RLC_LB_PARAMS__PG_IDLE_SAMPLES__SHIFT           0x00000008
#define RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL__SHIFT   0x00000010
#define RLC_LB_PARAMS__SKIP_L2_CHECK__SHIFT             0x00000000
#define RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR__SHIFT 0x00000000
#define RLC_MAX_PG_CU__MAX_POWERED_UP_CU__SHIFT         0x00000000
#define RLC_MAX_PG_CU__SPARE__SHIFT                     0x00000008
#define RLC_MC_CNTL__RDNFO_STALL__SHIFT                 0x0000001c
#define RLC_MC_CNTL__RDNFO_URG__SHIFT                   0x00000014
#define RLC_MC_CNTL__RDREQ_PRIV__SHIFT                  0x0000001b
#define RLC_MC_CNTL__RDREQ_SWAP__SHIFT                  0x00000018
#define RLC_MC_CNTL__RDREQ_TRAN__SHIFT                  0x0000001a
#define RLC_MC_CNTL__RESERVED_B__SHIFT                  0x0000000d
#define RLC_MC_CNTL__RESERVED__SHIFT                    0x0000001d
#define RLC_MC_CNTL__WRNFO_STALL__SHIFT                 0x00000004
#define RLC_MC_CNTL__WRNFO_URG__SHIFT                   0x00000005
#define RLC_MC_CNTL__WRREQ_DW_IMASK__SHIFT              0x00000009
#define RLC_MC_CNTL__WRREQ_PRIV__SHIFT                  0x00000003
#define RLC_MC_CNTL__WRREQ_SWAP__SHIFT                  0x00000000
#define RLC_MC_CNTL__WRREQ_TRAN__SHIFT                  0x00000002
#define RLC_MEM_SLP_CNTL__RESERVED1__SHIFT              0x00000018
#define RLC_MEM_SLP_CNTL__RESERVED__SHIFT               0x00000002
#define RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN__SHIFT          0x00000001
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN__SHIFT          0x00000000
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY__SHIFT   0x00000010
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY__SHIFT    0x00000008
#define RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT  0x0000000a
#define RLC_PERFMON_CNTL__PERFMON_STATE__SHIFT          0x00000000
#define RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK__SHIFT__CI__VI 0x00000000
#define RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE__SHIFT__CI__VI 0x00000010
#define RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE__SHIFT        0x00000002
#define RLC_PG_CNTL__GFX_POWER_GATING_ENABLE__SHIFT     0x00000000
#define RLC_PG_CNTL__GFX_POWER_GATING_SRC__SHIFT        0x00000001
#define RLC_PG_CNTL__PG_ERROR_STATUS__SHIFT__CI         0x00000018
#define RLC_PG_CNTL__RESERVED1__SHIFT__CI               0x00000013
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE__SHIFT__CI__VI 0x00000012
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE__SHIFT__CI__VI 0x00000011
#define RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE__SHIFT     0x00000003
#define RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE__SHIFT__CI__VI 0x00000010
#define RLC_PG_DELAY_2__SERDES_CMD_DELAY__SHIFT__CI__VI 0x00000008
#define RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE__SHIFT__CI__VI 0x00000000
#define RLC_PG_DELAY__CMD_PROPAGATE_DELAY__SHIFT__CI__VI 0x00000010
#define RLC_PG_DELAY__MEM_SLEEP_DELAY__SHIFT__CI__VI    0x00000018
#define RLC_PG_DELAY__POWER_DOWN_DELAY__SHIFT__CI__VI   0x00000008
#define RLC_PG_DELAY__POWER_UP_DELAY__SHIFT__CI__VI     0x00000000
#define RLC_SAFE_MODE__MESSAGE__SHIFT__CI__VI           0x00000001
#define RLC_SAFE_MODE__REQ__SHIFT__CI                   0x00000000
#define RLC_SAFE_MODE__RESERVED__SHIFT__CI              0x00000005
#define RLC_SAVE_AND_RESTORE_BASE__BASE__SHIFT          0x00000000
#define RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY__SHIFT__CI__VI 0x00000000
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY__SHIFT__CI__VI 0x00000010
#define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED__SHIFT__CI 0x00000017
#define RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY__SHIFT__CI__VI 0x00000000
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY__SHIFT__CI 0x00000013
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY__SHIFT__CI 0x00000014
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY__SHIFT__CI 0x00000015
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY__SHIFT__CI 0x00000016
#define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY__SHIFT__CI 0x00000011
#define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY__SHIFT__CI 0x00000012
#define RLC_SERDES_RD_DATA_0__DATA__SHIFT               0x00000000
#define RLC_SERDES_RD_DATA_1__DATA__SHIFT               0x00000000
#define RLC_SERDES_RD_DATA_2__DATA__SHIFT               0x00000000
#define RLC_SERDES_RD_MASTER_INDEX__CU_ID__SHIFT__CI__VI 0x00000000
#define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID__SHIFT__CI 0x0000000e
#define RLC_SERDES_RD_MASTER_INDEX__NON_SE__SHIFT__CI__VI 0x0000000b
#define RLC_SERDES_RD_MASTER_INDEX__SE_ID__SHIFT__CI__VI 0x00000006
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID__SHIFT__CI__VI 0x00000009
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU__SHIFT__CI__VI 0x0000000a
#define RLC_SERDES_RD_MASTER_INDEX__SH_ID__SHIFT__CI__VI 0x00000004
#define RLC_SERDES_RD_MASTER_INDEX__SPARE__SHIFT__CI    0x00000010
#define RLC_SERDES_RD_MASTER_INDEX__SPARE__SHIFT__SI    0x0000000e
#define RLC_SERDES_WR_CTRL__BPM_ADDR__SHIFT__CI__VI     0x00000000
#define RLC_SERDES_WR_CTRL__CGCG_OVERRIDE_0__SHIFT__CI  0x00000014
#define RLC_SERDES_WR_CTRL__CGCG_OVERRIDE_1__SHIFT__CI  0x00000015
#define RLC_SERDES_WR_CTRL__CGLS_DISABLE__SHIFT__CI     0x00000011
#define RLC_SERDES_WR_CTRL__CGLS_ENABLE__SHIFT__CI      0x00000010
#define RLC_SERDES_WR_CTRL__CGLS_OFF__SHIFT__CI         0x00000013
#define RLC_SERDES_WR_CTRL__CGLS_ON__SHIFT__CI          0x00000012
#define RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_0__SHIFT__CI  0x00000016
#define RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_1__SHIFT__CI  0x00000017
#define RLC_SERDES_WR_CTRL__P1_SELECT__SHIFT__CI__VI    0x0000000a
#define RLC_SERDES_WR_CTRL__P2_SELECT__SHIFT__CI__VI    0x0000000b
#define RLC_SERDES_WR_CTRL__POWER_DOWN__SHIFT__CI__VI   0x00000008
#define RLC_SERDES_WR_CTRL__POWER_UP__SHIFT__CI__VI     0x00000009
#define RLC_SERDES_WR_CTRL__READ_COMMAND__SHIFT__CI__VI 0x0000000d
#define RLC_SERDES_WR_CTRL__REG_ADDR__SHIFT__CI__VI     0x0000001c
#define RLC_SERDES_WR_CTRL__RESERVED_1__SHIFT__CI       0x0000000e
#define RLC_SERDES_WR_CTRL__RESERVED_2__SHIFT__CI       0x00000018
#define RLC_SERDES_WR_CTRL__WRITE_COMMAND__SHIFT__CI__VI 0x0000000c
#define RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK__SHIFT__CI__VI 0x00000000
#define RLC_SERDES_WR_DATA__DATA__SHIFT                 0x00000000
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK__SHIFT__CI__VI 0x00000010
#define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED__SHIFT__CI 0x00000017
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK__SHIFT__CI__VI 0x00000000
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK__SHIFT__CI 0x00000013
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK__SHIFT__CI 0x00000014
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK__SHIFT__CI 0x00000015
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK__SHIFT__CI 0x00000016
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK__SHIFT__CI 0x00000011
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK__SHIFT__CI 0x00000012
#define RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE__SHIFT        0x00000001
#define RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE__SHIFT 0x00000000
#define RLC_SMU_PG_CTRL__SPARE__SHIFT                   0x00000001
#define RLC_SMU_PG_CTRL__START_PG__SHIFT                0x00000000
#define RLC_SMU_PG_WAKE_UP_CTRL__SPARE__SHIFT           0x00000001
#define RLC_SMU_PG_WAKE_UP_CTRL__START_PG_WAKE_UP__SHIFT 0x00000000
#define RLC_SOFT_RESET_GPU__RESERVED__SHIFT             0x00000001
#define RLC_SOFT_RESET_GPU__SOFT_RESET_GPU__SHIFT       0x00000000
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_DEBUG_SELECT__RESERVED__SHIFT__CI__VI   0x00000008
#define RLC_SPM_DEBUG_SELECT__RLC_SPM_DEBUG_MODE__SHIFT__CI__VI 0x0000000f
#define RLC_SPM_DEBUG_SELECT__RLC_SPM_NUM_SAMPLE__SHIFT__CI__VI 0x00000010
#define RLC_SPM_DEBUG_SELECT__SELECT__SHIFT__CI__VI     0x00000000
#define RLC_SPM_DEBUG__DATA__SHIFT__CI__VI              0x00000000
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR__SHIFT__CI__VI 0x00000000
#define RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA__SHIFT__CI__VI 0x00000000
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_INT_CNTL__RESERVED__SHIFT__CI__VI       0x00000001
#define RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL__SHIFT__CI__VI 0x00000000
#define RLC_SPM_INT_STATUS__RESERVED__SHIFT__CI__VI     0x00000001
#define RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS__SHIFT__CI__VI 0x00000000
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE__SHIFT__CI__VI 0x0000000c
#define RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL__SHIFT__CI__VI 0x00000010
#define RLC_SPM_PERFMON_CNTL__RESERVED1__SHIFT__CI__VI  0x00000000
#define RLC_SPM_PERFMON_CNTL__RESERVED__SHIFT__CI__VI   0x0000000e
#define RLC_SPM_PERFMON_RING_BASE_HI__RESERVED__SHIFT__CI__VI 0x00000010
#define RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI__SHIFT__CI__VI 0x00000000
#define RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO__SHIFT__CI__VI 0x00000000
#define RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE__SHIFT__CI__VI 0x00000000
#define RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE__SHIFT__CI__VI 0x0000000b
#define RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE__SHIFT__CI__VI 0x00000000
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1__SHIFT__CI__VI 0x00000008
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED__SHIFT__CI__VI 0x0000001f
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE__SHIFT__CI__VI 0x00000010
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE__SHIFT__CI__VI 0x00000015
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE__SHIFT__CI__VI 0x0000001a
#define RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR__SHIFT__CI__VI 0x00000000
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD__SHIFT__CI__VI 0x00000000
#define RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR__SHIFT__CI__VI 0x00000000
#define RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA__SHIFT__CI__VI 0x00000000
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_TCS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI 0x00000000
#define RLC_SPM_TCS_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI 0x00000008
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__CI__VI 0x00000000
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__CI__VI 0x00000008
#define RLC_SPM_VMID__RESERVED__SHIFT__CI__VI           0x00000004
#define RLC_SPM_VMID__RLC_SPM_VMID__SHIFT__CI__VI       0x00000000
#define RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK__SHIFT__CI__VI 0x00000000
#define RLC_STAT__RESERVED__SHIFT__CI                   0x00000003
#define RLC_STAT__RESERVED__SHIFT__SI__VI               0x00000004
#define RLC_STAT__RLC_BUSY__SHIFT                       0x00000000
#define RLC_STAT__RLC_GPM_BUSY__SHIFT__CI__VI           0x00000001
#define RLC_STAT__RLC_SPM_BUSY__SHIFT__CI__VI           0x00000002
#define RLC_THREAD1_DELAY__CU_IDEL_DELAY__SHIFT         0x00000000
#define RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY__SHIFT 0x00000008
#define RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY__SHIFT 0x00000010
#define RLC_THREAD1_DELAY__SPARE__SHIFT                 0x00000018
#define RLC_UCODE_CNTL__RLC_UCODE_FLAGS__SHIFT          0x00000000
#define ROM_BASE_ADDR__BASE_ADDR__SHIFT                 0x00000000
#define ROM_CNTL__CLOCK_GATING_EN__SHIFT                0x00000002
#define ROM_CNTL__CSB_ACTIVE_TO_SCK_HOLD_TIME__SHIFT    0x00000010
#define ROM_CNTL__CSB_ACTIVE_TO_SCK_SETUP_TIME__SHIFT   0x00000008
#define ROM_CNTL__SCK_OVERWRITE__SHIFT                  0x00000001
#define ROM_CNTL__SCK_PRESCALE_CRYSTAL_CLK__SHIFT       0x0000001c
#define ROM_CNTL__SCK_PRESCALE_REFCLK__SHIFT            0x00000018
#define ROM_DATA__ROM_DATA__SHIFT                       0x00000000
#define ROM_INDEX__ROM_INDEX__SHIFT                     0x00000000
#define ROM_SMC_IND_DATA__SMC_IND_DATA__SHIFT__CI__VI   0x00000000
#define ROM_SMC_IND_INDEX__SMC_IND_ADDR__SHIFT__CI__VI  0x00000000
#define ROM_START__ROM_START__SHIFT                     0x00000000
#define ROM_STATUS__ROM_BUSY__SHIFT                     0x00000000
#define ROM_SW_CNTL__COMMAND_SIZE__SHIFT                0x00000010
#define ROM_SW_CNTL__DATA_SIZE__SHIFT                   0x00000000
#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE__SHIFT   0x00000012
#define ROM_SW_COMMAND__ROM_SW_ADDRESS__SHIFT           0x00000008
#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION__SHIFT       0x00000000
#define ROM_SW_DATA_10__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_11__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_12__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_13__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_14__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_15__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_16__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_17__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_18__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_19__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_1__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_20__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_21__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_22__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_23__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_24__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_25__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_26__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_27__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_28__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_29__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_2__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_30__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_31__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_32__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_33__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_34__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_35__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_36__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_37__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_38__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_39__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_3__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_40__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_41__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_42__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_43__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_44__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_45__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_46__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_47__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_48__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_49__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_4__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_50__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_51__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_52__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_53__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_54__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_55__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_56__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_57__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_58__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_59__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_5__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_60__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_61__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_62__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_63__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_64__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_6__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_7__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_8__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_9__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_STATUS__ROM_SW_DONE__SHIFT               0x00000000
#define SCLK_CGTT_BLK_CTRL_REG__SCLK_TURN_OFF_DELAY__SHIFT__SI__VI 0x00000004
#define SCLK_CGTT_BLK_CTRL_REG__SCLK_TURN_ON_DELAY__SHIFT__SI__VI 0x00000000
#define SCLK_DEEP_SLEEP_CNTL2__ACP_SMU_ALLOW_DSLEEP_STUTTER_MASK__SHIFT__CI__VI 0x00000009
#define SCLK_DEEP_SLEEP_CNTL2__DC_AZ_BUSY_MASK__SHIFT__CI__VI 0x00000008
#define SCLK_DEEP_SLEEP_CNTL2__HDP_BUSY_MASK__SHIFT__CI__VI 0x00000001
#define SCLK_DEEP_SLEEP_CNTL2__IDCT_BUSY_MASK__SHIFT__CI__VI 0x00000006
#define SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK__SHIFT__CI__VI 0x00000003
#define SCLK_DEEP_SLEEP_CNTL2__INOUT_CUSHION__SHIFT__CI__VI 0x00000018
#define SCLK_DEEP_SLEEP_CNTL2__PDMA_BUSY_MASK__SHIFT__CI__VI 0x00000004
#define SCLK_DEEP_SLEEP_CNTL2__RLC_BUSY_MASK__SHIFT__CI__VI 0x00000000
#define SCLK_DEEP_SLEEP_CNTL2__ROM_BUSY_MASK__SHIFT__CI__VI 0x00000002
#define SCLK_DEEP_SLEEP_CNTL2__SAM_CG_MC_STAT_BUSY_MASK__SHIFT__CI__VI 0x0000000c
#define SCLK_DEEP_SLEEP_CNTL2__SAM_CG_STATUS_BUSY_MASK__SHIFT__CI__VI 0x0000000d
#define SCLK_DEEP_SLEEP_CNTL2__SDMA_BUSY_MASK__SHIFT__CI__VI 0x00000007
#define SCLK_DEEP_SLEEP_CNTL2__SHALLOW_DIV_ID__SHIFT__CI__VI 0x00000015
#define SCLK_DEEP_SLEEP_CNTL2__UVD_CG_MC_STAT_BUSY_MASK__SHIFT__CI__VI 0x0000000a
#define SCLK_DEEP_SLEEP_CNTL2__VCE_CG_MC_STAT_BUSY_MASK__SHIFT__CI__VI 0x0000000b
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_0_SMU_BUSY_MASK__SHIFT__CI__VI 0x00000000
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_10_SMU_BUSY_MASK__SHIFT__CI__VI 0x0000000a
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_11_SMU_BUSY_MASK__SHIFT__CI__VI 0x0000000b
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_12_SMU_BUSY_MASK__SHIFT__CI__VI 0x0000000c
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_13_SMU_BUSY_MASK__SHIFT__CI__VI 0x0000000d
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_14_SMU_BUSY_MASK__SHIFT__CI__VI 0x0000000e
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_15_SMU_BUSY_MASK__SHIFT__CI__VI 0x0000000f
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_1_SMU_BUSY_MASK__SHIFT__CI__VI 0x00000001
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_2_SMU_BUSY_MASK__SHIFT__CI__VI 0x00000002
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_3_SMU_BUSY_MASK__SHIFT__CI__VI 0x00000003
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_4_SMU_BUSY_MASK__SHIFT__CI__VI 0x00000004
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_5_SMU_BUSY_MASK__SHIFT__CI__VI 0x00000005
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_6_SMU_BUSY_MASK__SHIFT__CI__VI 0x00000006
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_7_SMU_BUSY_MASK__SHIFT__CI__VI 0x00000007
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_8_SMU_BUSY_MASK__SHIFT__CI__VI 0x00000008
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_9_SMU_BUSY_MASK__SHIFT__CI__VI 0x00000009
#define SCLK_DEEP_SLEEP_CNTL__ALLOW_NBPSTATE_MASK__SHIFT__CI__VI 0x00000012
#define SCLK_DEEP_SLEEP_CNTL__AZ_BUSY_MASK__SHIFT__CI__VI 0x0000001e
#define SCLK_DEEP_SLEEP_CNTL__BIF_BUSY_MASK__SHIFT__CI__VI 0x00000013
#define SCLK_DEEP_SLEEP_CNTL__DEEP_SLEEP_ENTRY_MODE__SHIFT__CI__VI 0x0000001b
#define SCLK_DEEP_SLEEP_CNTL__DIV_ID__SHIFT__CI__VI     0x00000000
#define SCLK_DEEP_SLEEP_CNTL__ENABLE_DS__SHIFT__CI__VI  0x0000001f
#define SCLK_DEEP_SLEEP_CNTL__FAST_EXIT_REQ_NBPSTATE__SHIFT__CI__VI 0x0000001a
#define SCLK_DEEP_SLEEP_CNTL__HYSTERESIS__SHIFT__CI__VI 0x00000004
#define SCLK_DEEP_SLEEP_CNTL__MBUS2_ACTIVE_MASK__SHIFT__CI__VI 0x0000001c
#define SCLK_DEEP_SLEEP_CNTL__MC0SRBM_BUSY_MASK__SHIFT__CI__VI 0x00000015
#define SCLK_DEEP_SLEEP_CNTL__MC1SRBM_BUSY_MASK__SHIFT__CI__VI 0x00000016
#define SCLK_DEEP_SLEEP_CNTL__MC_ALLOW_MASK__SHIFT__CI__VI 0x00000017
#define SCLK_DEEP_SLEEP_CNTL__RAMP_DIS__SHIFT__CI__VI   0x00000003
#define SCLK_DEEP_SLEEP_CNTL__SCLK_RUNNING_MASK__SHIFT__CI__VI 0x00000010
#define SCLK_DEEP_SLEEP_CNTL__SELF_REFRESH_MASK__SHIFT__CI__VI 0x00000011
#define SCLK_DEEP_SLEEP_CNTL__SELF_REFRESH_NLC_MASK__SHIFT__CI__VI 0x00000019
#define SCLK_DEEP_SLEEP_CNTL__SMU_BUSY_MASK__SHIFT__CI__VI 0x00000018
#define SCLK_DEEP_SLEEP_CNTL__UVD_BUSY_MASK__SHIFT__CI__VI 0x00000014
#define SCLK_DEEP_SLEEP_CNTL__VCE_BUSY_MASK__SHIFT__CI__VI 0x0000001d
#define SCLK_DEEP_SLEEP_MISC_CNTL__DPM_DS_DIV_ID__SHIFT__CI__VI 0x00000000
#define SCLK_DEEP_SLEEP_MISC_CNTL__DPM_SS_DIV_ID__SHIFT__CI__VI 0x00000003
#define SCLK_DEEP_SLEEP_MISC_CNTL__OCP_DS_DIV_ID__SHIFT__CI__VI 0x00000011
#define SCLK_DEEP_SLEEP_MISC_CNTL__OCP_ENABLE__SHIFT__CI__VI 0x00000010
#define SCLK_DEEP_SLEEP_MISC_CNTL__OCP_SS_DIV_ID__SHIFT__CI__VI 0x00000014
#define SCLK_MIN_DIV__FRACV__SHIFT__CI__VI              0x00000000
#define SCLK_MIN_DIV__INTV__SHIFT__CI__VI               0x0000000c
#define SCLK_PWRMGT_CNTL__AUTO_SCLK_PULSE_SKIP__SHIFT__CI__VI 0x0000000f
#define SCLK_PWRMGT_CNTL__DPM_DYN_PWR_DOWN_CNTL__SHIFT__CI__VI 0x00000016
#define SCLK_PWRMGT_CNTL__DPM_DYN_PWR_DOWN_EN__SHIFT__CI__VI 0x00000017
#define SCLK_PWRMGT_CNTL__DYNAMIC_PM_EN__SHIFT__CI__VI  0x00000015
#define SCLK_PWRMGT_CNTL__DYN_GFX_CLK_OFF_EN__SHIFT     0x00000007
#define SCLK_PWRMGT_CNTL__DYN_LIGHT_SLEEP_EN__SHIFT     0x0000000e
#define SCLK_PWRMGT_CNTL__DYN_PWR_DOWN_EN__SHIFT__CI__VI 0x00000002
#define SCLK_PWRMGT_CNTL__FORCE_PM0_INTERRUPT__SHIFT    0x0000001c
#define SCLK_PWRMGT_CNTL__FORCE_PM1_INTERRUPT__SHIFT    0x0000001d
#define SCLK_PWRMGT_CNTL__GFX_CLK_FORCE_OFF__SHIFT      0x0000000a
#define SCLK_PWRMGT_CNTL__GFX_CLK_FORCE_ON__SHIFT       0x00000008
#define SCLK_PWRMGT_CNTL__GFX_CLK_OFF_ACPI_D1__SHIFT    0x0000000b
#define SCLK_PWRMGT_CNTL__GFX_CLK_OFF_ACPI_D2__SHIFT    0x0000000c
#define SCLK_PWRMGT_CNTL__GFX_CLK_OFF_ACPI_D3__SHIFT    0x0000000d
#define SCLK_PWRMGT_CNTL__GFX_CLK_REQUEST_OFF__SHIFT    0x00000009
#define SCLK_PWRMGT_CNTL__GFX_VOLTAGE_CHANGE_EN__SHIFT__CI__VI 0x0000001e
#define SCLK_PWRMGT_CNTL__GFX_VOLTAGE_CHANGE_MODE__SHIFT__CI__VI 0x0000001f
#define SCLK_PWRMGT_CNTL__LIGHT_SLEEP_COUNTER__SHIFT    0x00000010
#define SCLK_PWRMGT_CNTL__RESERVED_0__SHIFT__CI__VI     0x00000006
#define SCLK_PWRMGT_CNTL__RESERVED_3__SHIFT__CI__VI     0x00000018
#define SCLK_PWRMGT_CNTL__RESET_BUSY_CNT__SHIFT__CI__VI 0x00000004
#define SCLK_PWRMGT_CNTL__RESET_SCLK_CNT__SHIFT__CI__VI 0x00000005
#define SCLK_PWRMGT_CNTL__SCLK_LOW_D1__SHIFT            0x00000001
#define SCLK_PWRMGT_CNTL__SCLK_PWRMGT_OFF__SHIFT        0x00000000
#define SCLK_PWRMGT_CNTL__VOLTAGE_UPDATE_EN__SHIFT__CI__VI 0x00000019
#define SCL_ALU_CONTROL__SCL_ALU_DISABLE__SHIFT__SI__VI 0x00000000
#define SCL_BYPASS_CONTROL__SCL_BYPASS_MODE__SHIFT__SI__VI 0x00000000
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_ACK__SHIFT__SI__VI 0x00000008
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_FLAG__SHIFT__SI__VI 0x00000000
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_INT_STATUS__SHIFT__SI__VI 0x00000010
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_MASK__SHIFT__SI__VI 0x0000000c
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_FILTER_TYPE__SHIFT__SI__VI 0x00000010
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_PHASE__SHIFT__SI__VI 0x00000008
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_TAP_PAIR_IDX__SHIFT__SI__VI 0x00000000
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_EN__SHIFT__SI__VI 0x0000000f
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF__SHIFT__SI__VI 0x00000000
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_EN__SHIFT__SI__VI 0x0000001f
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF__SHIFT__SI__VI 0x00000010
#define SCL_DEBUG__SCL_DEBUG__SHIFT__SI__VI             0x00000000
#define SCL_F_SHARP_CONTROL__SCL_HF_SHARP_EN__SHIFT__SI__VI 0x00000004
#define SCL_F_SHARP_CONTROL__SCL_HF_SHARP_SCALE_FACTOR__SHIFT__SI__VI 0x00000000
#define SCL_F_SHARP_CONTROL__SCL_VF_SHARP_EN__SHIFT__SI__VI 0x0000000c
#define SCL_F_SHARP_CONTROL__SCL_VF_SHARP_SCALE_FACTOR__SHIFT__SI__VI 0x00000008
#define SCL_HORZ_FILTER_CONTROL__SCL_H_FILTER_PICK_NEAREST__SHIFT__SI__VI 0x00000000
#define SCL_HORZ_FILTER_SCALE_RATIO__SCL_H_SCALE_RATIO__SHIFT__SI__VI 0x00000000
#define SCL_MANUAL_REPLICATE_CONTROL__SCL_H_MANUAL_REPLICATE_FACTOR__SHIFT__SI__VI 0x00000008
#define SCL_MANUAL_REPLICATE_CONTROL__SCL_V_MANUAL_REPLICATE_FACTOR__SHIFT__SI__VI 0x00000000
#define SCL_MODE_CHANGE_DET1__SCL_ALU_H_SCALE_RATIO__SHIFT__SI__VI 0x00000007
#define SCL_MODE_CHANGE_DET1__SCL_MODE_CHANGE_ACK__SHIFT__SI__VI 0x00000004
#define SCL_MODE_CHANGE_DET1__SCL_MODE_CHANGE__SHIFT__SI__VI 0x00000000
#define SCL_MODE_CHANGE_DET2__SCL_ALU_V_SCALE_RATIO__SHIFT__SI__VI 0x00000000
#define SCL_MODE_CHANGE_DET3__SCL_ALU_SOURCE_HEIGHT__SHIFT__SI__VI 0x00000000
#define SCL_MODE_CHANGE_DET3__SCL_ALU_SOURCE_WIDTH__SHIFT__SI__VI 0x00000010
#define SCL_MODE_CHANGE_MASK__SCL_MODE_CHANGE_MASK__SHIFT__SI__VI 0x00000000
#define SCL_TEST_DEBUG_DATA__SCL_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define SCL_TEST_DEBUG_INDEX__SCL_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define SCL_TEST_DEBUG_INDEX__SCL_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define SCL_UPDATE__SCL_UPDATE_LOCK__SHIFT__SI__VI      0x00000010
#define SCL_UPDATE__SCL_UPDATE_PENDING__SHIFT__SI__VI   0x00000000
#define SCL_UPDATE__SCL_UPDATE_TAKEN__SHIFT__SI__VI     0x00000008
#define SCL_VERT_FILTER_CONTROL__SCL_V_FILTER_PICK_NEAREST__SHIFT__SI__VI 0x00000000
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_FRAC_BOT__SHIFT__SI__VI 0x00000000
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_INT_BOT__SHIFT__SI 0x00000010
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_FRAC__SHIFT__SI__VI 0x00000000
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_INT__SHIFT__SI 0x00000010
#define SCL_VERT_FILTER_SCALE_RATIO__SCL_V_SCALE_RATIO__SHIFT__SI__VI 0x00000000
#define SCRATCH_ADDR__OBSOLETE_ADDR__SHIFT__CI__VI      0x00000000
#define SCRATCH_REG0__SCRATCH_REG0__SHIFT               0x00000000
#define SCRATCH_REG1__SCRATCH_REG1__SHIFT               0x00000000
#define SCRATCH_REG2__SCRATCH_REG2__SHIFT               0x00000000
#define SCRATCH_REG3__SCRATCH_REG3__SHIFT               0x00000000
#define SCRATCH_REG4__SCRATCH_REG4__SHIFT               0x00000000
#define SCRATCH_REG5__SCRATCH_REG5__SHIFT               0x00000000
#define SCRATCH_REG6__SCRATCH_REG6__SHIFT               0x00000000
#define SCRATCH_REG7__SCRATCH_REG7__SHIFT               0x00000000
#define SCRATCH_UMSK__OBSOLETE_SWAP__SHIFT__CI__VI      0x00000010
#define SCRATCH_UMSK__OBSOLETE_UMSK__SHIFT__CI__VI      0x00000000
#define SDMA0_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT__CI__VI 0x00000017
#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE__SHIFT__CI__VI 0x00000000
#define SDMA0_CHICKEN_BITS__COPY_OVERLAP_ENABLE__SHIFT__CI__VI 0x00000010
#define SDMA0_CHICKEN_BITS__SRBM_POLL_RETRYING__SHIFT__CI__VI 0x00000014
#define SDMA0_CLK_CTRL__OFF_HYSTERESIS__SHIFT__CI__VI   0x00000004
#define SDMA0_CLK_CTRL__ON_DELAY__SHIFT__CI__VI         0x00000000
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE0__SHIFT__CI__VI   0x0000001f
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE1__SHIFT__CI__VI   0x0000001e
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE2__SHIFT__CI__VI   0x0000001d
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE3__SHIFT__CI__VI   0x0000001c
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE4__SHIFT__CI__VI   0x0000001b
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE5__SHIFT__CI__VI   0x0000001a
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE6__SHIFT__CI__VI   0x00000019
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE7__SHIFT__CI__VI   0x00000018
#define SDMA0_CNTL__AUTO_CTXSW_ENABLE__SHIFT__CI__VI    0x00000012
#define SDMA0_CNTL__CTXEMPTY_INT_ENABLE__SHIFT__CI__VI  0x0000001c
#define SDMA0_CNTL__DATA_SWAP_ENABLE__SHIFT__CI__VI     0x00000003
#define SDMA0_CNTL__FENCE_SWAP_ENABLE__SHIFT__CI__VI    0x00000004
#define SDMA0_CNTL__FROZEN_INT_ENABLE__SHIFT__CI__VI    0x0000001d
#define SDMA0_CNTL__MC_RDREQ_CREDIT__SHIFT__CI__VI      0x00000016
#define SDMA0_CNTL__MC_WRREQ_CREDIT__SHIFT__CI__VI      0x0000000b
#define SDMA0_CNTL__SEM_INCOMPLETE_INT_ENABLE__SHIFT__CI 0x00000001
#define SDMA0_CNTL__SEM_WAIT_INT_ENABLE__SHIFT__CI__VI  0x00000002
#define SDMA0_CNTL__TRAP_ENABLE__SHIFT__CI__VI          0x00000000
#define SDMA0_F32_CNTL__HALT__SHIFT__CI__VI             0x00000000
#define SDMA0_F32_CNTL__STEP__SHIFT__CI__VI             0x00000001
#define SDMA0_FREEZE__FREEZE__SHIFT__CI__VI             0x00000004
#define SDMA0_FREEZE__FROZEN__SHIFT__CI__VI             0x00000005
#define SDMA0_GFX_APE1_CNTL__BASE__SHIFT__CI__VI        0x00000000
#define SDMA0_GFX_APE1_CNTL__LIMIT__SHIFT__CI__VI       0x00000010
#define SDMA0_GFX_CONTEXT_CNTL__RESUME_CTX__SHIFT__CI__VI 0x00000010
#define SDMA0_GFX_CONTEXT_CNTL__SESSION_SEL__SHIFT__CI__VI 0x00000018
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABLE__SHIFT__CI__VI 0x00000007
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_READY__SHIFT__CI__VI 0x00000008
#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT__CI__VI 0x00000004
#define SDMA0_GFX_CONTEXT_STATUS__EXPIRED__SHIFT__CI__VI 0x00000003
#define SDMA0_GFX_CONTEXT_STATUS__IDLE__SHIFT__CI__VI   0x00000002
#define SDMA0_GFX_CONTEXT_STATUS__SELECTED__SHIFT__CI__VI 0x00000000
#define SDMA0_GFX_IB_BASE_HI__ADDR__SHIFT__CI__VI       0x00000000
#define SDMA0_GFX_IB_BASE_LO__ADDR__SHIFT__CI__VI       0x00000005
#define SDMA0_GFX_IB_CNTL__CMD_VMID__SHIFT__CI__VI      0x00000010
#define SDMA0_GFX_IB_CNTL__IB_ENABLE__SHIFT__CI__VI     0x00000000
#define SDMA0_GFX_IB_CNTL__IB_SWAP_ENABLE__SHIFT__CI__VI 0x00000004
#define SDMA0_GFX_IB_CNTL__SWITCH_INSIDE_IB__SHIFT__CI__VI 0x00000008
#define SDMA0_GFX_IB_OFFSET__OFFSET__SHIFT__CI__VI      0x00000002
#define SDMA0_GFX_IB_RPTR__OFFSET__SHIFT__CI__VI        0x00000002
#define SDMA0_GFX_IB_SIZE__SIZE__SHIFT__CI__VI          0x00000000
#define SDMA0_GFX_RB_BASE_HI__ADDR__SHIFT__CI__VI       0x00000000
#define SDMA0_GFX_RB_BASE__ADDR__SHIFT__CI__VI          0x00000000
#define SDMA0_GFX_RB_CNTL__RB_ENABLE__SHIFT__CI__VI     0x00000000
#define SDMA0_GFX_RB_CNTL__RB_PRIV__SHIFT__CI__VI       0x00000017
#define SDMA0_GFX_RB_CNTL__RB_SIZE__SHIFT__CI__VI       0x00000001
#define SDMA0_GFX_RB_CNTL__RB_SWAP_ENABLE__SHIFT__CI__VI 0x00000009
#define SDMA0_GFX_RB_CNTL__RB_VMID__SHIFT__CI__VI       0x00000018
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT__CI__VI 0x0000000c
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT__CI__VI 0x0000000d
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT__CI__VI 0x00000010
#define SDMA0_GFX_RB_RPTR_ADDR_HI__ADDR__SHIFT__CI__VI  0x00000000
#define SDMA0_GFX_RB_RPTR_ADDR_LO__ADDR__SHIFT__CI__VI  0x00000002
#define SDMA0_GFX_RB_RPTR__OFFSET__SHIFT__CI__VI        0x00000002
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT__CI__VI 0x00000000
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT__CI__VI 0x00000002
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__ENABLE__SHIFT__CI__VI 0x00000000
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT__CI__VI 0x00000004
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT__CI__VI 0x00000010
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT__CI__VI 0x00000001
#define SDMA0_GFX_RB_WPTR__OFFSET__SHIFT__CI__VI        0x00000002
#define SDMA0_GFX_SKIP_CNTL__SKIP_COUNT__SHIFT__CI__VI  0x00000000
#define SDMA0_GFX_VIRTUAL_ADDR__ATC__SHIFT__CI__VI      0x00000000
#define SDMA0_GFX_VIRTUAL_ADDR__PTR32__SHIFT__CI__VI    0x00000004
#define SDMA0_GFX_VIRTUAL_ADDR__SHARED_BASE__SHIFT__CI__VI 0x00000008
#define SDMA0_GFX_VIRTUAL_ADDR__VM_HOLE__SHIFT__CI__VI  0x0000001e
#define SDMA0_HASH__BANK_BITS__SHIFT__CI__VI            0x00000004
#define SDMA0_HASH__BANK_XOR_COUNT__SHIFT__CI__VI       0x0000000c
#define SDMA0_HASH__CHANNEL_BITS__SHIFT__CI__VI         0x00000000
#define SDMA0_HASH__CHANNEL_XOR_COUNT__SHIFT__CI__VI    0x00000008
#define SDMA0_IB_OFFSET_FETCH__OFFSET__SHIFT__CI__VI    0x00000002
#define SDMA0_PERFCOUNTER0_RESULT__PERF_COUNT__SHIFT__CI__VI 0x00000000
#define SDMA0_PERFCOUNTER1_RESULT__PERF_COUNT__SHIFT__CI__VI 0x00000000
#define SDMA0_PERFMON_CNTL__PERF_CLEAR0__SHIFT__CI__VI  0x00000001
#define SDMA0_PERFMON_CNTL__PERF_CLEAR1__SHIFT__CI__VI  0x00000009
#define SDMA0_PERFMON_CNTL__PERF_ENABLE0__SHIFT__CI__VI 0x00000000
#define SDMA0_PERFMON_CNTL__PERF_ENABLE1__SHIFT__CI__VI 0x00000008
#define SDMA0_PERFMON_CNTL__PERF_SEL0__SHIFT__CI__VI    0x00000002
#define SDMA0_PERFMON_CNTL__PERF_SEL1__SHIFT__CI__VI    0x0000000a
#define SDMA0_PHASE0_QUANTUM__PREFER__SHIFT__CI__VI     0x0000001e
#define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT__CI__VI       0x00000000
#define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT__CI__VI      0x00000008
#define SDMA0_PHASE1_QUANTUM__PREFER__SHIFT__CI__VI     0x0000001e
#define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT__CI__VI       0x00000000
#define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT__CI__VI      0x00000008
#define SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE__SHIFT__CI__VI 0x00000008
#define SDMA0_PROGRAM__STREAM__SHIFT__CI__VI            0x00000000
#define SDMA0_RB_RPTR_FETCH__OFFSET__SHIFT__CI__VI      0x00000002
#define SDMA0_RLC0_APE1_CNTL__BASE__SHIFT__CI__VI       0x00000000
#define SDMA0_RLC0_APE1_CNTL__LIMIT__SHIFT__CI__VI      0x00000010
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE__SHIFT__CI__VI 0x00000007
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_READY__SHIFT__CI__VI 0x00000008
#define SDMA0_RLC0_CONTEXT_STATUS__EXCEPTION__SHIFT__CI__VI 0x00000004
#define SDMA0_RLC0_CONTEXT_STATUS__EXPIRED__SHIFT__CI__VI 0x00000003
#define SDMA0_RLC0_CONTEXT_STATUS__IDLE__SHIFT__CI__VI  0x00000002
#define SDMA0_RLC0_CONTEXT_STATUS__SELECTED__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC0_DOORBELL_LOG__BE_ERROR__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC0_DOORBELL_LOG__DATA__SHIFT__CI__VI    0x00000002
#define SDMA0_RLC0_DOORBELL__CAPTURED__SHIFT__CI__VI    0x0000001e
#define SDMA0_RLC0_DOORBELL__ENABLE__SHIFT__CI__VI      0x0000001c
#define SDMA0_RLC0_DOORBELL__OFFSET__SHIFT__CI__VI      0x00000000
#define SDMA0_RLC0_IB_BASE_HI__ADDR__SHIFT__CI__VI      0x00000000
#define SDMA0_RLC0_IB_BASE_LO__ADDR__SHIFT__CI__VI      0x00000005
#define SDMA0_RLC0_IB_CNTL__CMD_VMID__SHIFT__CI__VI     0x00000010
#define SDMA0_RLC0_IB_CNTL__IB_ENABLE__SHIFT__CI__VI    0x00000000
#define SDMA0_RLC0_IB_CNTL__IB_SWAP_ENABLE__SHIFT__CI__VI 0x00000004
#define SDMA0_RLC0_IB_CNTL__SWITCH_INSIDE_IB__SHIFT__CI__VI 0x00000008
#define SDMA0_RLC0_IB_OFFSET__OFFSET__SHIFT__CI__VI     0x00000002
#define SDMA0_RLC0_IB_RPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA0_RLC0_IB_SIZE__SIZE__SHIFT__CI__VI         0x00000000
#define SDMA0_RLC0_RB_BASE_HI__ADDR__SHIFT__CI__VI      0x00000000
#define SDMA0_RLC0_RB_BASE__ADDR__SHIFT__CI__VI         0x00000000
#define SDMA0_RLC0_RB_CNTL__RB_ENABLE__SHIFT__CI__VI    0x00000000
#define SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT__CI__VI      0x00000017
#define SDMA0_RLC0_RB_CNTL__RB_SIZE__SHIFT__CI__VI      0x00000001
#define SDMA0_RLC0_RB_CNTL__RB_SWAP_ENABLE__SHIFT__CI__VI 0x00000009
#define SDMA0_RLC0_RB_CNTL__RB_VMID__SHIFT__CI__VI      0x00000018
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT__CI__VI 0x0000000c
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT__CI__VI 0x0000000d
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT__CI__VI 0x00000010
#define SDMA0_RLC0_RB_RPTR_ADDR_HI__ADDR__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC0_RB_RPTR_ADDR_LO__ADDR__SHIFT__CI__VI 0x00000002
#define SDMA0_RLC0_RB_RPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT__CI__VI 0x00000002
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT__CI__VI 0x00000004
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT__CI__VI 0x00000010
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT__CI__VI 0x00000001
#define SDMA0_RLC0_RB_WPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA0_RLC0_SKIP_CNTL__SKIP_COUNT__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC0_VIRTUAL_ADDR__ATC__SHIFT__CI__VI     0x00000000
#define SDMA0_RLC0_VIRTUAL_ADDR__PTR32__SHIFT__CI__VI   0x00000004
#define SDMA0_RLC0_VIRTUAL_ADDR__SHARED_BASE__SHIFT__CI__VI 0x00000008
#define SDMA0_RLC0_VIRTUAL_ADDR__VM_HOLE__SHIFT__CI__VI 0x0000001e
#define SDMA0_RLC1_APE1_CNTL__BASE__SHIFT__CI__VI       0x00000000
#define SDMA0_RLC1_APE1_CNTL__LIMIT__SHIFT__CI__VI      0x00000010
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE__SHIFT__CI__VI 0x00000007
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_READY__SHIFT__CI__VI 0x00000008
#define SDMA0_RLC1_CONTEXT_STATUS__EXCEPTION__SHIFT__CI__VI 0x00000004
#define SDMA0_RLC1_CONTEXT_STATUS__EXPIRED__SHIFT__CI__VI 0x00000003
#define SDMA0_RLC1_CONTEXT_STATUS__IDLE__SHIFT__CI__VI  0x00000002
#define SDMA0_RLC1_CONTEXT_STATUS__SELECTED__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC1_DOORBELL_LOG__BE_ERROR__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC1_DOORBELL_LOG__DATA__SHIFT__CI__VI    0x00000002
#define SDMA0_RLC1_DOORBELL__CAPTURED__SHIFT__CI__VI    0x0000001e
#define SDMA0_RLC1_DOORBELL__ENABLE__SHIFT__CI__VI      0x0000001c
#define SDMA0_RLC1_DOORBELL__OFFSET__SHIFT__CI__VI      0x00000000
#define SDMA0_RLC1_IB_BASE_HI__ADDR__SHIFT__CI__VI      0x00000000
#define SDMA0_RLC1_IB_BASE_LO__ADDR__SHIFT__CI__VI      0x00000005
#define SDMA0_RLC1_IB_CNTL__CMD_VMID__SHIFT__CI__VI     0x00000010
#define SDMA0_RLC1_IB_CNTL__IB_ENABLE__SHIFT__CI__VI    0x00000000
#define SDMA0_RLC1_IB_CNTL__IB_SWAP_ENABLE__SHIFT__CI__VI 0x00000004
#define SDMA0_RLC1_IB_CNTL__SWITCH_INSIDE_IB__SHIFT__CI__VI 0x00000008
#define SDMA0_RLC1_IB_OFFSET__OFFSET__SHIFT__CI__VI     0x00000002
#define SDMA0_RLC1_IB_RPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA0_RLC1_IB_SIZE__SIZE__SHIFT__CI__VI         0x00000000
#define SDMA0_RLC1_RB_BASE_HI__ADDR__SHIFT__CI__VI      0x00000000
#define SDMA0_RLC1_RB_BASE__ADDR__SHIFT__CI__VI         0x00000000
#define SDMA0_RLC1_RB_CNTL__RB_ENABLE__SHIFT__CI__VI    0x00000000
#define SDMA0_RLC1_RB_CNTL__RB_PRIV__SHIFT__CI__VI      0x00000017
#define SDMA0_RLC1_RB_CNTL__RB_SIZE__SHIFT__CI__VI      0x00000001
#define SDMA0_RLC1_RB_CNTL__RB_SWAP_ENABLE__SHIFT__CI__VI 0x00000009
#define SDMA0_RLC1_RB_CNTL__RB_VMID__SHIFT__CI__VI      0x00000018
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT__CI__VI 0x0000000c
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT__CI__VI 0x0000000d
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT__CI__VI 0x00000010
#define SDMA0_RLC1_RB_RPTR_ADDR_HI__ADDR__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC1_RB_RPTR_ADDR_LO__ADDR__SHIFT__CI__VI 0x00000002
#define SDMA0_RLC1_RB_RPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT__CI__VI 0x00000002
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT__CI__VI 0x00000004
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT__CI__VI 0x00000010
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT__CI__VI 0x00000001
#define SDMA0_RLC1_RB_WPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA0_RLC1_SKIP_CNTL__SKIP_COUNT__SHIFT__CI__VI 0x00000000
#define SDMA0_RLC1_VIRTUAL_ADDR__ATC__SHIFT__CI__VI     0x00000000
#define SDMA0_RLC1_VIRTUAL_ADDR__PTR32__SHIFT__CI__VI   0x00000004
#define SDMA0_RLC1_VIRTUAL_ADDR__SHARED_BASE__SHIFT__CI__VI 0x00000008
#define SDMA0_RLC1_VIRTUAL_ADDR__VM_HOLE__SHIFT__CI__VI 0x0000001e
#define SDMA0_SEM_INCOMPLETE_TIMER_CNTL__TIMER__SHIFT__CI 0x00000000
#define SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__TIMER__SHIFT__CI__VI 0x00000000
#define SDMA0_STATUS1_REG__CE_AFIFO_FULL__SHIFT__CI__VI 0x0000000a
#define SDMA0_STATUS1_REG__CE_DST_IDLE__SHIFT__CI__VI   0x00000006
#define SDMA0_STATUS1_REG__CE_INFO1_FULL__SHIFT__CI__VI 0x0000000e
#define SDMA0_STATUS1_REG__CE_INFO_FULL__SHIFT__CI__VI  0x0000000d
#define SDMA0_STATUS1_REG__CE_IN_IDLE__SHIFT__CI__VI    0x00000005
#define SDMA0_STATUS1_REG__CE_OUT_IDLE__SHIFT__CI__VI   0x00000004
#define SDMA0_STATUS1_REG__CE_RD_STALL__SHIFT__CI__VI   0x00000011
#define SDMA0_STATUS1_REG__CE_RREQ_IDLE__SHIFT__CI__VI  0x00000003
#define SDMA0_STATUS1_REG__CE_SPLIT_IDLE__SHIFT__CI__VI 0x00000002
#define SDMA0_STATUS1_REG__CE_WREQ_IDLE__SHIFT__CI__VI  0x00000000
#define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT__CI__VI    0x00000001
#define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT__CI__VI   0x00000012
#define SDMA0_STATUS_REG__BLOCK_IDLE__SHIFT__CI__VI     0x00000008
#define SDMA0_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE__SHIFT__CI__VI 0x0000000b
#define SDMA0_STATUS_REG__EX_IDLE__SHIFT__CI__VI        0x0000000a
#define SDMA0_STATUS_REG__IB_CMD_FULL__SHIFT__CI__VI    0x00000007
#define SDMA0_STATUS_REG__IB_CMD_IDLE__SHIFT__CI__VI    0x00000006
#define SDMA0_STATUS_REG__IB_MC_RREQ_IDLE__SHIFT__CI__VI 0x00000012
#define SDMA0_STATUS_REG__IDLE__SHIFT__CI__VI           0x00000000
#define SDMA0_STATUS_REG__INSIDE_IB__SHIFT__CI__VI      0x00000009
#define SDMA0_STATUS_REG__INT_IDLE__SHIFT__CI__VI       0x0000001e
#define SDMA0_STATUS_REG__INT_REQ_STALL__SHIFT__CI__VI  0x0000001f
#define SDMA0_STATUS_REG__MC_RD_IDLE__SHIFT__CI__VI     0x00000013
#define SDMA0_STATUS_REG__MC_RD_NO_POLL_IDLE__SHIFT__CI__VI 0x00000016
#define SDMA0_STATUS_REG__MC_RD_RET_STALL__SHIFT__CI__VI 0x00000015
#define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT__CI__VI     0x0000000d
#define SDMA0_STATUS_REG__PACKET_READY__SHIFT__CI__VI   0x0000000c
#define SDMA0_STATUS_REG__PREV_CMD_IDLE__SHIFT__CI__VI  0x00000019
#define SDMA0_STATUS_REG__RB_CMD_FULL__SHIFT__CI__VI    0x00000005
#define SDMA0_STATUS_REG__RB_CMD_IDLE__SHIFT__CI__VI    0x00000004
#define SDMA0_STATUS_REG__RB_EMPTY__SHIFT__CI__VI       0x00000002
#define SDMA0_STATUS_REG__RB_FULL__SHIFT__CI__VI        0x00000003
#define SDMA0_STATUS_REG__RB_MC_RREQ_IDLE__SHIFT__CI__VI 0x00000011
#define SDMA0_STATUS_REG__REG_IDLE__SHIFT__CI__VI       0x00000001
#define SDMA0_STATUS_REG__SEM_IDLE__SHIFT__CI__VI       0x0000001a
#define SDMA0_STATUS_REG__SEM_REQ_STALL__SHIFT__CI__VI  0x0000001b
#define SDMA0_STATUS_REG__SEM_RESP_STATE__SHIFT__CI__VI 0x0000001c
#define SDMA0_TILING_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__CI__VI 0x00000004
#define SDMA0_UCODE_ADDR__VALUE__SHIFT__CI__VI          0x00000000
#define SDMA0_UCODE_DATA__VALUE__SHIFT__CI__VI          0x00000000
#define SDMA1_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT__CI__VI 0x00000017
#define SDMA1_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE__SHIFT__CI__VI 0x00000000
#define SDMA1_CHICKEN_BITS__COPY_OVERLAP_ENABLE__SHIFT__CI__VI 0x00000010
#define SDMA1_CHICKEN_BITS__SRBM_POLL_RETRYING__SHIFT__CI__VI 0x00000014
#define SDMA1_CLK_CTRL__OFF_HYSTERESIS__SHIFT__CI__VI   0x00000004
#define SDMA1_CLK_CTRL__ON_DELAY__SHIFT__CI__VI         0x00000000
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE0__SHIFT__CI__VI   0x0000001f
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE1__SHIFT__CI__VI   0x0000001e
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE2__SHIFT__CI__VI   0x0000001d
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE3__SHIFT__CI__VI   0x0000001c
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE4__SHIFT__CI__VI   0x0000001b
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE5__SHIFT__CI__VI   0x0000001a
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE6__SHIFT__CI__VI   0x00000019
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE7__SHIFT__CI__VI   0x00000018
#define SDMA1_CNTL__AUTO_CTXSW_ENABLE__SHIFT__CI__VI    0x00000012
#define SDMA1_CNTL__CTXEMPTY_INT_ENABLE__SHIFT__CI__VI  0x0000001c
#define SDMA1_CNTL__DATA_SWAP_ENABLE__SHIFT__CI__VI     0x00000003
#define SDMA1_CNTL__FENCE_SWAP_ENABLE__SHIFT__CI__VI    0x00000004
#define SDMA1_CNTL__FROZEN_INT_ENABLE__SHIFT__CI__VI    0x0000001d
#define SDMA1_CNTL__MC_RDREQ_CREDIT__SHIFT__CI__VI      0x00000016
#define SDMA1_CNTL__MC_WRREQ_CREDIT__SHIFT__CI__VI      0x0000000b
#define SDMA1_CNTL__SEM_INCOMPLETE_INT_ENABLE__SHIFT__CI 0x00000001
#define SDMA1_CNTL__SEM_WAIT_INT_ENABLE__SHIFT__CI__VI  0x00000002
#define SDMA1_CNTL__TRAP_ENABLE__SHIFT__CI__VI          0x00000000
#define SDMA1_CONFIG__SDMA_RDREQ_URG__SHIFT__CI__VI     0x00000008
#define SDMA1_CONFIG__SDMA_REQ_TRAN__SHIFT__CI__VI      0x00000010
#define SDMA1_F32_CNTL__HALT__SHIFT__CI__VI             0x00000000
#define SDMA1_F32_CNTL__STEP__SHIFT__CI__VI             0x00000001
#define SDMA1_FREEZE__FREEZE__SHIFT__CI__VI             0x00000004
#define SDMA1_FREEZE__FROZEN__SHIFT__CI__VI             0x00000005
#define SDMA1_GFX_APE1_CNTL__BASE__SHIFT__CI__VI        0x00000000
#define SDMA1_GFX_APE1_CNTL__LIMIT__SHIFT__CI__VI       0x00000010
#define SDMA1_GFX_CONTEXT_CNTL__RESUME_CTX__SHIFT__CI__VI 0x00000010
#define SDMA1_GFX_CONTEXT_CNTL__SESSION_SEL__SHIFT__CI__VI 0x00000018
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_ABLE__SHIFT__CI__VI 0x00000007
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_READY__SHIFT__CI__VI 0x00000008
#define SDMA1_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT__CI__VI 0x00000004
#define SDMA1_GFX_CONTEXT_STATUS__EXPIRED__SHIFT__CI__VI 0x00000003
#define SDMA1_GFX_CONTEXT_STATUS__IDLE__SHIFT__CI__VI   0x00000002
#define SDMA1_GFX_CONTEXT_STATUS__SELECTED__SHIFT__CI__VI 0x00000000
#define SDMA1_GFX_IB_BASE_HI__ADDR__SHIFT__CI__VI       0x00000000
#define SDMA1_GFX_IB_BASE_LO__ADDR__SHIFT__CI__VI       0x00000005
#define SDMA1_GFX_IB_CNTL__CMD_VMID__SHIFT__CI__VI      0x00000010
#define SDMA1_GFX_IB_CNTL__IB_ENABLE__SHIFT__CI__VI     0x00000000
#define SDMA1_GFX_IB_CNTL__IB_SWAP_ENABLE__SHIFT__CI__VI 0x00000004
#define SDMA1_GFX_IB_CNTL__SWITCH_INSIDE_IB__SHIFT__CI__VI 0x00000008
#define SDMA1_GFX_IB_OFFSET__OFFSET__SHIFT__CI__VI      0x00000002
#define SDMA1_GFX_IB_RPTR__OFFSET__SHIFT__CI__VI        0x00000002
#define SDMA1_GFX_IB_SIZE__SIZE__SHIFT__CI__VI          0x00000000
#define SDMA1_GFX_RB_BASE_HI__ADDR__SHIFT__CI__VI       0x00000000
#define SDMA1_GFX_RB_BASE__ADDR__SHIFT__CI__VI          0x00000000
#define SDMA1_GFX_RB_CNTL__RB_ENABLE__SHIFT__CI__VI     0x00000000
#define SDMA1_GFX_RB_CNTL__RB_PRIV__SHIFT__CI__VI       0x00000017
#define SDMA1_GFX_RB_CNTL__RB_SIZE__SHIFT__CI__VI       0x00000001
#define SDMA1_GFX_RB_CNTL__RB_SWAP_ENABLE__SHIFT__CI__VI 0x00000009
#define SDMA1_GFX_RB_CNTL__RB_VMID__SHIFT__CI__VI       0x00000018
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT__CI__VI 0x0000000c
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT__CI__VI 0x0000000d
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT__CI__VI 0x00000010
#define SDMA1_GFX_RB_RPTR_ADDR_HI__ADDR__SHIFT__CI__VI  0x00000000
#define SDMA1_GFX_RB_RPTR_ADDR_LO__ADDR__SHIFT__CI__VI  0x00000002
#define SDMA1_GFX_RB_RPTR__OFFSET__SHIFT__CI__VI        0x00000002
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT__CI__VI 0x00000000
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT__CI__VI 0x00000002
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__ENABLE__SHIFT__CI__VI 0x00000000
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT__CI__VI 0x00000004
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT__CI__VI 0x00000010
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT__CI__VI 0x00000001
#define SDMA1_GFX_RB_WPTR__OFFSET__SHIFT__CI__VI        0x00000002
#define SDMA1_GFX_SKIP_CNTL__SKIP_COUNT__SHIFT__CI__VI  0x00000000
#define SDMA1_GFX_VIRTUAL_ADDR__ATC__SHIFT__CI__VI      0x00000000
#define SDMA1_GFX_VIRTUAL_ADDR__PTR32__SHIFT__CI__VI    0x00000004
#define SDMA1_GFX_VIRTUAL_ADDR__SHARED_BASE__SHIFT__CI__VI 0x00000008
#define SDMA1_GFX_VIRTUAL_ADDR__VM_HOLE__SHIFT__CI__VI  0x0000001e
#define SDMA1_HASH__BANK_BITS__SHIFT__CI__VI            0x00000004
#define SDMA1_HASH__BANK_XOR_COUNT__SHIFT__CI__VI       0x0000000c
#define SDMA1_HASH__CHANNEL_BITS__SHIFT__CI__VI         0x00000000
#define SDMA1_HASH__CHANNEL_XOR_COUNT__SHIFT__CI__VI    0x00000008
#define SDMA1_IB_OFFSET_FETCH__OFFSET__SHIFT__CI__VI    0x00000002
#define SDMA1_PERFCOUNTER0_RESULT__PERF_COUNT__SHIFT__CI__VI 0x00000000
#define SDMA1_PERFCOUNTER1_RESULT__PERF_COUNT__SHIFT__CI__VI 0x00000000
#define SDMA1_PERFMON_CNTL__PERF_CLEAR0__SHIFT__CI__VI  0x00000001
#define SDMA1_PERFMON_CNTL__PERF_CLEAR1__SHIFT__CI__VI  0x00000009
#define SDMA1_PERFMON_CNTL__PERF_ENABLE0__SHIFT__CI__VI 0x00000000
#define SDMA1_PERFMON_CNTL__PERF_ENABLE1__SHIFT__CI__VI 0x00000008
#define SDMA1_PERFMON_CNTL__PERF_SEL0__SHIFT__CI__VI    0x00000002
#define SDMA1_PERFMON_CNTL__PERF_SEL1__SHIFT__CI__VI    0x0000000a
#define SDMA1_PHASE0_QUANTUM__PREFER__SHIFT__CI__VI     0x0000001e
#define SDMA1_PHASE0_QUANTUM__UNIT__SHIFT__CI__VI       0x00000000
#define SDMA1_PHASE0_QUANTUM__VALUE__SHIFT__CI__VI      0x00000008
#define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT__CI__VI     0x0000001e
#define SDMA1_PHASE1_QUANTUM__UNIT__SHIFT__CI__VI       0x00000000
#define SDMA1_PHASE1_QUANTUM__VALUE__SHIFT__CI__VI      0x00000008
#define SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE__SHIFT__CI__VI 0x00000008
#define SDMA1_PROGRAM__STREAM__SHIFT__CI__VI            0x00000000
#define SDMA1_RB_RPTR_FETCH__OFFSET__SHIFT__CI__VI      0x00000002
#define SDMA1_RLC0_APE1_CNTL__BASE__SHIFT__CI__VI       0x00000000
#define SDMA1_RLC0_APE1_CNTL__LIMIT__SHIFT__CI__VI      0x00000010
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_ABLE__SHIFT__CI__VI 0x00000007
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_READY__SHIFT__CI__VI 0x00000008
#define SDMA1_RLC0_CONTEXT_STATUS__EXCEPTION__SHIFT__CI__VI 0x00000004
#define SDMA1_RLC0_CONTEXT_STATUS__EXPIRED__SHIFT__CI__VI 0x00000003
#define SDMA1_RLC0_CONTEXT_STATUS__IDLE__SHIFT__CI__VI  0x00000002
#define SDMA1_RLC0_CONTEXT_STATUS__SELECTED__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC0_DOORBELL_LOG__BE_ERROR__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC0_DOORBELL_LOG__DATA__SHIFT__CI__VI    0x00000002
#define SDMA1_RLC0_DOORBELL__CAPTURED__SHIFT__CI__VI    0x0000001e
#define SDMA1_RLC0_DOORBELL__ENABLE__SHIFT__CI__VI      0x0000001c
#define SDMA1_RLC0_DOORBELL__OFFSET__SHIFT__CI__VI      0x00000000
#define SDMA1_RLC0_IB_BASE_HI__ADDR__SHIFT__CI__VI      0x00000000
#define SDMA1_RLC0_IB_BASE_LO__ADDR__SHIFT__CI__VI      0x00000005
#define SDMA1_RLC0_IB_CNTL__CMD_VMID__SHIFT__CI__VI     0x00000010
#define SDMA1_RLC0_IB_CNTL__IB_ENABLE__SHIFT__CI__VI    0x00000000
#define SDMA1_RLC0_IB_CNTL__IB_SWAP_ENABLE__SHIFT__CI__VI 0x00000004
#define SDMA1_RLC0_IB_CNTL__SWITCH_INSIDE_IB__SHIFT__CI__VI 0x00000008
#define SDMA1_RLC0_IB_OFFSET__OFFSET__SHIFT__CI__VI     0x00000002
#define SDMA1_RLC0_IB_RPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA1_RLC0_IB_SIZE__SIZE__SHIFT__CI__VI         0x00000000
#define SDMA1_RLC0_RB_BASE_HI__ADDR__SHIFT__CI__VI      0x00000000
#define SDMA1_RLC0_RB_BASE__ADDR__SHIFT__CI__VI         0x00000000
#define SDMA1_RLC0_RB_CNTL__RB_ENABLE__SHIFT__CI__VI    0x00000000
#define SDMA1_RLC0_RB_CNTL__RB_PRIV__SHIFT__CI__VI      0x00000017
#define SDMA1_RLC0_RB_CNTL__RB_SIZE__SHIFT__CI__VI      0x00000001
#define SDMA1_RLC0_RB_CNTL__RB_SWAP_ENABLE__SHIFT__CI__VI 0x00000009
#define SDMA1_RLC0_RB_CNTL__RB_VMID__SHIFT__CI__VI      0x00000018
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT__CI__VI 0x0000000c
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT__CI__VI 0x0000000d
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT__CI__VI 0x00000010
#define SDMA1_RLC0_RB_RPTR_ADDR_HI__ADDR__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC0_RB_RPTR_ADDR_LO__ADDR__SHIFT__CI__VI 0x00000002
#define SDMA1_RLC0_RB_RPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT__CI__VI 0x00000002
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__ENABLE__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT__CI__VI 0x00000004
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT__CI__VI 0x00000010
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT__CI__VI 0x00000001
#define SDMA1_RLC0_RB_WPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA1_RLC0_SKIP_CNTL__SKIP_COUNT__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC0_VIRTUAL_ADDR__ATC__SHIFT__CI__VI     0x00000000
#define SDMA1_RLC0_VIRTUAL_ADDR__PTR32__SHIFT__CI__VI   0x00000004
#define SDMA1_RLC0_VIRTUAL_ADDR__SHARED_BASE__SHIFT__CI__VI 0x00000008
#define SDMA1_RLC0_VIRTUAL_ADDR__VM_HOLE__SHIFT__CI__VI 0x0000001e
#define SDMA1_RLC1_APE1_CNTL__BASE__SHIFT__CI__VI       0x00000000
#define SDMA1_RLC1_APE1_CNTL__LIMIT__SHIFT__CI__VI      0x00000010
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_ABLE__SHIFT__CI__VI 0x00000007
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_READY__SHIFT__CI__VI 0x00000008
#define SDMA1_RLC1_CONTEXT_STATUS__EXCEPTION__SHIFT__CI__VI 0x00000004
#define SDMA1_RLC1_CONTEXT_STATUS__EXPIRED__SHIFT__CI__VI 0x00000003
#define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT__CI__VI  0x00000002
#define SDMA1_RLC1_CONTEXT_STATUS__SELECTED__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC1_DOORBELL_LOG__BE_ERROR__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC1_DOORBELL_LOG__DATA__SHIFT__CI__VI    0x00000002
#define SDMA1_RLC1_DOORBELL__CAPTURED__SHIFT__CI__VI    0x0000001e
#define SDMA1_RLC1_DOORBELL__ENABLE__SHIFT__CI__VI      0x0000001c
#define SDMA1_RLC1_DOORBELL__OFFSET__SHIFT__CI__VI      0x00000000
#define SDMA1_RLC1_IB_BASE_HI__ADDR__SHIFT__CI__VI      0x00000000
#define SDMA1_RLC1_IB_BASE_LO__ADDR__SHIFT__CI__VI      0x00000005
#define SDMA1_RLC1_IB_CNTL__CMD_VMID__SHIFT__CI__VI     0x00000010
#define SDMA1_RLC1_IB_CNTL__IB_ENABLE__SHIFT__CI__VI    0x00000000
#define SDMA1_RLC1_IB_CNTL__IB_SWAP_ENABLE__SHIFT__CI__VI 0x00000004
#define SDMA1_RLC1_IB_CNTL__SWITCH_INSIDE_IB__SHIFT__CI__VI 0x00000008
#define SDMA1_RLC1_IB_OFFSET__OFFSET__SHIFT__CI__VI     0x00000002
#define SDMA1_RLC1_IB_RPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA1_RLC1_IB_SIZE__SIZE__SHIFT__CI__VI         0x00000000
#define SDMA1_RLC1_RB_BASE_HI__ADDR__SHIFT__CI__VI      0x00000000
#define SDMA1_RLC1_RB_BASE__ADDR__SHIFT__CI__VI         0x00000000
#define SDMA1_RLC1_RB_CNTL__RB_ENABLE__SHIFT__CI__VI    0x00000000
#define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT__CI__VI      0x00000017
#define SDMA1_RLC1_RB_CNTL__RB_SIZE__SHIFT__CI__VI      0x00000001
#define SDMA1_RLC1_RB_CNTL__RB_SWAP_ENABLE__SHIFT__CI__VI 0x00000009
#define SDMA1_RLC1_RB_CNTL__RB_VMID__SHIFT__CI__VI      0x00000018
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT__CI__VI 0x0000000c
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT__CI__VI 0x0000000d
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT__CI__VI 0x00000010
#define SDMA1_RLC1_RB_RPTR_ADDR_HI__ADDR__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC1_RB_RPTR_ADDR_LO__ADDR__SHIFT__CI__VI 0x00000002
#define SDMA1_RLC1_RB_RPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT__CI__VI 0x00000002
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT__CI__VI 0x00000004
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT__CI__VI 0x00000010
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT__CI__VI 0x00000001
#define SDMA1_RLC1_RB_WPTR__OFFSET__SHIFT__CI__VI       0x00000002
#define SDMA1_RLC1_SKIP_CNTL__SKIP_COUNT__SHIFT__CI__VI 0x00000000
#define SDMA1_RLC1_VIRTUAL_ADDR__ATC__SHIFT__CI__VI     0x00000000
#define SDMA1_RLC1_VIRTUAL_ADDR__PTR32__SHIFT__CI__VI   0x00000004
#define SDMA1_RLC1_VIRTUAL_ADDR__SHARED_BASE__SHIFT__CI__VI 0x00000008
#define SDMA1_RLC1_VIRTUAL_ADDR__VM_HOLE__SHIFT__CI__VI 0x0000001e
#define SDMA1_SEM_INCOMPLETE_TIMER_CNTL__TIMER__SHIFT__CI 0x00000000
#define SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__TIMER__SHIFT__CI__VI 0x00000000
#define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT__CI__VI 0x0000000a
#define SDMA1_STATUS1_REG__CE_DST_IDLE__SHIFT__CI__VI   0x00000006
#define SDMA1_STATUS1_REG__CE_INFO1_FULL__SHIFT__CI__VI 0x0000000e
#define SDMA1_STATUS1_REG__CE_INFO_FULL__SHIFT__CI__VI  0x0000000d
#define SDMA1_STATUS1_REG__CE_IN_IDLE__SHIFT__CI__VI    0x00000005
#define SDMA1_STATUS1_REG__CE_OUT_IDLE__SHIFT__CI__VI   0x00000004
#define SDMA1_STATUS1_REG__CE_RD_STALL__SHIFT__CI__VI   0x00000011
#define SDMA1_STATUS1_REG__CE_RREQ_IDLE__SHIFT__CI__VI  0x00000003
#define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT__CI__VI 0x00000002
#define SDMA1_STATUS1_REG__CE_WREQ_IDLE__SHIFT__CI__VI  0x00000000
#define SDMA1_STATUS1_REG__CE_WR_IDLE__SHIFT__CI__VI    0x00000001
#define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT__CI__VI   0x00000012
#define SDMA1_STATUS_REG__BLOCK_IDLE__SHIFT__CI__VI     0x00000008
#define SDMA1_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE__SHIFT__CI__VI 0x0000000b
#define SDMA1_STATUS_REG__EX_IDLE__SHIFT__CI__VI        0x0000000a
#define SDMA1_STATUS_REG__IB_CMD_FULL__SHIFT__CI__VI    0x00000007
#define SDMA1_STATUS_REG__IB_CMD_IDLE__SHIFT__CI__VI    0x00000006
#define SDMA1_STATUS_REG__IB_MC_RREQ_IDLE__SHIFT__CI__VI 0x00000012
#define SDMA1_STATUS_REG__IDLE__SHIFT__CI__VI           0x00000000
#define SDMA1_STATUS_REG__INSIDE_IB__SHIFT__CI__VI      0x00000009
#define SDMA1_STATUS_REG__INT_IDLE__SHIFT__CI__VI       0x0000001e
#define SDMA1_STATUS_REG__INT_REQ_STALL__SHIFT__CI__VI  0x0000001f
#define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT__CI__VI     0x00000013
#define SDMA1_STATUS_REG__MC_RD_NO_POLL_IDLE__SHIFT__CI__VI 0x00000016
#define SDMA1_STATUS_REG__MC_RD_RET_STALL__SHIFT__CI__VI 0x00000015
#define SDMA1_STATUS_REG__MC_WR_IDLE__SHIFT__CI__VI     0x0000000d
#define SDMA1_STATUS_REG__PACKET_READY__SHIFT__CI__VI   0x0000000c
#define SDMA1_STATUS_REG__PREV_CMD_IDLE__SHIFT__CI__VI  0x00000019
#define SDMA1_STATUS_REG__RB_CMD_FULL__SHIFT__CI__VI    0x00000005
#define SDMA1_STATUS_REG__RB_CMD_IDLE__SHIFT__CI__VI    0x00000004
#define SDMA1_STATUS_REG__RB_EMPTY__SHIFT__CI__VI       0x00000002
#define SDMA1_STATUS_REG__RB_FULL__SHIFT__CI__VI        0x00000003
#define SDMA1_STATUS_REG__RB_MC_RREQ_IDLE__SHIFT__CI__VI 0x00000011
#define SDMA1_STATUS_REG__REG_IDLE__SHIFT__CI__VI       0x00000001
#define SDMA1_STATUS_REG__SEM_IDLE__SHIFT__CI__VI       0x0000001a
#define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT__CI__VI  0x0000001b
#define SDMA1_STATUS_REG__SEM_RESP_STATE__SHIFT__CI__VI 0x0000001c
#define SDMA1_TILING_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__CI__VI 0x00000004
#define SDMA1_UCODE_ADDR__VALUE__SHIFT__CI__VI          0x00000000
#define SDMA1_UCODE_DATA__VALUE__SHIFT__CI__VI          0x00000000
#define SDMA_CONFIG__SDMA_RDREQ_URG__SHIFT__CI__VI      0x00000008
#define SDMA_CONFIG__SDMA_REQ_TRAN__SHIFT__CI__VI       0x00000010
#define SDMA_PGFSM_CONFIG__FSM_ADDR__SHIFT__CI__VI      0x00000000
#define SDMA_PGFSM_CONFIG__P1_SELECT__SHIFT__CI__VI     0x0000000a
#define SDMA_PGFSM_CONFIG__P2_SELECT__SHIFT__CI__VI     0x0000000b
#define SDMA_PGFSM_CONFIG__POWER_DOWN__SHIFT__CI__VI    0x00000008
#define SDMA_PGFSM_CONFIG__POWER_UP__SHIFT__CI__VI      0x00000009
#define SDMA_PGFSM_CONFIG__READ__SHIFT__CI__VI          0x0000000d
#define SDMA_PGFSM_CONFIG__REG_ADDR__SHIFT__CI__VI      0x0000001c
#define SDMA_PGFSM_CONFIG__SRBM_OVERRIDE__SHIFT__CI__VI 0x0000001b
#define SDMA_PGFSM_CONFIG__WRITE__SHIFT__CI__VI         0x0000000c
#define SDMA_PGFSM_READ__VALUE__SHIFT__CI__VI           0x00000000
#define SDMA_PGFSM_WRITE__VALUE__SHIFT__CI__VI          0x00000000
#define SDMA_POWER_GATING__AUTOMATIC_STATUS_ENABLE__SHIFT__CI__VI 0x00000001
#define SDMA_POWER_GATING__PG_CNTL_ENABLE__SHIFT__CI__VI 0x00000000
#define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT__CI__VI 0x00000004
#define SDMA_POWER_GATING__PG_STATE_VALID__SHIFT__CI__VI 0x00000002
#define SDMA_POWER_GATING__POWER_OFF_DELAY__SHIFT__CI__VI 0x00000008
#define SDMA_POWER_GATING__POWER_ON_DELAY__SHIFT__CI__VI 0x00000014
#define SDMA_POWER_GATING__SDMA0_ON_CONDITION__SHIFT__CI__VI 0x00000006
#define SDMA_POWER_GATING__SDMA1_ON_CONDITION__SHIFT__CI__VI 0x00000007
#define SEM_CHICKEN_BITS__ENTRY_PIPELINE_EN__SHIFT__CI__VI 0x00000001
#define SEM_CHICKEN_BITS__VMID_PIPELINE_EN__SHIFT__CI__VI 0x00000000
#define SEM_EDC_CONFIG__DIS_EDC__SHIFT__CI__VI          0x00000001
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT0__SHIFT     0x00000000
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT1__SHIFT     0x00000003
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT2__SHIFT     0x00000006
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT3__SHIFT     0x00000009
#define SEM_MAILBOX_CLIENTCONFIG__SDMA1_CLIENT0__SHIFT__CI__VI 0x00000012
#define SEM_MAILBOX_CLIENTCONFIG__SDMA_CLIENT0__SHIFT__CI__VI 0x0000000c
#define SEM_MAILBOX_CLIENTCONFIG__UVD_CLIENT0__SHIFT__CI__VI 0x0000000f
#define SEM_MAILBOX_CLIENTCONFIG__VCE_CLIENT0__SHIFT__CI__VI 0x00000015
#define SEM_MAILBOX_CONTROL__HOSTPORT_ENABLE__SHIFT     0x00000008
#define SEM_MAILBOX_CONTROL__SIDEPORT_ENABLE__SHIFT     0x00000000
#define SEM_MAILBOX__HOSTPORT__SHIFT                    0x00000008
#define SEM_MAILBOX__SIDEPORT__SHIFT                    0x00000000
#define SEM_MCIF_CONFIG__MC_RDREQ_CREDIT__SHIFT__CI__VI 0x00000008
#define SEM_MCIF_CONFIG__MC_REQ_SWAP__SHIFT             0x00000000
#define SEM_MCIF_CONFIG__MC_WRREQ_CREDIT__SHIFT__CI__VI 0x00000002
#define SEM_STATUS__CHECK0_FIFO_FULL__SHIFT__CI__VI     0x00000005
#define SEM_STATUS__CPG1_MAILBOX_PENDING__SHIFT__CI__VI 0x0000000c
#define SEM_STATUS__CPG2_MAILBOX_PENDING__SHIFT__CI__VI 0x0000000d
#define SEM_STATUS__MC_RDREQ_FIFO_FULL__SHIFT__CI__VI   0x00000002
#define SEM_STATUS__MC_RDREQ_PENDING__SHIFT__CI__VI     0x00000006
#define SEM_STATUS__MC_WRREQ_FIFO_FULL__SHIFT__CI__VI   0x00000003
#define SEM_STATUS__MC_WRREQ_PENDING__SHIFT__CI__VI     0x00000007
#define SEM_STATUS__SDMA0_MAILBOX_PENDING__SHIFT__CI__VI 0x00000008
#define SEM_STATUS__SDMA1_MAILBOX_PENDING__SHIFT__CI__VI 0x00000009
#define SEM_STATUS__SEM_IDLE__SHIFT__CI__VI             0x00000000
#define SEM_STATUS__SEM_INTERNAL_IDLE__SHIFT__CI__VI    0x00000001
#define SEM_STATUS__UVD_MAILBOX_PENDING__SHIFT__CI__VI  0x0000000a
#define SEM_STATUS__VCE_MAILBOX_PENDING__SHIFT__CI__VI  0x0000000b
#define SEM_STATUS__WRITE1_FIFO_FULL__SHIFT__CI__VI     0x00000004
#define SEQ00__SEQ_RST0B__SHIFT__SI__VI                 0x00000000
#define SEQ00__SEQ_RST1B__SHIFT__SI__VI                 0x00000001
#define SEQ01__SEQ_DOT8__SHIFT__SI__VI                  0x00000000
#define SEQ01__SEQ_MAXBW__SHIFT__SI__VI                 0x00000005
#define SEQ01__SEQ_PCLKBY2__SHIFT__SI__VI               0x00000003
#define SEQ01__SEQ_SHIFT2__SHIFT__SI__VI                0x00000002
#define SEQ01__SEQ_SHIFT4__SHIFT__SI__VI                0x00000004
#define SEQ02__SEQ_MAP0_EN__SHIFT__SI__VI               0x00000000
#define SEQ02__SEQ_MAP1_EN__SHIFT__SI__VI               0x00000001
#define SEQ02__SEQ_MAP2_EN__SHIFT__SI__VI               0x00000002
#define SEQ02__SEQ_MAP3_EN__SHIFT__SI__VI               0x00000003
#define SEQ03__SEQ_FONT_A0__SHIFT__SI__VI               0x00000005
#define SEQ03__SEQ_FONT_A1__SHIFT__SI__VI               0x00000002
#define SEQ03__SEQ_FONT_A2__SHIFT__SI__VI               0x00000003
#define SEQ03__SEQ_FONT_B0__SHIFT__SI__VI               0x00000004
#define SEQ03__SEQ_FONT_B1__SHIFT__SI__VI               0x00000000
#define SEQ03__SEQ_FONT_B2__SHIFT__SI__VI               0x00000001
#define SEQ04__SEQ_256K__SHIFT__SI__VI                  0x00000001
#define SEQ04__SEQ_CHAIN__SHIFT__SI__VI                 0x00000003
#define SEQ04__SEQ_ODDEVEN__SHIFT__SI__VI               0x00000002
#define SEQ8_DATA__SEQ_DATA__SHIFT__SI__VI              0x00000000
#define SEQ8_IDX__SEQ_IDX__SHIFT__SI__VI                0x00000000
#define SETUP_DEBUG_REG0__cl_dyn_sclk_vld__SHIFT        0x0000001f
#define SETUP_DEBUG_REG0__event_gated__SHIFT            0x0000001c
#define SETUP_DEBUG_REG0__event_id_gated__SHIFT         0x00000016
#define SETUP_DEBUG_REG0__ge_stallb__SHIFT              0x0000000e
#define SETUP_DEBUG_REG0__geom_busy__SHIFT              0x00000015
#define SETUP_DEBUG_REG0__geom_enable__SHIFT            0x0000000f
#define SETUP_DEBUG_REG0__pfifo_busy__SHIFT             0x00000013
#define SETUP_DEBUG_REG0__pmode_prim_gated__SHIFT       0x0000001d
#define SETUP_DEBUG_REG0__pmode_state__SHIFT            0x00000008
#define SETUP_DEBUG_REG0__su_baryc_cntl_state__SHIFT    0x00000000
#define SETUP_DEBUG_REG0__su_clip_baryc_free__SHIFT     0x00000010
#define SETUP_DEBUG_REG0__su_clip_rtr__SHIFT            0x00000012
#define SETUP_DEBUG_REG0__su_cntl_busy__SHIFT           0x00000014
#define SETUP_DEBUG_REG0__su_cntl_state__SHIFT          0x00000002
#define SETUP_DEBUG_REG0__su_dyn_sclk_vld__SHIFT        0x0000001e
#define SETUP_DEBUG_REG1__x_sort0_gated_23_8__SHIFT     0x00000010
#define SETUP_DEBUG_REG1__y_sort0_gated_23_8__SHIFT     0x00000000
#define SETUP_DEBUG_REG2__x_sort1_gated_23_8__SHIFT     0x00000010
#define SETUP_DEBUG_REG2__y_sort1_gated_23_8__SHIFT     0x00000000
#define SETUP_DEBUG_REG3__x_sort2_gated_23_8__SHIFT     0x00000010
#define SETUP_DEBUG_REG3__y_sort2_gated_23_8__SHIFT     0x00000000
#define SETUP_DEBUG_REG4__attr_indx_sort0_gated__SHIFT  0x00000000
#define SETUP_DEBUG_REG4__backfacing_gated__SHIFT       0x0000000f
#define SETUP_DEBUG_REG4__clipped_gated__SHIFT          0x00000013
#define SETUP_DEBUG_REG4__dealloc_slot_gated__SHIFT     0x00000014
#define SETUP_DEBUG_REG4__diamond_rule_gated__SHIFT     0x00000018
#define SETUP_DEBUG_REG4__eop_gated__SHIFT              0x0000001f
#define SETUP_DEBUG_REG4__fpov_gated__SHIFT             0x0000001d
#define SETUP_DEBUG_REG4__null_prim_gated__SHIFT        0x0000000e
#define SETUP_DEBUG_REG4__st_indx_gated__SHIFT          0x00000010
#define SETUP_DEBUG_REG4__type_gated__SHIFT             0x0000001a
#define SETUP_DEBUG_REG4__xmajor_gated__SHIFT           0x00000017
#define SETUP_DEBUG_REG5__attr_indx_sort1_gated__SHIFT  0x0000000e
#define SETUP_DEBUG_REG5__attr_indx_sort2_gated__SHIFT  0x00000000
#define SETUP_DEBUG_REG5__pa_reg_sclk_vld__SHIFT        0x0000001f
#define SETUP_DEBUG_REG5__provoking_vtx_gated__SHIFT    0x0000001c
#define SETUP_DEBUG_REG5__valid_prim_gated__SHIFT       0x0000001e
#define SH_HIDDEN_PRIVATE_BASE_VMID__ADDRESS__SHIFT__CI__VI 0x00000000
#define SH_MEM_APE1_BASE__BASE__SHIFT__CI__VI           0x00000000
#define SH_MEM_APE1_LIMIT__LIMIT__SHIFT__CI__VI         0x00000000
#define SH_MEM_BASES__PRIVATE_BASE__SHIFT__CI__VI       0x00000000
#define SH_MEM_BASES__SHARED_BASE__SHIFT__CI__VI        0x00000010
#define SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT__CI        0x00000002
#define SH_MEM_CONFIG__APE1_MTYPE__SHIFT__CI            0x00000007
#define SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT__CI         0x00000004
#define SH_MEM_CONFIG__PRIVATE_ATC__SHIFT__CI           0x00000001
#define SH_MEM_CONFIG__PTR32__SHIFT__CI                 0x00000000
#define SH_STATIC_MEM_CONFIG__ELEMENT_SIZE__SHIFT__CI__VI 0x00000001
#define SH_STATIC_MEM_CONFIG__INDEX_STRIDE__SHIFT__CI__VI 0x00000003
#define SH_STATIC_MEM_CONFIG__PRIVATE_MTYPE__SHIFT__CI__VI 0x00000005
#define SH_STATIC_MEM_CONFIG__READ_ONLY_CNTL__SHIFT__CI__VI 0x00000008
#define SH_STATIC_MEM_CONFIG__SWIZZLE_ENABLE__SHIFT__CI__VI 0x00000000
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE0__SHIFT__SI__VI 0x00000000
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE1__SHIFT__SI__VI 0x00000008
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE2__SHIFT__SI__VI 0x00000010
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE3__SHIFT__SI__VI 0x00000018
#define SLAVE_COMM_CNTL_REG__COMM_PORT_MSG_TO_HOST_IN_PROGRESS__SHIFT__SI__VI 0x00000008
#define SLAVE_COMM_CNTL_REG__SLAVE_COMM_INTERRUPT__SHIFT__SI__VI 0x00000000
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE0__SHIFT__SI__VI 0x00000000
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE1__SHIFT__SI__VI 0x00000008
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE2__SHIFT__SI__VI 0x00000010
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE3__SHIFT__SI__VI 0x00000018
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE0__SHIFT__SI__VI 0x00000000
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE1__SHIFT__SI__VI 0x00000008
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE2__SHIFT__SI__VI 0x00000010
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE3__SHIFT__SI__VI 0x00000018
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE0__SHIFT__SI__VI 0x00000000
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE1__SHIFT__SI__VI 0x00000008
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE2__SHIFT__SI__VI 0x00000010
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE3__SHIFT__SI__VI 0x00000018
#define SLAVE_HANG_ERROR__AUDIO_HANG_ERROR__SHIFT       0x00000004
#define SLAVE_HANG_ERROR__CEC_HANG_ERROR__SHIFT__CI__VI 0x00000005
#define SLAVE_HANG_ERROR__DOORBELL_HANG_ERROR__SHIFT__CI__VI 0x00000008
#define SLAVE_HANG_ERROR__GARLIC_HANG_ERROR__SHIFT__CI__VI 0x00000009
#define SLAVE_HANG_ERROR__HDP_HANG_ERROR__SHIFT         0x00000001
#define SLAVE_HANG_ERROR__ROM_HANG_ERROR__SHIFT         0x00000003
#define SLAVE_HANG_ERROR__SRBM_HANG_ERROR__SHIFT        0x00000000
#define SLAVE_HANG_ERROR__VGA_HANG_ERROR__SHIFT         0x00000002
#define SLAVE_HANG_ERROR__XDMA_HANG_ERROR__SHIFT__CI__VI 0x00000007
#define SLAVE_HANG_PROTECTION_CNTL__HANG_PROTECTION_TIMER_SEL__SHIFT 0x00000001
#define SLAVE_REQ_CREDIT_CNTL__BIF_AZ_REQ_CREDIT__SHIFT 0x00000014
#define SLAVE_REQ_CREDIT_CNTL__BIF_HDP_REQ_CREDIT__SHIFT 0x0000000a
#define SLAVE_REQ_CREDIT_CNTL__BIF_ROM_REQ_CREDIT__SHIFT 0x0000000f
#define SLAVE_REQ_CREDIT_CNTL__BIF_SRBM_REQ_CREDIT__SHIFT 0x00000000
#define SLAVE_REQ_CREDIT_CNTL__BIF_VGA_REQ_CREDIT__SHIFT 0x00000005
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_A__SHIFT__CI__VI    0x00000000
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_CNTL_EN__SHIFT__CI__VI 0x0000000c
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_MODE__SHIFT__CI__VI 0x00000002
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SCHMEN__SHIFT__CI__VI 0x0000000b
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SEL__SHIFT__CI__VI  0x00000001
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SLEWN__SHIFT__CI    0x00000009
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN0__SHIFT__CI__VI  0x00000005
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN1__SHIFT__CI__VI  0x00000006
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN2__SHIFT__CI__VI  0x00000007
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN3__SHIFT__CI__VI  0x00000008
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SPARE__SHIFT__CI__VI 0x00000003
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_WAKE__SHIFT__CI__VI 0x0000000a
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_A__SHIFT__CI__VI    0x00000000
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_CNTL_EN__SHIFT__CI__VI 0x0000000c
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_MODE__SHIFT__CI__VI 0x00000002
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SCHMEN__SHIFT__CI__VI 0x0000000b
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SEL__SHIFT__CI__VI  0x00000001
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SLEWN__SHIFT__CI    0x00000009
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN0__SHIFT__CI__VI  0x00000005
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN1__SHIFT__CI__VI  0x00000006
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN2__SHIFT__CI__VI  0x00000007
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN3__SHIFT__CI__VI  0x00000008
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SPARE__SHIFT__CI__VI 0x00000003
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_WAKE__SHIFT__CI__VI 0x0000000a
#define SMBUS_SLV_CNTL__SMB_SLV_ADR__SHIFT__CI          0x00000001
#define SMBUS_SLV_CNTL__SMB_SOFT_RESET__SHIFT__CI       0x00000000
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_0__SHIFT 0x00000000
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_1__SHIFT__CI__VI 0x00000001
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_1__SHIFT__SI 0x00000008
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_2__SHIFT__CI__VI 0x00000002
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_2__SHIFT__SI 0x00000010
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT__CI__VI 0x00000003
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT__SI 0x00000018
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_4__SHIFT__CI__VI 0x00000004
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_5__SHIFT__CI__VI 0x00000005
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_6__SHIFT__CI__VI 0x00000006
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_7__SHIFT__CI__VI 0x00000007
#define SMC_IND_DATA_0__SMC_IND_DATA__SHIFT__CI__VI     0x00000000
#define SMC_IND_DATA_1__SMC_IND_DATA__SHIFT__CI__VI     0x00000000
#define SMC_IND_DATA_2__SMC_IND_DATA__SHIFT__CI__VI     0x00000000
#define SMC_IND_DATA_3__SMC_IND_DATA__SHIFT__CI__VI     0x00000000
#define SMC_IND_DATA_4__SMC_IND_DATA__SHIFT__CI__VI     0x00000000
#define SMC_IND_DATA_5__SMC_IND_DATA__SHIFT__CI__VI     0x00000000
#define SMC_IND_DATA_6__SMC_IND_DATA__SHIFT__CI__VI     0x00000000
#define SMC_IND_DATA_7__SMC_IND_DATA__SHIFT__CI__VI     0x00000000
#define SMC_IND_DATA__SMC_IND_DATA__SHIFT               0x00000000
#define SMC_IND_INDEX_0__SMC_IND_ADDR__SHIFT__CI__VI    0x00000000
#define SMC_IND_INDEX_1__SMC_IND_ADDR__SHIFT__CI__VI    0x00000000
#define SMC_IND_INDEX_2__SMC_IND_ADDR__SHIFT__CI__VI    0x00000000
#define SMC_IND_INDEX_3__SMC_IND_ADDR__SHIFT__CI__VI    0x00000000
#define SMC_IND_INDEX_4__SMC_IND_ADDR__SHIFT__CI__VI    0x00000000
#define SMC_IND_INDEX_5__SMC_IND_ADDR__SHIFT__CI__VI    0x00000000
#define SMC_IND_INDEX_6__SMC_IND_ADDR__SHIFT__CI__VI    0x00000000
#define SMC_IND_INDEX_7__SMC_IND_ADDR__SHIFT__CI__VI    0x00000000
#define SMC_IND_INDEX__SMC_IND_ADDR__SHIFT              0x00000000
#define SMC_MESSAGE_0__SMC_MSG__SHIFT                   0x00000000
#define SMC_MESSAGE_10__SMC_MSG__SHIFT__CI__VI          0x00000000
#define SMC_MESSAGE_11__SMC_MSG__SHIFT__CI__VI          0x00000000
#define SMC_MESSAGE_1__SMC_MSG__SHIFT                   0x00000000
#define SMC_MESSAGE_2__SMC_MSG__SHIFT__CI__VI           0x00000000
#define SMC_MESSAGE_3__SMC_MSG__SHIFT__CI__VI           0x00000000
#define SMC_MESSAGE_4__SMC_MSG__SHIFT__CI__VI           0x00000000
#define SMC_MESSAGE_5__SMC_MSG__SHIFT__CI__VI           0x00000000
#define SMC_MESSAGE_6__SMC_MSG__SHIFT__CI__VI           0x00000000
#define SMC_MESSAGE_7__SMC_MSG__SHIFT__CI__VI           0x00000000
#define SMC_MESSAGE_8__SMC_MSG__SHIFT__CI__VI           0x00000000
#define SMC_MESSAGE_9__SMC_MSG__SHIFT__CI__VI           0x00000000
#define SMC_MSG_ARG_0__SMC_MSG_ARG__SHIFT__CI__VI       0x00000000
#define SMC_MSG_ARG_10__SMC_MSG_ARG__SHIFT__CI__VI      0x00000000
#define SMC_MSG_ARG_11__SMC_MSG_ARG__SHIFT__CI__VI      0x00000000
#define SMC_MSG_ARG_1__SMC_MSG_ARG__SHIFT__CI__VI       0x00000000
#define SMC_MSG_ARG_2__SMC_MSG_ARG__SHIFT__CI__VI       0x00000000
#define SMC_MSG_ARG_3__SMC_MSG_ARG__SHIFT__CI__VI       0x00000000
#define SMC_MSG_ARG_4__SMC_MSG_ARG__SHIFT__CI__VI       0x00000000
#define SMC_MSG_ARG_5__SMC_MSG_ARG__SHIFT__CI__VI       0x00000000
#define SMC_MSG_ARG_6__SMC_MSG_ARG__SHIFT__CI__VI       0x00000000
#define SMC_MSG_ARG_7__SMC_MSG_ARG__SHIFT__CI__VI       0x00000000
#define SMC_MSG_ARG_8__SMC_MSG_ARG__SHIFT__CI__VI       0x00000000
#define SMC_MSG_ARG_9__SMC_MSG_ARG__SHIFT__CI__VI       0x00000000
#define SMC_PC_C__smc_pc_c__SHIFT__CI__VI               0x00000000
#define SMC_RESP_0__SMC_RESP__SHIFT                     0x00000000
#define SMC_RESP_10__SMC_RESP__SHIFT__CI__VI            0x00000000
#define SMC_RESP_11__SMC_RESP__SHIFT__CI__VI            0x00000000
#define SMC_RESP_1__SMC_RESP__SHIFT                     0x00000000
#define SMC_RESP_2__SMC_RESP__SHIFT__CI__VI             0x00000000
#define SMC_RESP_3__SMC_RESP__SHIFT__CI__VI             0x00000000
#define SMC_RESP_4__SMC_RESP__SHIFT__CI__VI             0x00000000
#define SMC_RESP_5__SMC_RESP__SHIFT__CI__VI             0x00000000
#define SMC_RESP_6__SMC_RESP__SHIFT__CI__VI             0x00000000
#define SMC_RESP_7__SMC_RESP__SHIFT__CI__VI             0x00000000
#define SMC_RESP_8__SMC_RESP__SHIFT__CI__VI             0x00000000
#define SMC_RESP_9__SMC_RESP__SHIFT__CI__VI             0x00000000
#define SMC_SCRATCH9__SCRATCH_VALUE__SHIFT              0x00000000
#define SMC_SYSCON_MSG_ARG_0__smc_msg_arg__SHIFT__CI__VI 0x00000000
#define SMU_EFUSE_0__EFUSE_DATA__SHIFT__CI__VI          0x00000000
#define SMU_MAIN_PLL_OP_FREQ__PLL_OP_FREQ__SHIFT__CI__VI 0x00000000
#define SMU_SMC_IND_DATA__SMC_IND_DATA__SHIFT__CI__VI   0x00000000
#define SMU_SMC_IND_INDEX__SMC_IND_ADDR__SHIFT__CI__VI  0x00000000
#define SPI_ARB_CYCLES_0__TS0_DURATION__SHIFT           0x00000000
#define SPI_ARB_CYCLES_0__TS1_DURATION__SHIFT           0x00000010
#define SPI_ARB_CYCLES_1__TS2_DURATION__SHIFT           0x00000000
#define SPI_ARB_CYCLES_1__TS3_DURATION__SHIFT__CI__VI   0x00000010
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS0__SHIFT__CI__VI 0x00000000
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS1__SHIFT__CI__VI 0x00000003
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS2__SHIFT__CI__VI 0x00000006
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS3__SHIFT__CI__VI 0x00000009
#define SPI_ARB_PRIORITY__TS0_DUR_MULT__SHIFT__CI__VI   0x0000000c
#define SPI_ARB_PRIORITY__TS1_DUR_MULT__SHIFT__CI__VI   0x0000000e
#define SPI_ARB_PRIORITY__TS2_DUR_MULT__SHIFT__CI__VI   0x00000010
#define SPI_ARB_PRIORITY__TS3_DUR_MULT__SHIFT__CI__VI   0x00000012
#define SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS__SHIFT      0x00000018
#define SPI_BARYC_CNTL__LINEAR_CENTER_CNTL__SHIFT       0x00000008
#define SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL__SHIFT     0x0000000c
#define SPI_BARYC_CNTL__PERSP_CENTER_CNTL__SHIFT        0x00000000
#define SPI_BARYC_CNTL__PERSP_CENTROID_CNTL__SHIFT      0x00000004
#define SPI_BARYC_CNTL__POS_FLOAT_LOCATION__SHIFT       0x00000010
#define SPI_BARYC_CNTL__POS_FLOAT_ULC__SHIFT            0x00000014
#define SPI_CDBG_SYS_CS0__PIPE0__SHIFT__CI__VI          0x00000000
#define SPI_CDBG_SYS_CS0__PIPE1__SHIFT__CI__VI          0x00000008
#define SPI_CDBG_SYS_CS0__PIPE2__SHIFT__CI__VI          0x00000010
#define SPI_CDBG_SYS_CS0__PIPE3__SHIFT__CI__VI          0x00000018
#define SPI_CDBG_SYS_CS1__PIPE0__SHIFT__CI__VI          0x00000000
#define SPI_CDBG_SYS_CS1__PIPE1__SHIFT__CI__VI          0x00000008
#define SPI_CDBG_SYS_CS1__PIPE2__SHIFT__CI__VI          0x00000010
#define SPI_CDBG_SYS_CS1__PIPE3__SHIFT__CI__VI          0x00000018
#define SPI_CDBG_SYS_GFX__CS_EN__SHIFT__CI__VI          0x00000006
#define SPI_CDBG_SYS_GFX__ES_EN__SHIFT__CI__VI          0x00000003
#define SPI_CDBG_SYS_GFX__GS_EN__SHIFT__CI__VI          0x00000002
#define SPI_CDBG_SYS_GFX__HS_EN__SHIFT__CI__VI          0x00000004
#define SPI_CDBG_SYS_GFX__LS_EN__SHIFT__CI__VI          0x00000005
#define SPI_CDBG_SYS_GFX__PS_EN__SHIFT__CI__VI          0x00000000
#define SPI_CDBG_SYS_GFX__VS_EN__SHIFT__CI__VI          0x00000001
#define SPI_CDBG_SYS_HP3D__ES_EN__SHIFT__CI__VI         0x00000003
#define SPI_CDBG_SYS_HP3D__GS_EN__SHIFT__CI__VI         0x00000002
#define SPI_CDBG_SYS_HP3D__HS_EN__SHIFT__CI__VI         0x00000004
#define SPI_CDBG_SYS_HP3D__LS_EN__SHIFT__CI__VI         0x00000005
#define SPI_CDBG_SYS_HP3D__PS_EN__SHIFT__CI__VI         0x00000000
#define SPI_CDBG_SYS_HP3D__VS_EN__SHIFT__CI__VI         0x00000001
#define SPI_COMPUTE_QUEUE_RESET__RESET__SHIFT__CI__VI   0x00000000
#define SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE__SHIFT 0x00000008
#define SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW__SHIFT 0x00000004
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT__SHIFT__CI__VI 0x0000000a
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE__SHIFT__CI__VI 0x00000009
#define SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE__SHIFT       0x00000006
#define SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE__SHIFT         0x00000010
#define SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT__SHIFT       0x00000007
#define SPI_CONFIG_CNTL_1__VTX_DONE_DELAY__SHIFT        0x00000000
#define SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS__SHIFT   0x00000019
#define SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS__SHIFT   0x00000018
#define SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER__SHIFT      0x00000015
#define SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY__SHIFT      0x00000000
#define SPI_CONFIG_CNTL__RSRC_MGMT_RESET__SHIFT         0x0000001a
#define SPI_CONFIG_CNTL__TTRACE_STALL_ALL__SHIFT__CI__VI 0x0000001b
#define SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT__SHIFT__CI__VI 0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT__SHIFT__CI__VI 0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT__SHIFT__CI__VI 0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT__SHIFT__CI__VI 0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT__SHIFT__CI__VI 0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT__SHIFT__CI__VI 0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT__SHIFT__CI__VI 0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT__SHIFT__CI__VI 0x00000000
#define SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE__SHIFT__CI__VI 0x00000000
#define SPI_DEBUG_BUSY__CS0_BUSY__SHIFT__CI__VI         0x00000008
#define SPI_DEBUG_BUSY__CS0_BUSY__SHIFT__SI             0x00000007
#define SPI_DEBUG_BUSY__CS1_BUSY__SHIFT__CI__VI         0x00000009
#define SPI_DEBUG_BUSY__CS1_BUSY__SHIFT__SI             0x00000008
#define SPI_DEBUG_BUSY__CS2_BUSY__SHIFT__CI__VI         0x0000000a
#define SPI_DEBUG_BUSY__CS2_BUSY__SHIFT__SI             0x00000009
#define SPI_DEBUG_BUSY__CS3_BUSY__SHIFT__CI__VI         0x0000000b
#define SPI_DEBUG_BUSY__CS4_BUSY__SHIFT__CI__VI         0x0000000c
#define SPI_DEBUG_BUSY__CS5_BUSY__SHIFT__CI__VI         0x0000000d
#define SPI_DEBUG_BUSY__CS6_BUSY__SHIFT__CI__VI         0x0000000e
#define SPI_DEBUG_BUSY__CS7_BUSY__SHIFT__CI__VI         0x0000000f
#define SPI_DEBUG_BUSY__CSG_BUSY__SHIFT__CI__VI         0x00000007
#define SPI_DEBUG_BUSY__ES_BUSY__SHIFT                  0x00000002
#define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY__SHIFT__CI__VI 0x00000015
#define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY__SHIFT__SI     0x0000000f
#define SPI_DEBUG_BUSY__GRBM_BUSY__SHIFT__CI__VI        0x00000016
#define SPI_DEBUG_BUSY__GRBM_BUSY__SHIFT__SI            0x00000010
#define SPI_DEBUG_BUSY__GS_BUSY__SHIFT                  0x00000003
#define SPI_DEBUG_BUSY__HS_BUSY__SHIFT                  0x00000001
#define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY__SHIFT__CI__VI 0x00000010
#define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY__SHIFT__SI     0x0000000a
#define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY__SHIFT__CI__VI 0x00000011
#define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY__SHIFT__SI     0x0000000b
#define SPI_DEBUG_BUSY__LS_BUSY__SHIFT                  0x00000000
#define SPI_DEBUG_BUSY__PC_DEALLOC_BUSY__SHIFT__CI__VI  0x00000014
#define SPI_DEBUG_BUSY__PS0_BUSY__SHIFT                 0x00000005
#define SPI_DEBUG_BUSY__PS1_BUSY__SHIFT                 0x00000006
#define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY__SHIFT__CI__VI 0x00000012
#define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY__SHIFT__SI     0x0000000c
#define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY__SHIFT__CI__VI 0x00000013
#define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY__SHIFT__SI     0x0000000d
#define SPI_DEBUG_BUSY__SPIS_BUSY__SHIFT__CI__VI        0x00000017
#define SPI_DEBUG_BUSY__SPIS_BUSY__SHIFT__SI            0x00000011
#define SPI_DEBUG_BUSY__VS_BUSY__SHIFT                  0x00000004
#define SPI_DEBUG_CNTL__DEBUG_GRBM_OVERRIDE__SHIFT      0x00000000
#define SPI_DEBUG_CNTL__DEBUG_GROUP_SEL__SHIFT__CI__VI  0x00000004
#define SPI_DEBUG_CNTL__DEBUG_GROUP_SEL__SHIFT__SI      0x00000005
#define SPI_DEBUG_CNTL__DEBUG_PIPE_SEL__SHIFT__CI__VI   0x00000019
#define SPI_DEBUG_CNTL__DEBUG_REG_EN__SHIFT             0x0000001f
#define SPI_DEBUG_CNTL__DEBUG_SH_SEL__SHIFT             0x00000010
#define SPI_DEBUG_CNTL__DEBUG_SIMD_SEL__SHIFT           0x0000000a
#define SPI_DEBUG_CNTL__DEBUG_THREAD_TYPE_SEL__SHIFT    0x00000001
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_0__SHIFT          0x00000011
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_1__SHIFT          0x00000012
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_2__SHIFT          0x00000013
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_3__SHIFT          0x00000014
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_4__SHIFT          0x00000015
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_5__SHIFT          0x00000016
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_6__SHIFT          0x00000017
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_7__SHIFT          0x00000018
#define SPI_DEBUG_READ__DATA__SHIFT                     0x00000000
#define SPI_GDBG_TBA_HI__MEM_BASE__SHIFT__CI__VI        0x00000000
#define SPI_GDBG_TBA_LO__MEM_BASE__SHIFT__CI__VI        0x00000000
#define SPI_GDBG_TMA_HI__MEM_BASE__SHIFT__CI__VI        0x00000000
#define SPI_GDBG_TMA_LO__MEM_BASE__SHIFT__CI__VI        0x00000000
#define SPI_GDBG_TRAP_CONFIG__ME_MATCH__SHIFT__CI__VI   0x00000007
#define SPI_GDBG_TRAP_CONFIG__ME_SEL__SHIFT__CI__VI     0x00000000
#define SPI_GDBG_TRAP_CONFIG__PIPE_MATCH__SHIFT__CI__VI 0x00000008
#define SPI_GDBG_TRAP_CONFIG__PIPE_SEL__SHIFT__CI__VI   0x00000002
#define SPI_GDBG_TRAP_CONFIG__QUEUE_MATCH__SHIFT__CI__VI 0x00000009
#define SPI_GDBG_TRAP_CONFIG__QUEUE_SEL__SHIFT__CI__VI  0x00000004
#define SPI_GDBG_TRAP_CONFIG__TRAP_EN__SHIFT__CI__VI    0x0000000f
#define SPI_GDBG_TRAP_CONFIG__VMID_SEL__SHIFT__CI__VI   0x00000010
#define SPI_GDBG_TRAP_DATA0__DATA__SHIFT__CI__VI        0x00000000
#define SPI_GDBG_TRAP_DATA1__DATA__SHIFT__CI__VI        0x00000000
#define SPI_GDBG_TRAP_MASK__EXCP_EN__SHIFT__CI__VI      0x00000000
#define SPI_GDBG_TRAP_MASK__REPLACE__SHIFT__CI__VI      0x00000009
#define SPI_GDBG_WAVE_CNTL__STALL_RA__SHIFT__CI__VI     0x00000000
#define SPI_GDS_CREDITS__DS_CMD_CREDITS__SHIFT          0x00000008
#define SPI_GDS_CREDITS__DS_DATA_CREDITS__SHIFT         0x00000000
#define SPI_GDS_CREDITS__UNUSED__SHIFT                  0x00000010
#define SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA__SHIFT     0x00000000
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA__SHIFT     0x00000001
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W__SHIFT  0x0000000b
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X__SHIFT  0x00000002
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y__SHIFT  0x00000005
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z__SHIFT  0x00000008
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1__SHIFT   0x0000000e
#define SPI_LB_CTR_CTRL__LOAD__SHIFT                    0x00000000
#define SPI_LB_CU_MASK__CU_MASK__SHIFT                  0x00000000
#define SPI_LB_DATA_REG__CNT_DATA__SHIFT                0x00000000
#define SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN__SHIFT__CI__VI 0x00000006
#define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN__SHIFT__CI__VI 0x00000000
#define SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE__SHIFT__CI__VI 0x00000000
#define SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE__SHIFT__CI__VI 0x00000000
#define SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE__SHIFT__CI__VI 0x00000000
#define SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE__SHIFT__CI__VI 0x00000000
#define SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN__SHIFT__CI__VI 0x00000006
#define SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN__SHIFT__CI__VI 0x00000000
#define SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE__SHIFT__CI__VI 0x00000000
#define SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE__SHIFT__CI__VI 0x00000000
#define SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE__SHIFT__CI__VI 0x00000000
#define SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define SPI_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT        0x00000000
#define SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define SPI_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT        0x00000000
#define SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define SPI_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT        0x00000000
#define SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define SPI_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT        0x00000000
#define SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define SPI_PERFCOUNTER_BINS__BIN0_MAX__SHIFT           0x00000004
#define SPI_PERFCOUNTER_BINS__BIN0_MIN__SHIFT           0x00000000
#define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT           0x0000000c
#define SPI_PERFCOUNTER_BINS__BIN1_MIN__SHIFT           0x00000008
#define SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT           0x00000014
#define SPI_PERFCOUNTER_BINS__BIN2_MIN__SHIFT           0x00000010
#define SPI_PERFCOUNTER_BINS__BIN3_MAX__SHIFT           0x0000001c
#define SPI_PERFCOUNTER_BINS__BIN3_MIN__SHIFT           0x00000018
#define SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK__SHIFT    0x00000000
#define SPI_PS_INPUT_ADDR__ANCILLARY_ENA__SHIFT         0x0000000d
#define SPI_PS_INPUT_ADDR__FRONT_FACE_ENA__SHIFT        0x0000000c
#define SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA__SHIFT     0x00000005
#define SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA__SHIFT   0x00000006
#define SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA__SHIFT     0x00000004
#define SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA__SHIFT  0x00000007
#define SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA__SHIFT      0x00000001
#define SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA__SHIFT    0x00000002
#define SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA__SHIFT  0x00000003
#define SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA__SHIFT      0x00000000
#define SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA__SHIFT      0x0000000f
#define SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA__SHIFT       0x0000000b
#define SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA__SHIFT       0x00000008
#define SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA__SHIFT       0x00000009
#define SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA__SHIFT       0x0000000a
#define SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA__SHIFT   0x0000000e
#define SPI_PS_INPUT_CNTL_0__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_0__DUP__SHIFT__CI__VI         0x00000012
#define SPI_PS_INPUT_CNTL_0__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_10__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_10__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_10__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_10__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_11__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_11__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_11__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_11__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_12__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_12__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_12__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_12__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_13__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_13__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_13__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_13__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_14__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_14__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_14__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_14__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_15__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_15__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_15__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_15__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_16__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_16__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_16__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_16__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_17__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_17__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_17__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_17__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_18__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_18__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_18__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_18__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_19__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_19__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_19__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_19__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_1__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_1__DUP__SHIFT__CI__VI         0x00000012
#define SPI_PS_INPUT_CNTL_1__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_1__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_20__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_20__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_20__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_21__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_21__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_21__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_22__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_22__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_22__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_23__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_23__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_23__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_24__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_24__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_24__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_25__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_25__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_25__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_26__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_26__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_26__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_27__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_27__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_27__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_28__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_28__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_28__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_29__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_29__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_29__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_2__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_2__DUP__SHIFT__CI__VI         0x00000012
#define SPI_PS_INPUT_CNTL_2__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_2__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_30__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_30__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_30__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_31__DUP__SHIFT__CI__VI        0x00000012
#define SPI_PS_INPUT_CNTL_31__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_31__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_3__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_3__DUP__SHIFT__CI__VI         0x00000012
#define SPI_PS_INPUT_CNTL_3__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_3__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_4__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_4__DUP__SHIFT__CI__VI         0x00000012
#define SPI_PS_INPUT_CNTL_4__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_4__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_5__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_5__DUP__SHIFT__CI__VI         0x00000012
#define SPI_PS_INPUT_CNTL_5__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_5__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_6__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_6__DUP__SHIFT__CI__VI         0x00000012
#define SPI_PS_INPUT_CNTL_6__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_6__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_7__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_7__DUP__SHIFT__CI__VI         0x00000012
#define SPI_PS_INPUT_CNTL_7__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_7__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_8__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_8__DUP__SHIFT__CI__VI         0x00000012
#define SPI_PS_INPUT_CNTL_8__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_8__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_9__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_9__DUP__SHIFT__CI__VI         0x00000012
#define SPI_PS_INPUT_CNTL_9__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_9__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_ENA__ANCILLARY_ENA__SHIFT          0x0000000d
#define SPI_PS_INPUT_ENA__FRONT_FACE_ENA__SHIFT         0x0000000c
#define SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA__SHIFT      0x00000005
#define SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA__SHIFT    0x00000006
#define SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA__SHIFT      0x00000004
#define SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA__SHIFT   0x00000007
#define SPI_PS_INPUT_ENA__PERSP_CENTER_ENA__SHIFT       0x00000001
#define SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA__SHIFT     0x00000002
#define SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA__SHIFT   0x00000003
#define SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA__SHIFT       0x00000000
#define SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA__SHIFT       0x0000000f
#define SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA__SHIFT        0x0000000b
#define SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA__SHIFT        0x00000008
#define SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA__SHIFT        0x00000009
#define SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA__SHIFT        0x0000000a
#define SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA__SHIFT    0x0000000e
#define SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE__SHIFT   0x0000000e
#define SPI_PS_IN_CONTROL__NUM_INTERP__SHIFT            0x00000000
#define SPI_PS_IN_CONTROL__PARAM_GEN__SHIFT             0x00000006
#define SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT          0x00000000
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID__SHIFT__CI__VI 0x00000002
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID__SHIFT__CI__VI 0x00000001
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY__SHIFT__CI__VI 0x00000004
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE__SHIFT__CI__VI 0x00000003
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_CU_0__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_0__LDS__SHIFT__CI__VI   0x00000008
#define SPI_RESOURCE_RESERVE_CU_0__SGPR__SHIFT__CI__VI  0x00000004
#define SPI_RESOURCE_RESERVE_CU_0__VGPR__SHIFT__CI__VI  0x00000000
#define SPI_RESOURCE_RESERVE_CU_0__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_10__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_10__LDS__SHIFT__CI__VI  0x00000008
#define SPI_RESOURCE_RESERVE_CU_10__SGPR__SHIFT__CI__VI 0x00000004
#define SPI_RESOURCE_RESERVE_CU_10__VGPR__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_CU_10__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_11__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_11__LDS__SHIFT__CI__VI  0x00000008
#define SPI_RESOURCE_RESERVE_CU_11__SGPR__SHIFT__CI__VI 0x00000004
#define SPI_RESOURCE_RESERVE_CU_11__VGPR__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_CU_11__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_1__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_1__LDS__SHIFT__CI__VI   0x00000008
#define SPI_RESOURCE_RESERVE_CU_1__SGPR__SHIFT__CI__VI  0x00000004
#define SPI_RESOURCE_RESERVE_CU_1__VGPR__SHIFT__CI__VI  0x00000000
#define SPI_RESOURCE_RESERVE_CU_1__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_2__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_2__LDS__SHIFT__CI__VI   0x00000008
#define SPI_RESOURCE_RESERVE_CU_2__SGPR__SHIFT__CI__VI  0x00000004
#define SPI_RESOURCE_RESERVE_CU_2__VGPR__SHIFT__CI__VI  0x00000000
#define SPI_RESOURCE_RESERVE_CU_2__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_3__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_3__LDS__SHIFT__CI__VI   0x00000008
#define SPI_RESOURCE_RESERVE_CU_3__SGPR__SHIFT__CI__VI  0x00000004
#define SPI_RESOURCE_RESERVE_CU_3__VGPR__SHIFT__CI__VI  0x00000000
#define SPI_RESOURCE_RESERVE_CU_3__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_4__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_4__LDS__SHIFT__CI__VI   0x00000008
#define SPI_RESOURCE_RESERVE_CU_4__SGPR__SHIFT__CI__VI  0x00000004
#define SPI_RESOURCE_RESERVE_CU_4__VGPR__SHIFT__CI__VI  0x00000000
#define SPI_RESOURCE_RESERVE_CU_4__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_5__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_5__LDS__SHIFT__CI__VI   0x00000008
#define SPI_RESOURCE_RESERVE_CU_5__SGPR__SHIFT__CI__VI  0x00000004
#define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT__CI__VI  0x00000000
#define SPI_RESOURCE_RESERVE_CU_5__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_6__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_6__LDS__SHIFT__CI__VI   0x00000008
#define SPI_RESOURCE_RESERVE_CU_6__SGPR__SHIFT__CI__VI  0x00000004
#define SPI_RESOURCE_RESERVE_CU_6__VGPR__SHIFT__CI__VI  0x00000000
#define SPI_RESOURCE_RESERVE_CU_6__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_7__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_7__LDS__SHIFT__CI__VI   0x00000008
#define SPI_RESOURCE_RESERVE_CU_7__SGPR__SHIFT__CI__VI  0x00000004
#define SPI_RESOURCE_RESERVE_CU_7__VGPR__SHIFT__CI__VI  0x00000000
#define SPI_RESOURCE_RESERVE_CU_7__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_8__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_8__LDS__SHIFT__CI__VI   0x00000008
#define SPI_RESOURCE_RESERVE_CU_8__SGPR__SHIFT__CI__VI  0x00000004
#define SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT__CI__VI  0x00000000
#define SPI_RESOURCE_RESERVE_CU_8__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_CU_9__BARRIERS__SHIFT__CI__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_9__LDS__SHIFT__CI__VI   0x00000008
#define SPI_RESOURCE_RESERVE_CU_9__SGPR__SHIFT__CI__VI  0x00000004
#define SPI_RESOURCE_RESERVE_CU_9__VGPR__SHIFT__CI__VI  0x00000000
#define SPI_RESOURCE_RESERVE_CU_9__WAVES__SHIFT__CI__VI 0x0000000c
#define SPI_RESOURCE_RESERVE_EN_CU_0__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_10__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_11__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_1__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_2__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_3__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_4__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_5__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_6__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_7__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_8__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_9__EN__SHIFT__CI__VI 0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK__SHIFT__CI__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY__SHIFT__CI__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK__SHIFT__CI__VI 0x00000001
#define SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT__SHIFT 0x00000000
#define SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT__SHIFT 0x00000004
#define SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT__SHIFT 0x00000008
#define SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT__SHIFT 0x0000000c
#define SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT__SHIFT 0x00000010
#define SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT__SHIFT 0x00000014
#define SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT__SHIFT 0x00000018
#define SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT__SHIFT 0x0000001c
#define SPI_SHADER_LATE_ALLOC_VS__LIMIT__SHIFT__CI__VI  0x00000000
#define SPI_SHADER_PGM_HI_ES__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_HI_GS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_HI_HS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_HI_LS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_HI_PS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_HI_VS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_ES__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_GS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_HS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_LS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_PS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_VS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_ES__CACHE_CTL__SHIFT__CI__VI 0x0000001b
#define SPI_SHADER_PGM_RSRC1_ES__CDBG_USER__SHIFT__CI__VI 0x0000001e
#define SPI_SHADER_PGM_RSRC1_ES__CU_GROUP_ENABLE__SHIFT 0x0000001a
#define SPI_SHADER_PGM_RSRC1_ES__DEBUG_MODE__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC1_ES__DX10_CLAMP__SHIFT      0x00000015
#define SPI_SHADER_PGM_RSRC1_ES__FLOAT_MODE__SHIFT      0x0000000c
#define SPI_SHADER_PGM_RSRC1_ES__IEEE_MODE__SHIFT       0x00000017
#define SPI_SHADER_PGM_RSRC1_ES__PRIORITY__SHIFT        0x0000000a
#define SPI_SHADER_PGM_RSRC1_ES__PRIV__SHIFT            0x00000014
#define SPI_SHADER_PGM_RSRC1_ES__SGPRS__SHIFT           0x00000006
#define SPI_SHADER_PGM_RSRC1_ES__VGPRS__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_ES__VGPR_COMP_CNT__SHIFT   0x00000018
#define SPI_SHADER_PGM_RSRC1_GS__CACHE_CTL__SHIFT__CI__VI 0x00000019
#define SPI_SHADER_PGM_RSRC1_GS__CDBG_USER__SHIFT__CI__VI 0x0000001c
#define SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE__SHIFT 0x00000018
#define SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP__SHIFT      0x00000015
#define SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE__SHIFT      0x0000000c
#define SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE__SHIFT       0x00000017
#define SPI_SHADER_PGM_RSRC1_GS__PRIORITY__SHIFT        0x0000000a
#define SPI_SHADER_PGM_RSRC1_GS__PRIV__SHIFT            0x00000014
#define SPI_SHADER_PGM_RSRC1_GS__SGPRS__SHIFT           0x00000006
#define SPI_SHADER_PGM_RSRC1_GS__VGPRS__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_HS__CACHE_CTL__SHIFT__CI__VI 0x00000018
#define SPI_SHADER_PGM_RSRC1_HS__CDBG_USER__SHIFT__CI__VI 0x0000001b
#define SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP__SHIFT      0x00000015
#define SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE__SHIFT      0x0000000c
#define SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE__SHIFT       0x00000017
#define SPI_SHADER_PGM_RSRC1_HS__PRIORITY__SHIFT        0x0000000a
#define SPI_SHADER_PGM_RSRC1_HS__PRIV__SHIFT            0x00000014
#define SPI_SHADER_PGM_RSRC1_HS__SGPRS__SHIFT           0x00000006
#define SPI_SHADER_PGM_RSRC1_HS__VGPRS__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_LS__CACHE_CTL__SHIFT__CI__VI 0x0000001a
#define SPI_SHADER_PGM_RSRC1_LS__CDBG_USER__SHIFT__CI__VI 0x0000001d
#define SPI_SHADER_PGM_RSRC1_LS__DEBUG_MODE__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC1_LS__DX10_CLAMP__SHIFT      0x00000015
#define SPI_SHADER_PGM_RSRC1_LS__FLOAT_MODE__SHIFT      0x0000000c
#define SPI_SHADER_PGM_RSRC1_LS__IEEE_MODE__SHIFT       0x00000017
#define SPI_SHADER_PGM_RSRC1_LS__PRIORITY__SHIFT        0x0000000a
#define SPI_SHADER_PGM_RSRC1_LS__PRIV__SHIFT            0x00000014
#define SPI_SHADER_PGM_RSRC1_LS__SGPRS__SHIFT           0x00000006
#define SPI_SHADER_PGM_RSRC1_LS__VGPRS__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_LS__VGPR_COMP_CNT__SHIFT   0x00000018
#define SPI_SHADER_PGM_RSRC1_PS__CACHE_CTL__SHIFT__CI__VI 0x00000019
#define SPI_SHADER_PGM_RSRC1_PS__CDBG_USER__SHIFT__CI__VI 0x0000001c
#define SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE__SHIFT 0x00000018
#define SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP__SHIFT      0x00000015
#define SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE__SHIFT      0x0000000c
#define SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE__SHIFT       0x00000017
#define SPI_SHADER_PGM_RSRC1_PS__PRIORITY__SHIFT        0x0000000a
#define SPI_SHADER_PGM_RSRC1_PS__PRIV__SHIFT            0x00000014
#define SPI_SHADER_PGM_RSRC1_PS__SGPRS__SHIFT           0x00000006
#define SPI_SHADER_PGM_RSRC1_PS__VGPRS__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_VS__CACHE_CTL__SHIFT__CI__VI 0x0000001b
#define SPI_SHADER_PGM_RSRC1_VS__CDBG_USER__SHIFT__CI__VI 0x0000001e
#define SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE__SHIFT 0x0000001a
#define SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP__SHIFT      0x00000015
#define SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE__SHIFT      0x0000000c
#define SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE__SHIFT       0x00000017
#define SPI_SHADER_PGM_RSRC1_VS__PRIORITY__SHIFT        0x0000000a
#define SPI_SHADER_PGM_RSRC1_VS__PRIV__SHIFT            0x00000014
#define SPI_SHADER_PGM_RSRC1_VS__SGPRS__SHIFT           0x00000006
#define SPI_SHADER_PGM_RSRC1_VS__VGPRS__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT__SHIFT   0x00000018
#define SPI_SHADER_PGM_RSRC2_ES_GS__EXCP_EN__SHIFT__CI__VI 0x00000008
#define SPI_SHADER_PGM_RSRC2_ES_GS__LDS_SIZE__SHIFT__CI__VI 0x00000014
#define SPI_SHADER_PGM_RSRC2_ES_GS__OC_LDS_EN__SHIFT__CI__VI 0x00000007
#define SPI_SHADER_PGM_RSRC2_ES_GS__SCRATCH_EN__SHIFT__CI__VI 0x00000000
#define SPI_SHADER_PGM_RSRC2_ES_GS__TRAP_PRESENT__SHIFT__CI__VI 0x00000006
#define SPI_SHADER_PGM_RSRC2_ES_GS__USER_SGPR__SHIFT__CI__VI 0x00000001
#define SPI_SHADER_PGM_RSRC2_ES_VS__EXCP_EN__SHIFT__CI__VI 0x00000008
#define SPI_SHADER_PGM_RSRC2_ES_VS__LDS_SIZE__SHIFT__CI__VI 0x00000014
#define SPI_SHADER_PGM_RSRC2_ES_VS__OC_LDS_EN__SHIFT__CI__VI 0x00000007
#define SPI_SHADER_PGM_RSRC2_ES_VS__SCRATCH_EN__SHIFT__CI__VI 0x00000000
#define SPI_SHADER_PGM_RSRC2_ES_VS__TRAP_PRESENT__SHIFT__CI__VI 0x00000006
#define SPI_SHADER_PGM_RSRC2_ES_VS__USER_SGPR__SHIFT__CI__VI 0x00000001
#define SPI_SHADER_PGM_RSRC2_ES__EXCP_EN__SHIFT         0x00000008
#define SPI_SHADER_PGM_RSRC2_ES__LDS_SIZE__SHIFT__CI__VI 0x00000014
#define SPI_SHADER_PGM_RSRC2_ES__OC_LDS_EN__SHIFT       0x00000007
#define SPI_SHADER_PGM_RSRC2_ES__SCRATCH_EN__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC2_ES__TRAP_PRESENT__SHIFT    0x00000006
#define SPI_SHADER_PGM_RSRC2_ES__USER_SGPR__SHIFT       0x00000001
#define SPI_SHADER_PGM_RSRC2_GS__EXCP_EN__SHIFT         0x00000007
#define SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT__SHIFT    0x00000006
#define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR__SHIFT       0x00000001
#define SPI_SHADER_PGM_RSRC2_HS__EXCP_EN__SHIFT         0x00000009
#define SPI_SHADER_PGM_RSRC2_HS__OC_LDS_EN__SHIFT       0x00000007
#define SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC2_HS__TG_SIZE_EN__SHIFT      0x00000008
#define SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT__SHIFT    0x00000006
#define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR__SHIFT       0x00000001
#define SPI_SHADER_PGM_RSRC2_LS_ES__EXCP_EN__SHIFT__CI__VI 0x00000010
#define SPI_SHADER_PGM_RSRC2_LS_ES__LDS_SIZE__SHIFT__CI__VI 0x00000007
#define SPI_SHADER_PGM_RSRC2_LS_ES__SCRATCH_EN__SHIFT__CI__VI 0x00000000
#define SPI_SHADER_PGM_RSRC2_LS_ES__TRAP_PRESENT__SHIFT__CI__VI 0x00000006
#define SPI_SHADER_PGM_RSRC2_LS_ES__USER_SGPR__SHIFT__CI__VI 0x00000001
#define SPI_SHADER_PGM_RSRC2_LS_HS__EXCP_EN__SHIFT__CI__VI 0x00000010
#define SPI_SHADER_PGM_RSRC2_LS_HS__LDS_SIZE__SHIFT__CI__VI 0x00000007
#define SPI_SHADER_PGM_RSRC2_LS_HS__SCRATCH_EN__SHIFT__CI__VI 0x00000000
#define SPI_SHADER_PGM_RSRC2_LS_HS__TRAP_PRESENT__SHIFT__CI__VI 0x00000006
#define SPI_SHADER_PGM_RSRC2_LS_HS__USER_SGPR__SHIFT__CI__VI 0x00000001
#define SPI_SHADER_PGM_RSRC2_LS_VS__EXCP_EN__SHIFT__CI__VI 0x00000010
#define SPI_SHADER_PGM_RSRC2_LS_VS__LDS_SIZE__SHIFT__CI__VI 0x00000007
#define SPI_SHADER_PGM_RSRC2_LS_VS__SCRATCH_EN__SHIFT__CI__VI 0x00000000
#define SPI_SHADER_PGM_RSRC2_LS_VS__TRAP_PRESENT__SHIFT__CI__VI 0x00000006
#define SPI_SHADER_PGM_RSRC2_LS_VS__USER_SGPR__SHIFT__CI__VI 0x00000001
#define SPI_SHADER_PGM_RSRC2_LS__EXCP_EN__SHIFT         0x00000010
#define SPI_SHADER_PGM_RSRC2_LS__LDS_SIZE__SHIFT        0x00000007
#define SPI_SHADER_PGM_RSRC2_LS__SCRATCH_EN__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC2_LS__TRAP_PRESENT__SHIFT    0x00000006
#define SPI_SHADER_PGM_RSRC2_LS__USER_SGPR__SHIFT       0x00000001
#define SPI_SHADER_PGM_RSRC2_PS__EXCP_EN__SHIFT         0x00000010
#define SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE__SHIFT  0x00000008
#define SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT__SHIFT    0x00000006
#define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR__SHIFT       0x00000001
#define SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN__SHIFT     0x00000007
#define SPI_SHADER_PGM_RSRC2_VS__EXCP_EN__SHIFT         0x0000000d
#define SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN__SHIFT       0x00000007
#define SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN__SHIFT     0x00000008
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN__SHIFT     0x00000009
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN__SHIFT     0x0000000a
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN__SHIFT     0x0000000b
#define SPI_SHADER_PGM_RSRC2_VS__SO_EN__SHIFT           0x0000000c
#define SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT__SHIFT    0x00000006
#define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR__SHIFT       0x00000001
#define SPI_SHADER_PGM_RSRC3_ES__CU_EN__SHIFT__CI__VI   0x00000000
#define SPI_SHADER_PGM_RSRC3_ES__LOCK_LOW_THRESHOLD__SHIFT__CI__VI 0x00000016
#define SPI_SHADER_PGM_RSRC3_ES__WAVE_LIMIT__SHIFT__CI__VI 0x00000010
#define SPI_SHADER_PGM_RSRC3_GS__CU_EN__SHIFT__CI__VI   0x00000000
#define SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD__SHIFT__CI__VI 0x00000016
#define SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT__SHIFT__CI__VI 0x00000010
#define SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD__SHIFT__CI__VI 0x00000006
#define SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT__SHIFT__CI__VI 0x00000000
#define SPI_SHADER_PGM_RSRC3_LS__CU_EN__SHIFT__CI__VI   0x00000000
#define SPI_SHADER_PGM_RSRC3_LS__LOCK_LOW_THRESHOLD__SHIFT__CI__VI 0x00000016
#define SPI_SHADER_PGM_RSRC3_LS__WAVE_LIMIT__SHIFT__CI__VI 0x00000010
#define SPI_SHADER_PGM_RSRC3_PS__CU_EN__SHIFT__CI__VI   0x00000000
#define SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD__SHIFT__CI__VI 0x00000016
#define SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT__SHIFT__CI__VI 0x00000010
#define SPI_SHADER_PGM_RSRC3_VS__CU_EN__SHIFT__CI__VI   0x00000000
#define SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD__SHIFT__CI__VI 0x00000016
#define SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT__SHIFT__CI__VI 0x00000010
#define SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT__SHIFT 0x00000000
#define SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT__SHIFT 0x00000004
#define SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT__SHIFT 0x00000008
#define SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT__SHIFT 0x0000000c
#define SPI_SHADER_TBA_HI_ES__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_HI_GS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_HI_HS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_HI_LS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_HI_PS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_HI_VS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_LO_ES__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_LO_GS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_LO_HS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_LO_LS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_LO_PS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TBA_LO_VS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_HI_ES__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_HI_GS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_HI_HS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_HI_LS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_HI_PS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_HI_VS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_LO_ES__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_LO_GS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_LO_HS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_LO_LS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_LO_PS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_TMA_LO_VS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_USER_DATA_ES_0__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_10__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_11__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_12__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_13__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_14__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_15__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_1__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_2__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_3__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_4__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_5__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_6__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_7__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_8__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_9__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_GS_0__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_GS_10__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_GS_11__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_GS_12__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_GS_13__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_GS_14__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_GS_15__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_GS_1__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_GS_2__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_GS_3__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_GS_4__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_GS_5__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_GS_6__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_GS_7__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_GS_8__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_GS_9__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_HS_0__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_HS_10__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_HS_11__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_HS_12__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_HS_13__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_HS_14__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_HS_15__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_HS_1__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_HS_2__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_HS_3__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_HS_4__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_HS_5__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_HS_6__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_HS_7__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_HS_8__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_HS_9__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_0__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_10__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_11__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_12__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_13__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_14__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_15__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_1__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_2__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_3__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_4__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_5__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_6__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_7__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_8__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_9__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_0__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_10__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_11__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_12__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_13__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_14__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_15__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_1__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_2__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_3__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_4__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_5__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_6__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_7__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_8__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_9__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_0__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_10__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_11__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_12__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_13__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_14__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_15__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_1__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_2__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_3__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_4__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_5__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_6__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_7__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_8__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_9__DATA__SHIFT          0x00000000
#define SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT__SHIFT     0x00000000
#define SPI_SLAVE_DEBUG_BUSY__ES_VTX_BUSY__SHIFT        0x00000002
#define SPI_SLAVE_DEBUG_BUSY__EVENT_CNTL_BUSY__SHIFT    0x00000015
#define SPI_SLAVE_DEBUG_BUSY__GS_VTX_BUSY__SHIFT        0x00000003
#define SPI_SLAVE_DEBUG_BUSY__HS_VTX_BUSY__SHIFT        0x00000001
#define SPI_SLAVE_DEBUG_BUSY__LS_VTX_BUSY__SHIFT        0x00000000
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC00_BUSY__SHIFT     0x00000009
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC01_BUSY__SHIFT     0x0000000a
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC02_BUSY__SHIFT     0x0000000b
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC03_BUSY__SHIFT     0x0000000c
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC10_BUSY__SHIFT     0x0000000d
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC11_BUSY__SHIFT     0x0000000e
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC12_BUSY__SHIFT     0x0000000f
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC13_BUSY__SHIFT     0x00000010
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC00_BUSY__SHIFT     0x00000005
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC01_BUSY__SHIFT     0x00000006
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC10_BUSY__SHIFT     0x00000007
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC11_BUSY__SHIFT     0x00000008
#define SPI_SLAVE_DEBUG_BUSY__VS_VTX_BUSY__SHIFT        0x00000004
#define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER0_BUSY__SHIFT   0x00000011
#define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER1_BUSY__SHIFT   0x00000012
#define SPI_SLAVE_DEBUG_BUSY__WAVE_WC0_BUSY__SHIFT      0x00000013
#define SPI_SLAVE_DEBUG_BUSY__WAVE_WC1_BUSY__SHIFT      0x00000014
#define SPI_STATIC_THREAD_MGMT_3__LSHS_CU_EN__SHIFT__SI 0x00000000
#define SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE__SHIFT 0x00000000
#define SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE__SHIFT 0x00000010
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE__SHIFT 0x00000000
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE__SHIFT 0x00000010
#define SPI_TMPRING_SIZE__WAVESIZE__SHIFT               0x0000000c
#define SPI_TMPRING_SIZE__WAVES__SHIFT                  0x00000000
#define SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT__SHIFT       0x00000001
#define SPI_VS_OUT_CONFIG__VS_HALF_PACK__SHIFT          0x00000006
#define SPI_WCL_PIPE_PERCENT_CS0__VALUE__SHIFT__CI__VI  0x00000000
#define SPI_WCL_PIPE_PERCENT_CS1__VALUE__SHIFT__CI__VI  0x00000000
#define SPI_WCL_PIPE_PERCENT_CS2__VALUE__SHIFT__CI__VI  0x00000000
#define SPI_WCL_PIPE_PERCENT_CS3__VALUE__SHIFT__CI__VI  0x00000000
#define SPI_WCL_PIPE_PERCENT_CS4__VALUE__SHIFT__CI__VI  0x00000000
#define SPI_WCL_PIPE_PERCENT_CS5__VALUE__SHIFT__CI__VI  0x00000000
#define SPI_WCL_PIPE_PERCENT_CS6__VALUE__SHIFT__CI__VI  0x00000000
#define SPI_WCL_PIPE_PERCENT_CS7__VALUE__SHIFT__CI__VI  0x00000000
#define SPI_WCL_PIPE_PERCENT_GFX__VALUE__SHIFT__CI__VI  0x00000000
#define SPI_WCL_PIPE_PERCENT_HP3D__VALUE__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_CNTL__EN__SHIFT__CI__VI         0x00000004
#define SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_DEBUG__START_VALUE__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_LIMIT_0__EN_WARN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_LIMIT_0__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_LIMIT_1__EN_WARN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_LIMIT_1__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_LIMIT_2__EN_WARN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_LIMIT_2__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_LIMIT_3__EN_WARN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_LIMIT_3__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_LIMIT_4__EN_WARN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_LIMIT_4__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_LIMIT_5__EN_WARN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_LIMIT_5__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_LIMIT_6__EN_WARN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_LIMIT_6__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_LIMIT_7__EN_WARN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_LIMIT_7__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_LIMIT_8__EN_WARN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_LIMIT_8__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_LIMIT_9__EN_WARN__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_LIMIT_9__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_0__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_0__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_10__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_10__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_11__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_11__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_12__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_12__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_13__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_13__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_14__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_14__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_15__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_15__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_16__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_16__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_17__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_17__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_18__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_18__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_19__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_19__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_1__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_1__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_20__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_20__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_2__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_2__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_3__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_3__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_4__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_4__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_5__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_5__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_6__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_6__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_7__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_7__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_8__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_8__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPI_WF_LIFETIME_STATUS_9__INT_SENT__SHIFT__CI__VI 0x0000001f
#define SPI_WF_LIFETIME_STATUS_9__MAX_CNT__SHIFT__CI__VI 0x00000000
#define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT__SHIFT      0x0000000c
#define SPLL_CNTL_MODE__SPLL_ENSAT__SHIFT               0x00000004
#define SPLL_CNTL_MODE__SPLL_FASTEN__SHIFT              0x00000003
#define SPLL_CNTL_MODE__SPLL_LEGACY_PDIV__SHIFT         0x00000001
#define SPLL_CNTL_MODE__SPLL_RESET_EN__SHIFT            0x0000001c
#define SPLL_CNTL_MODE__SPLL_SW_DIR_CONTROL__SHIFT      0x00000000
#define SPLL_CNTL_MODE__SPLL_TEST_CLK_EXT_DIV__SHIFT    0x0000000a
#define SPLL_CNTL_MODE__SPLL_TEST__SHIFT                0x00000002
#define SPLL_CNTL_MODE__SPLL_VCO_MODE__SHIFT            0x0000001d
#define SPMI_C6_STATE_0__SPMI_IF_C6_STATE_ENTERED_WHEN_FSM_BUSY__SHIFT__CI__VI 0x00000001
#define SPMI_C6_STATE_0__SPMI_IF_C6_STATE_ENTERED__SHIFT__CI__VI 0x00000000
#define SPMI_C6_STATE_0__SPMI_IF_COUNTER_ADDRESS_C6__SHIFT__CI__VI 0x00000002
#define SPMI_C6_STATE_1__SPMI_IF_C6_STATE_ENTERED_WHEN_FSM_BUSY__SHIFT__CI 0x00000001
#define SPMI_C6_STATE_1__SPMI_IF_C6_STATE_ENTERED__SHIFT__CI 0x00000000
#define SPMI_C6_STATE_1__SPMI_IF_COUNTER_ADDRESS_C6__SHIFT__CI 0x00000002
#define SPMI_FSM_BUSY_0__FSM_BUSY__SHIFT__CI__VI        0x00000000
#define SPMI_FSM_BUSY_1__FSM_BUSY__SHIFT__CI            0x00000000
#define SPMI_FSM_READ_TRIGGER_0__FSM_READ_TRIGGER__SHIFT__CI__VI 0x00000000
#define SPMI_FSM_READ_TRIGGER_1__FSM_READ_TRIGGER__SHIFT__CI 0x00000000
#define SPMI_FSM_RESET_TRIGGER_0__FSM_RESET_TRIGGER__SHIFT__CI__VI 0x00000000
#define SPMI_FSM_RESET_TRIGGER_1__FSM_RESET_TRIGGER__SHIFT__CI 0x00000000
#define SPMI_FSM_WRITE_TRIGGER_0__FSM_WRITE_TRIGGER__SHIFT__CI__VI 0x00000000
#define SPMI_FSM_WRITE_TRIGGER_1__FSM_WRITE_TRIGGER__SHIFT__CI 0x00000000
#define SPMI_JTAG_OVER_0__SPMI_IF_JTAG_OVER_HAPPENED__SHIFT__CI__VI 0x00000000
#define SPMI_JTAG_OVER_1__SPMI_IF_JTAG_OVER_HAPPENED__SHIFT__CI 0x00000000
#define SPMI_PATH_0__PATH_ENABLE_ACK__SHIFT__CI__VI     0x00000001
#define SPMI_PATH_0__PATH_ENABLE_REQ__SHIFT__CI__VI     0x00000000
#define SPMI_PATH_0__PATH_ENABLE_REQ_auto_clear__SHIFT__CI__VI 0x00000004
#define SPMI_PATH_1__PATH_ENABLE_ACK__SHIFT__CI         0x00000001
#define SPMI_PATH_1__PATH_ENABLE_REQ__SHIFT__CI         0x00000000
#define SPMI_PATH_1__PATH_ENABLE_REQ_auto_clear__SHIFT__CI 0x00000004
#define SQC_CACHES__DATA_INVALIDATE__SHIFT__SI__CI      0x00000001
#define SQC_CACHES__INST_INVALIDATE__SHIFT__SI__CI      0x00000000
#define SQC_CACHES__INVALIDATE_VOLATILE__SHIFT__CI      0x00000002
#define SQC_CONFIG__DATA_CACHE_SIZE__SHIFT              0x00000002
#define SQC_CONFIG__FORCE_ALWAYS_MISS__SHIFT            0x00000007
#define SQC_CONFIG__FORCE_IN_ORDER__SHIFT               0x00000008
#define SQC_CONFIG__HIT_FIFO_DEPTH__SHIFT               0x00000006
#define SQC_CONFIG__IDENTITY_HASH_BANK__SHIFT           0x00000009
#define SQC_CONFIG__IDENTITY_HASH_SET__SHIFT            0x0000000a
#define SQC_CONFIG__INST_CACHE_SIZE__SHIFT              0x00000000
#define SQC_CONFIG__MISS_FIFO_DEPTH__SHIFT              0x00000004
#define SQC_CONFIG__PER_VMID_INV_DISABLE__SHIFT__CI__VI 0x0000000b
#define SQC_POLICY__DATA_L1_POLICY_0__SHIFT__CI         0x00000000
#define SQC_POLICY__DATA_L1_POLICY_1__SHIFT__CI         0x00000001
#define SQC_POLICY__DATA_L1_POLICY_2__SHIFT__CI         0x00000002
#define SQC_POLICY__DATA_L1_POLICY_3__SHIFT__CI         0x00000003
#define SQC_POLICY__DATA_L1_POLICY_4__SHIFT__CI         0x00000004
#define SQC_POLICY__DATA_L1_POLICY_5__SHIFT__CI         0x00000005
#define SQC_POLICY__DATA_L1_POLICY_6__SHIFT__CI         0x00000006
#define SQC_POLICY__DATA_L1_POLICY_7__SHIFT__CI         0x00000007
#define SQC_POLICY__DATA_L2_POLICY_0__SHIFT__CI         0x00000008
#define SQC_POLICY__DATA_L2_POLICY_1__SHIFT__CI         0x0000000a
#define SQC_POLICY__DATA_L2_POLICY_2__SHIFT__CI         0x0000000c
#define SQC_POLICY__DATA_L2_POLICY_3__SHIFT__CI         0x0000000e
#define SQC_POLICY__DATA_L2_POLICY_4__SHIFT__CI         0x00000010
#define SQC_POLICY__DATA_L2_POLICY_5__SHIFT__CI         0x00000012
#define SQC_POLICY__DATA_L2_POLICY_6__SHIFT__CI         0x00000014
#define SQC_POLICY__DATA_L2_POLICY_7__SHIFT__CI         0x00000016
#define SQC_POLICY__INST_L2_POLICY__SHIFT__CI           0x00000018
#define SQC_SECDED_CNT__DATA_DED__SHIFT__SI__CI         0x00000018
#define SQC_SECDED_CNT__DATA_SEC__SHIFT__SI__CI         0x00000010
#define SQC_SECDED_CNT__INST_DED__SHIFT__SI__CI         0x00000008
#define SQC_SECDED_CNT__INST_SEC__SHIFT__SI__CI         0x00000000
#define SQC_VOLATILE__DATA_L1__SHIFT__CI                0x00000000
#define SQC_VOLATILE__DATA_L2__SHIFT__CI                0x00000004
#define SQC_VOLATILE__INST_L2__SHIFT__CI                0x00000008
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT         0x00000000
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT         0x00000010
#define SQ_BUF_RSRC_WORD0__BASE_ADDRESS__SHIFT          0x00000000
#define SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI__SHIFT       0x00000000
#define SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE__SHIFT         0x0000001e
#define SQ_BUF_RSRC_WORD1__STRIDE__SHIFT                0x00000010
#define SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE__SHIFT        0x0000001f
#define SQ_BUF_RSRC_WORD2__NUM_RECORDS__SHIFT           0x00000000
#define SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE__SHIFT        0x00000017
#define SQ_BUF_RSRC_WORD3__ATC__SHIFT__CI__VI           0x00000018
#define SQ_BUF_RSRC_WORD3__DATA_FORMAT__SHIFT           0x0000000f
#define SQ_BUF_RSRC_WORD3__DST_SEL_W__SHIFT             0x00000009
#define SQ_BUF_RSRC_WORD3__DST_SEL_X__SHIFT             0x00000000
#define SQ_BUF_RSRC_WORD3__DST_SEL_Y__SHIFT             0x00000003
#define SQ_BUF_RSRC_WORD3__DST_SEL_Z__SHIFT             0x00000006
#define SQ_BUF_RSRC_WORD3__ELEMENT_SIZE__SHIFT          0x00000013
#define SQ_BUF_RSRC_WORD3__HASH_ENABLE__SHIFT           0x00000019
#define SQ_BUF_RSRC_WORD3__HEAP__SHIFT                  0x0000001a
#define SQ_BUF_RSRC_WORD3__INDEX_STRIDE__SHIFT          0x00000015
#define SQ_BUF_RSRC_WORD3__MTYPE__SHIFT__CI__VI         0x0000001b
#define SQ_BUF_RSRC_WORD3__NUM_FORMAT__SHIFT            0x0000000c
#define SQ_BUF_RSRC_WORD3__TYPE__SHIFT                  0x0000001e
#define SQ_CMD_TIMESTAMP__TIMESTAMP__SHIFT__CI__VI      0x00000000
#define SQ_CMD__CHECK_VMID__SHIFT__CI__VI               0x00000007
#define SQ_CMD__CMD__SHIFT__CI__VI                      0x00000000
#define SQ_CMD__MODE__SHIFT__CI__VI                     0x00000004
#define SQ_CMD__QUEUE_ID__SHIFT__CI__VI                 0x00000018
#define SQ_CMD__SIMD_ID__SHIFT__CI__VI                  0x00000014
#define SQ_CMD__TRAP_ID__SHIFT__CI                      0x00000008
#define SQ_CMD__VM_ID__SHIFT__CI__VI                    0x0000001c
#define SQ_CMD__WAVE_ID__SHIFT__CI__VI                  0x00000010
#define SQ_CONFIG__DEBUG_EN__SHIFT                      0x00000008
#define SQ_CONFIG__DISABLE_IB_DEP_CHECK__SHIFT__SI__CI  0x0000000a
#define SQ_CONFIG__DISABLE_SCA_BYPASS__SHIFT__SI__CI    0x00000009
#define SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE__SHIFT__CI__VI 0x0000000f
#define SQ_CONFIG__DUA_FLAT_LOCK_ENABLE__SHIFT__CI__VI  0x0000000d
#define SQ_CONFIG__DUA_LDS_BYPASS_DISABLE__SHIFT__CI__VI 0x0000000e
#define SQ_CONFIG__EARLY_TA_DONE_DISABLE__SHIFT__CI__VI 0x0000000c
#define SQ_CONFIG__ENABLE_SOFT_CLAUSE__SHIFT__CI        0x0000000b
#define SQ_CONFIG__UNUSED__SHIFT                        0x00000000
#define SQ_DEBUG_CTRL_LOCAL__UNUSED__SHIFT              0x00000000
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX0__SHIFT__CI__VI 0x00000000
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX1__SHIFT__CI__VI 0x00000008
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_HOST__SHIFT__CI__VI 0x00000018
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_IMMED__SHIFT__CI__VI 0x00000010
#define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_CMD__SHIFT__CI__VI 0x00000000
#define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG__SHIFT__CI__VI 0x00000004
#define SQ_DEBUG_STS_GLOBAL__BUSY__SHIFT                0x00000000
#define SQ_DEBUG_STS_GLOBAL__INTERRUPT_MSG_BUSY__SHIFT__CI__VI 0x00000001
#define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH0__SHIFT      0x00000004
#define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH1__SHIFT      0x00000010
#define SQ_DEBUG_STS_LOCAL__BUSY__SHIFT                 0x00000000
#define SQ_DEBUG_STS_LOCAL__WAVE_LEVEL__SHIFT           0x00000004
#define SQ_DED_CNT__LDS_DED__SHIFT__SI__CI              0x00000000
#define SQ_DED_CNT__SGPR_DED__SHIFT__SI__CI             0x00000008
#define SQ_DED_CNT__VGPR_DED__SHIFT__SI__CI             0x00000010
#define SQ_DED_INFO__SIMD_ID__SHIFT__SI__CI             0x00000004
#define SQ_DED_INFO__SOURCE__SHIFT__SI__CI              0x00000006
#define SQ_DED_INFO__VM_ID__SHIFT__SI__CI               0x00000009
#define SQ_DED_INFO__WAVE_ID__SHIFT__SI__CI             0x00000000
#define SQ_DS_0__ENCODING__SHIFT                        0x0000001a
#define SQ_DS_0__OFFSET0__SHIFT                         0x00000000
#define SQ_DS_0__OFFSET1__SHIFT                         0x00000008
#define SQ_DS_1__ADDR__SHIFT                            0x00000000
#define SQ_DS_1__DATA0__SHIFT                           0x00000008
#define SQ_DS_1__DATA1__SHIFT                           0x00000010
#define SQ_DS_1__VDST__SHIFT                            0x00000018
#define SQ_EXP_0__COMPR__SHIFT                          0x0000000a
#define SQ_EXP_0__DONE__SHIFT                           0x0000000b
#define SQ_EXP_0__ENCODING__SHIFT                       0x0000001a
#define SQ_EXP_0__EN__SHIFT                             0x00000000
#define SQ_EXP_0__TGT__SHIFT                            0x00000004
#define SQ_EXP_0__VM__SHIFT                             0x0000000c
#define SQ_EXP_1__VSRC0__SHIFT                          0x00000000
#define SQ_EXP_1__VSRC1__SHIFT                          0x00000008
#define SQ_EXP_1__VSRC2__SHIFT                          0x00000010
#define SQ_EXP_1__VSRC3__SHIFT                          0x00000018
#define SQ_FIFO_SIZES__EXPORT_BUF_SIZE__SHIFT           0x00000010
#define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE__SHIFT       0x00000000
#define SQ_FIFO_SIZES__TTRACE_FIFO_SIZE__SHIFT          0x00000008
#define SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE__SHIFT       0x00000012
#define SQ_FLAT_0__ENCODING__SHIFT__CI__VI              0x0000001a
#define SQ_FLAT_0__GLC__SHIFT__CI__VI                   0x00000010
#define SQ_FLAT_0__OP__SHIFT__CI__VI                    0x00000012
#define SQ_FLAT_0__SLC__SHIFT__CI__VI                   0x00000011
#define SQ_FLAT_1__ADDR__SHIFT__CI__VI                  0x00000000
#define SQ_FLAT_1__DATA__SHIFT__CI__VI                  0x00000008
#define SQ_FLAT_1__TFE__SHIFT__CI__VI                   0x00000017
#define SQ_FLAT_1__VDST__SHIFT__CI__VI                  0x00000018
#define SQ_FLAT_SCRATCH_WORD0__SIZE__SHIFT__CI__VI      0x00000000
#define SQ_FLAT_SCRATCH_WORD1__OFFSET__SHIFT__CI__VI    0x00000000
#define SQ_HV_VMID_CTRL__ALLOWED_VMID_MASK__SHIFT__CI__VI 0x00000004
#define SQ_HV_VMID_CTRL__DEFAULT_VMID__SHIFT__CI__VI    0x00000000
#define SQ_IMG_RSRC_WORD0__BASE_ADDRESS__SHIFT          0x00000000
#define SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI__SHIFT       0x00000000
#define SQ_IMG_RSRC_WORD1__DATA_FORMAT__SHIFT           0x00000014
#define SQ_IMG_RSRC_WORD1__MIN_LOD__SHIFT               0x00000008
#define SQ_IMG_RSRC_WORD1__MTYPE__SHIFT__CI__VI         0x0000001e
#define SQ_IMG_RSRC_WORD1__NUM_FORMAT__SHIFT            0x0000001a
#define SQ_IMG_RSRC_WORD2__HEIGHT__SHIFT                0x0000000e
#define SQ_IMG_RSRC_WORD2__INTERLACED__SHIFT            0x0000001f
#define SQ_IMG_RSRC_WORD2__PERF_MOD__SHIFT              0x0000001c
#define SQ_IMG_RSRC_WORD2__WIDTH__SHIFT                 0x00000000
#define SQ_IMG_RSRC_WORD3__ATC__SHIFT__CI__VI           0x0000001b
#define SQ_IMG_RSRC_WORD3__BASE_LEVEL__SHIFT            0x0000000c
#define SQ_IMG_RSRC_WORD3__DST_SEL_W__SHIFT             0x00000009
#define SQ_IMG_RSRC_WORD3__DST_SEL_X__SHIFT             0x00000000
#define SQ_IMG_RSRC_WORD3__DST_SEL_Y__SHIFT             0x00000003
#define SQ_IMG_RSRC_WORD3__DST_SEL_Z__SHIFT             0x00000006
#define SQ_IMG_RSRC_WORD3__LAST_LEVEL__SHIFT            0x00000010
#define SQ_IMG_RSRC_WORD3__MTYPE__SHIFT__CI__VI         0x0000001a
#define SQ_IMG_RSRC_WORD3__POW2_PAD__SHIFT              0x00000019
#define SQ_IMG_RSRC_WORD3__TILING_INDEX__SHIFT          0x00000014
#define SQ_IMG_RSRC_WORD3__TYPE__SHIFT                  0x0000001c
#define SQ_IMG_RSRC_WORD4__DEPTH__SHIFT                 0x00000000
#define SQ_IMG_RSRC_WORD4__PITCH__SHIFT                 0x0000000d
#define SQ_IMG_RSRC_WORD5__BASE_ARRAY__SHIFT            0x00000000
#define SQ_IMG_RSRC_WORD5__LAST_ARRAY__SHIFT            0x0000000d
#define SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID__SHIFT__CI__VI 0x0000000c
#define SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN__SHIFT__CI__VI 0x00000014
#define SQ_IMG_RSRC_WORD6__MIN_LOD_WARN__SHIFT          0x00000000
#define SQ_IMG_RSRC_WORD6__UNUNSED__SHIFT__CI           0x00000015
#define SQ_IMG_RSRC_WORD7__UNUNSED__SHIFT__SI__CI       0x00000000
#define SQ_IMG_SAMP_WORD0__ANISO_BIAS__SHIFT            0x00000015
#define SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD__SHIFT       0x00000010
#define SQ_IMG_SAMP_WORD0__CLAMP_X__SHIFT               0x00000000
#define SQ_IMG_SAMP_WORD0__CLAMP_Y__SHIFT               0x00000003
#define SQ_IMG_SAMP_WORD0__CLAMP_Z__SHIFT               0x00000006
#define SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC__SHIFT    0x0000000c
#define SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP__SHIFT     0x0000001c
#define SQ_IMG_SAMP_WORD0__FILTER_MODE__SHIFT           0x0000001d
#define SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA__SHIFT         0x00000014
#define SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED__SHIFT    0x0000000f
#define SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO__SHIFT       0x00000009
#define SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC__SHIFT        0x00000013
#define SQ_IMG_SAMP_WORD0__TRUNC_COORD__SHIFT           0x0000001b
#define SQ_IMG_SAMP_WORD1__MAX_LOD__SHIFT               0x0000000c
#define SQ_IMG_SAMP_WORD1__MIN_LOD__SHIFT               0x00000000
#define SQ_IMG_SAMP_WORD1__PERF_MIP__SHIFT              0x00000018
#define SQ_IMG_SAMP_WORD1__PERF_Z__SHIFT                0x0000001c
#define SQ_IMG_SAMP_WORD2__DISABLE_LSB_CEIL__SHIFT      0x0000001d
#define SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX__SHIFT       0x0000001e
#define SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC__SHIFT          0x0000000e
#define SQ_IMG_SAMP_WORD2__LOD_BIAS__SHIFT              0x00000000
#define SQ_IMG_SAMP_WORD2__MIP_FILTER__SHIFT            0x0000001a
#define SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP__SHIFT    0x0000001c
#define SQ_IMG_SAMP_WORD2__XY_MAG_FILTER__SHIFT         0x00000014
#define SQ_IMG_SAMP_WORD2__XY_MIN_FILTER__SHIFT         0x00000016
#define SQ_IMG_SAMP_WORD2__Z_FILTER__SHIFT              0x00000018
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR__SHIFT      0x00000000
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE__SHIFT     0x0000001e
#define SQ_IND_DATA__DATA__SHIFT                        0x00000000
#define SQ_IND_INDEX__AUTO_INCR__SHIFT__CI__VI          0x0000000c
#define SQ_IND_INDEX__FORCE_READ__SHIFT__CI__VI         0x0000000d
#define SQ_IND_INDEX__INDEX__SHIFT                      0x00000010
#define SQ_IND_INDEX__READ_TIMEOUT__SHIFT               0x0000000e
#define SQ_IND_INDEX__SIMD_ID__SHIFT                    0x00000004
#define SQ_IND_INDEX__THREAD_ID__SHIFT                  0x00000006
#define SQ_IND_INDEX__UNINDEXED__SHIFT                  0x0000000f
#define SQ_IND_INDEX__WAVE_ID__SHIFT                    0x00000000
#define SQ_INST__ENCODING__SHIFT                        0x00000000
#define SQ_INTERRUPT_AUTO_MASK__MASK__SHIFT__CI__VI     0x00000000
#define SQ_INTERRUPT_MSG_CTRL__STALL__SHIFT__CI__VI     0x00000000
#define SQ_INTERRUPT_WORD_AUTO__CMD_TIMESTAMP__SHIFT__CI__VI 0x00000004
#define SQ_INTERRUPT_WORD_AUTO__ENCODING__SHIFT         0x0000001a
#define SQ_INTERRUPT_WORD_AUTO__HOST_CMD_OVERFLOW__SHIFT__CI__VI 0x00000005
#define SQ_INTERRUPT_WORD_AUTO__HOST_REG_OVERFLOW__SHIFT__CI__VI 0x00000006
#define SQ_INTERRUPT_WORD_AUTO__IMMED_OVERFLOW__SHIFT__CI__VI 0x00000007
#define SQ_INTERRUPT_WORD_AUTO__REG_TIMESTAMP__SHIFT__CI__VI 0x00000003
#define SQ_INTERRUPT_WORD_AUTO__SE_ID__SHIFT__CI__VI    0x00000018
#define SQ_INTERRUPT_WORD_AUTO__SE_ID__SHIFT__SI        0x00000019
#define SQ_INTERRUPT_WORD_AUTO__THREAD_TRACE_BUF_FULL__SHIFT__CI__VI 0x00000002
#define SQ_INTERRUPT_WORD_AUTO__THREAD_TRACE__SHIFT     0x00000000
#define SQ_INTERRUPT_WORD_AUTO__WLT__SHIFT__CI__VI      0x00000001
#define SQ_INTERRUPT_WORD_CMN__ENCODING__SHIFT          0x0000001a
#define SQ_INTERRUPT_WORD_CMN__SE_ID__SHIFT__CI__VI     0x00000018
#define SQ_INTERRUPT_WORD_CMN__SE_ID__SHIFT__SI         0x00000019
#define SQ_INTERRUPT_WORD_WAVE__CU_ID__SHIFT            0x00000014
#define SQ_INTERRUPT_WORD_WAVE__DATA__SHIFT             0x00000000
#define SQ_INTERRUPT_WORD_WAVE__ENCODING__SHIFT         0x0000001a
#define SQ_INTERRUPT_WORD_WAVE__PRIV__SHIFT__CI__VI     0x00000009
#define SQ_INTERRUPT_WORD_WAVE__SE_ID__SHIFT__CI__VI    0x00000018
#define SQ_INTERRUPT_WORD_WAVE__SE_ID__SHIFT__SI        0x00000019
#define SQ_INTERRUPT_WORD_WAVE__SH_ID__SHIFT__CI__VI    0x00000008
#define SQ_INTERRUPT_WORD_WAVE__SH_ID__SHIFT__SI        0x00000018
#define SQ_INTERRUPT_WORD_WAVE__SIMD_ID__SHIFT          0x00000012
#define SQ_INTERRUPT_WORD_WAVE__VM_ID__SHIFT            0x0000000a
#define SQ_INTERRUPT_WORD_WAVE__WAVE_ID__SHIFT          0x0000000e
#define SQ_LB_CTR_CTRL__CLEAR__SHIFT                    0x00000002
#define SQ_LB_CTR_CTRL__LOAD__SHIFT                     0x00000001
#define SQ_LB_CTR_CTRL__START__SHIFT                    0x00000000
#define SQ_LB_DATA_ALU_CYCLES__DATA__SHIFT              0x00000000
#define SQ_LB_DATA_ALU_STALLS__DATA__SHIFT              0x00000000
#define SQ_LB_DATA_TEX_CYCLES__DATA__SHIFT              0x00000000
#define SQ_LB_DATA_TEX_STALLS__DATA__SHIFT              0x00000000
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT__CI__VI 0x00000000
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT__CI__VI 0x00000010
#define SQ_MIMG_0__DA__SHIFT                            0x0000000e
#define SQ_MIMG_0__DMASK__SHIFT                         0x00000008
#define SQ_MIMG_0__ENCODING__SHIFT                      0x0000001a
#define SQ_MIMG_0__GLC__SHIFT                           0x0000000d
#define SQ_MIMG_0__LWE__SHIFT                           0x00000011
#define SQ_MIMG_0__OP__SHIFT                            0x00000012
#define SQ_MIMG_0__R128__SHIFT                          0x0000000f
#define SQ_MIMG_0__SLC__SHIFT                           0x00000019
#define SQ_MIMG_0__TFE__SHIFT                           0x00000010
#define SQ_MIMG_0__UNORM__SHIFT                         0x0000000c
#define SQ_MIMG_1__SRSRC__SHIFT                         0x00000010
#define SQ_MIMG_1__SSAMP__SHIFT                         0x00000015
#define SQ_MIMG_1__VADDR__SHIFT                         0x00000000
#define SQ_MIMG_1__VDATA__SHIFT                         0x00000008
#define SQ_MTBUF_0__ADDR64__SHIFT__SI__CI               0x0000000f
#define SQ_MTBUF_0__DFMT__SHIFT                         0x00000013
#define SQ_MTBUF_0__ENCODING__SHIFT                     0x0000001a
#define SQ_MTBUF_0__GLC__SHIFT                          0x0000000e
#define SQ_MTBUF_0__IDXEN__SHIFT                        0x0000000d
#define SQ_MTBUF_0__NFMT__SHIFT                         0x00000017
#define SQ_MTBUF_0__OFFEN__SHIFT                        0x0000000c
#define SQ_MTBUF_0__OFFSET__SHIFT                       0x00000000
#define SQ_MTBUF_1__SLC__SHIFT                          0x00000016
#define SQ_MTBUF_1__SOFFSET__SHIFT                      0x00000018
#define SQ_MTBUF_1__SRSRC__SHIFT                        0x00000010
#define SQ_MTBUF_1__TFE__SHIFT                          0x00000017
#define SQ_MTBUF_1__VADDR__SHIFT                        0x00000000
#define SQ_MTBUF_1__VDATA__SHIFT                        0x00000008
#define SQ_MUBUF_0__ADDR64__SHIFT__SI__CI               0x0000000f
#define SQ_MUBUF_0__ENCODING__SHIFT                     0x0000001a
#define SQ_MUBUF_0__GLC__SHIFT                          0x0000000e
#define SQ_MUBUF_0__IDXEN__SHIFT                        0x0000000d
#define SQ_MUBUF_0__LDS__SHIFT                          0x00000010
#define SQ_MUBUF_0__OFFEN__SHIFT                        0x0000000c
#define SQ_MUBUF_0__OFFSET__SHIFT                       0x00000000
#define SQ_MUBUF_0__OP__SHIFT                           0x00000012
#define SQ_MUBUF_1__SLC__SHIFT__SI__CI                  0x00000016
#define SQ_MUBUF_1__SOFFSET__SHIFT                      0x00000018
#define SQ_MUBUF_1__SRSRC__SHIFT                        0x00000010
#define SQ_MUBUF_1__TFE__SHIFT                          0x00000017
#define SQ_MUBUF_1__VADDR__SHIFT                        0x00000000
#define SQ_MUBUF_1__VDATA__SHIFT                        0x00000008
#define SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT        0x00000018
#define SQ_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER10_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER10_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER10_SELECT__SIMD_MASK__SHIFT       0x00000018
#define SQ_PERFCOUNTER10_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER11_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER11_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER11_SELECT__SIMD_MASK__SHIFT       0x00000018
#define SQ_PERFCOUNTER11_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER12_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER12_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER12_SELECT__SIMD_MASK__SHIFT       0x00000018
#define SQ_PERFCOUNTER12_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER13_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER13_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER13_SELECT__SIMD_MASK__SHIFT       0x00000018
#define SQ_PERFCOUNTER13_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER14_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER14_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER14_SELECT__SIMD_MASK__SHIFT       0x00000018
#define SQ_PERFCOUNTER14_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER15_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER15_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER15_SELECT__SIMD_MASK__SHIFT       0x00000018
#define SQ_PERFCOUNTER15_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER1_SELECT__SIMD_MASK__SHIFT        0x00000018
#define SQ_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER2_SELECT__SIMD_MASK__SHIFT        0x00000018
#define SQ_PERFCOUNTER2_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER3_SELECT__SIMD_MASK__SHIFT        0x00000018
#define SQ_PERFCOUNTER3_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER4_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER4_SELECT__SIMD_MASK__SHIFT        0x00000018
#define SQ_PERFCOUNTER4_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER5_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER5_SELECT__SIMD_MASK__SHIFT        0x00000018
#define SQ_PERFCOUNTER5_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER6_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER6_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER6_SELECT__SIMD_MASK__SHIFT        0x00000018
#define SQ_PERFCOUNTER6_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER7_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER7_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER7_SELECT__SIMD_MASK__SHIFT        0x00000018
#define SQ_PERFCOUNTER7_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER8_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER8_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER8_SELECT__SIMD_MASK__SHIFT        0x00000018
#define SQ_PERFCOUNTER8_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER9_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER9_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER9_SELECT__SIMD_MASK__SHIFT        0x00000018
#define SQ_PERFCOUNTER9_SELECT__SPM_MODE__SHIFT__CI__VI 0x00000014
#define SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK__SHIFT__CI__VI 0x0000000c
#define SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK__SHIFT__CI__VI 0x00000010
#define SQ_PERFCOUNTER_CTRL2__FORCE_EN__SHIFT__CI__VI   0x00000000
#define SQ_PERFCOUNTER_CTRL__CNTR_RATE__SHIFT           0x00000008
#define SQ_PERFCOUNTER_CTRL__CS_EN__SHIFT               0x00000006
#define SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH__SHIFT       0x0000000d
#define SQ_PERFCOUNTER_CTRL__ES_EN__SHIFT               0x00000003
#define SQ_PERFCOUNTER_CTRL__GS_EN__SHIFT               0x00000002
#define SQ_PERFCOUNTER_CTRL__HS_EN__SHIFT               0x00000004
#define SQ_PERFCOUNTER_CTRL__LS_EN__SHIFT               0x00000005
#define SQ_PERFCOUNTER_CTRL__PS_EN__SHIFT               0x00000000
#define SQ_PERFCOUNTER_CTRL__VS_EN__SHIFT               0x00000001
#define SQ_PERFCOUNTER_MASK__SH0_MASK__SHIFT__CI__VI    0x00000000
#define SQ_PERFCOUNTER_MASK__SH1_MASK__SHIFT__CI__VI    0x00000010
#define SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO__SHIFT 0x0000001b
#define SQ_POWER_THROTTLE2__MAX_POWER_DELTA__SHIFT      0x00000000
#define SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE__SHIFT 0x00000010
#define SQ_POWER_THROTTLE2__USE_REF_CLOCK__SHIFT        0x0000001f
#define SQ_POWER_THROTTLE__MAX_POWER__SHIFT             0x00000010
#define SQ_POWER_THROTTLE__MIN_POWER__SHIFT             0x00000000
#define SQ_POWER_THROTTLE__PHASE_OFFSET__SHIFT          0x0000001e
#define SQ_RANDOM_WAVE_PRI__RET__SHIFT                  0x00000000
#define SQ_RANDOM_WAVE_PRI__RNG__SHIFT                  0x0000000a
#define SQ_RANDOM_WAVE_PRI__RUI__SHIFT                  0x00000007
#define SQ_REG_CREDITS__CMD_CREDITS__SHIFT              0x00000008
#define SQ_REG_CREDITS__CMD_OVERFLOW__SHIFT__CI__VI     0x0000001f
#define SQ_REG_CREDITS__IMMED_OVERFLOW__SHIFT__CI__VI   0x0000001e
#define SQ_REG_CREDITS__REG_BUSY__SHIFT__CI__VI         0x0000001c
#define SQ_REG_CREDITS__SRBM_CREDITS__SHIFT             0x00000000
#define SQ_REG_CREDITS__SRBM_OVERFLOW__SHIFT__CI__VI    0x0000001d
#define SQ_REG_TIMESTAMP__TIMESTAMP__SHIFT__CI__VI      0x00000000
#define SQ_SEC_CNT__LDS_SEC__SHIFT__SI__CI              0x00000000
#define SQ_SEC_CNT__SGPR_SEC__SHIFT__SI__CI             0x00000008
#define SQ_SEC_CNT__VGPR_SEC__SHIFT__SI__CI             0x00000010
#define SQ_SMRD__ENCODING__SHIFT__SI__CI                0x0000001b
#define SQ_SMRD__IMM__SHIFT__SI__CI                     0x00000008
#define SQ_SMRD__OFFSET__SHIFT__SI__CI                  0x00000000
#define SQ_SMRD__OP__SHIFT__SI__CI                      0x00000016
#define SQ_SMRD__SBASE__SHIFT__SI__CI                   0x00000009
#define SQ_SMRD__SDST__SHIFT__SI__CI                    0x0000000f
#define SQ_SOP1__ENCODING__SHIFT                        0x00000017
#define SQ_SOP1__OP__SHIFT                              0x00000008
#define SQ_SOP1__SDST__SHIFT                            0x00000010
#define SQ_SOP1__SSRC0__SHIFT                           0x00000000
#define SQ_SOP2__ENCODING__SHIFT                        0x0000001e
#define SQ_SOP2__OP__SHIFT                              0x00000017
#define SQ_SOP2__SDST__SHIFT                            0x00000010
#define SQ_SOP2__SSRC0__SHIFT                           0x00000000
#define SQ_SOP2__SSRC1__SHIFT                           0x00000008
#define SQ_SOPC__ENCODING__SHIFT                        0x00000017
#define SQ_SOPC__OP__SHIFT                              0x00000010
#define SQ_SOPC__SSRC0__SHIFT                           0x00000000
#define SQ_SOPC__SSRC1__SHIFT                           0x00000008
#define SQ_SOPK__ENCODING__SHIFT                        0x0000001c
#define SQ_SOPK__OP__SHIFT                              0x00000017
#define SQ_SOPK__SDST__SHIFT                            0x00000010
#define SQ_SOPK__SIMM16__SHIFT                          0x00000000
#define SQ_SOPP__ENCODING__SHIFT                        0x00000017
#define SQ_SOPP__OP__SHIFT                              0x00000010
#define SQ_SOPP__SIMM16__SHIFT                          0x00000000
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT         0x00000000
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT         0x00000010
#define SQ_THREAD_TRACE_BASE2__ADDR_HI__SHIFT__CI__VI   0x00000000
#define SQ_THREAD_TRACE_BASE2__ATC__SHIFT__CI           0x00000004
#define SQ_THREAD_TRACE_BASE__ADDR__SHIFT               0x00000000
#define SQ_THREAD_TRACE_CNTR__CNTR__SHIFT               0x00000000
#define SQ_THREAD_TRACE_CTRL__RESET_BUFFER__SHIFT       0x0000001f
#define SQ_THREAD_TRACE_HIWATER__HIWATER__SHIFT         0x00000000
#define SQ_THREAD_TRACE_MASK__CU_SEL__SHIFT             0x00000000
#define SQ_THREAD_TRACE_MASK__RANDOM_SEED__SHIFT__SI__CI 0x00000010
#define SQ_THREAD_TRACE_MASK__REG_STALL_EN__SHIFT__CI__VI 0x00000007
#define SQ_THREAD_TRACE_MASK__SH_SEL__SHIFT             0x00000005
#define SQ_THREAD_TRACE_MASK__SIMD_EN__SHIFT            0x00000008
#define SQ_THREAD_TRACE_MASK__SPI_STALL_EN__SHIFT__CI__VI 0x0000000e
#define SQ_THREAD_TRACE_MASK__SQ_STALL_EN__SHIFT__CI__VI 0x0000000f
#define SQ_THREAD_TRACE_MASK__VM_ID_MASK__SHIFT         0x0000000c
#define SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN__SHIFT       0x00000019
#define SQ_THREAD_TRACE_MODE__CAPTURE_MODE__SHIFT       0x00000017
#define SQ_THREAD_TRACE_MODE__INTERRUPT_EN__SHIFT       0x0000001e
#define SQ_THREAD_TRACE_MODE__ISSUE_MASK__SHIFT         0x0000001b
#define SQ_THREAD_TRACE_MODE__MASK_CS__SHIFT            0x00000012
#define SQ_THREAD_TRACE_MODE__MASK_ES__SHIFT            0x00000009
#define SQ_THREAD_TRACE_MODE__MASK_GS__SHIFT            0x00000006
#define SQ_THREAD_TRACE_MODE__MASK_HS__SHIFT            0x0000000c
#define SQ_THREAD_TRACE_MODE__MASK_LS__SHIFT            0x0000000f
#define SQ_THREAD_TRACE_MODE__MASK_PS__SHIFT            0x00000000
#define SQ_THREAD_TRACE_MODE__MASK_VS__SHIFT            0x00000003
#define SQ_THREAD_TRACE_MODE__MODE__SHIFT               0x00000015
#define SQ_THREAD_TRACE_MODE__PRIV__SHIFT               0x0000001a
#define SQ_THREAD_TRACE_MODE__TEST_MODE__SHIFT          0x0000001d
#define SQ_THREAD_TRACE_MODE__WRAP__SHIFT               0x0000001f
#define SQ_THREAD_TRACE_PERF_MASK__SH0_MASK__SHIFT      0x00000000
#define SQ_THREAD_TRACE_PERF_MASK__SH1_MASK__SHIFT      0x00000010
#define SQ_THREAD_TRACE_SIZE__SIZE__SHIFT               0x00000000
#define SQ_THREAD_TRACE_STATUS__BUSY__SHIFT             0x0000001e
#define SQ_THREAD_TRACE_STATUS__FINISH_DONE__SHIFT      0x00000010
#define SQ_THREAD_TRACE_STATUS__FINISH_PENDING__SHIFT   0x00000000
#define SQ_THREAD_TRACE_STATUS__FULL__SHIFT             0x0000001f
#define SQ_THREAD_TRACE_STATUS__NEW_BUF__SHIFT          0x0000001d
#define SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK__SHIFT__CI__VI 0x00000000
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL__SHIFT__CI__VI 0x00000018
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK__SHIFT     0x00000010
#define SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK__SHIFT   0x00000000
#define SQ_THREAD_TRACE_USERDATA_0__DATA__SHIFT         0x00000000
#define SQ_THREAD_TRACE_USERDATA_1__DATA__SHIFT         0x00000000
#define SQ_THREAD_TRACE_USERDATA_2__DATA__SHIFT         0x00000000
#define SQ_THREAD_TRACE_USERDATA_3__DATA__SHIFT         0x00000000
#define SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA__SHIFT     0x00000004
#define SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE__SHIFT     0x00000000
#define SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE__SHIFT   0x0000000a
#define SQ_THREAD_TRACE_WORD_EVENT__SH_ID__SHIFT        0x00000005
#define SQ_THREAD_TRACE_WORD_EVENT__STAGE__SHIFT        0x00000006
#define SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA__SHIFT   0x00000004
#define SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE__SHIFT   0x00000000
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO__SHIFT 0x00000010
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID__SHIFT 0x00000009
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA__SHIFT 0x00000004
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE__SHIFT 0x00000000
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID__SHIFT 0x00000005
#define SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI__SHIFT 0x00000000
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID__SHIFT 0x00000006
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO__SHIFT 0x00000010
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SH_ID__SHIFT 0x00000005
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID__SHIFT 0x0000000e
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA__SHIFT 0x00000004
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE__SHIFT 0x00000000
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID__SHIFT 0x0000000a
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI__SHIFT 0x00000000
#define SQ_THREAD_TRACE_WORD_INST__SIMD_ID__SHIFT       0x00000009
#define SQ_THREAD_TRACE_WORD_INST__SIZE__SHIFT__SI__CI  0x0000000b
#define SQ_THREAD_TRACE_WORD_INST__TIME_DELTA__SHIFT    0x00000004
#define SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE__SHIFT    0x00000000
#define SQ_THREAD_TRACE_WORD_INST__WAVE_ID__SHIFT       0x00000005
#define SQ_THREAD_TRACE_WORD_ISSUE__INST0__SHIFT        0x00000008
#define SQ_THREAD_TRACE_WORD_ISSUE__INST1__SHIFT        0x0000000a
#define SQ_THREAD_TRACE_WORD_ISSUE__INST2__SHIFT        0x0000000c
#define SQ_THREAD_TRACE_WORD_ISSUE__INST3__SHIFT        0x0000000e
#define SQ_THREAD_TRACE_WORD_ISSUE__INST4__SHIFT        0x00000010
#define SQ_THREAD_TRACE_WORD_ISSUE__INST5__SHIFT        0x00000012
#define SQ_THREAD_TRACE_WORD_ISSUE__INST6__SHIFT        0x00000014
#define SQ_THREAD_TRACE_WORD_ISSUE__INST7__SHIFT        0x00000016
#define SQ_THREAD_TRACE_WORD_ISSUE__INST8__SHIFT        0x00000018
#define SQ_THREAD_TRACE_WORD_ISSUE__INST9__SHIFT        0x0000001a
#define SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID__SHIFT      0x00000005
#define SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA__SHIFT   0x00000004
#define SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE__SHIFT   0x00000000
#define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE__SHIFT__CI__VI 0x0000000d
#define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE__SHIFT__SI 0x00000006
#define SQ_THREAD_TRACE_WORD_MISC__SH_ID__SHIFT__CI__VI 0x0000000c
#define SQ_THREAD_TRACE_WORD_MISC__SH_ID__SHIFT__SI     0x00000005
#define SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA__SHIFT    0x00000004
#define SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE__SHIFT    0x00000000
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0__SHIFT  0x0000000c
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO__SHIFT 0x00000019
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK__SHIFT 0x0000000a
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID__SHIFT  0x00000006
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID__SHIFT  0x00000005
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA__SHIFT 0x00000004
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE__SHIFT 0x00000000
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI__SHIFT 0x00000000
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2__SHIFT  0x00000006
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3__SHIFT  0x00000013
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID__SHIFT__CI__VI 0x00000007
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID__SHIFT__CI__VI 0x00000005
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR__SHIFT 0x00000010
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV__SHIFT__CI__VI 0x00000009
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP__SHIFT  0x0000000f
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV__SHIFT 0x0000000e
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE__SHIFT 0x0000000a
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA__SHIFT 0x00000004
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE__SHIFT 0x00000000
#define SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA__SHIFT    0x00000000
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO__SHIFT__CI__VI 0x00000010
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID__SHIFT__CI__VI 0x00000007
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID__SHIFT__CI__VI 0x00000005
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR__SHIFT__CI__VI 0x00000009
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA__SHIFT__CI__VI 0x00000004
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE__SHIFT__CI__VI 0x00000000
#define SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI__SHIFT__CI__VI 0x00000000
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO__SHIFT 0x00000010
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE__SHIFT 0x00000000
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI__SHIFT 0x00000000
#define SQ_THREAD_TRACE_WORD_WAVE_START__COUNT__SHIFT   0x00000016
#define SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID__SHIFT   0x00000006
#define SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER__SHIFT 0x00000010
#define SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID__SHIFT   0x00000005
#define SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID__SHIFT 0x0000000e
#define SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID__SHIFT   0x0000001d
#define SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA__SHIFT 0x00000004
#define SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE__SHIFT 0x00000000
#define SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED__SHIFT 0x00000015
#define SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID__SHIFT 0x0000000a
#define SQ_THREAD_TRACE_WORD_WAVE__CU_ID__SHIFT         0x00000006
#define SQ_THREAD_TRACE_WORD_WAVE__SH_ID__SHIFT         0x00000005
#define SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID__SHIFT       0x0000000e
#define SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA__SHIFT    0x00000004
#define SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE__SHIFT    0x00000000
#define SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID__SHIFT       0x0000000a
#define SQ_THREAD_TRACE_WPTR__READ_OFFSET__SHIFT        0x0000001e
#define SQ_THREAD_TRACE_WPTR__WPTR__SHIFT               0x00000000
#define SQ_TIME_HI__TIME__SHIFT                         0x00000000
#define SQ_TIME_LO__TIME__SHIFT                         0x00000000
#define SQ_VINTRP__ATTRCHAN__SHIFT                      0x00000008
#define SQ_VINTRP__ATTR__SHIFT                          0x0000000a
#define SQ_VINTRP__ENCODING__SHIFT                      0x0000001a
#define SQ_VINTRP__OP__SHIFT                            0x00000010
#define SQ_VINTRP__VDST__SHIFT                          0x00000012
#define SQ_VINTRP__VSRC__SHIFT                          0x00000000
#define SQ_VOP1__ENCODING__SHIFT                        0x00000019
#define SQ_VOP1__OP__SHIFT                              0x00000009
#define SQ_VOP1__SRC0__SHIFT                            0x00000000
#define SQ_VOP1__VDST__SHIFT                            0x00000011
#define SQ_VOP2__ENCODING__SHIFT                        0x0000001f
#define SQ_VOP2__OP__SHIFT                              0x00000019
#define SQ_VOP2__SRC0__SHIFT                            0x00000000
#define SQ_VOP2__VDST__SHIFT                            0x00000011
#define SQ_VOP2__VSRC1__SHIFT                           0x00000009
#define SQ_VOP3_0_SDST_ENC__ENCODING__SHIFT             0x0000001a
#define SQ_VOP3_0_SDST_ENC__SDST__SHIFT                 0x00000008
#define SQ_VOP3_0_SDST_ENC__VDST__SHIFT                 0x00000000
#define SQ_VOP3_0__ABS__SHIFT                           0x00000008
#define SQ_VOP3_0__ENCODING__SHIFT                      0x0000001a
#define SQ_VOP3_0__VDST__SHIFT                          0x00000000
#define SQ_VOP3_1__NEG__SHIFT                           0x0000001d
#define SQ_VOP3_1__OMOD__SHIFT                          0x0000001b
#define SQ_VOP3_1__SRC0__SHIFT                          0x00000000
#define SQ_VOP3_1__SRC1__SHIFT                          0x00000009
#define SQ_VOP3_1__SRC2__SHIFT                          0x00000012
#define SQ_VOPC__ENCODING__SHIFT                        0x00000019
#define SQ_VOPC__OP__SHIFT                              0x00000011
#define SQ_VOPC__SRC0__SHIFT                            0x00000000
#define SQ_VOPC__VSRC1__SHIFT                           0x00000009
#define SQ_WAVE_EXEC_HI__EXEC_HI__SHIFT                 0x00000000
#define SQ_WAVE_EXEC_LO__EXEC_LO__SHIFT                 0x00000000
#define SQ_WAVE_GPR_ALLOC__SGPR_BASE__SHIFT             0x00000010
#define SQ_WAVE_GPR_ALLOC__SGPR_SIZE__SHIFT             0x00000018
#define SQ_WAVE_GPR_ALLOC__VGPR_BASE__SHIFT             0x00000000
#define SQ_WAVE_GPR_ALLOC__VGPR_SIZE__SHIFT             0x00000008
#define SQ_WAVE_HW_ID__CU_ID__SHIFT                     0x00000008
#define SQ_WAVE_HW_ID__ME_ID__SHIFT__CI__VI             0x0000001e
#define SQ_WAVE_HW_ID__PIPE_ID__SHIFT__CI__VI           0x00000006
#define SQ_WAVE_HW_ID__QUEUE_ID__SHIFT__CI__VI          0x00000018
#define SQ_WAVE_HW_ID__SE_ID__SHIFT                     0x0000000d
#define SQ_WAVE_HW_ID__SH_ID__SHIFT                     0x0000000c
#define SQ_WAVE_HW_ID__SIMD_ID__SHIFT                   0x00000004
#define SQ_WAVE_HW_ID__STATE_ID__SHIFT                  0x0000001b
#define SQ_WAVE_HW_ID__TG_ID__SHIFT                     0x00000010
#define SQ_WAVE_HW_ID__VM_ID__SHIFT                     0x00000014
#define SQ_WAVE_HW_ID__WAVE_ID__SHIFT                   0x00000000
#define SQ_WAVE_IB_DBG0__IBUF_RPTR__SHIFT               0x00000008
#define SQ_WAVE_IB_DBG0__IBUF_ST__SHIFT                 0x00000000
#define SQ_WAVE_IB_DBG0__IBUF_WPTR__SHIFT               0x0000000a
#define SQ_WAVE_IB_DBG0__INST_STR_ST__SHIFT             0x00000010
#define SQ_WAVE_IB_DBG0__KILL__SHIFT__CI                0x0000001b
#define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH__SHIFT__CI    0x0000001c
#define SQ_WAVE_IB_DBG0__NEED_NEXT_DW__SHIFT            0x00000004
#define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT__SHIFT         0x00000005
#define SQ_WAVE_IB_DBG0__PC_INVALID__SHIFT              0x00000003
#define SQ_WAVE_IB_STS__EXP_CNT__SHIFT                  0x00000004
#define SQ_WAVE_IB_STS__LGKM_CNT__SHIFT                 0x00000008
#define SQ_WAVE_IB_STS__VALU_CNT__SHIFT__CI__VI         0x0000000c
#define SQ_WAVE_IB_STS__VALU_CNT__SHIFT__SI             0x0000000d
#define SQ_WAVE_IB_STS__VM_CNT__SHIFT                   0x00000000
#define SQ_WAVE_INST_DW0__INST_DW0__SHIFT               0x00000000
#define SQ_WAVE_INST_DW1__INST_DW1__SHIFT               0x00000000
#define SQ_WAVE_LDS_ALLOC__LDS_BASE__SHIFT              0x00000000
#define SQ_WAVE_LDS_ALLOC__LDS_SIZE__SHIFT              0x0000000c
#define SQ_WAVE_M0__M0__SHIFT                           0x00000000
#define SQ_WAVE_MODE__CSP__SHIFT                        0x0000001d
#define SQ_WAVE_MODE__DEBUG_EN__SHIFT                   0x0000000b
#define SQ_WAVE_MODE__DX10_CLAMP__SHIFT                 0x00000008
#define SQ_WAVE_MODE__EXCP_EN__SHIFT                    0x0000000c
#define SQ_WAVE_MODE__FP_DENORM__SHIFT                  0x00000004
#define SQ_WAVE_MODE__FP_ROUND__SHIFT                   0x00000000
#define SQ_WAVE_MODE__IEEE__SHIFT                       0x00000009
#define SQ_WAVE_MODE__LOD_CLAMPED__SHIFT                0x0000000a
#define SQ_WAVE_MODE__VSKIP__SHIFT                      0x0000001c
#define SQ_WAVE_PC_HI__PC_HI__SHIFT                     0x00000000
#define SQ_WAVE_PC_LO__PC_LO__SHIFT                     0x00000000
#define SQ_WAVE_STATUS__COND_DBG_SYS__SHIFT__CI__VI     0x00000015
#define SQ_WAVE_STATUS__COND_DBG_USER__SHIFT__CI__VI    0x00000014
#define SQ_WAVE_STATUS__DATA_ATC__SHIFT__CI             0x00000016
#define SQ_WAVE_STATUS__DISPATCH_CACHE_CTRL__SHIFT__CI  0x00000018
#define SQ_WAVE_STATUS__ECC_ERR__SHIFT                  0x00000011
#define SQ_WAVE_STATUS__EXECZ__SHIFT                    0x00000009
#define SQ_WAVE_STATUS__EXPORT_RDY__SHIFT               0x00000008
#define SQ_WAVE_STATUS__HALT__SHIFT                     0x0000000d
#define SQ_WAVE_STATUS__INST_ATC__SHIFT__CI__VI         0x00000017
#define SQ_WAVE_STATUS__IN_BARRIER__SHIFT               0x0000000c
#define SQ_WAVE_STATUS__IN_TG__SHIFT                    0x0000000b
#define SQ_WAVE_STATUS__MUST_EXPORT__SHIFT__CI__VI      0x0000001b
#define SQ_WAVE_STATUS__PERF_EN__SHIFT                  0x00000013
#define SQ_WAVE_STATUS__PRIV__SHIFT                     0x00000005
#define SQ_WAVE_STATUS__SCC__SHIFT                      0x00000000
#define SQ_WAVE_STATUS__SKIP_EXPORT__SHIFT              0x00000012
#define SQ_WAVE_STATUS__SPI_PRIO__SHIFT                 0x00000001
#define SQ_WAVE_STATUS__TRAP_EN__SHIFT                  0x00000006
#define SQ_WAVE_STATUS__TRAP__SHIFT                     0x0000000e
#define SQ_WAVE_STATUS__TTRACE_CU_EN__SHIFT             0x0000000f
#define SQ_WAVE_STATUS__TTRACE_EN__SHIFT                0x00000007
#define SQ_WAVE_STATUS__VALID__SHIFT                    0x00000010
#define SQ_WAVE_STATUS__VCCZ__SHIFT                     0x0000000a
#define SQ_WAVE_STATUS__WAVE_PRIO__SHIFT__SI__CI        0x00000003
#define SQ_WAVE_TBA_HI__ADDR_HI__SHIFT                  0x00000000
#define SQ_WAVE_TBA_LO__ADDR_LO__SHIFT                  0x00000000
#define SQ_WAVE_TMA_HI__ADDR_HI__SHIFT                  0x00000000
#define SQ_WAVE_TMA_LO__ADDR_LO__SHIFT                  0x00000000
#define SQ_WAVE_TRAPSTS__DP_RATE__SHIFT                 0x0000001d
#define SQ_WAVE_TRAPSTS__EXCP_CYCLE__SHIFT              0x00000010
#define SQ_WAVE_TRAPSTS__EXCP__SHIFT                    0x00000000
#define SQ_WAVE_TTMP0__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP10__DATA__SHIFT                     0x00000000
#define SQ_WAVE_TTMP11__DATA__SHIFT                     0x00000000
#define SQ_WAVE_TTMP1__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP2__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP3__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP4__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP5__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP6__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP7__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP8__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP9__DATA__SHIFT                      0x00000000
#define SRBM_CAM_DATA__CAM_ADDR__SHIFT                  0x00000000
#define SRBM_CAM_DATA__CAM_REMAPADDR__SHIFT             0x00000010
#define SRBM_CAM_INDEX__CAM_INDEX__SHIFT                0x00000000
#define SRBM_CHIP_REVISION__CHIP_REVISION__SHIFT        0x00000000
#define SRBM_CNTL__COMBINE_SYSTEM_MC__SHIFT__CI__VI     0x00000011
#define SRBM_CNTL__PWR_REQUEST_HALT__SHIFT              0x00000010
#define SRBM_CNTL__READ_TIMEOUT__SHIFT__SI__CI          0x00000000
#define SRBM_DEBUG_CNTL__SRBM_DEBUG_INDEX__SHIFT        0x00000000
#define SRBM_DEBUG_DATA__DATA__SHIFT                    0x00000000
#define SRBM_DEBUG_SNAPSHOT__ACP_RDY__SHIFT__CI__VI     0x00000004
#define SRBM_DEBUG_SNAPSHOT__BIF_RDY__SHIFT             0x00000007
#define SRBM_DEBUG_SNAPSHOT__DC_RDY__SHIFT              0x00000006
#define SRBM_DEBUG_SNAPSHOT__GRBM_RDY__SHIFT            0x00000005
#define SRBM_DEBUG_SNAPSHOT__MCB_RDY__SHIFT             0x00000000
#define SRBM_DEBUG_SNAPSHOT__MCC0_RDY__SHIFT            0x0000001c
#define SRBM_DEBUG_SNAPSHOT__MCC1_RDY__SHIFT            0x0000001b
#define SRBM_DEBUG_SNAPSHOT__MCC2_RDY__SHIFT            0x0000001a
#define SRBM_DEBUG_SNAPSHOT__MCC3_RDY__SHIFT            0x00000019
#define SRBM_DEBUG_SNAPSHOT__MCC4_RDY__SHIFT            0x00000018
#define SRBM_DEBUG_SNAPSHOT__MCC5_RDY__SHIFT            0x00000017
#define SRBM_DEBUG_SNAPSHOT__MCC6_RDY__SHIFT            0x00000016
#define SRBM_DEBUG_SNAPSHOT__MCC7_RDY__SHIFT            0x00000015
#define SRBM_DEBUG_SNAPSHOT__MCD0_RDY__SHIFT            0x00000014
#define SRBM_DEBUG_SNAPSHOT__MCD1_RDY__SHIFT            0x00000013
#define SRBM_DEBUG_SNAPSHOT__MCD2_RDY__SHIFT            0x00000012
#define SRBM_DEBUG_SNAPSHOT__MCD3_RDY__SHIFT            0x00000011
#define SRBM_DEBUG_SNAPSHOT__MCD4_RDY__SHIFT            0x00000010
#define SRBM_DEBUG_SNAPSHOT__MCD5_RDY__SHIFT            0x0000000f
#define SRBM_DEBUG_SNAPSHOT__MCD6_RDY__SHIFT            0x0000000e
#define SRBM_DEBUG_SNAPSHOT__MCD7_RDY__SHIFT            0x0000000d
#define SRBM_DEBUG_SNAPSHOT__ORB_RDY__SHIFT__SI__CI     0x0000000c
#define SRBM_DEBUG_SNAPSHOT__REGBB_RDY__SHIFT           0x0000000b
#define SRBM_DEBUG_SNAPSHOT__ROPLL_RDY__SHIFT__CI       0x00000001
#define SRBM_DEBUG_SNAPSHOT__SAM_RDY__SHIFT__CI         0x00000003
#define SRBM_DEBUG_SNAPSHOT__SMU_RDY__SHIFT__CI__VI     0x00000002
#define SRBM_DEBUG_SNAPSHOT__UVD_RDY__SHIFT             0x00000009
#define SRBM_DEBUG_SNAPSHOT__VCE_RDY__SHIFT__SI__CI     0x0000001d
#define SRBM_DEBUG_SNAPSHOT__XDMA_RDY__SHIFT            0x00000008
#define SRBM_DEBUG_SNAPSHOT__XSP_RDY__SHIFT__SI__CI     0x0000000a
#define SRBM_DEBUG__DISABLE_READ_TIMEOUT__SHIFT         0x00000001
#define SRBM_DEBUG__IGNORE_RDY__SHIFT                   0x00000000
#define SRBM_DEBUG__MC_CLOCK_DOMAIN_OVERRIDE__SHIFT__CI__VI 0x00000008
#define SRBM_DEBUG__SAM_CLOCK_DOMAIN_OVERRIDE__SHIFT__CI__VI 0x00000009
#define SRBM_DEBUG__SDMA_CLOCK_DOMAIN_OVERRIDE__SHIFT__CI__VI 0x00000007
#define SRBM_DEBUG__SNAPSHOT_FREE_CNTRS__SHIFT          0x00000002
#define SRBM_DEBUG__SYS_CLOCK_DOMAIN_OVERRIDE__SHIFT    0x00000004
#define SRBM_DEBUG__UVD_CLOCK_DOMAIN_OVERRIDE__SHIFT    0x00000006
#define SRBM_DEBUG__VCE_CLOCK_DOMAIN_OVERRIDE__SHIFT    0x00000005
#define SRBM_GFX_CNTL__MEID__SHIFT__CI__VI              0x00000002
#define SRBM_GFX_CNTL__PIPEID__SHIFT__CI__VI            0x00000000
#define SRBM_GFX_CNTL__QUEUEID__SHIFT__CI__VI           0x00000008
#define SRBM_GFX_CNTL__VMID__SHIFT                      0x00000004
#define SRBM_INT_ACK__RDERR_INT_ACK__SHIFT              0x00000000
#define SRBM_INT_CNTL__RDERR_INT_MASK__SHIFT            0x00000000
#define SRBM_INT_STATUS__RDERR_INT_STAT__SHIFT          0x00000000
#define SRBM_MC_CLKEN_CNTL__POST_DELAY_CNT__SHIFT__CI__VI 0x00000008
#define SRBM_MC_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT__CI__VI 0x00000000
#define SRBM_PERFCOUNTER0_HI__PERF_COUNT0_HI__SHIFT     0x00000000
#define SRBM_PERFCOUNTER0_LO__PERF_COUNT0_LO__SHIFT     0x00000000
#define SRBM_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT       0x00000000
#define SRBM_PERFCOUNTER1_HI__PERF_COUNT1_HI__SHIFT     0x00000000
#define SRBM_PERFCOUNTER1_LO__PERF_COUNT1_LO__SHIFT     0x00000000
#define SRBM_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT       0x00000000
#define SRBM_PERFMON_CNTL__PERFMON_ENABLE_MODE__SHIFT   0x00000008
#define SRBM_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT 0x0000000a
#define SRBM_PERFMON_CNTL__PERFMON_STATE__SHIFT         0x00000000
#define SRBM_READ_ERROR__READ_ADDRESS__SHIFT            0x00000002
#define SRBM_READ_ERROR__READ_ERROR__SHIFT              0x0000001f
#define SRBM_READ_ERROR__READ_REQUESTER_ACP__SHIFT__CI  0x0000001b
#define SRBM_READ_ERROR__READ_REQUESTER_GRBM__SHIFT     0x00000019
#define SRBM_READ_ERROR__READ_REQUESTER_HI__SHIFT       0x00000018
#define SRBM_READ_ERROR__READ_REQUESTER_SAM__SHIFT__CI  0x00000017
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA1__SHIFT__CI__VI 0x00000015
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA__SHIFT__CI__VI 0x0000001c
#define SRBM_READ_ERROR__READ_REQUESTER_SMU__SHIFT      0x0000001a
#define SRBM_READ_ERROR__READ_REQUESTER_TST__SHIFT      0x00000016
#define SRBM_READ_ERROR__READ_REQUESTER_UVD__SHIFT      0x0000001d
#define SRBM_READ_ERROR__READ_REQUESTER_VCE__SHIFT__SI__CI 0x00000014
#define SRBM_SAM_CLKEN_CNTL__POST_DELAY_CNT__SHIFT__CI__VI 0x00000008
#define SRBM_SAM_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT__CI__VI 0x00000000
#define SRBM_SDMA_CLKEN_CNTL__POST_DELAY_CNT__SHIFT__CI__VI 0x00000008
#define SRBM_SDMA_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT__CI__VI 0x00000000
#define SRBM_SOFT_RESET__SOFT_RESET_ACP__SHIFT__CI__VI  0x0000001a
#define SRBM_SOFT_RESET__SOFT_RESET_BIF__SHIFT          0x00000001
#define SRBM_SOFT_RESET__SOFT_RESET_CHUB__SHIFT__CI__VI 0x0000000c
#define SRBM_SOFT_RESET__SOFT_RESET_DC__SHIFT           0x00000005
#define SRBM_SOFT_RESET__SOFT_RESET_GRBM__SHIFT         0x00000008
#define SRBM_SOFT_RESET__SOFT_RESET_HDP__SHIFT          0x00000009
#define SRBM_SOFT_RESET__SOFT_RESET_IH__SHIFT           0x0000000a
#define SRBM_SOFT_RESET__SOFT_RESET_MC__SHIFT           0x0000000b
#define SRBM_SOFT_RESET__SOFT_RESET_ORB__SHIFT__SI__CI  0x00000017
#define SRBM_SOFT_RESET__SOFT_RESET_REGBB__SHIFT        0x00000016
#define SRBM_SOFT_RESET__SOFT_RESET_ROM__SHIFT          0x0000000e
#define SRBM_SOFT_RESET__SOFT_RESET_ROPLL__SHIFT__CI    0x00000004
#define SRBM_SOFT_RESET__SOFT_RESET_SAM__SHIFT__CI      0x0000001b
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA1__SHIFT__CI__VI 0x00000006
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA__SHIFT__CI__VI 0x00000014
#define SRBM_SOFT_RESET__SOFT_RESET_SEM__SHIFT          0x0000000f
#define SRBM_SOFT_RESET__SOFT_RESET_SMU__SHIFT__CI__VI  0x00000010
#define SRBM_SOFT_RESET__SOFT_RESET_TST__SHIFT          0x00000015
#define SRBM_SOFT_RESET__SOFT_RESET_UVD__SHIFT          0x00000012
#define SRBM_SOFT_RESET__SOFT_RESET_VCE__SHIFT__SI__CI  0x00000018
#define SRBM_SOFT_RESET__SOFT_RESET_VMC__SHIFT          0x00000011
#define SRBM_SOFT_RESET__SOFT_RESET_XDMA__SHIFT         0x00000019
#define SRBM_SOFT_RESET__SOFT_RESET_XSP__SHIFT__SI__CI  0x00000013
#define SRBM_STATUS2__CHUB_BUSY__SHIFT__CI__VI          0x00000009
#define SRBM_STATUS2__SDMA1_BUSY__SHIFT__CI__VI         0x00000006
#define SRBM_STATUS2__SDMA1_RQ_PENDING__SHIFT__CI__VI   0x00000002
#define SRBM_STATUS2__SDMA_BUSY__SHIFT__CI__VI          0x00000005
#define SRBM_STATUS2__SDMA_RQ_PENDING__SHIFT__CI__VI    0x00000000
#define SRBM_STATUS2__TST_RQ_PENDING__SHIFT             0x00000001
#define SRBM_STATUS2__VCE_BUSY__SHIFT__SI__CI           0x00000007
#define SRBM_STATUS2__VCE_RQ_PENDING__SHIFT__SI__CI     0x00000003
#define SRBM_STATUS2__XDMA_BUSY__SHIFT                  0x00000008
#define SRBM_STATUS2__XSP_BUSY__SHIFT__SI__CI           0x00000004
#define SRBM_STATUS__ACP_BUSY__SHIFT__CI__VI            0x00000010
#define SRBM_STATUS__ACP_RQ_PENDING__SHIFT__CI__VI      0x00000003
#define SRBM_STATUS__BIF_BUSY__SHIFT                    0x0000001d
#define SRBM_STATUS__GRBM_RQ_PENDING__SHIFT             0x00000005
#define SRBM_STATUS__HI_RQ_PENDING__SHIFT               0x00000006
#define SRBM_STATUS__IH_BUSY__SHIFT                     0x00000011
#define SRBM_STATUS__IO_EXTERN_SIGNAL__SHIFT__SI__CI    0x00000007
#define SRBM_STATUS__MCB_BUSY__SHIFT                    0x00000009
#define SRBM_STATUS__MCB_NON_DISPLAY_BUSY__SHIFT        0x0000000a
#define SRBM_STATUS__MCC_BUSY__SHIFT                    0x0000000b
#define SRBM_STATUS__MCD_BUSY__SHIFT                    0x0000000c
#define SRBM_STATUS__SAM_BUSY__SHIFT__CI                0x00000014
#define SRBM_STATUS__SAM_RQ_PENDING__SHIFT__CI          0x00000002
#define SRBM_STATUS__SEM_BUSY__SHIFT                    0x0000000e
#define SRBM_STATUS__SMU_RQ_PENDING__SHIFT              0x00000004
#define SRBM_STATUS__UVD_BUSY__SHIFT                    0x00000013
#define SRBM_STATUS__UVD_RQ_PENDING__SHIFT              0x00000001
#define SRBM_STATUS__VMC_BUSY__SHIFT                    0x00000008
#define SRBM_SYS_CLKEN_CNTL__POST_DELAY_CNT__SHIFT      0x00000008
#define SRBM_SYS_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT    0x00000000
#define SRBM_UVD_CLKEN_CNTL__POST_DELAY_CNT__SHIFT      0x00000008
#define SRBM_UVD_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT    0x00000000
#define SRBM_VCE_CLKEN_CNTL__POST_DELAY_CNT__SHIFT      0x00000008
#define SRBM_VCE_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT    0x00000000
#define STATE_CHANGE_STATUS__STATE_CHANGE_STATUS__SHIFT__SI__VI 0x00000000
#define STATUS__CAP_LIST__SHIFT                         0x00000004
#define STATUS__DEVSEL_TIMING__SHIFT                    0x00000009
#define STATUS__FAST_BACK_CAPABLE__SHIFT                0x00000007
#define STATUS__INT_STATUS__SHIFT                       0x00000003
#define STATUS__MASTER_DATA_PARITY_ERROR__SHIFT         0x00000008
#define STATUS__PARITY_ERROR_DETECTED__SHIFT            0x0000000f
#define STATUS__PCI_66_EN__SHIFT                        0x00000005
#define STATUS__RECEIVED_MASTER_ABORT__SHIFT            0x0000000d
#define STATUS__RECEIVED_TARGET_ABORT__SHIFT            0x0000000c
#define STATUS__SIGNALED_SYSTEM_ERROR__SHIFT            0x0000000e
#define STATUS__SIGNAL_TARGET_ABORT__SHIFT              0x0000000b
#define SUB_CLASS__SUB_CLASS__SHIFT                     0x00000000
#define SXIFCCG_DEBUG_REG0__point_address__SHIFT        0x00000006
#define SXIFCCG_DEBUG_REG0__position_address__SHIFT     0x00000000
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_advance__SHIFT 0x0000001f
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_inc__SHIFT 0x0000001e
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_sel__SHIFT 0x0000001a
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_pci__SHIFT    0x00000010
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_req_mask__SHIFT 0x0000000c
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_sp_id__SHIFT  0x0000001c
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_state_var_indx__SHIFT 0x00000009
#define SXIFCCG_DEBUG_REG1__aux_sel__SHIFT              0x00000014
#define SXIFCCG_DEBUG_REG1__available_positions__SHIFT  0x00000000
#define SXIFCCG_DEBUG_REG1__pasx_req_cnt_0__SHIFT       0x0000001c
#define SXIFCCG_DEBUG_REG1__pasx_req_cnt_1__SHIFT       0x00000018
#define SXIFCCG_DEBUG_REG1__statevar_bits_disable_sp__SHIFT 0x00000010
#define SXIFCCG_DEBUG_REG1__statevar_bits_vs_out_misc_vec_ena__SHIFT 0x0000000f
#define SXIFCCG_DEBUG_REG1__sx_pending_fifo_contents__SHIFT 0x0000000a
#define SXIFCCG_DEBUG_REG1__sx_receive_indx__SHIFT      0x00000007
#define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_0__SHIFT     0x00000017
#define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_1__SHIFT     0x00000016
#define SXIFCCG_DEBUG_REG2__param_cache_base__SHIFT     0x00000000
#define SXIFCCG_DEBUG_REG2__req_active_verts__SHIFT     0x00000010
#define SXIFCCG_DEBUG_REG2__req_active_verts_loaded__SHIFT 0x0000000f
#define SXIFCCG_DEBUG_REG2__sx_aux__SHIFT               0x00000007
#define SXIFCCG_DEBUG_REG2__sx_request_indx__SHIFT      0x00000009
#define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_active_verts__SHIFT 0x0000001a
#define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_state_var_indx__SHIFT 0x00000017
#define SXIFCCG_DEBUG_REG3__ALWAYS_ZERO__SHIFT          0x00000000
#define SXIFCCG_DEBUG_REG3__available_positions__SHIFT  0x0000000e
#define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_fifo_full__SHIFT 0x0000001d
#define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_write__SHIFT 0x0000001f
#define SXIFCCG_DEBUG_REG3__current_state__SHIFT        0x00000015
#define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist0_vec_ena__SHIFT 0x0000000d
#define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist1_vec_ena__SHIFT 0x0000000c
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_empty__SHIFT 0x00000019
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_full__SHIFT 0x0000001a
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_write__SHIFT 0x0000001e
#define SXIFCCG_DEBUG_REG3__vertex_fifo_empty__SHIFT    0x00000017
#define SXIFCCG_DEBUG_REG3__vertex_fifo_entriesavailable__SHIFT 0x00000008
#define SXIFCCG_DEBUG_REG3__vertex_fifo_full__SHIFT     0x00000018
#define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_empty__SHIFT 0x0000001b
#define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_full__SHIFT 0x0000001c
#define SX_DEBUG_1__SX_DB_QUAD_CREDIT__SHIFT            0x00000000
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL1_BUSY__SHIFT 0x0000001f
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL2_BUSY__SHIFT 0x0000001e
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL3_BUSY__SHIFT 0x0000001d
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL0_BUSY__SHIFT 0x0000001c
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL1_BUSY__SHIFT 0x0000001b
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL2_BUSY__SHIFT 0x0000001a
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL3_BUSY__SHIFT 0x00000019
#define SX_DEBUG_BUSY_2__COL_DBIF0_FIFO_BUSY__SHIFT     0x00000017
#define SX_DEBUG_BUSY_2__COL_DBIF0_READ_VALID__SHIFT    0x00000018
#define SX_DEBUG_BUSY_2__COL_DBIF0_SENDFREE_BUSY__SHIFT 0x00000016
#define SX_DEBUG_BUSY_2__COL_DBIF1_FIFO_BUSY__SHIFT     0x00000014
#define SX_DEBUG_BUSY_2__COL_DBIF1_READ_VALID__SHIFT    0x00000015
#define SX_DEBUG_BUSY_2__COL_DBIF1_SENDFREE_BUSY__SHIFT 0x00000013
#define SX_DEBUG_BUSY_2__COL_DBIF2_FIFO_BUSY__SHIFT__CI__VI 0x00000011
#define SX_DEBUG_BUSY_2__COL_DBIF2_READ_VALID__SHIFT__CI__VI 0x00000012
#define SX_DEBUG_BUSY_2__COL_DBIF2_SENDFREE_BUSY__SHIFT__CI__VI 0x00000010
#define SX_DEBUG_BUSY_2__COL_DBIF3_FIFO_BUSY__SHIFT__CI__VI 0x0000000e
#define SX_DEBUG_BUSY_2__COL_DBIF3_READ_VALID__SHIFT__CI__VI 0x0000000f
#define SX_DEBUG_BUSY_2__COL_DBIF3_SENDFREE_BUSY__SHIFT__CI__VI 0x0000000d
#define SX_DEBUG_BUSY_2__COL_REQ0_BUSY__SHIFT           0x0000000c
#define SX_DEBUG_BUSY_2__COL_REQ0_FREECNT_NE0__SHIFT    0x0000000a
#define SX_DEBUG_BUSY_2__COL_REQ0_IDLE__SHIFT           0x0000000b
#define SX_DEBUG_BUSY_2__COL_REQ1_BUSY__SHIFT           0x00000009
#define SX_DEBUG_BUSY_2__COL_REQ1_FREECNT_NE0__SHIFT    0x00000007
#define SX_DEBUG_BUSY_2__COL_REQ1_IDLE__SHIFT           0x00000008
#define SX_DEBUG_BUSY_2__COL_REQ2_BUSY__SHIFT__CI__VI   0x00000006
#define SX_DEBUG_BUSY_2__COL_REQ2_FREECNT_NE0__SHIFT__CI__VI 0x00000004
#define SX_DEBUG_BUSY_2__COL_REQ2_IDLE__SHIFT__CI__VI   0x00000005
#define SX_DEBUG_BUSY_2__COL_REQ3_BUSY__SHIFT__CI__VI   0x00000003
#define SX_DEBUG_BUSY_2__COL_REQ3_FREECNT_NE0__SHIFT__CI__VI 0x00000001
#define SX_DEBUG_BUSY_2__COL_REQ3_IDLE__SHIFT__CI__VI   0x00000002
#define SX_DEBUG_BUSY_2__COL_SCBD_BUSY__SHIFT           0x00000000
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL1_BUSY__SHIFT 0x0000001f
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL2_BUSY__SHIFT 0x0000001e
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL3_BUSY__SHIFT 0x0000001d
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL0_BUSY__SHIFT 0x0000001c
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL1_BUSY__SHIFT 0x0000001b
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL2_BUSY__SHIFT 0x0000001a
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL3_BUSY__SHIFT 0x00000019
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL0_BUSY__SHIFT 0x00000018
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL1_BUSY__SHIFT 0x00000017
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL2_BUSY__SHIFT 0x00000016
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL3_BUSY__SHIFT 0x00000015
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL0_BUSY__SHIFT 0x00000014
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL1_BUSY__SHIFT 0x00000013
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL2_BUSY__SHIFT 0x00000012
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL3_BUSY__SHIFT 0x00000011
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL0_BUSY__SHIFT 0x00000010
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL1_BUSY__SHIFT 0x0000000f
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL2_BUSY__SHIFT 0x0000000e
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL3_BUSY__SHIFT 0x0000000d
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL0_BUSY__SHIFT 0x0000000c
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL1_BUSY__SHIFT 0x0000000b
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL2_BUSY__SHIFT 0x0000000a
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL3_BUSY__SHIFT 0x00000009
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL0_BUSY__SHIFT 0x00000008
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL1_BUSY__SHIFT 0x00000007
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL2_BUSY__SHIFT 0x00000006
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL3_BUSY__SHIFT 0x00000005
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL0_BUSY__SHIFT 0x00000004
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL1_BUSY__SHIFT 0x00000003
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL2_BUSY__SHIFT 0x00000002
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL3_BUSY__SHIFT 0x00000001
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK2_VAL0_BUSY__SHIFT 0x00000000
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL0_BUSY__SHIFT 0x00000018
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL1_BUSY__SHIFT 0x00000017
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL2_BUSY__SHIFT 0x00000016
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL3_BUSY__SHIFT 0x00000015
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL0_BUSY__SHIFT 0x00000014
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL1_BUSY__SHIFT 0x00000013
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL2_BUSY__SHIFT 0x00000012
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL3_BUSY__SHIFT 0x00000011
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL0_BUSY__SHIFT 0x00000010
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL1_BUSY__SHIFT 0x0000000f
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL2_BUSY__SHIFT 0x0000000e
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL3_BUSY__SHIFT 0x0000000d
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL0_BUSY__SHIFT 0x0000000c
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL1_BUSY__SHIFT 0x0000000b
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL2_BUSY__SHIFT 0x0000000a
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL3_BUSY__SHIFT 0x00000009
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL0_BUSY__SHIFT 0x00000008
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL1_BUSY__SHIFT 0x00000007
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL2_BUSY__SHIFT 0x00000006
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL3_BUSY__SHIFT 0x00000005
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL0_BUSY__SHIFT 0x00000004
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL1_BUSY__SHIFT 0x00000003
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL2_BUSY__SHIFT 0x00000002
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL3_BUSY__SHIFT 0x00000001
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK2_VAL0_BUSY__SHIFT 0x00000000
#define SX_DEBUG_BUSY_4__RESERVED__SHIFT                0x00000019
#define SX_DEBUG_BUSY__ADDR_BUSYORVAL__SHIFT            0x0000001f
#define SX_DEBUG_BUSY__CMD_BUSYORVAL__SHIFT             0x0000001e
#define SX_DEBUG_BUSY__PA_SX_BUSY__SHIFT                0x00000002
#define SX_DEBUG_BUSY__PCCMD_VALID__SHIFT               0x0000001b
#define SX_DEBUG_BUSY__POS_BANK0VAL0_BUSY__SHIFT        0x00000013
#define SX_DEBUG_BUSY__POS_BANK0VAL1_BUSY__SHIFT        0x00000012
#define SX_DEBUG_BUSY__POS_BANK0VAL2_BUSY__SHIFT        0x00000011
#define SX_DEBUG_BUSY__POS_BANK0VAL3_BUSY__SHIFT        0x00000010
#define SX_DEBUG_BUSY__POS_BANK1VAL0_BUSY__SHIFT        0x0000000f
#define SX_DEBUG_BUSY__POS_BANK1VAL1_BUSY__SHIFT        0x0000000e
#define SX_DEBUG_BUSY__POS_BANK1VAL2_BUSY__SHIFT        0x0000000d
#define SX_DEBUG_BUSY__POS_BANK1VAL3_BUSY__SHIFT        0x0000000c
#define SX_DEBUG_BUSY__POS_BANK2VAL0_BUSY__SHIFT        0x0000000b
#define SX_DEBUG_BUSY__POS_BANK2VAL1_BUSY__SHIFT        0x0000000a
#define SX_DEBUG_BUSY__POS_BANK2VAL2_BUSY__SHIFT        0x00000009
#define SX_DEBUG_BUSY__POS_BANK2VAL3_BUSY__SHIFT        0x00000008
#define SX_DEBUG_BUSY__POS_BANK3VAL0_BUSY__SHIFT        0x00000007
#define SX_DEBUG_BUSY__POS_BANK3VAL1_BUSY__SHIFT        0x00000006
#define SX_DEBUG_BUSY__POS_BANK3VAL2_BUSY__SHIFT        0x00000005
#define SX_DEBUG_BUSY__POS_BANK3VAL3_BUSY__SHIFT        0x00000004
#define SX_DEBUG_BUSY__POS_FREE_OR_VALIDS__SHIFT        0x00000000
#define SX_DEBUG_BUSY__POS_INMUX_VALID__SHIFT           0x00000014
#define SX_DEBUG_BUSY__POS_REQUESTER_BUSY__SHIFT        0x00000001
#define SX_DEBUG_BUSY__POS_SCBD_BUSY__SHIFT             0x00000003
#define SX_DEBUG_BUSY__VDATA0_VALID__SHIFT              0x0000001d
#define SX_DEBUG_BUSY__VDATA1_VALID__SHIFT              0x0000001c
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ1__SHIFT           0x0000001a
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ2__SHIFT           0x00000019
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ3__SHIFT           0x00000018
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ1__SHIFT           0x00000017
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ2__SHIFT           0x00000016
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ3__SHIFT           0x00000015
#define SX_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SX_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2__SHIFT__CI__VI 0x00000000
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3__SHIFT__CI__VI 0x0000000a
#define SX_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1__SHIFT__CI__VI 0x0000000a
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define SX_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SX_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT2__SHIFT__CI__VI 0x00000000
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT3__SHIFT__CI__VI 0x0000000a
#define SX_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1__SHIFT__CI__VI 0x0000000a
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define SX_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SX_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SX_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1__SHIFT__CI__VI 0x0000000a
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define SX_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SX_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SX_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1__SHIFT__CI__VI 0x0000000a
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_MVDD_INDEX__SHIFT 0x00000008
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX__SHIFT 0x00000018
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_VDDCI_INDEX__SHIFT 0x00000000
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_VDDC_INDEX__SHIFT 0x00000010
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_MVDD_INDEX__SHIFT 0x0000000c
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_PCIE_INDEX__SHIFT 0x0000001c
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_VDDCI_INDEX__SHIFT 0x00000004
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_VDDC_INDEX__SHIFT 0x00000014
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURRENT_STATE__SHIFT 0x00000004
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURR_LCLK_INDEX__SHIFT__CI__VI 0x0000001a
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURR_MCLK_INDEX__SHIFT 0x00000008
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURR_SCLK_INDEX__SHIFT 0x00000010
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARGET_STATE__SHIFT 0x00000000
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARG_LCLK_INDEX__SHIFT__CI__VI 0x0000001d
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARG_MCLK_INDEX__SHIFT 0x0000000c
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARG_SCLK_INDEX__SHIFT 0x00000015
#define TA_BC_BASE_ADDR_HI__ADDRESS__SHIFT__CI__VI      0x00000000
#define TA_BC_BASE_ADDR__ADDRESS__SHIFT                 0x00000000
#define TA_CGTT_CTRL__OFF_HYSTERESIS__SHIFT             0x00000004
#define TA_CGTT_CTRL__ON_DELAY__SHIFT                   0x00000000
#define TA_CGTT_CTRL__SOFT_OVERRIDE0__SHIFT             0x0000001f
#define TA_CGTT_CTRL__SOFT_OVERRIDE1__SHIFT             0x0000001e
#define TA_CGTT_CTRL__SOFT_OVERRIDE2__SHIFT             0x0000001d
#define TA_CGTT_CTRL__SOFT_OVERRIDE3__SHIFT             0x0000001c
#define TA_CGTT_CTRL__SOFT_OVERRIDE4__SHIFT             0x0000001b
#define TA_CGTT_CTRL__SOFT_OVERRIDE5__SHIFT             0x0000001a
#define TA_CGTT_CTRL__SOFT_OVERRIDE6__SHIFT             0x00000019
#define TA_CGTT_CTRL__SOFT_OVERRIDE7__SHIFT             0x00000018
#define TA_CNTL_AUX__ANISO_WEIGHT_MODE__SHIFT           0x00000010
#define TA_CNTL__ALIGNER_CREDIT__SHIFT                  0x00000010
#define TA_CNTL__TC_DATA_CREDIT__SHIFT                  0x0000000d
#define TA_CNTL__TD_FIFO_CREDIT__SHIFT                  0x00000016
#define TA_CS_BC_BASE_ADDR_HI__ADDRESS__SHIFT__CI__VI   0x00000000
#define TA_CS_BC_BASE_ADDR__ADDRESS__SHIFT              0x00000000
#define TA_DEBUG_DATA__DATA__SHIFT                      0x00000000
#define TA_DEBUG_INDEX__INDEX__SHIFT                    0x00000000
#define TA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define TA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x0000001c
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x00000018
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define TA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define TA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT        0x0000001c
#define TA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define TA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT         0x00000000
#define TA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define TA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define TA_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TA_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define TA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT        0x0000001c
#define TA_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define TA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT         0x00000000
#define TA_RESERVED_010C__Unused__SHIFT__CI__VI         0x00000000
#define TA_SCRATCH__SCRATCH__SHIFT                      0x00000000
#define TA_STATUS__AL_BUSY__SHIFT                       0x0000001e
#define TA_STATUS__BUSY__SHIFT                          0x0000001f
#define TA_STATUS__FA_BUSY__SHIFT                       0x0000001d
#define TA_STATUS__FA_LFIFO_EMPTYB__SHIFT               0x00000015
#define TA_STATUS__FA_PFIFO_EMPTYB__SHIFT               0x00000014
#define TA_STATUS__FA_SFIFO_EMPTYB__SHIFT               0x00000016
#define TA_STATUS__FG_BUSY__SHIFT                       0x00000019
#define TA_STATUS__FG_LFIFO_EMPTYB__SHIFT               0x0000000d
#define TA_STATUS__FG_PFIFO_EMPTYB__SHIFT               0x0000000c
#define TA_STATUS__FG_SFIFO_EMPTYB__SHIFT               0x0000000e
#define TA_STATUS__FL_BUSY__SHIFT                       0x0000001b
#define TA_STATUS__FL_LFIFO_EMPTYB__SHIFT               0x00000011
#define TA_STATUS__FL_PFIFO_EMPTYB__SHIFT               0x00000010
#define TA_STATUS__FL_SFIFO_EMPTYB__SHIFT               0x00000012
#define TA_STATUS__IN_BUSY__SHIFT                       0x00000018
#define TA_STATUS__LA_BUSY__SHIFT                       0x0000001a
#define TA_STATUS__TA_BUSY__SHIFT                       0x0000001c
#define TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT       0x00000004
#define TCA_CGTT_SCLK_CTRL__ON_DELAY__SHIFT             0x00000000
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT       0x0000001f
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT       0x0000001e
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT       0x0000001d
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT       0x0000001c
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT       0x0000001b
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT       0x0000001a
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT       0x00000019
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT       0x00000018
#define TCA_CTRL__HOLE_TIMEOUT__SHIFT                   0x00000000
#define TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x00000018
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x0000001c
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define TCA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x00000018
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x0000001c
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define TCA_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCA_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCA_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCA_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCA_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCA_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCA_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT       0x00000004
#define TCC_CGTT_SCLK_CTRL__ON_DELAY__SHIFT             0x00000000
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT       0x0000001f
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT       0x0000001e
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT       0x0000001d
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT       0x0000001c
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT       0x0000001b
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT       0x0000001a
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT       0x00000019
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT       0x00000018
#define TCC_CTRL__CACHE_SIZE__SHIFT                     0x00000000
#define TCC_CTRL__LATENCY_FIFO_SIZE__SHIFT              0x00000010
#define TCC_CTRL__RATE__SHIFT                           0x00000002
#define TCC_CTRL__SRC_FIFO_SIZE__SHIFT                  0x0000000c
#define TCC_CTRL__WB_OR_INV_ALL_VMIDS__SHIFT__CI__VI    0x00000014
#define TCC_CTRL__WRITEBACK_MARGIN__SHIFT               0x00000004
#define TCC_EDC_COUNTER__DED_COUNT__SHIFT__SI__CI       0x00000010
#define TCC_EDC_COUNTER__SEC_COUNT__SHIFT__SI__CI       0x00000000
#define TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x00000018
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x0000001c
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define TCC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x00000018
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x0000001c
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define TCC_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCC_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCC_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCC_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCC_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCC_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCC_REDUNDANCY__MC_SEL0__SHIFT__CI__VI          0x00000000
#define TCC_REDUNDANCY__MC_SEL1__SHIFT__CI__VI          0x00000001
#define TCI_CNTL_1__REQ_FIFO_DEPTH__SHIFT               0x00000010
#define TCI_CNTL_1__WBINVL1_NUM_CYCLES__SHIFT           0x00000000
#define TCI_CNTL_1__WDATA_RAM_DEPTH__SHIFT              0x00000018
#define TCI_CNTL_2__L1_INVAL_ON_WBINVL2__SHIFT          0x00000000
#define TCI_CNTL_2__TCA_MAX_CREDIT__SHIFT               0x00000001
#define TCI_STATUS__TCI_BUSY__SHIFT                     0x00000000
#define TCP_ADDR_CONFIG__COLHI_WIDTH__SHIFT             0x00000006
#define TCP_ADDR_CONFIG__NUM_BANKS__SHIFT               0x00000004
#define TCP_ADDR_CONFIG__NUM_TCC_BANKS__SHIFT           0x00000000
#define TCP_ADDR_CONFIG__RB_SPLIT_COLHI__SHIFT          0x00000009
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS__SHIFT     0x00000008
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT__SHIFT 0x00000018
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS__SHIFT  0x00000000
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT__SHIFT 0x00000010
#define TCP_CHAN_STEER_HI__CHAN8__SHIFT                 0x00000000
#define TCP_CHAN_STEER_HI__CHAN9__SHIFT                 0x00000004
#define TCP_CHAN_STEER_HI__CHANA__SHIFT                 0x00000008
#define TCP_CHAN_STEER_HI__CHANB__SHIFT                 0x0000000c
#define TCP_CHAN_STEER_HI__CHANC__SHIFT                 0x00000010
#define TCP_CHAN_STEER_HI__CHAND__SHIFT                 0x00000014
#define TCP_CHAN_STEER_HI__CHANE__SHIFT                 0x00000018
#define TCP_CHAN_STEER_HI__CHANF__SHIFT                 0x0000001c
#define TCP_CHAN_STEER_LO__CHAN0__SHIFT                 0x00000000
#define TCP_CHAN_STEER_LO__CHAN1__SHIFT                 0x00000004
#define TCP_CHAN_STEER_LO__CHAN2__SHIFT                 0x00000008
#define TCP_CHAN_STEER_LO__CHAN3__SHIFT                 0x0000000c
#define TCP_CHAN_STEER_LO__CHAN4__SHIFT                 0x00000010
#define TCP_CHAN_STEER_LO__CHAN5__SHIFT                 0x00000014
#define TCP_CHAN_STEER_LO__CHAN6__SHIFT                 0x00000018
#define TCP_CHAN_STEER_LO__CHAN7__SHIFT                 0x0000001c
#define TCP_CNTL__DISABLE_Z_MAP__SHIFT                  0x0000001c
#define TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE__SHIFT__CI__VI 0x00000005
#define TCP_CNTL__FLAT_BUF_HASH_ENABLE__SHIFT__CI__VI   0x00000004
#define TCP_CNTL__FORCE_EOW_TAGRAM_CNT__SHIFT           0x00000016
#define TCP_CNTL__FORCE_EOW_TOTAL_CNT__SHIFT            0x0000000f
#define TCP_CNTL__FORCE_HIT__SHIFT                      0x00000000
#define TCP_CNTL__FORCE_MISS__SHIFT                     0x00000001
#define TCP_CNTL__INV_ALL_VMIDS__SHIFT__CI__VI          0x0000001d
#define TCP_CNTL__L1_SIZE__SHIFT                        0x00000002
#define TCP_CREDIT__LFIFO_CREDIT__SHIFT                 0x00000000
#define TCP_CREDIT__REQ_FIFO_CREDIT__SHIFT              0x00000010
#define TCP_CREDIT__TD_CREDIT__SHIFT                    0x0000001d
#define TCP_EDC_COUNTER__DED_COUNT__SHIFT__SI__CI       0x00000010
#define TCP_EDC_COUNTER__SEC_COUNT__SHIFT__SI__CI       0x00000000
#define TCP_INVALIDATE__START__SHIFT                    0x00000000
#define TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x0000001c
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x00000018
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define TCP_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x0000001c
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x00000018
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define TCP_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCP_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCP_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCP_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCP_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TCP_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCP_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCP_STATUS__TCP_BUSY__SHIFT                     0x00000000
#define TCP_WATCH0_ADDR_H__ADDR__SHIFT__CI__VI          0x00000000
#define TCP_WATCH0_ADDR_L__ADDR__SHIFT__CI__VI          0x00000006
#define TCP_WATCH0_CNTL__MASK__SHIFT__CI__VI            0x00000000
#define TCP_WATCH0_CNTL__MODE__SHIFT__CI__VI            0x0000001d
#define TCP_WATCH0_CNTL__VALID__SHIFT__CI__VI           0x0000001f
#define TCP_WATCH0_CNTL__VMID__SHIFT__CI__VI            0x00000018
#define TCP_WATCH1_ADDR_H__ADDR__SHIFT__CI__VI          0x00000000
#define TCP_WATCH1_ADDR_L__ADDR__SHIFT__CI__VI          0x00000006
#define TCP_WATCH1_CNTL__MASK__SHIFT__CI__VI            0x00000000
#define TCP_WATCH1_CNTL__MODE__SHIFT__CI__VI            0x0000001d
#define TCP_WATCH1_CNTL__VALID__SHIFT__CI__VI           0x0000001f
#define TCP_WATCH1_CNTL__VMID__SHIFT__CI__VI            0x00000018
#define TCP_WATCH2_ADDR_H__ADDR__SHIFT__CI__VI          0x00000000
#define TCP_WATCH2_ADDR_L__ADDR__SHIFT__CI__VI          0x00000006
#define TCP_WATCH2_CNTL__MASK__SHIFT__CI__VI            0x00000000
#define TCP_WATCH2_CNTL__MODE__SHIFT__CI__VI            0x0000001d
#define TCP_WATCH2_CNTL__VALID__SHIFT__CI__VI           0x0000001f
#define TCP_WATCH2_CNTL__VMID__SHIFT__CI__VI            0x00000018
#define TCP_WATCH3_ADDR_H__ADDR__SHIFT__CI__VI          0x00000000
#define TCP_WATCH3_ADDR_L__ADDR__SHIFT__CI__VI          0x00000006
#define TCP_WATCH3_CNTL__MASK__SHIFT__CI__VI            0x00000000
#define TCP_WATCH3_CNTL__MODE__SHIFT__CI__VI            0x0000001d
#define TCP_WATCH3_CNTL__VALID__SHIFT__CI__VI           0x0000001f
#define TCP_WATCH3_CNTL__VMID__SHIFT__CI__VI            0x00000018
#define TCS_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT__CI   0x00000004
#define TCS_CGTT_SCLK_CTRL__ON_DELAY__SHIFT__CI         0x00000000
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT__CI   0x0000001f
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT__CI   0x0000001e
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT__CI   0x0000001d
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT__CI   0x0000001c
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT__CI   0x0000001b
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT__CI   0x0000001a
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT__CI   0x00000019
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT__CI   0x00000018
#define TCS_CTRL__RATE__SHIFT__CI                       0x00000000
#define TCS_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT__CI  0x00000000
#define TCS_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT__CI  0x00000000
#define TCS_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__CI 0x00000018
#define TCS_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__CI 0x0000001c
#define TCS_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI  0x00000000
#define TCS_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI  0x0000000a
#define TCS_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI   0x00000014
#define TCS_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__CI  0x00000018
#define TCS_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT__CI   0x0000001c
#define TCS_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI   0x0000000a
#define TCS_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__CI    0x00000000
#define TCS_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__CI  0x00000000
#define TCS_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__CI  0x00000000
#define TCS_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI   0x00000014
#define TCS_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT__CI   0x0000001c
#define TCS_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__CI    0x00000000
#define TCS_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT__CI  0x00000000
#define TCS_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT__CI  0x00000000
#define TCS_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__CI   0x00000014
#define TCS_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT__CI   0x0000001c
#define TCS_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT__CI    0x00000000
#define TCS_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT__CI  0x00000000
#define TCS_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT__CI  0x00000000
#define TCS_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__CI   0x00000014
#define TCS_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT__CI   0x0000001c
#define TCS_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT__CI    0x00000000
#define TC_CFG_L1_LOAD_POLICY0__POLICY_0__SHIFT__CI__VI 0x00000000
#define TC_CFG_L1_LOAD_POLICY0__POLICY_10__SHIFT__CI__VI 0x00000014
#define TC_CFG_L1_LOAD_POLICY0__POLICY_11__SHIFT__CI__VI 0x00000016
#define TC_CFG_L1_LOAD_POLICY0__POLICY_12__SHIFT__CI__VI 0x00000018
#define TC_CFG_L1_LOAD_POLICY0__POLICY_13__SHIFT__CI__VI 0x0000001a
#define TC_CFG_L1_LOAD_POLICY0__POLICY_14__SHIFT__CI__VI 0x0000001c
#define TC_CFG_L1_LOAD_POLICY0__POLICY_15__SHIFT__CI__VI 0x0000001e
#define TC_CFG_L1_LOAD_POLICY0__POLICY_1__SHIFT__CI__VI 0x00000002
#define TC_CFG_L1_LOAD_POLICY0__POLICY_2__SHIFT__CI__VI 0x00000004
#define TC_CFG_L1_LOAD_POLICY0__POLICY_3__SHIFT__CI__VI 0x00000006
#define TC_CFG_L1_LOAD_POLICY0__POLICY_4__SHIFT__CI__VI 0x00000008
#define TC_CFG_L1_LOAD_POLICY0__POLICY_5__SHIFT__CI__VI 0x0000000a
#define TC_CFG_L1_LOAD_POLICY0__POLICY_6__SHIFT__CI__VI 0x0000000c
#define TC_CFG_L1_LOAD_POLICY0__POLICY_7__SHIFT__CI__VI 0x0000000e
#define TC_CFG_L1_LOAD_POLICY0__POLICY_8__SHIFT__CI__VI 0x00000010
#define TC_CFG_L1_LOAD_POLICY0__POLICY_9__SHIFT__CI__VI 0x00000012
#define TC_CFG_L1_LOAD_POLICY1__POLICY_16__SHIFT__CI__VI 0x00000000
#define TC_CFG_L1_LOAD_POLICY1__POLICY_17__SHIFT__CI__VI 0x00000002
#define TC_CFG_L1_LOAD_POLICY1__POLICY_18__SHIFT__CI__VI 0x00000004
#define TC_CFG_L1_LOAD_POLICY1__POLICY_19__SHIFT__CI__VI 0x00000006
#define TC_CFG_L1_LOAD_POLICY1__POLICY_20__SHIFT__CI__VI 0x00000008
#define TC_CFG_L1_LOAD_POLICY1__POLICY_21__SHIFT__CI__VI 0x0000000a
#define TC_CFG_L1_LOAD_POLICY1__POLICY_22__SHIFT__CI__VI 0x0000000c
#define TC_CFG_L1_LOAD_POLICY1__POLICY_23__SHIFT__CI__VI 0x0000000e
#define TC_CFG_L1_LOAD_POLICY1__POLICY_24__SHIFT__CI__VI 0x00000010
#define TC_CFG_L1_LOAD_POLICY1__POLICY_25__SHIFT__CI__VI 0x00000012
#define TC_CFG_L1_LOAD_POLICY1__POLICY_26__SHIFT__CI__VI 0x00000014
#define TC_CFG_L1_LOAD_POLICY1__POLICY_27__SHIFT__CI__VI 0x00000016
#define TC_CFG_L1_LOAD_POLICY1__POLICY_28__SHIFT__CI__VI 0x00000018
#define TC_CFG_L1_LOAD_POLICY1__POLICY_29__SHIFT__CI__VI 0x0000001a
#define TC_CFG_L1_LOAD_POLICY1__POLICY_30__SHIFT__CI__VI 0x0000001c
#define TC_CFG_L1_LOAD_POLICY1__POLICY_31__SHIFT__CI__VI 0x0000001e
#define TC_CFG_L1_STORE_POLICY__POLICY_0__SHIFT__CI__VI 0x00000000
#define TC_CFG_L1_STORE_POLICY__POLICY_10__SHIFT__CI__VI 0x0000000a
#define TC_CFG_L1_STORE_POLICY__POLICY_11__SHIFT__CI__VI 0x0000000b
#define TC_CFG_L1_STORE_POLICY__POLICY_12__SHIFT__CI__VI 0x0000000c
#define TC_CFG_L1_STORE_POLICY__POLICY_13__SHIFT__CI__VI 0x0000000d
#define TC_CFG_L1_STORE_POLICY__POLICY_14__SHIFT__CI__VI 0x0000000e
#define TC_CFG_L1_STORE_POLICY__POLICY_15__SHIFT__CI__VI 0x0000000f
#define TC_CFG_L1_STORE_POLICY__POLICY_16__SHIFT__CI__VI 0x00000010
#define TC_CFG_L1_STORE_POLICY__POLICY_17__SHIFT__CI__VI 0x00000011
#define TC_CFG_L1_STORE_POLICY__POLICY_18__SHIFT__CI__VI 0x00000012
#define TC_CFG_L1_STORE_POLICY__POLICY_19__SHIFT__CI__VI 0x00000013
#define TC_CFG_L1_STORE_POLICY__POLICY_1__SHIFT__CI__VI 0x00000001
#define TC_CFG_L1_STORE_POLICY__POLICY_20__SHIFT__CI__VI 0x00000014
#define TC_CFG_L1_STORE_POLICY__POLICY_21__SHIFT__CI__VI 0x00000015
#define TC_CFG_L1_STORE_POLICY__POLICY_22__SHIFT__CI__VI 0x00000016
#define TC_CFG_L1_STORE_POLICY__POLICY_23__SHIFT__CI__VI 0x00000017
#define TC_CFG_L1_STORE_POLICY__POLICY_24__SHIFT__CI__VI 0x00000018
#define TC_CFG_L1_STORE_POLICY__POLICY_25__SHIFT__CI__VI 0x00000019
#define TC_CFG_L1_STORE_POLICY__POLICY_26__SHIFT__CI__VI 0x0000001a
#define TC_CFG_L1_STORE_POLICY__POLICY_27__SHIFT__CI__VI 0x0000001b
#define TC_CFG_L1_STORE_POLICY__POLICY_28__SHIFT__CI__VI 0x0000001c
#define TC_CFG_L1_STORE_POLICY__POLICY_29__SHIFT__CI__VI 0x0000001d
#define TC_CFG_L1_STORE_POLICY__POLICY_2__SHIFT__CI__VI 0x00000002
#define TC_CFG_L1_STORE_POLICY__POLICY_30__SHIFT__CI__VI 0x0000001e
#define TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT__CI__VI 0x0000001f
#define TC_CFG_L1_STORE_POLICY__POLICY_3__SHIFT__CI__VI 0x00000003
#define TC_CFG_L1_STORE_POLICY__POLICY_4__SHIFT__CI__VI 0x00000004
#define TC_CFG_L1_STORE_POLICY__POLICY_5__SHIFT__CI__VI 0x00000005
#define TC_CFG_L1_STORE_POLICY__POLICY_6__SHIFT__CI__VI 0x00000006
#define TC_CFG_L1_STORE_POLICY__POLICY_7__SHIFT__CI__VI 0x00000007
#define TC_CFG_L1_STORE_POLICY__POLICY_8__SHIFT__CI__VI 0x00000008
#define TC_CFG_L1_STORE_POLICY__POLICY_9__SHIFT__CI__VI 0x00000009
#define TC_CFG_L1_VOLATILE__VOL__SHIFT__CI__VI          0x00000000
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_0__SHIFT__CI__VI 0x00000000
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_10__SHIFT__CI__VI 0x00000014
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_11__SHIFT__CI__VI 0x00000016
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_12__SHIFT__CI__VI 0x00000018
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_13__SHIFT__CI__VI 0x0000001a
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_14__SHIFT__CI__VI 0x0000001c
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_15__SHIFT__CI__VI 0x0000001e
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_1__SHIFT__CI__VI 0x00000002
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_2__SHIFT__CI__VI 0x00000004
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_3__SHIFT__CI__VI 0x00000006
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_4__SHIFT__CI__VI 0x00000008
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_5__SHIFT__CI__VI 0x0000000a
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_6__SHIFT__CI__VI 0x0000000c
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_7__SHIFT__CI__VI 0x0000000e
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_8__SHIFT__CI__VI 0x00000010
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_9__SHIFT__CI__VI 0x00000012
#define TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT__CI__VI 0x00000000
#define TC_CFG_L2_LOAD_POLICY0__POLICY_10__SHIFT__CI__VI 0x00000014
#define TC_CFG_L2_LOAD_POLICY0__POLICY_11__SHIFT__CI__VI 0x00000016
#define TC_CFG_L2_LOAD_POLICY0__POLICY_12__SHIFT__CI__VI 0x00000018
#define TC_CFG_L2_LOAD_POLICY0__POLICY_13__SHIFT__CI__VI 0x0000001a
#define TC_CFG_L2_LOAD_POLICY0__POLICY_14__SHIFT__CI__VI 0x0000001c
#define TC_CFG_L2_LOAD_POLICY0__POLICY_15__SHIFT__CI__VI 0x0000001e
#define TC_CFG_L2_LOAD_POLICY0__POLICY_1__SHIFT__CI__VI 0x00000002
#define TC_CFG_L2_LOAD_POLICY0__POLICY_2__SHIFT__CI__VI 0x00000004
#define TC_CFG_L2_LOAD_POLICY0__POLICY_3__SHIFT__CI__VI 0x00000006
#define TC_CFG_L2_LOAD_POLICY0__POLICY_4__SHIFT__CI__VI 0x00000008
#define TC_CFG_L2_LOAD_POLICY0__POLICY_5__SHIFT__CI__VI 0x0000000a
#define TC_CFG_L2_LOAD_POLICY0__POLICY_6__SHIFT__CI__VI 0x0000000c
#define TC_CFG_L2_LOAD_POLICY0__POLICY_7__SHIFT__CI__VI 0x0000000e
#define TC_CFG_L2_LOAD_POLICY0__POLICY_8__SHIFT__CI__VI 0x00000010
#define TC_CFG_L2_LOAD_POLICY0__POLICY_9__SHIFT__CI__VI 0x00000012
#define TC_CFG_L2_LOAD_POLICY1__POLICY_16__SHIFT__CI__VI 0x00000000
#define TC_CFG_L2_LOAD_POLICY1__POLICY_17__SHIFT__CI__VI 0x00000002
#define TC_CFG_L2_LOAD_POLICY1__POLICY_18__SHIFT__CI__VI 0x00000004
#define TC_CFG_L2_LOAD_POLICY1__POLICY_19__SHIFT__CI__VI 0x00000006
#define TC_CFG_L2_LOAD_POLICY1__POLICY_20__SHIFT__CI__VI 0x00000008
#define TC_CFG_L2_LOAD_POLICY1__POLICY_21__SHIFT__CI__VI 0x0000000a
#define TC_CFG_L2_LOAD_POLICY1__POLICY_22__SHIFT__CI__VI 0x0000000c
#define TC_CFG_L2_LOAD_POLICY1__POLICY_23__SHIFT__CI__VI 0x0000000e
#define TC_CFG_L2_LOAD_POLICY1__POLICY_24__SHIFT__CI__VI 0x00000010
#define TC_CFG_L2_LOAD_POLICY1__POLICY_25__SHIFT__CI__VI 0x00000012
#define TC_CFG_L2_LOAD_POLICY1__POLICY_26__SHIFT__CI__VI 0x00000014
#define TC_CFG_L2_LOAD_POLICY1__POLICY_27__SHIFT__CI__VI 0x00000016
#define TC_CFG_L2_LOAD_POLICY1__POLICY_28__SHIFT__CI__VI 0x00000018
#define TC_CFG_L2_LOAD_POLICY1__POLICY_29__SHIFT__CI__VI 0x0000001a
#define TC_CFG_L2_LOAD_POLICY1__POLICY_30__SHIFT__CI__VI 0x0000001c
#define TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT__CI__VI 0x0000001e
#define TC_CFG_L2_STORE_POLICY0__POLICY_0__SHIFT__CI__VI 0x00000000
#define TC_CFG_L2_STORE_POLICY0__POLICY_10__SHIFT__CI__VI 0x00000014
#define TC_CFG_L2_STORE_POLICY0__POLICY_11__SHIFT__CI__VI 0x00000016
#define TC_CFG_L2_STORE_POLICY0__POLICY_12__SHIFT__CI__VI 0x00000018
#define TC_CFG_L2_STORE_POLICY0__POLICY_13__SHIFT__CI__VI 0x0000001a
#define TC_CFG_L2_STORE_POLICY0__POLICY_14__SHIFT__CI__VI 0x0000001c
#define TC_CFG_L2_STORE_POLICY0__POLICY_15__SHIFT__CI__VI 0x0000001e
#define TC_CFG_L2_STORE_POLICY0__POLICY_1__SHIFT__CI__VI 0x00000002
#define TC_CFG_L2_STORE_POLICY0__POLICY_2__SHIFT__CI__VI 0x00000004
#define TC_CFG_L2_STORE_POLICY0__POLICY_3__SHIFT__CI__VI 0x00000006
#define TC_CFG_L2_STORE_POLICY0__POLICY_4__SHIFT__CI__VI 0x00000008
#define TC_CFG_L2_STORE_POLICY0__POLICY_5__SHIFT__CI__VI 0x0000000a
#define TC_CFG_L2_STORE_POLICY0__POLICY_6__SHIFT__CI__VI 0x0000000c
#define TC_CFG_L2_STORE_POLICY0__POLICY_7__SHIFT__CI__VI 0x0000000e
#define TC_CFG_L2_STORE_POLICY0__POLICY_8__SHIFT__CI__VI 0x00000010
#define TC_CFG_L2_STORE_POLICY0__POLICY_9__SHIFT__CI__VI 0x00000012
#define TC_CFG_L2_STORE_POLICY1__POLICY_16__SHIFT__CI__VI 0x00000000
#define TC_CFG_L2_STORE_POLICY1__POLICY_17__SHIFT__CI__VI 0x00000002
#define TC_CFG_L2_STORE_POLICY1__POLICY_18__SHIFT__CI__VI 0x00000004
#define TC_CFG_L2_STORE_POLICY1__POLICY_19__SHIFT__CI__VI 0x00000006
#define TC_CFG_L2_STORE_POLICY1__POLICY_20__SHIFT__CI__VI 0x00000008
#define TC_CFG_L2_STORE_POLICY1__POLICY_21__SHIFT__CI__VI 0x0000000a
#define TC_CFG_L2_STORE_POLICY1__POLICY_22__SHIFT__CI__VI 0x0000000c
#define TC_CFG_L2_STORE_POLICY1__POLICY_23__SHIFT__CI__VI 0x0000000e
#define TC_CFG_L2_STORE_POLICY1__POLICY_24__SHIFT__CI__VI 0x00000010
#define TC_CFG_L2_STORE_POLICY1__POLICY_25__SHIFT__CI__VI 0x00000012
#define TC_CFG_L2_STORE_POLICY1__POLICY_26__SHIFT__CI__VI 0x00000014
#define TC_CFG_L2_STORE_POLICY1__POLICY_27__SHIFT__CI__VI 0x00000016
#define TC_CFG_L2_STORE_POLICY1__POLICY_28__SHIFT__CI__VI 0x00000018
#define TC_CFG_L2_STORE_POLICY1__POLICY_29__SHIFT__CI__VI 0x0000001a
#define TC_CFG_L2_STORE_POLICY1__POLICY_30__SHIFT__CI__VI 0x0000001c
#define TC_CFG_L2_STORE_POLICY1__POLICY_31__SHIFT__CI__VI 0x0000001e
#define TC_CFG_L2_VOLATILE__VOL__SHIFT__CI__VI          0x00000000
#define TD_CGTT_CTRL__OFF_HYSTERESIS__SHIFT             0x00000004
#define TD_CGTT_CTRL__ON_DELAY__SHIFT                   0x00000000
#define TD_CGTT_CTRL__SOFT_OVERRIDE0__SHIFT             0x0000001f
#define TD_CGTT_CTRL__SOFT_OVERRIDE1__SHIFT             0x0000001e
#define TD_CGTT_CTRL__SOFT_OVERRIDE2__SHIFT             0x0000001d
#define TD_CGTT_CTRL__SOFT_OVERRIDE3__SHIFT             0x0000001c
#define TD_CGTT_CTRL__SOFT_OVERRIDE4__SHIFT             0x0000001b
#define TD_CGTT_CTRL__SOFT_OVERRIDE5__SHIFT             0x0000001a
#define TD_CGTT_CTRL__SOFT_OVERRIDE6__SHIFT             0x00000019
#define TD_CGTT_CTRL__SOFT_OVERRIDE7__SHIFT             0x00000018
#define TD_CNTL__DISABLE_POWER_THROTTLE__SHIFT__CI__VI  0x00000014
#define TD_CNTL__EXTEND_LDS_STALL__SHIFT                0x00000009
#define TD_CNTL__GATHER4_DX9_MODE__SHIFT                0x00000013
#define TD_CNTL__GATHER4_FLOAT_MODE__SHIFT              0x00000010
#define TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT          0x0000000b
#define TD_CNTL__LD_FLOAT_MODE__SHIFT                   0x00000012
#define TD_CNTL__PAD_STALL_EN__SHIFT                    0x00000008
#define TD_CNTL__PRECISION_COMPATIBILITY__SHIFT__CI__VI 0x0000000f
#define TD_CNTL__SYNC_PHASE_SH__SHIFT                   0x00000000
#define TD_CNTL__SYNC_PHASE_VC_SMX__SHIFT               0x00000004
#define TD_DEBUG_DATA__DATA__SHIFT                      0x00000000
#define TD_DEBUG_INDEX__INDEX__SHIFT                    0x00000000
#define TD_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define TD_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x0000001c
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x00000018
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define TD_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TD_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define TD_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT        0x0000001c
#define TD_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define TD_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT         0x00000000
#define TD_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define TD_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define TD_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define TD_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define TD_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define TD_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define TD_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define TD_SCRATCH__SCRATCH__SHIFT                      0x00000000
#define TD_STATUS__BUSY__SHIFT                          0x0000001f
#define THM_CLK_CNTL__CMON_CLK_SEL__SHIFT               0x00000000
#define THM_CLK_CNTL__TMON_CLK_SEL__SHIFT               0x00000008
#define THM_TMON0_DEBUG__DEBUG_RDI__SHIFT               0x00000000
#define THM_TMON0_DEBUG__DEBUG_Z__SHIFT                 0x00000005
#define THM_TMON0_INT_DATA__TEMP__SHIFT                 0x0000000c
#define THM_TMON0_INT_DATA__VALID__SHIFT                0x0000000b
#define THM_TMON0_INT_DATA__Z__SHIFT                    0x00000000
#define THM_TMON0_RDIL0_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIL0_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIL0_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIL10_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIL10_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIL10_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIL11_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIL11_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIL11_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIL12_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIL12_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIL12_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIL13_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIL13_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIL13_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIL14_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIL14_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIL14_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIL15_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIL15_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIL15_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIL1_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIL1_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIL1_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIL2_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIL2_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIL2_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIL3_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIL3_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIL3_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIL4_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIL4_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIL4_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIL5_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIL5_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIL5_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIL6_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIL6_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIL6_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIL7_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIL7_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIL7_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIL8_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIL8_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIL8_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIL9_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIL9_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIL9_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIR0_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIR0_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIR0_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIR10_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIR10_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIR10_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIR11_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIR11_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIR11_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIR12_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIR12_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIR12_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIR13_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIR13_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIR13_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIR14_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIR14_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIR14_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIR15_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON0_RDIR15_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON0_RDIR15_DATA__Z__SHIFT                 0x00000000
#define THM_TMON0_RDIR1_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIR1_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIR1_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIR2_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIR2_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIR2_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIR3_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIR3_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIR3_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIR4_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIR4_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIR4_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIR5_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIR5_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIR5_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIR6_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIR6_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIR6_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIR7_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIR7_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIR7_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIR8_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIR8_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIR8_DATA__Z__SHIFT                  0x00000000
#define THM_TMON0_RDIR9_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON0_RDIR9_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON0_RDIR9_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_DEBUG__DEBUG_RDI__SHIFT               0x00000000
#define THM_TMON1_DEBUG__DEBUG_Z__SHIFT                 0x00000005
#define THM_TMON1_INT_DATA__TEMP__SHIFT                 0x0000000c
#define THM_TMON1_INT_DATA__VALID__SHIFT                0x0000000b
#define THM_TMON1_INT_DATA__Z__SHIFT                    0x00000000
#define THM_TMON1_RDIL0_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIL0_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIL0_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIL10_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIL10_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIL10_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIL11_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIL11_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIL11_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIL12_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIL12_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIL12_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIL13_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIL13_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIL13_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIL14_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIL14_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIL14_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIL15_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIL15_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIL15_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIL1_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIL1_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIL1_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIL2_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIL2_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIL2_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIL3_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIL3_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIL3_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIL4_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIL4_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIL4_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIL5_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIL5_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIL5_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIL6_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIL6_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIL6_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIL7_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIL7_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIL7_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIL8_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIL8_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIL8_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIL9_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIL9_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIL9_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIR0_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIR0_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIR0_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIR10_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIR10_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIR10_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIR11_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIR11_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIR11_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIR12_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIR12_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIR12_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIR13_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIR13_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIR13_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIR14_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIR14_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIR14_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIR15_DATA__TEMP__SHIFT              0x0000000c
#define THM_TMON1_RDIR15_DATA__VALID__SHIFT             0x0000000b
#define THM_TMON1_RDIR15_DATA__Z__SHIFT                 0x00000000
#define THM_TMON1_RDIR1_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIR1_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIR1_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIR2_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIR2_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIR2_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIR3_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIR3_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIR3_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIR4_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIR4_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIR4_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIR5_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIR5_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIR5_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIR6_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIR6_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIR6_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIR7_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIR7_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIR7_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIR8_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIR8_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIR8_DATA__Z__SHIFT                  0x00000000
#define THM_TMON1_RDIR9_DATA__TEMP__SHIFT               0x0000000c
#define THM_TMON1_RDIR9_DATA__VALID__SHIFT              0x0000000b
#define THM_TMON1_RDIR9_DATA__Z__SHIFT                  0x00000000
#define TMDS_CNTL__TMDS_COLOR_FORMAT__SHIFT__SI__VI     0x00000008
#define TMDS_CNTL__TMDS_PIXEL_ENCODING__SHIFT__SI__VI   0x00000004
#define TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT__SI__VI       0x00000000
#define TMDS_CONTROL0_FEEDBACK__TMDS_CONTROL0_FEEDBACK_DELAY__SHIFT__SI__VI 0x00000008
#define TMDS_CONTROL0_FEEDBACK__TMDS_CONTROL0_FEEDBACK_SELECT__SHIFT__SI__VI 0x00000000
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR0_OUT_EN__SHIFT__SI__VI 0x00000000
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR1_OUT_EN__SHIFT__SI__VI 0x00000001
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR2_OUT_EN__SHIFT__SI__VI 0x00000002
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR3_OUT_EN__SHIFT__SI__VI 0x00000003
#define TMDS_CTL0_1_GEN_CNTL__TMDS_2BIT_COUNTER_EN__SHIFT__SI__VI 0x0000001f
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_DELAY__SHIFT__SI__VI 0x00000004
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_INVERT__SHIFT__SI__VI 0x00000007
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_MODULATION__SHIFT__SI__VI 0x00000008
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_SEL__SHIFT__SI__VI 0x00000000
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_FB_SYNC_CONT__SHIFT__SI__VI 0x0000000b
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_PATTERN_OUT_EN__SHIFT__SI__VI 0x0000000c
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_USE_FEEDBACK_PATH__SHIFT__SI__VI 0x0000000a
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_DELAY__SHIFT__SI__VI 0x00000014
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_INVERT__SHIFT__SI__VI 0x00000017
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_MODULATION__SHIFT__SI__VI 0x00000018
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_SEL__SHIFT__SI__VI 0x00000010
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_FB_SYNC_CONT__SHIFT__SI__VI 0x0000001b
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_PATTERN_OUT_EN__SHIFT__SI__VI 0x0000001c
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_USE_FEEDBACK_PATH__SHIFT__SI__VI 0x0000001a
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_DELAY__SHIFT__SI__VI 0x00000004
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_INVERT__SHIFT__SI__VI 0x00000007
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_MODULATION__SHIFT__SI__VI 0x00000008
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_SEL__SHIFT__SI__VI 0x00000000
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_FB_SYNC_CONT__SHIFT__SI__VI 0x0000000b
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_PATTERN_OUT_EN__SHIFT__SI__VI 0x0000000c
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_USE_FEEDBACK_PATH__SHIFT__SI__VI 0x0000000a
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_DELAY__SHIFT__SI__VI 0x00000014
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_INVERT__SHIFT__SI__VI 0x00000017
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_MODULATION__SHIFT__SI__VI 0x00000018
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_SEL__SHIFT__SI__VI 0x00000010
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_FB_SYNC_CONT__SHIFT__SI__VI 0x0000001b
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_PATTERN_OUT_EN__SHIFT__SI__VI 0x0000001c
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_USE_FEEDBACK_PATH__SHIFT__SI__VI 0x0000001a
#define TMDS_CTL_BITS__TMDS_CTL0__SHIFT__SI__VI         0x00000000
#define TMDS_CTL_BITS__TMDS_CTL1__SHIFT__SI__VI         0x00000008
#define TMDS_CTL_BITS__TMDS_CTL2__SHIFT__SI__VI         0x00000010
#define TMDS_CTL_BITS__TMDS_CTL3__SHIFT__SI__VI         0x00000018
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_EN__SHIFT__SI__VI 0x00000000
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_FORCE__SHIFT__SI__VI 0x00000018
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_TEST_EN__SHIFT__SI__VI 0x00000008
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_TEST_IN__SHIFT__SI__VI 0x00000010
#define TMDS_DCBALANCER_CONTROL__TMDS_SYNC_DCBAL_EN__SHIFT__SI__VI 0x00000004
#define TMDS_DEBUG__TMDS_DEBUG_DE_EN__SHIFT__SI__VI     0x00000019
#define TMDS_DEBUG__TMDS_DEBUG_DE__SHIFT__SI__VI        0x00000018
#define TMDS_DEBUG__TMDS_DEBUG_EN__SHIFT__SI__VI        0x00000000
#define TMDS_DEBUG__TMDS_DEBUG_HSYNC_EN__SHIFT__SI__VI  0x00000009
#define TMDS_DEBUG__TMDS_DEBUG_HSYNC__SHIFT__SI__VI     0x00000008
#define TMDS_DEBUG__TMDS_DEBUG_VSYNC_EN__SHIFT__SI__VI  0x00000011
#define TMDS_DEBUG__TMDS_DEBUG_VSYNC__SHIFT__SI__VI     0x00000010
#define TMDS_STEREOSYNC_CTL_SEL__TMDS_STEREOSYNC_CTL_SEL__SHIFT__SI__VI 0x00000000
#define TMDS_SYNC_CHAR_PATTERN_0_1__TMDS_SYNC_CHAR_PATTERN0__SHIFT__SI__VI 0x00000000
#define TMDS_SYNC_CHAR_PATTERN_0_1__TMDS_SYNC_CHAR_PATTERN1__SHIFT__SI__VI 0x00000010
#define TMDS_SYNC_CHAR_PATTERN_2_3__TMDS_SYNC_CHAR_PATTERN2__SHIFT__SI__VI 0x00000000
#define TMDS_SYNC_CHAR_PATTERN_2_3__TMDS_SYNC_CHAR_PATTERN3__SHIFT__SI__VI 0x00000010
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYNSEL__SHIFT__SI__VI 0x00000000
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYN_ERROR__SHIFT__SI__VI 0x00000006
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYN_LEVEL__SHIFT__SI__VI 0x00000004
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DUAL_LINK_PHASE__SHIFT__SI__VI 0x00000010
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_LINK_ENABLE__SHIFT__SI 0x0000000c
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_SOURCE_SELECT__SHIFT__SI__VI 0x00000008
#define UNIPHY_IMPCAL_LINKA__UNIPHY_CALOUT_ERROR_LINKA_AK__SHIFT__SI__VI 0x0000000a
#define UNIPHY_IMPCAL_LINKA__UNIPHY_CALOUT_ERROR_LINKA__SHIFT__SI__VI 0x00000009
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_CALOUT_LINKA__SHIFT__SI__VI 0x00000008
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_ENABLE_LINKA__SHIFT__SI__VI 0x00000000
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKA__SHIFT__SI__VI 0x0000001c
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_OVERRIDE_LINKA__SHIFT__SI__VI 0x00000018
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_STEP_DELAY_LINKA__SHIFT__SI__VI 0x00000014
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_VALUE_LINKA__SHIFT__SI__VI 0x00000010
#define UNIPHY_IMPCAL_LINKB__UNIPHY_CALOUT_ERROR_LINKB_AK__SHIFT__SI__VI 0x0000000a
#define UNIPHY_IMPCAL_LINKB__UNIPHY_CALOUT_ERROR_LINKB__SHIFT__SI__VI 0x00000009
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_CALOUT_LINKB__SHIFT__SI__VI 0x00000008
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_ENABLE_LINKB__SHIFT__SI__VI 0x00000000
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKB__SHIFT__SI__VI 0x0000001c
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_OVERRIDE_LINKB__SHIFT__SI__VI 0x00000018
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_STEP_DELAY_LINKB__SHIFT__SI__VI 0x00000014
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_VALUE_LINKB__SHIFT__SI__VI 0x00000010
#define UNIPHY_IMPCAL_LINKC__UNIPHY_CALOUT_ERROR_LINKC_AK__SHIFT__SI__VI 0x0000000a
#define UNIPHY_IMPCAL_LINKC__UNIPHY_CALOUT_ERROR_LINKC__SHIFT__SI__VI 0x00000009
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_CALOUT_LINKC__SHIFT__SI__VI 0x00000008
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_ENABLE_LINKC__SHIFT__SI__VI 0x00000000
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKC__SHIFT__SI__VI 0x0000001c
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_OVERRIDE_LINKC__SHIFT__SI__VI 0x00000018
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_STEP_DELAY_LINKC__SHIFT__SI__VI 0x00000014
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_VALUE_LINKC__SHIFT__SI__VI 0x00000010
#define UNIPHY_IMPCAL_LINKD__UNIPHY_CALOUT_ERROR_LINKD_AK__SHIFT__SI__VI 0x0000000a
#define UNIPHY_IMPCAL_LINKD__UNIPHY_CALOUT_ERROR_LINKD__SHIFT__SI__VI 0x00000009
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_CALOUT_LINKD__SHIFT__SI__VI 0x00000008
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_ENABLE_LINKD__SHIFT__SI__VI 0x00000000
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKD__SHIFT__SI__VI 0x0000001c
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_OVERRIDE_LINKD__SHIFT__SI__VI 0x00000018
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_STEP_DELAY_LINKD__SHIFT__SI__VI 0x00000014
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_VALUE_LINKD__SHIFT__SI__VI 0x00000010
#define UNIPHY_IMPCAL_LINKE__UNIPHY_CALOUT_ERROR_LINKE_AK__SHIFT__SI__VI 0x0000000a
#define UNIPHY_IMPCAL_LINKE__UNIPHY_CALOUT_ERROR_LINKE__SHIFT__SI__VI 0x00000009
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_CALOUT_LINKE__SHIFT__SI__VI 0x00000008
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_ENABLE_LINKE__SHIFT__SI__VI 0x00000000
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKE__SHIFT__SI__VI 0x0000001c
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_OVERRIDE_LINKE__SHIFT__SI__VI 0x00000018
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_STEP_DELAY_LINKE__SHIFT__SI__VI 0x00000014
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_VALUE_LINKE__SHIFT__SI__VI 0x00000010
#define UNIPHY_IMPCAL_LINKF__UNIPHY_CALOUT_ERROR_LINKF_AK__SHIFT__SI__VI 0x0000000a
#define UNIPHY_IMPCAL_LINKF__UNIPHY_CALOUT_ERROR_LINKF__SHIFT__SI__VI 0x00000009
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_CALOUT_LINKF__SHIFT__SI__VI 0x00000008
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_ENABLE_LINKF__SHIFT__SI__VI 0x00000000
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKF__SHIFT__SI__VI 0x0000001c
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_OVERRIDE_LINKF__SHIFT__SI__VI 0x00000018
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_STEP_DELAY_LINKF__SHIFT__SI__VI 0x00000014
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_VALUE_LINKF__SHIFT__SI__VI 0x00000010
#define UNIPHY_IMPCAL_PERIOD__UNIPHY_IMPCAL_PERIOD__SHIFT__SI__VI 0x00000000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_ERROR__SHIFT__SI 0x00000010
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_RESET__SHIFT__SI 0x0000000d
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TEST_CNTL__SHIFT__SI__VI 0x00000000
#define USER_SQC_BANK_DISABLE__SQC0_BANK_DISABLE__SHIFT 0x00000010
#define USER_SQC_BANK_DISABLE__SQC1_BANK_DISABLE__SHIFT 0x00000014
#define USER_SQC_BANK_DISABLE__SQC2_BANK_DISABLE__SHIFT__CI__VI 0x00000018
#define USER_SQC_BANK_DISABLE__SQC3_BANK_DISABLE__SHIFT__CI__VI 0x0000001c
#define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT__SI     0x0000000c
#define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT__SI          0x00000008
#define UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT__SI__VI     0x00000000
#define UVD_CGC_CTRL__IDCT_MODE__SHIFT__SI__VI          0x00000017
#define UVD_CGC_CTRL__LBSI_MODE__SHIFT__SI__VI          0x0000001a
#define UVD_CGC_CTRL__LMI_MC_MODE__SHIFT__SI__VI        0x00000015
#define UVD_CGC_CTRL__LMI_UMC_MODE__SHIFT__SI__VI       0x00000016
#define UVD_CGC_CTRL__MPC_MODE__SHIFT__SI__VI           0x00000019
#define UVD_CGC_CTRL__MPEG2_MODE__SHIFT__SI__VI         0x00000012
#define UVD_CGC_CTRL__MPRD_MODE__SHIFT__SI__VI          0x00000018
#define UVD_CGC_CTRL__RBC_MODE__SHIFT__SI__VI           0x00000014
#define UVD_CGC_CTRL__REGS_MODE__SHIFT__SI__VI          0x00000013
#define UVD_CGC_CTRL__SYS_MODE__SHIFT__SI__VI           0x00000010
#define UVD_CGC_CTRL__UDEC_MODE__SHIFT__SI__VI          0x00000011
#define UVD_CGC_GATE__IDCT__SHIFT__SI__VI               0x00000007
#define UVD_CGC_GATE__LBSI__SHIFT__SI__VI               0x0000000a
#define UVD_CGC_GATE__LMI_MC__SHIFT__SI__VI             0x00000005
#define UVD_CGC_GATE__LMI_UMC__SHIFT__SI__VI            0x00000006
#define UVD_CGC_GATE__MPC__SHIFT__SI__VI                0x00000009
#define UVD_CGC_GATE__MPEG2__SHIFT__SI__VI              0x00000002
#define UVD_CGC_GATE__MPRD__SHIFT__SI__VI               0x00000008
#define UVD_CGC_GATE__RBC__SHIFT__SI__VI                0x00000004
#define UVD_CGC_GATE__REGS__SHIFT__SI__VI               0x00000003
#define UVD_CGC_GATE__SYS__SHIFT__SI__VI                0x00000000
#define UVD_CGC_GATE__UDEC__SHIFT__SI__VI               0x00000001
#define UVD_CGC_STATUS__IDCT_SCLK__SHIFT__SI__VI        0x0000000e
#define UVD_CGC_STATUS__IDCT_VCLK__SHIFT__SI__VI        0x0000000f
#define UVD_CGC_STATUS__LBSI_SCLK__SHIFT__SI__VI        0x00000015
#define UVD_CGC_STATUS__LBSI_VCLK__SHIFT__SI__VI        0x00000016
#define UVD_CGC_STATUS__LMI_MC_SCLK__SHIFT__SI__VI      0x0000000c
#define UVD_CGC_STATUS__LMI_UMC_SCLK__SHIFT__SI__VI     0x0000000d
#define UVD_CGC_STATUS__MPC_DCLK__SHIFT__SI__VI         0x00000014
#define UVD_CGC_STATUS__MPC_SCLK__SHIFT__SI__VI         0x00000013
#define UVD_CGC_STATUS__MPEG2_DCLK__SHIFT__SI__VI       0x00000007
#define UVD_CGC_STATUS__MPEG2_SCLK__SHIFT__SI__VI       0x00000006
#define UVD_CGC_STATUS__MPEG2_VCLK__SHIFT__SI__VI       0x00000008
#define UVD_CGC_STATUS__MPRD_DCLK__SHIFT__SI__VI        0x00000011
#define UVD_CGC_STATUS__MPRD_SCLK__SHIFT__SI__VI        0x00000010
#define UVD_CGC_STATUS__MPRD_VCLK__SHIFT__SI__VI        0x00000012
#define UVD_CGC_STATUS__RBC_SCLK__SHIFT__SI__VI         0x0000000b
#define UVD_CGC_STATUS__REGS_SCLK__SHIFT__SI__VI        0x00000009
#define UVD_CGC_STATUS__REGS_VCLK__SHIFT__SI__VI        0x0000000a
#define UVD_CGC_STATUS__SYS_DCLK__SHIFT__SI__VI         0x00000001
#define UVD_CGC_STATUS__SYS_SCLK__SHIFT__SI__VI         0x00000000
#define UVD_CGC_STATUS__SYS_VCLK__SHIFT__SI__VI         0x00000002
#define UVD_CGC_STATUS__UDEC_DCLK__SHIFT__SI__VI        0x00000004
#define UVD_CGC_STATUS__UDEC_SCLK__SHIFT__SI__VI        0x00000003
#define UVD_CGC_STATUS__UDEC_VCLK__SHIFT__SI__VI        0x00000005
#define UVD_CONFIG__UVD_RDREQ_URG__SHIFT                0x00000008
#define UVD_CONFIG__UVD_REQ_TRAN__SHIFT                 0x00000010
#define UVD_CONTEXT_ID__CONTEXT_ID__SHIFT__SI__VI       0x00000000
#define UVD_CTX_DATA__DATA__SHIFT__SI__VI               0x00000000
#define UVD_CTX_INDEX__INDEX__SHIFT__SI__VI             0x00000000
#define UVD_ENGINE_CNTL__ENGINE_START_MODE__SHIFT__SI__VI 0x00000001
#define UVD_ENGINE_CNTL__ENGINE_START__SHIFT__SI__VI    0x00000000
#define UVD_GPCOM_VCPU_CMD__CMD_SEND__SHIFT__SI__VI     0x00000000
#define UVD_GPCOM_VCPU_CMD__CMD_SOURCE__SHIFT__SI__VI   0x0000001f
#define UVD_GPCOM_VCPU_CMD__CMD__SHIFT__SI__VI          0x00000001
#define UVD_GPCOM_VCPU_DATA0__DATA0__SHIFT__SI__VI      0x00000000
#define UVD_GPCOM_VCPU_DATA1__DATA1__SHIFT__SI__VI      0x00000000
#define UVD_LMI_ADDR_EXT__CM_ADDR_EXT__SHIFT__SI__VI    0x00000004
#define UVD_LMI_ADDR_EXT__IT_ADDR_EXT__SHIFT__SI__VI    0x00000008
#define UVD_LMI_ADDR_EXT__VCPU_ADDR_EXT__SHIFT__SI__VI  0x00000000
#define UVD_LMI_ADDR_EXT__VCPU_VM_ADDR_EXT__SHIFT__SI__VI 0x0000000c
#define UVD_LMI_CACHE_CTRL__CM_EN__SHIFT__SI__VI        0x00000002
#define UVD_LMI_CACHE_CTRL__CM_FLUSH__SHIFT__SI__VI     0x00000003
#define UVD_LMI_CACHE_CTRL__IT_EN__SHIFT__SI__VI        0x00000000
#define UVD_LMI_CACHE_CTRL__IT_FLUSH__SHIFT__SI__VI     0x00000001
#define UVD_LMI_CACHE_CTRL__VCPU_EN__SHIFT__SI__VI      0x00000004
#define UVD_LMI_CACHE_CTRL__VCPU_FLUSH__SHIFT__SI__VI   0x00000005
#define UVD_LMI_CTRL2__ASSERT_UMC_URGENT__SHIFT__SI__VI 0x00000002
#define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT__SI__VI 0x00000007
#define UVD_LMI_CTRL2__MASK_UMC_URGENT__SHIFT__SI__VI   0x00000003
#define UVD_LMI_CTRL2__MCIF_WR_WATERMARK__SHIFT__SI__VI 0x00000004
#define UVD_LMI_CTRL2__SPH_DIS__SHIFT__SI__VI           0x00000000
#define UVD_LMI_CTRL2__STALL_ARB_UMC__SHIFT__SI__VI     0x00000008
#define UVD_LMI_CTRL2__STALL_ARB__SHIFT__SI__VI         0x00000001
#define UVD_LMI_CTRL__ASSERT_MC_URGENT__SHIFT__SI__VI   0x0000000b
#define UVD_LMI_CTRL__CM_DATA_COHERENCY_EN__SHIFT__SI__VI 0x00000016
#define UVD_LMI_CTRL__CRC_RESET__SHIFT__SI__VI          0x0000000e
#define UVD_LMI_CTRL__CRC_SEL__SHIFT__SI__VI            0x0000000f
#define UVD_LMI_CTRL__DATA_COHERENCY_EN__SHIFT__SI__VI  0x0000000d
#define UVD_LMI_CTRL__DB_DB_DATA_COHERENCY_EN__SHIFT__SI__VI 0x00000017
#define UVD_LMI_CTRL__DB_IT_DATA_COHERENCY_EN__SHIFT__SI__VI 0x00000018
#define UVD_LMI_CTRL__DISABLE_ON_FWV_FAIL__SHIFT__SI__VI 0x00000014
#define UVD_LMI_CTRL__IT_IT_DATA_COHERENCY_EN__SHIFT__SI__VI 0x00000019
#define UVD_LMI_CTRL__MASK_MC_URGENT__SHIFT__SI__VI     0x0000000c
#define UVD_LMI_CTRL__REQ_MODE__SHIFT__SI__VI           0x00000009
#define UVD_LMI_CTRL__RFU__SHIFT__SI                    0x0000001a
#define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN__SHIFT__SI__VI 0x00000015
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN__SHIFT__SI__VI 0x00000008
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT__SI__VI  0x00000000
#define UVD_LMI_EXT40_ADDR__ADDR__SHIFT__SI__VI         0x00000000
#define UVD_LMI_EXT40_ADDR__INDEX__SHIFT__SI__VI        0x00000010
#define UVD_LMI_EXT40_ADDR__WRITE_ADDR__SHIFT__SI__VI   0x0000001f
#define UVD_LMI_STATUS__ADP_MC_READ_CLEAN__SHIFT__SI__VI 0x0000000c
#define UVD_LMI_STATUS__ADP_UMC_READ_CLEAN__SHIFT__SI__VI 0x0000000d
#define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT__SI__VI 0x00000007
#define UVD_LMI_STATUS__READ_CLEAN_RAW__SHIFT__SI__VI   0x00000008
#define UVD_LMI_STATUS__READ_CLEAN__SHIFT__SI__VI       0x00000000
#define UVD_LMI_STATUS__UMC_AVP_IDLE__SHIFT__SI__VI     0x0000000b
#define UVD_LMI_STATUS__UMC_READ_CLEAN_RAW__SHIFT__SI__VI 0x00000009
#define UVD_LMI_STATUS__UMC_READ_CLEAN__SHIFT__SI__VI   0x00000004
#define UVD_LMI_STATUS__UMC_UVD_IDLE__SHIFT__SI__VI     0x0000000a
#define UVD_LMI_STATUS__UMC_WRITE_CLEAN_RAW__SHIFT__SI__VI 0x00000006
#define UVD_LMI_STATUS__UMC_WRITE_CLEAN__SHIFT__SI__VI  0x00000005
#define UVD_LMI_STATUS__VCPU_LMI_WRITE_CLEAN__SHIFT__SI__VI 0x00000003
#define UVD_LMI_STATUS__WRITE_CLEAN_RAW__SHIFT__SI__VI  0x00000002
#define UVD_LMI_STATUS__WRITE_CLEAN__SHIFT__SI__VI      0x00000001
#define UVD_LMI_SWAP_CNTL__CM_MC_SWAP__SHIFT__SI__VI    0x0000000a
#define UVD_LMI_SWAP_CNTL__CSM_MC_SWAP__SHIFT__SI__VI   0x00000012
#define UVD_LMI_SWAP_CNTL__DBW_MC_SWAP__SHIFT__SI__VI   0x00000018
#define UVD_LMI_SWAP_CNTL__DB_R_MC_SWAP__SHIFT__SI__VI  0x0000000e
#define UVD_LMI_SWAP_CNTL__DB_W_MC_SWAP__SHIFT__SI__VI  0x00000010
#define UVD_LMI_SWAP_CNTL__IB_MC_SWAP__SHIFT__SI__VI    0x00000002
#define UVD_LMI_SWAP_CNTL__IT_MC_SWAP__SHIFT__SI__VI    0x0000000c
#define UVD_LMI_SWAP_CNTL__MP_REF16_MC_SWAP__SHIFT__SI__VI 0x00000016
#define UVD_LMI_SWAP_CNTL__RB_MC_SWAP__SHIFT__SI__VI    0x00000000
#define UVD_LMI_SWAP_CNTL__RB_RPTR_MC_SWAP__SHIFT__SI__VI 0x00000004
#define UVD_LMI_SWAP_CNTL__RB_WR_MC_SWAP__SHIFT__SI__VI 0x0000001a
#define UVD_LMI_SWAP_CNTL__VCPU_R_MC_SWAP__SHIFT__SI__VI 0x00000006
#define UVD_LMI_SWAP_CNTL__VCPU_W_MC_SWAP__SHIFT__SI__VI 0x00000008
#define UVD_MASTINT_EN__INT_OVERRUN__SHIFT__SI__VI      0x00000004
#define UVD_MASTINT_EN__OVERRUN_RST__SHIFT__SI__VI      0x00000000
#define UVD_MASTINT_EN__SYS_EN__SHIFT__SI__VI           0x00000002
#define UVD_MASTINT_EN__VCPU_EN__SHIFT__SI__VI          0x00000001
#define UVD_MPC_CNTL__AVE_WEIGHT__SHIFT__SI__VI         0x00000010
#define UVD_MPC_CNTL__DBG_MUX__SHIFT__SI__VI            0x00000008
#define UVD_MPC_CNTL__PERF_RST__SHIFT__SI__VI           0x00000006
#define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT__SI__VI   0x00000003
#define UVD_MPC_CNTL__URGENT_EN__SHIFT__SI__VI          0x00000012
#define UVD_MPC_SET_ALU__FUNCT__SHIFT__SI__VI           0x00000000
#define UVD_MPC_SET_ALU__OPERAND__SHIFT__SI__VI         0x00000004
#define UVD_MPC_SET_MUXA0__VARA_0__SHIFT__SI__VI        0x00000000
#define UVD_MPC_SET_MUXA0__VARA_1__SHIFT__SI__VI        0x00000006
#define UVD_MPC_SET_MUXA0__VARA_2__SHIFT__SI__VI        0x0000000c
#define UVD_MPC_SET_MUXA0__VARA_3__SHIFT__SI__VI        0x00000012
#define UVD_MPC_SET_MUXA0__VARA_4__SHIFT__SI__VI        0x00000018
#define UVD_MPC_SET_MUXA1__VARA_5__SHIFT__SI__VI        0x00000000
#define UVD_MPC_SET_MUXA1__VARA_6__SHIFT__SI__VI        0x00000006
#define UVD_MPC_SET_MUXA1__VARA_7__SHIFT__SI__VI        0x0000000c
#define UVD_MPC_SET_MUXB0__VARB_0__SHIFT__SI__VI        0x00000000
#define UVD_MPC_SET_MUXB0__VARB_1__SHIFT__SI__VI        0x00000006
#define UVD_MPC_SET_MUXB0__VARB_2__SHIFT__SI__VI        0x0000000c
#define UVD_MPC_SET_MUXB0__VARB_3__SHIFT__SI__VI        0x00000012
#define UVD_MPC_SET_MUXB0__VARB_4__SHIFT__SI__VI        0x00000018
#define UVD_MPC_SET_MUXB1__VARB_5__SHIFT__SI__VI        0x00000000
#define UVD_MPC_SET_MUXB1__VARB_6__SHIFT__SI__VI        0x00000006
#define UVD_MPC_SET_MUXB1__VARB_7__SHIFT__SI__VI        0x0000000c
#define UVD_MPC_SET_MUX__SET_0__SHIFT__SI__VI           0x00000000
#define UVD_MPC_SET_MUX__SET_1__SHIFT__SI__VI           0x00000003
#define UVD_MPC_SET_MUX__SET_2__SHIFT__SI__VI           0x00000006
#define UVD_MP_SWAP_CNTL__MP_REF0_MC_SWAP__SHIFT__SI__VI 0x00000000
#define UVD_MP_SWAP_CNTL__MP_REF10_MC_SWAP__SHIFT__SI__VI 0x00000014
#define UVD_MP_SWAP_CNTL__MP_REF11_MC_SWAP__SHIFT__SI__VI 0x00000016
#define UVD_MP_SWAP_CNTL__MP_REF12_MC_SWAP__SHIFT__SI__VI 0x00000018
#define UVD_MP_SWAP_CNTL__MP_REF13_MC_SWAP__SHIFT__SI__VI 0x0000001a
#define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP__SHIFT__SI__VI 0x0000001c
#define UVD_MP_SWAP_CNTL__MP_REF15_MC_SWAP__SHIFT__SI__VI 0x0000001e
#define UVD_MP_SWAP_CNTL__MP_REF1_MC_SWAP__SHIFT__SI__VI 0x00000002
#define UVD_MP_SWAP_CNTL__MP_REF2_MC_SWAP__SHIFT__SI__VI 0x00000004
#define UVD_MP_SWAP_CNTL__MP_REF3_MC_SWAP__SHIFT__SI__VI 0x00000006
#define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP__SHIFT__SI__VI 0x00000008
#define UVD_MP_SWAP_CNTL__MP_REF5_MC_SWAP__SHIFT__SI__VI 0x0000000a
#define UVD_MP_SWAP_CNTL__MP_REF6_MC_SWAP__SHIFT__SI__VI 0x0000000c
#define UVD_MP_SWAP_CNTL__MP_REF7_MC_SWAP__SHIFT__SI__VI 0x0000000e
#define UVD_MP_SWAP_CNTL__MP_REF8_MC_SWAP__SHIFT__SI__VI 0x00000010
#define UVD_MP_SWAP_CNTL__MP_REF9_MC_SWAP__SHIFT__SI__VI 0x00000012
#define UVD_RBC_IB_BASE__IB_BASE__SHIFT__SI             0x00000006
#define UVD_RBC_IB_SIZE__IB_SIZE__SHIFT__SI__VI         0x00000004
#define UVD_RBC_RB_BASE__RB_BASE__SHIFT__SI             0x00000006
#define UVD_RBC_RB_CNTL__RB_BLKSZ__SHIFT__SI__VI        0x00000008
#define UVD_RBC_RB_CNTL__RB_BUFSZ__SHIFT__SI__VI        0x00000000
#define UVD_RBC_RB_CNTL__RB_NO_FETCH__SHIFT__SI__VI     0x00000010
#define UVD_RBC_RB_CNTL__RB_NO_UPDATE__SHIFT__SI__VI    0x00000018
#define UVD_RBC_RB_CNTL__RB_RPTR_WR_EN__SHIFT__SI__VI   0x0000001c
#define UVD_RBC_RB_CNTL__RB_WPTR_POLL_EN__SHIFT__SI__VI 0x00000014
#define UVD_RBC_RB_RPTR_ADDR__RB_RPTR_ADDR__SHIFT__SI__VI 0x00000000
#define UVD_RBC_RB_RPTR__RB_RPTR__SHIFT__SI__VI         0x00000004
#define UVD_RBC_RB_WPTR__RB_WPTR__SHIFT__SI__VI         0x00000004
#define UVD_SEMA_ADDR_HIGH__ADDR_42_23__SHIFT__SI__VI   0x00000000
#define UVD_SEMA_ADDR_LOW__ADDR_22_3__SHIFT__SI__VI     0x00000000
#define UVD_SEMA_CMD__MODE__SHIFT__SI__VI               0x00000006
#define UVD_SEMA_CMD__REQ_CMD__SHIFT__SI__VI            0x00000000
#define UVD_SEMA_CMD__WR_PHASE__SHIFT__SI__VI           0x00000004
#define UVD_SEMA_CNTL__ADVANCED_MODE_DIS__SHIFT__SI__VI 0x00000001
#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT__SI__VI      0x00000000
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER__SHIFT__SI__VI 0x00000018
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_COUNT__SHIFT__SI__VI 0x00000001
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_EN__SHIFT__SI__VI 0x00000000
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT__SI__VI 0x00000002
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT__SI__VI 0x00000003
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT__SI__VI 0x00000001
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT__SI__VI 0x00000000
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__RESEND_TIMER__SHIFT__SI__VI 0x00000018
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_COUNT__SHIFT__SI__VI 0x00000001
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_EN__SHIFT__SI__VI 0x00000000
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER__SHIFT__SI__VI 0x00000018
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_COUNT__SHIFT__SI__VI 0x00000001
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_EN__SHIFT__SI__VI 0x00000000
#define UVD_SOFT_RESET__CSM_SOFT_RESET__SHIFT__SI__VI   0x00000005
#define UVD_SOFT_RESET__CXW_SOFT_RESET__SHIFT__SI__VI   0x00000006
#define UVD_SOFT_RESET__FWV_SOFT_RESET__SHIFT__SI       0x00000009
#define UVD_SOFT_RESET__IDCT_SOFT_RESET__SHIFT__SI__VI  0x0000000c
#define UVD_SOFT_RESET__IH_SOFT_RESET__SHIFT__SI__VI    0x0000000a
#define UVD_SOFT_RESET__LBSI_SOFT_RESET__SHIFT__SI__VI  0x00000001
#define UVD_SOFT_RESET__LMI_SOFT_RESET__SHIFT__SI__VI   0x00000002
#define UVD_SOFT_RESET__LMI_UMC_SOFT_RESET__SHIFT__SI__VI 0x0000000d
#define UVD_SOFT_RESET__MPC_SOFT_RESET__SHIFT__SI__VI   0x00000008
#define UVD_SOFT_RESET__MPRD_SOFT_RESET__SHIFT__SI__VI  0x0000000b
#define UVD_SOFT_RESET__RBC_SOFT_RESET__SHIFT__SI__VI   0x00000000
#define UVD_SOFT_RESET__SPH_SOFT_RESET__SHIFT__SI__VI   0x0000000e
#define UVD_SOFT_RESET__TAP_SOFT_RESET__SHIFT__SI__VI   0x00000007
#define UVD_SOFT_RESET__UDEC_SOFT_RESET__SHIFT__SI__VI  0x00000004
#define UVD_SOFT_RESET__VCPU_SOFT_RESET__SHIFT__SI__VI  0x00000003
#define UVD_STATUS__RBC_BUSY__SHIFT__SI__VI             0x00000000
#define UVD_STATUS__VCPU_REPORT__SHIFT__SI__VI          0x00000001
#define UVD_VCPU_CACHE_OFFSET0__CACHE_OFFSET0__SHIFT__SI__VI 0x00000000
#define UVD_VCPU_CACHE_OFFSET1__CACHE_OFFSET1__SHIFT__SI__VI 0x00000000
#define UVD_VCPU_CACHE_OFFSET2__CACHE_OFFSET2__SHIFT__SI__VI 0x00000000
#define UVD_VCPU_CACHE_SIZE0__CACHE_SIZE0__SHIFT__SI__VI 0x00000000
#define UVD_VCPU_CACHE_SIZE1__CACHE_SIZE1__SHIFT__SI__VI 0x00000000
#define UVD_VCPU_CACHE_SIZE2__CACHE_SIZE2__SHIFT__SI__VI 0x00000000
#define UVD_VCPU_CNTL__ABORT_REQ__SHIFT__SI__VI         0x00000008
#define UVD_VCPU_CNTL__AXI_MAX_BRST_SIZE_IS_4__SHIFT__SI__VI 0x00000004
#define UVD_VCPU_CNTL__CLK_ACTIVE__SHIFT__SI            0x00000011
#define UVD_VCPU_CNTL__CLK_EN__SHIFT__SI__VI            0x00000009
#define UVD_VCPU_CNTL__DBG_MUX__SHIFT__SI__VI           0x0000000d
#define UVD_VCPU_CNTL__IRQ_ERR__SHIFT__SI__VI           0x00000000
#define UVD_VCPU_CNTL__JTAG_EN__SHIFT__SI__VI           0x00000010
#define UVD_VCPU_CNTL__PMB_ED_ENABLE__SHIFT__SI__VI     0x00000005
#define UVD_VCPU_CNTL__PMB_SOFT_RESET__SHIFT__SI__VI    0x00000006
#define UVD_VCPU_CNTL__RBBM_SOFT_RESET__SHIFT__SI__VI   0x00000007
#define UVD_VCPU_CNTL__TIMEOUT_DIS__SHIFT__SI__VI       0x00000012
#define UVD_VCPU_CNTL__TRCE_EN__SHIFT__SI__VI           0x0000000a
#define UVD_VCPU_CNTL__TRCE_MUX__SHIFT__SI__VI          0x0000000b
#define VCE_CONFIG__VCE_RDREQ_URG__SHIFT__CI__VI        0x00000008
#define VCE_CONFIG__VCE_REQ_TRAN__SHIFT__CI__VI         0x00000010
#define VENDOR_CAP_LIST__CAP_ID__SHIFT__CI__VI          0x00000000
#define VENDOR_CAP_LIST__LENGTH__SHIFT__CI__VI          0x00000010
#define VENDOR_CAP_LIST__NEXT_PTR__SHIFT__CI__VI        0x00000008
#define VENDOR_ID__VENDOR_ID__SHIFT                     0x00000000
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_FRACTION_CNTL__SHIFT__SI__VI 0x00000004
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_FRACTION__SHIFT__SI__VI 0x00000000
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV__SHIFT__SI__VI 0x00000010
#define VGA25_PPLL_REF_DIV__VGA25_PPLL_REF_DIV__SHIFT__SI__VI 0x00000000
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_FRACTION_CNTL__SHIFT__SI__VI 0x00000004
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_FRACTION__SHIFT__SI__VI 0x00000000
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV__SHIFT__SI__VI 0x00000010
#define VGA28_PPLL_REF_DIV__VGA28_PPLL_REF_DIV__SHIFT__SI__VI 0x00000000
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_FRACTION_CNTL__SHIFT__SI__VI 0x00000004
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_FRACTION__SHIFT__SI__VI 0x00000000
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV__SHIFT__SI__VI 0x00000010
#define VGA41_PPLL_REF_DIV__VGA41_PPLL_REF_DIV__SHIFT__SI__VI 0x00000000
#define VGADCC_DBG_DCCIF_C__DBG_DCCIF_C__SHIFT__SI__VI  0x00000000
#define VGA_CACHE_CONTROL__VGA_DCCIF_W256ONLY__SHIFT__SI__VI 0x00000014
#define VGA_CACHE_CONTROL__VGA_DCCIF_WC_TIMEOUT__SHIFT__SI__VI 0x00000018
#define VGA_CACHE_CONTROL__VGA_READ_BUFFER_INVALIDATE__SHIFT__SI__VI 0x00000010
#define VGA_CACHE_CONTROL__VGA_READ_CACHE_DISABLE__SHIFT__SI__VI 0x00000008
#define VGA_CACHE_CONTROL__VGA_WRITE_THROUGH_CACHE_DIS__SHIFT__SI__VI 0x00000000
#define VGA_DEBUG_READBACK_DATA__VGA_DEBUG_READBACK_DATA__SHIFT__SI__VI 0x00000000
#define VGA_DEBUG_READBACK_INDEX__VGA_DEBUG_READBACK_INDEX__SHIFT__SI__VI 0x00000000
#define VGA_DISPBUF1_SURFACE_ADDR__VGA_DISPBUF1_SURFACE_ADDR__SHIFT__SI__VI 0x00000000
#define VGA_DISPBUF2_SURFACE_ADDR__VGA_DISPBUF2_SURFACE_ADDR__SHIFT__SI__VI 0x00000000
#define VGA_HDP_CONTROL__VGA_MEMORY_DISABLE__SHIFT__SI__VI 0x00000004
#define VGA_HDP_CONTROL__VGA_MEM_PAGE_SELECT_EN__SHIFT__SI__VI 0x00000000
#define VGA_HDP_CONTROL__VGA_RBBM_LOCK_DISABLE__SHIFT__SI__VI 0x00000008
#define VGA_HDP_CONTROL__VGA_SOFT_RESET__SHIFT__SI__VI  0x00000010
#define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT__SI__VI 0x00000018
#define VGA_HW_DEBUG__VGA_HW_DEBUG__SHIFT__SI__VI       0x00000000
#define VGA_INTERRUPT_CONTROL__VGA_DISPLAY_SWITCH_INT_MASK__SHIFT__SI__VI 0x00000010
#define VGA_INTERRUPT_CONTROL__VGA_MEM_ACCESS_INT_MASK__SHIFT__SI__VI 0x00000000
#define VGA_INTERRUPT_CONTROL__VGA_MODE_AUTO_TRIGGER_INT_MASK__SHIFT__SI__VI 0x00000018
#define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT__SI__VI 0x00000008
#define VGA_INTERRUPT_STATUS__VGA_DISPLAY_SWITCH_INT_STATUS__SHIFT__SI__VI 0x00000002
#define VGA_INTERRUPT_STATUS__VGA_MEM_ACCESS_INT_STATUS__SHIFT__SI__VI 0x00000000
#define VGA_INTERRUPT_STATUS__VGA_MODE_AUTO_TRIGGER_INT_STATUS__SHIFT__SI__VI 0x00000003
#define VGA_INTERRUPT_STATUS__VGA_REG_ACCESS_INT_STATUS__SHIFT__SI__VI 0x00000001
#define VGA_MAIN_CONTROL__VGA_CRTC_TIMEOUT__SHIFT__SI__VI 0x00000000
#define VGA_MAIN_CONTROL__VGA_EXTERNAL_DAC_SENSE__SHIFT__SI__VI 0x0000001d
#define VGA_MAIN_CONTROL__VGA_MAIN_TEST_VSTATUS_NO_DISPLAY_CRTC_TIMEOUT__SHIFT__SI__VI 0x0000001f
#define VGA_MAIN_CONTROL__VGA_READBACK_CRT_INTR_SOURCE_SELECT__SHIFT__SI__VI 0x00000018
#define VGA_MAIN_CONTROL__VGA_READBACK_NO_DISPLAY_SOURCE_SELECT__SHIFT__SI__VI 0x00000010
#define VGA_MAIN_CONTROL__VGA_READBACK_SENSE_SWITCH_SELECT__SHIFT__SI__VI 0x0000001a
#define VGA_MAIN_CONTROL__VGA_READBACK_VGA_VSTATUS_SOURCE_SELECT__SHIFT__SI__VI 0x00000008
#define VGA_MAIN_CONTROL__VGA_READ_URGENT_ENABLE__SHIFT__SI__VI 0x0000001b
#define VGA_MAIN_CONTROL__VGA_RENDER_TIMEOUT_COUNT__SHIFT__SI__VI 0x00000003
#define VGA_MAIN_CONTROL__VGA_VIRTUAL_VERTICAL_RETRACE_DURATION__SHIFT__SI__VI 0x00000005
#define VGA_MAIN_CONTROL__VGA_WRITES_URGENT_ENABLE__SHIFT__SI__VI 0x0000001c
#define VGA_MEMORY_BASE_ADDRESS_HIGH__VGA_MEMORY_BASE_ADDRESS_HIGH__SHIFT__SI__VI 0x00000000
#define VGA_MEMORY_BASE_ADDRESS__VGA_MEMORY_BASE_ADDRESS__SHIFT__SI__VI 0x00000000
#define VGA_MEM_READ_PAGE_ADDR__VGA_MEM_READ_PAGE0_ADDR__SHIFT__SI__VI 0x00000000
#define VGA_MEM_READ_PAGE_ADDR__VGA_MEM_READ_PAGE1_ADDR__SHIFT__SI__VI 0x00000010
#define VGA_MEM_WRITE_PAGE_ADDR__VGA_MEM_WRITE_PAGE0_ADDR__SHIFT__SI__VI 0x00000000
#define VGA_MEM_WRITE_PAGE_ADDR__VGA_MEM_WRITE_PAGE1_ADDR__SHIFT__SI__VI 0x00000010
#define VGA_MODE_CONTROL__VGA_128K_APERTURE_PAGING__SHIFT__SI__VI 0x00000008
#define VGA_MODE_CONTROL__VGA_ATI_LINEAR__SHIFT__SI__VI 0x00000000
#define VGA_MODE_CONTROL__VGA_LUT_PALETTE_UPDATE_MODE__SHIFT__SI__VI 0x00000004
#define VGA_MODE_CONTROL__VGA_TEXT_132_COLUMNS_EN__SHIFT__SI__VI 0x00000010
#define VGA_RENDER_CONTROL__VGAREG_LINECMP_COMPATIBILITY_SEL__SHIFT__SI__VI 0x00000019
#define VGA_RENDER_CONTROL__VGA_BLINK_MODE__SHIFT__SI__VI 0x00000005
#define VGA_RENDER_CONTROL__VGA_BLINK_RATE__SHIFT__SI__VI 0x00000000
#define VGA_RENDER_CONTROL__VGA_CURSOR_BLINK_INVERT__SHIFT__SI__VI 0x00000007
#define VGA_RENDER_CONTROL__VGA_EXTD_ADDR_COUNT_ENABLE__SHIFT__SI__VI 0x00000008
#define VGA_RENDER_CONTROL__VGA_LOCK_8DOT__SHIFT__SI__VI 0x00000018
#define VGA_RENDER_CONTROL__VGA_VSTATUS_CNTL__SHIFT__SI__VI 0x00000010
#define VGA_SEQUENCER_RESET_CONTROL__D1_BLANK_DISPLAY_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x00000000
#define VGA_SEQUENCER_RESET_CONTROL__D1_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x00000008
#define VGA_SEQUENCER_RESET_CONTROL__D2_BLANK_DISPLAY_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x00000001
#define VGA_SEQUENCER_RESET_CONTROL__D2_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x00000009
#define VGA_SEQUENCER_RESET_CONTROL__D3_BLANK_DISPLAY_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x00000002
#define VGA_SEQUENCER_RESET_CONTROL__D3_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x0000000a
#define VGA_SEQUENCER_RESET_CONTROL__D4_BLANK_DISPLAY_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x00000003
#define VGA_SEQUENCER_RESET_CONTROL__D4_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x0000000b
#define VGA_SEQUENCER_RESET_CONTROL__D5_BLANK_DISPLAY_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x00000004
#define VGA_SEQUENCER_RESET_CONTROL__D5_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x0000000c
#define VGA_SEQUENCER_RESET_CONTROL__D6_BLANK_DISPLAY_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x00000005
#define VGA_SEQUENCER_RESET_CONTROL__D6_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET__SHIFT__SI__VI 0x0000000d
#define VGA_SEQUENCER_RESET_CONTROL__VGA_MODE_AUTO_TRIGGER_ENABLE__SHIFT__SI__VI 0x00000010
#define VGA_SEQUENCER_RESET_CONTROL__VGA_MODE_AUTO_TRIGGER_INDEX_SELECT__SHIFT__SI__VI 0x00000012
#define VGA_SEQUENCER_RESET_CONTROL__VGA_MODE_AUTO_TRIGGER_REGISTER_SELECT__SHIFT__SI__VI 0x00000011
#define VGA_SOURCE_SELECT__VGA_SOURCE_SEL_A__SHIFT__SI__VI 0x00000000
#define VGA_SOURCE_SELECT__VGA_SOURCE_SEL_B__SHIFT__SI__VI 0x00000008
#define VGA_STATUS_CLEAR__VGA_DISPLAY_SWITCH_INT_CLEAR__SHIFT__SI__VI 0x00000010
#define VGA_STATUS_CLEAR__VGA_MEM_ACCESS_INT_CLEAR__SHIFT__SI__VI 0x00000000
#define VGA_STATUS_CLEAR__VGA_MODE_AUTO_TRIGGER_INT_CLEAR__SHIFT__SI__VI 0x00000018
#define VGA_STATUS_CLEAR__VGA_REG_ACCESS_INT_CLEAR__SHIFT__SI__VI 0x00000008
#define VGA_STATUS__VGA_DISPLAY_SWITCH_STATUS__SHIFT__SI__VI 0x00000002
#define VGA_STATUS__VGA_MEM_ACCESS_STATUS__SHIFT__SI__VI 0x00000000
#define VGA_STATUS__VGA_MODE_AUTO_TRIGGER_STATUS__SHIFT__SI__VI 0x00000003
#define VGA_STATUS__VGA_REG_ACCESS_STATUS__SHIFT__SI__VI 0x00000001
#define VGA_SURFACE_PITCH_SELECT__VGA_SURFACE_HEIGHT_SELECT__SHIFT__SI__VI 0x00000008
#define VGA_SURFACE_PITCH_SELECT__VGA_SURFACE_PITCH_SELECT__SHIFT__SI__VI 0x00000000
#define VGA_TEST_CONTROL__VGA_TEST_ENABLE__SHIFT__SI__VI 0x00000000
#define VGA_TEST_CONTROL__VGA_TEST_RENDER_DISPBUF_SELECT__SHIFT__SI__VI 0x00000018
#define VGA_TEST_CONTROL__VGA_TEST_RENDER_DONE__SHIFT__SI__VI 0x00000010
#define VGA_TEST_CONTROL__VGA_TEST_RENDER_START__SHIFT__SI__VI 0x00000008
#define VGA_TEST_DEBUG_DATA__VGA_TEST_DEBUG_DATA__SHIFT__SI__VI 0x00000000
#define VGA_TEST_DEBUG_INDEX__VGA_TEST_DEBUG_INDEX__SHIFT__SI__VI 0x00000000
#define VGA_TEST_DEBUG_INDEX__VGA_TEST_DEBUG_WRITE_EN__SHIFT__SI__VI 0x00000008
#define VGT_CACHE_INVALIDATION__AUTO_INVLD_EN__SHIFT    0x00000006
#define VGT_CACHE_INVALIDATION__CACHE_INVALIDATION__SHIFT 0x00000000
#define VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD__SHIFT 0x0000000b
#define VGT_CACHE_INVALIDATION__ES_LIMIT__SHIFT         0x00000010
#define VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN__SHIFT 0x0000000c
#define VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH__SHIFT 0x0000000d
#define VGT_CACHE_INVALIDATION__USE_GS_DONE__SHIFT      0x00000009
#define VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER__SHIFT 0x00000005
#define VGT_CNTL_STATUS__VGT_BUSY__SHIFT                0x00000000
#define VGT_CNTL_STATUS__VGT_GS_BUSY__SHIFT             0x00000007
#define VGT_CNTL_STATUS__VGT_HS_BUSY__SHIFT             0x00000008
#define VGT_CNTL_STATUS__VGT_OUT_BUSY__SHIFT            0x00000002
#define VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY__SHIFT       0x00000001
#define VGT_CNTL_STATUS__VGT_PI_BUSY__SHIFT             0x00000006
#define VGT_CNTL_STATUS__VGT_PT_BUSY__SHIFT             0x00000003
#define VGT_CNTL_STATUS__VGT_TE11_BUSY__SHIFT           0x00000009
#define VGT_CNTL_STATUS__VGT_TE_BUSY__SHIFT             0x00000004
#define VGT_CNTL_STATUS__VGT_VR_BUSY__SHIFT             0x00000005
#define VGT_DEBUG_CNTL__VGT_DEBUG_INDX__SHIFT           0x00000000
#define VGT_DEBUG_CNTL__VGT_DEBUG_SEL_BUS_B__SHIFT      0x00000006
#define VGT_DEBUG_DATA__DATA__SHIFT                     0x00000000
#define VGT_DEBUG_REG0__SPARE0__SHIFT                   0x0000001f
#define VGT_DEBUG_REG0__SPARE10__SHIFT                  0x00000012
#define VGT_DEBUG_REG0__SPARE1__SHIFT                   0x0000001c
#define VGT_DEBUG_REG0__SPARE2__SHIFT                   0x00000019
#define VGT_DEBUG_REG0__SPARE3__SHIFT                   0x00000014
#define VGT_DEBUG_REG0__SPARE4__SHIFT                   0x00000007
#define VGT_DEBUG_REG0__SPARE5__SHIFT                   0x00000006
#define VGT_DEBUG_REG0__SPARE6__SHIFT                   0x00000005
#define VGT_DEBUG_REG0__SPARE7__SHIFT                   0x00000004
#define VGT_DEBUG_REG0__SPARE8__SHIFT                   0x00000003
#define VGT_DEBUG_REG0__SPARE9__SHIFT                   0x00000001
#define VGT_DEBUG_REG0__cm_busy__SHIFT                  0x0000000f
#define VGT_DEBUG_REG0__combined_out_busy__SHIFT        0x00000015
#define VGT_DEBUG_REG0__core_clk_busy__SHIFT            0x0000001a
#define VGT_DEBUG_REG0__frmt_busy__SHIFT                0x00000011
#define VGT_DEBUG_REG0__gog_busy__SHIFT                 0x00000010
#define VGT_DEBUG_REG0__gs_busy__SHIFT                  0x0000000c
#define VGT_DEBUG_REG0__gs_clk_busy__SHIFT              0x0000001b
#define VGT_DEBUG_REG0__pa_interfaces_busy__SHIFT       0x00000017
#define VGT_DEBUG_REG0__pi_busy__SHIFT                  0x00000008
#define VGT_DEBUG_REG0__pt_pi_busy__SHIFT               0x0000000a
#define VGT_DEBUG_REG0__rcm_busy__SHIFT                 0x0000000d
#define VGT_DEBUG_REG0__reg_clk_busy__SHIFT             0x00000018
#define VGT_DEBUG_REG0__sclk_core_vld__SHIFT            0x0000001d
#define VGT_DEBUG_REG0__sclk_gs_vld__SHIFT              0x0000001e
#define VGT_DEBUG_REG0__spi_vs_interfaces_busy__SHIFT   0x00000016
#define VGT_DEBUG_REG0__te11_pi_busy__SHIFT             0x00000013
#define VGT_DEBUG_REG0__te_pi_busy__SHIFT               0x0000000b
#define VGT_DEBUG_REG0__tm_busy__SHIFT                  0x0000000e
#define VGT_DEBUG_REG0__vgt_busy__SHIFT                 0x00000002
#define VGT_DEBUG_REG0__vgt_busy_extended__SHIFT        0x00000000
#define VGT_DEBUG_REG0__vr_pi_busy__SHIFT               0x00000009
#define VGT_DEBUG_REG10__SPARE2__SHIFT__CI__VI          0x00000009
#define VGT_DEBUG_REG10__eopg_r2_q__SHIFT               0x00000005
#define VGT_DEBUG_REG10__eotg_r2_q__SHIFT               0x00000006
#define VGT_DEBUG_REG10__es_rb_space_avail_r2_q_8_0__SHIFT 0x00000017
#define VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0__SHIFT 0x0000000d
#define VGT_DEBUG_REG10__index_buffer_depth_r1_q__SHIFT 0x00000000
#define VGT_DEBUG_REG10__onchip_gs_en_r0_q__SHIFT__CI__VI 0x00000007
#define VGT_DEBUG_REG10__rcm_mem_gsprim_re_q__SHIFT     0x0000000c
#define VGT_DEBUG_REG10__rcm_mem_gsprim_re_qq__SHIFT    0x0000000b
#define VGT_DEBUG_REG11__SPARE0__SHIFT                  0x00000012
#define VGT_DEBUG_REG11__SPARE1__SHIFT                  0x00000005
#define VGT_DEBUG_REG11__VGT_SPI_esthread_rtr_q__SHIFT  0x0000000f
#define VGT_DEBUG_REG11__VGT_SPI_gsthread_rtr_q__SHIFT  0x0000000e
#define VGT_DEBUG_REG11__counters_avail_r0__SHIFT       0x0000000b
#define VGT_DEBUG_REG11__counters_available_r0__SHIFT   0x0000000c
#define VGT_DEBUG_REG11__counters_busy_r0__SHIFT        0x0000000a
#define VGT_DEBUG_REG11__es_r0_rtr__SHIFT               0x00000014
#define VGT_DEBUG_REG11__es_rb_dealloc_fifo_busy__SHIFT 0x00000003
#define VGT_DEBUG_REG11__es_rb_dealloc_fifo_full__SHIFT 0x0000001b
#define VGT_DEBUG_REG11__es_rb_roll_over_r3__SHIFT      0x00000009
#define VGT_DEBUG_REG11__es_tbl_empty__SHIFT            0x0000001e
#define VGT_DEBUG_REG11__gog_tm_vs_event_rtr__SHIFT     0x00000015
#define VGT_DEBUG_REG11__gs_issue_rtr__SHIFT            0x00000010
#define VGT_DEBUG_REG11__gs_r0_rtr__SHIFT               0x00000013
#define VGT_DEBUG_REG11__hold_eswave__SHIFT             0x00000008
#define VGT_DEBUG_REG11__no_active_states_r0__SHIFT     0x0000001f
#define VGT_DEBUG_REG11__send_event_q__SHIFT            0x0000001d
#define VGT_DEBUG_REG11__spi_esthread_fifo_busy__SHIFT  0x00000007
#define VGT_DEBUG_REG11__spi_gsthread_fifo_busy__SHIFT  0x00000006
#define VGT_DEBUG_REG11__tm_busy_q__SHIFT__CI__VI       0x00000000
#define VGT_DEBUG_REG11__tm_noif_busy_q__SHIFT__CI__VI  0x00000001
#define VGT_DEBUG_REG11__tm_out_busy_q__SHIFT__CI__VI   0x00000002
#define VGT_DEBUG_REG11__tm_pt_event_rtr__SHIFT         0x00000011
#define VGT_DEBUG_REG11__tm_rcm_es_tbl_rtr__SHIFT       0x00000018
#define VGT_DEBUG_REG11__tm_rcm_gs_event_rtr__SHIFT     0x00000016
#define VGT_DEBUG_REG11__tm_rcm_gs_tbl_rtr__SHIFT       0x00000017
#define VGT_DEBUG_REG11__vs_dealloc_tbl_busy__SHIFT     0x00000004
#define VGT_DEBUG_REG11__vs_dealloc_tbl_full__SHIFT     0x0000001c
#define VGT_DEBUG_REG11__vs_event_fifo_empty__SHIFT     0x00000019
#define VGT_DEBUG_REG11__vs_event_fifo_full__SHIFT      0x0000001a
#define VGT_DEBUG_REG11__vs_event_fifo_rtr__SHIFT       0x0000000d
#define VGT_DEBUG_REG12__SPARE0__SHIFT                  0x0000001f
#define VGT_DEBUG_REG12__gs_state0_r0_q__SHIFT          0x00000000
#define VGT_DEBUG_REG12__gs_state1_r0_q__SHIFT          0x00000003
#define VGT_DEBUG_REG12__gs_state2_r0_q__SHIFT          0x00000006
#define VGT_DEBUG_REG12__gs_state3_r0_q__SHIFT          0x00000009
#define VGT_DEBUG_REG12__gs_state4_r0_q__SHIFT          0x0000000c
#define VGT_DEBUG_REG12__gs_state5_r0_q__SHIFT          0x0000000f
#define VGT_DEBUG_REG12__gs_state6_r0_q__SHIFT          0x00000012
#define VGT_DEBUG_REG12__gs_state7_r0_q__SHIFT          0x00000015
#define VGT_DEBUG_REG12__gs_state8_r0_q__SHIFT          0x00000018
#define VGT_DEBUG_REG12__gs_state9_r0_q__SHIFT          0x0000001b
#define VGT_DEBUG_REG12__hold_eswave_eop__SHIFT         0x0000001e
#define VGT_DEBUG_REG13__SPARE0__SHIFT                  0x0000001a
#define VGT_DEBUG_REG13__SPARE1__SHIFT                  0x00000019
#define VGT_DEBUG_REG13__active_cm_sm_r0_q__SHIFT       0x0000001b
#define VGT_DEBUG_REG13__es_tbl_full__SHIFT             0x00000018
#define VGT_DEBUG_REG13__gs_state10_r0_q__SHIFT         0x00000000
#define VGT_DEBUG_REG13__gs_state11_r0_q__SHIFT         0x00000003
#define VGT_DEBUG_REG13__gs_state12_r0_q__SHIFT         0x00000006
#define VGT_DEBUG_REG13__gs_state13_r0_q__SHIFT         0x00000009
#define VGT_DEBUG_REG13__gs_state14_r0_q__SHIFT         0x0000000c
#define VGT_DEBUG_REG13__gs_state15_r0_q__SHIFT         0x0000000f
#define VGT_DEBUG_REG13__gs_tbl_wrptr_r0_q_3_0__SHIFT   0x00000012
#define VGT_DEBUG_REG13__gsfetch_done_cnt_q_not_0__SHIFT 0x00000017
#define VGT_DEBUG_REG13__gsfetch_done_fifo_cnt_q_not_0__SHIFT 0x00000016
#define VGT_DEBUG_REG14__SPARE0__SHIFT                  0x0000001e
#define VGT_DEBUG_REG14__SPARE1__SHIFT                  0x0000001c
#define VGT_DEBUG_REG14__SPARE2__SHIFT                  0x0000000c
#define VGT_DEBUG_REG14__SPARE3__SHIFT                  0x00000000
#define VGT_DEBUG_REG14__SPARE8__SHIFT                  0x00000007
#define VGT_DEBUG_REG14__SPARE__SHIFT                   0x00000016
#define VGT_DEBUG_REG14__VGT_SE1SPI_esthread_rtr_q__SHIFT 0x0000001f
#define VGT_DEBUG_REG14__VGT_SE1SPI_gsthread_rtr_q__SHIFT 0x00000019
#define VGT_DEBUG_REG14__es_flush_cnt_busy_q__SHIFT     0x0000000a
#define VGT_DEBUG_REG14__gs_rb_space_avail_r0__SHIFT    0x00000005
#define VGT_DEBUG_REG14__gs_tbl_full_r0__SHIFT          0x0000000b
#define VGT_DEBUG_REG14__gsfetch_done_fifo_full__SHIFT  0x00000004
#define VGT_DEBUG_REG14__gsfetch_done_se1_cnt_q_not_0__SHIFT 0x0000001d
#define VGT_DEBUG_REG14__se1spi_esthread_fifo_busy__SHIFT 0x0000001b
#define VGT_DEBUG_REG14__se1spi_gsthread_fifo_busy__SHIFT 0x00000015
#define VGT_DEBUG_REG14__smx1_es_done_cnt_r0_q_not_0__SHIFT 0x0000001a
#define VGT_DEBUG_REG14__smx_es_done_cnt_r0_q_not_0__SHIFT 0x00000006
#define VGT_DEBUG_REG14__vs_done_cnt_q_not_0__SHIFT     0x00000009
#define VGT_DEBUG_REG15__SPARE25__SHIFT                 0x00000014
#define VGT_DEBUG_REG15__SPARE31__SHIFT                 0x0000001d
#define VGT_DEBUG_REG15__active_sm_q__SHIFT             0x00000005
#define VGT_DEBUG_REG15__cm_busy_q__SHIFT__CI__VI       0x00000000
#define VGT_DEBUG_REG15__cntr_tbl_wrptr_q__SHIFT        0x0000000f
#define VGT_DEBUG_REG15__counters_busy_q__SHIFT__CI__VI 0x00000001
#define VGT_DEBUG_REG15__counters_full__SHIFT           0x00000004
#define VGT_DEBUG_REG15__entry_rdptr_q__SHIFT           0x0000000a
#define VGT_DEBUG_REG15__gs_done_array_q_not_0__SHIFT   0x0000001c
#define VGT_DEBUG_REG15__output_fifo_empty__SHIFT       0x00000002
#define VGT_DEBUG_REG15__output_fifo_full__SHIFT        0x00000003
#define VGT_DEBUG_REG15__st_cut_mode_q__SHIFT           0x0000001a
#define VGT_DEBUG_REG16__SPARE24__SHIFT                 0x00000017
#define VGT_DEBUG_REG16__gog_busy__SHIFT                0x00000000
#define VGT_DEBUG_REG16__gog_out_prim_state_sel__SHIFT  0x00000019
#define VGT_DEBUG_REG16__gog_state_q__SHIFT             0x00000001
#define VGT_DEBUG_REG16__gog_tm_vs_event_rtr__SHIFT     0x0000000b
#define VGT_DEBUG_REG16__indx_valid_r0_q__SHIFT         0x00000013
#define VGT_DEBUG_REG16__indx_valid_r1_q__SHIFT         0x00000011
#define VGT_DEBUG_REG16__indx_valid_r2_q__SHIFT         0x0000000d
#define VGT_DEBUG_REG16__multiple_streams_en_r1_q__SHIFT 0x0000001c
#define VGT_DEBUG_REG16__new_vs_thread_r2__SHIFT        0x0000001f
#define VGT_DEBUG_REG16__num_gs_r2_q_not_0__SHIFT       0x0000001e
#define VGT_DEBUG_REG16__prim_valid_r0_q__SHIFT         0x00000014
#define VGT_DEBUG_REG16__prim_valid_r1_q__SHIFT         0x00000010
#define VGT_DEBUG_REG16__prim_valid_r2_q__SHIFT         0x0000000e
#define VGT_DEBUG_REG16__r0_rtr__SHIFT                  0x00000004
#define VGT_DEBUG_REG16__r1_rtr__SHIFT                  0x00000005
#define VGT_DEBUG_REG16__r1_upstream_rtr__SHIFT         0x00000006
#define VGT_DEBUG_REG16__r2_indx_rtr__SHIFT             0x00000009
#define VGT_DEBUG_REG16__r2_prim_rtr__SHIFT             0x00000008
#define VGT_DEBUG_REG16__r2_rtr__SHIFT                  0x0000000a
#define VGT_DEBUG_REG16__r2_vs_tbl_rtr__SHIFT           0x00000007
#define VGT_DEBUG_REG16__r3_force_vs_tbl_we_rtr__SHIFT  0x0000000c
#define VGT_DEBUG_REG16__send_event_q__SHIFT            0x00000016
#define VGT_DEBUG_REG16__valid_r0_q__SHIFT              0x00000015
#define VGT_DEBUG_REG16__valid_r1_q__SHIFT              0x00000012
#define VGT_DEBUG_REG16__valid_r2_q__SHIFT              0x0000000f
#define VGT_DEBUG_REG16__vert_seen_since_sopg_r2_q__SHIFT__CI__VI 0x00000018
#define VGT_DEBUG_REG16__vs_vert_count_r2_q_not_0__SHIFT__CI__VI 0x0000001d
#define VGT_DEBUG_REG17__gog_out_indx_13_0__SHIFT       0x00000012
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx0_5_0__SHIFT 0x0000000c
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx1_5_0__SHIFT 0x00000006
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx2_5_0__SHIFT 0x00000000
#define VGT_DEBUG_REG18__components_valid_r0_q__SHIFT__CI__VI 0x0000001d
#define VGT_DEBUG_REG18__eject_vtx_vect_r1_d__SHIFT__CI__VI 0x00000017
#define VGT_DEBUG_REG18__eop_r0_q__SHIFT__CI__VI        0x00000016
#define VGT_DEBUG_REG18__grp_vr_valid__SHIFT__CI__VI    0x00000000
#define VGT_DEBUG_REG18__gs_scenario_a_r0_q__SHIFT__CI__VI 0x0000001b
#define VGT_DEBUG_REG18__gs_scenario_b_r0_q__SHIFT__CI__VI 0x0000001c
#define VGT_DEBUG_REG18__indices_to_send_q__SHIFT__CI__VI 0x00000008
#define VGT_DEBUG_REG18__indx0_hit_d__SHIFT__CI__VI     0x00000012
#define VGT_DEBUG_REG18__indx0_new_d__SHIFT__CI__VI     0x0000000d
#define VGT_DEBUG_REG18__indx1_hit_d__SHIFT__CI__VI     0x00000011
#define VGT_DEBUG_REG18__indx1_new_d__SHIFT__CI__VI     0x0000000e
#define VGT_DEBUG_REG18__indx2_hit_d__SHIFT__CI__VI     0x00000010
#define VGT_DEBUG_REG18__indx2_new_d__SHIFT__CI__VI     0x0000000f
#define VGT_DEBUG_REG18__last_group_of_instance_r0_q__SHIFT__CI__VI 0x00000014
#define VGT_DEBUG_REG18__last_indx_of_prim__SHIFT__CI__VI 0x0000000c
#define VGT_DEBUG_REG18__null_primitive_r0_q__SHIFT__CI__VI 0x00000015
#define VGT_DEBUG_REG18__out_vr_indx_read__SHIFT__CI__VI 0x00000006
#define VGT_DEBUG_REG18__out_vr_prim_read__SHIFT__CI__VI 0x00000007
#define VGT_DEBUG_REG18__pipe0_dr__SHIFT__CI__VI        0x00000001
#define VGT_DEBUG_REG18__pipe0_rtr__SHIFT__CI__VI       0x00000004
#define VGT_DEBUG_REG18__pipe1_dr__SHIFT__CI__VI        0x00000002
#define VGT_DEBUG_REG18__pipe1_rtr__SHIFT__CI__VI       0x00000005
#define VGT_DEBUG_REG18__st_vertex_reuse_off_r0_q__SHIFT__CI__VI 0x00000013
#define VGT_DEBUG_REG18__sub_prim_type_r0_q__SHIFT__CI__VI 0x00000018
#define VGT_DEBUG_REG18__valid_indices__SHIFT__CI__VI   0x0000000b
#define VGT_DEBUG_REG18__vr_grp_read__SHIFT__CI__VI     0x00000003
#define VGT_DEBUG_REG19__VGT_PA_clipp_rtr_q__SHIFT      0x00000007
#define VGT_DEBUG_REG19__VGT_PA_clips_rtr_q__SHIFT      0x00000006
#define VGT_DEBUG_REG19__VGT_PA_clipv_rtr_q__SHIFT      0x0000000e
#define VGT_DEBUG_REG19__VGT_SE1SPI_vsvert_rtr_q__SHIFT 0x0000001b
#define VGT_DEBUG_REG19__VGT_SE1SPI_vswave_rtr_q__SHIFT 0x0000001a
#define VGT_DEBUG_REG19__VGT_SPI_vsthread_rtr_q__SHIFT  0x0000000c
#define VGT_DEBUG_REG19__VGT_SPI_vsvert_rtr_q__SHIFT    0x0000000d
#define VGT_DEBUG_REG19__buffered_prim_eject_vtx_vect__SHIFT 0x00000013
#define VGT_DEBUG_REG19__buffered_prim_eop__SHIFT       0x00000012
#define VGT_DEBUG_REG19__buffered_prim_event__SHIFT     0x00000010
#define VGT_DEBUG_REG19__buffered_prim_null_primitive__SHIFT 0x00000011
#define VGT_DEBUG_REG19__buffered_prim_type_event__SHIFT 0x00000014
#define VGT_DEBUG_REG19__filter_event__SHIFT            0x0000001f
#define VGT_DEBUG_REG19__hold_prim__SHIFT               0x0000000b
#define VGT_DEBUG_REG19__new_packet_q__SHIFT            0x0000000f
#define VGT_DEBUG_REG19__null_terminate_vtx_vector__SHIFT 0x0000001e
#define VGT_DEBUG_REG19__num_new_unique_rel_indx__SHIFT 0x0000001c
#define VGT_DEBUG_REG19__pa_clipp_fifo_busy_q__SHIFT__CI__VI 0x00000005
#define VGT_DEBUG_REG19__pa_clips_fifo_busy_q__SHIFT__CI__VI 0x00000004
#define VGT_DEBUG_REG19__pa_clipv_fifo_busy_q__SHIFT__CI__VI 0x0000000a
#define VGT_DEBUG_REG19__prim_buffer_empty__SHIFT       0x00000002
#define VGT_DEBUG_REG19__prim_buffer_full__SHIFT        0x00000003
#define VGT_DEBUG_REG19__separate_out_busy_q__SHIFT__CI__VI 0x00000000
#define VGT_DEBUG_REG19__separate_out_indx_busy_q__SHIFT__CI__VI 0x00000001
#define VGT_DEBUG_REG19__spi_vsthread_fifo_busy_q__SHIFT__CI__VI 0x00000008
#define VGT_DEBUG_REG19__spi_vsvert_fifo_busy_q__SHIFT__CI__VI 0x00000009
#define VGT_DEBUG_REG1__SPARE0__SHIFT                   0x00000009
#define VGT_DEBUG_REG1__SPARE10__SHIFT                  0x00000015
#define VGT_DEBUG_REG1__SPARE11__SHIFT                  0x00000013
#define VGT_DEBUG_REG1__SPARE12__SHIFT                  0x00000011
#define VGT_DEBUG_REG1__SPARE1__SHIFT                   0x00000008
#define VGT_DEBUG_REG1__SPARE23__SHIFT                  0x00000017
#define VGT_DEBUG_REG1__SPARE25__SHIFT                  0x00000019
#define VGT_DEBUG_REG1__SPARE2__SHIFT                   0x00000007
#define VGT_DEBUG_REG1__SPARE3__SHIFT                   0x00000006
#define VGT_DEBUG_REG1__SPARE4__SHIFT                   0x00000005
#define VGT_DEBUG_REG1__SPARE5__SHIFT                   0x00000004
#define VGT_DEBUG_REG1__SPARE6__SHIFT                   0x00000003
#define VGT_DEBUG_REG1__SPARE7__SHIFT                   0x00000002
#define VGT_DEBUG_REG1__SPARE8__SHIFT                   0x00000001
#define VGT_DEBUG_REG1__SPARE9__SHIFT                   0x00000000
#define VGT_DEBUG_REG1__gog_out_indx_valid__SHIFT       0x0000001c
#define VGT_DEBUG_REG1__gog_out_prim_valid__SHIFT       0x0000001e
#define VGT_DEBUG_REG1__gs_pi_read__SHIFT               0x0000001b
#define VGT_DEBUG_REG1__out_indx_read__SHIFT            0x0000001d
#define VGT_DEBUG_REG1__out_prim_read__SHIFT            0x0000001f
#define VGT_DEBUG_REG1__pi_gs_valid__SHIFT              0x0000001a
#define VGT_DEBUG_REG1__pi_pt_valid__SHIFT              0x0000000c
#define VGT_DEBUG_REG1__pi_te_valid__SHIFT              0x0000000e
#define VGT_DEBUG_REG1__pi_vr_valid__SHIFT              0x0000000a
#define VGT_DEBUG_REG1__pt_out_indx_valid__SHIFT        0x00000014
#define VGT_DEBUG_REG1__pt_out_prim_valid__SHIFT        0x00000016
#define VGT_DEBUG_REG1__pt_pi_read__SHIFT               0x0000000d
#define VGT_DEBUG_REG1__te_grp_read__SHIFT              0x0000000f
#define VGT_DEBUG_REG1__te_out_data_valid__SHIFT        0x00000018
#define VGT_DEBUG_REG1__vr_out_indx_valid__SHIFT        0x00000010
#define VGT_DEBUG_REG1__vr_out_prim_valid__SHIFT        0x00000012
#define VGT_DEBUG_REG1__vr_pi_read__SHIFT               0x0000000b
#define VGT_DEBUG_REG20__SPARE17__SHIFT                 0x00000011
#define VGT_DEBUG_REG20__alloc_counter_q__SHIFT         0x00000012
#define VGT_DEBUG_REG20__curr_dealloc_distance_q__SHIFT 0x00000016
#define VGT_DEBUG_REG20__curr_slot_in_vtx_vect_q_not_0__SHIFT 0x0000001e
#define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexcount_not_0__SHIFT 0x00000010
#define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexindex__SHIFT 0x00000000
#define VGT_DEBUG_REG20__int_vtx_counter_q_not_0__SHIFT 0x0000001f
#define VGT_DEBUG_REG20__new_allocate_q__SHIFT          0x0000001d
#define VGT_DEBUG_REG21__buff_full_p1__SHIFT            0x00000018
#define VGT_DEBUG_REG21__eopg_p0_q__SHIFT               0x0000001e
#define VGT_DEBUG_REG21__eotg_r2_q__SHIFT               0x0000001a
#define VGT_DEBUG_REG21__full_state_p1_q__SHIFT         0x0000000f
#define VGT_DEBUG_REG21__indx_count_q_not_0__SHIFT      0x0000000d
#define VGT_DEBUG_REG21__indx_side_fifo_empty__SHIFT    0x00000001
#define VGT_DEBUG_REG21__indx_side_fifo_full__SHIFT     0x00000007
#define VGT_DEBUG_REG21__indx_side_indx_valid__SHIFT    0x00000010
#define VGT_DEBUG_REG21__interfaces_rtr__SHIFT          0x0000000c
#define VGT_DEBUG_REG21__is_event_p0_q__SHIFT           0x00000014
#define VGT_DEBUG_REG21__lshs_dealloc_p1__SHIFT         0x00000015
#define VGT_DEBUG_REG21__null_r2_q__SHIFT               0x0000001b
#define VGT_DEBUG_REG21__out_indx_fifo_empty__SHIFT     0x00000000
#define VGT_DEBUG_REG21__out_indx_fifo_full__SHIFT      0x00000006
#define VGT_DEBUG_REG21__p0_dr__SHIFT                   0x0000001c
#define VGT_DEBUG_REG21__p0_nobp__SHIFT                 0x0000001f
#define VGT_DEBUG_REG21__p0_rtr__SHIFT                  0x0000001d
#define VGT_DEBUG_REG21__pipe0_dr__SHIFT                0x00000002
#define VGT_DEBUG_REG21__pipe0_rtr__SHIFT               0x00000008
#define VGT_DEBUG_REG21__pipe1_dr__SHIFT                0x00000003
#define VGT_DEBUG_REG21__pipe1_rtr__SHIFT               0x00000009
#define VGT_DEBUG_REG21__pipe2_dr__SHIFT                0x00000004
#define VGT_DEBUG_REG21__pipe2_rtr__SHIFT               0x0000000a
#define VGT_DEBUG_REG21__stateid_p0_q__SHIFT            0x00000011
#define VGT_DEBUG_REG21__stream_id_r2_q__SHIFT          0x00000016
#define VGT_DEBUG_REG21__strmout_valid_p1__SHIFT        0x00000019
#define VGT_DEBUG_REG21__vsthread_buff_empty__SHIFT     0x00000005
#define VGT_DEBUG_REG21__vsthread_buff_full__SHIFT      0x0000000b
#define VGT_DEBUG_REG21__vtx_vect_counter_q_not_0__SHIFT 0x00000017
#define VGT_DEBUG_REG21__wait_for_external_eopg_q__SHIFT 0x0000000e
#define VGT_DEBUG_REG22__cm_state16__SHIFT              0x00000000
#define VGT_DEBUG_REG22__cm_state17__SHIFT              0x00000002
#define VGT_DEBUG_REG22__cm_state18__SHIFT              0x00000004
#define VGT_DEBUG_REG22__cm_state19__SHIFT              0x00000006
#define VGT_DEBUG_REG22__cm_state20__SHIFT              0x00000008
#define VGT_DEBUG_REG22__cm_state21__SHIFT              0x0000000a
#define VGT_DEBUG_REG22__cm_state22__SHIFT              0x0000000c
#define VGT_DEBUG_REG22__cm_state23__SHIFT              0x0000000e
#define VGT_DEBUG_REG22__cm_state24__SHIFT              0x00000010
#define VGT_DEBUG_REG22__cm_state25__SHIFT              0x00000012
#define VGT_DEBUG_REG22__cm_state26__SHIFT              0x00000014
#define VGT_DEBUG_REG22__cm_state27__SHIFT              0x00000016
#define VGT_DEBUG_REG22__cm_state28__SHIFT              0x00000018
#define VGT_DEBUG_REG22__cm_state29__SHIFT              0x0000001a
#define VGT_DEBUG_REG22__cm_state30__SHIFT              0x0000001c
#define VGT_DEBUG_REG22__cm_state31__SHIFT              0x0000001e
#define VGT_DEBUG_REG23__SPARE__SHIFT                   0x00000018
#define VGT_DEBUG_REG23__frmt_busy__SHIFT               0x00000000
#define VGT_DEBUG_REG23__new_verts_r2_q__SHIFT          0x0000000f
#define VGT_DEBUG_REG23__prim_dr_r2_q__SHIFT            0x0000000c
#define VGT_DEBUG_REG23__prim_fifo_empty__SHIFT         0x00000009
#define VGT_DEBUG_REG23__prim_fifo_full__SHIFT          0x0000000a
#define VGT_DEBUG_REG23__prim_r2_rtr__SHIFT             0x00000004
#define VGT_DEBUG_REG23__prim_r3_rtr__SHIFT             0x00000003
#define VGT_DEBUG_REG23__prim_state_sel_r2_q__SHIFT     0x00000015
#define VGT_DEBUG_REG23__rcm_frmt_prim_rtr__SHIFT       0x00000002
#define VGT_DEBUG_REG23__rcm_frmt_vert_rtr__SHIFT       0x00000001
#define VGT_DEBUG_REG23__vert_dr_r0_q__SHIFT            0x0000000e
#define VGT_DEBUG_REG23__vert_dr_r1_q__SHIFT            0x0000000d
#define VGT_DEBUG_REG23__vert_dr_r2_q__SHIFT            0x0000000b
#define VGT_DEBUG_REG23__vert_r0_rtr__SHIFT             0x00000008
#define VGT_DEBUG_REG23__vert_r1_rtr__SHIFT             0x00000007
#define VGT_DEBUG_REG23__vert_r2_rtr__SHIFT             0x00000006
#define VGT_DEBUG_REG23__vert_r3_rtr__SHIFT             0x00000005
#define VGT_DEBUG_REG23__verts_sent_r2_q__SHIFT         0x00000011
#define VGT_DEBUG_REG24__SPARE31__SHIFT                 0x0000001a
#define VGT_DEBUG_REG24__avail_es_rb_space_r0_q_23_0__SHIFT 0x00000000
#define VGT_DEBUG_REG24__dependent_st_cut_mode_q__SHIFT 0x00000018
#define VGT_DEBUG_REG25__active_sm_r0_q__SHIFT          0x0000001a
#define VGT_DEBUG_REG25__add_gs_rb_space_r0_q__SHIFT    0x0000001f
#define VGT_DEBUG_REG25__add_gs_rb_space_r1_q__SHIFT    0x0000001e
#define VGT_DEBUG_REG25__avail_gs_rb_space_r0_q_25_0__SHIFT 0x00000000
#define VGT_DEBUG_REG26__cm_state0__SHIFT__CI__VI       0x00000000
#define VGT_DEBUG_REG26__cm_state10__SHIFT__CI__VI      0x00000014
#define VGT_DEBUG_REG26__cm_state11__SHIFT__CI__VI      0x00000016
#define VGT_DEBUG_REG26__cm_state12__SHIFT__CI__VI      0x00000018
#define VGT_DEBUG_REG26__cm_state13__SHIFT__CI__VI      0x0000001a
#define VGT_DEBUG_REG26__cm_state14__SHIFT__CI__VI      0x0000001c
#define VGT_DEBUG_REG26__cm_state15__SHIFT__CI__VI      0x0000001e
#define VGT_DEBUG_REG26__cm_state1__SHIFT__CI__VI       0x00000002
#define VGT_DEBUG_REG26__cm_state2__SHIFT__CI__VI       0x00000004
#define VGT_DEBUG_REG26__cm_state3__SHIFT__CI__VI       0x00000006
#define VGT_DEBUG_REG26__cm_state4__SHIFT__CI__VI       0x00000008
#define VGT_DEBUG_REG26__cm_state5__SHIFT__CI__VI       0x0000000a
#define VGT_DEBUG_REG26__cm_state6__SHIFT__CI__VI       0x0000000c
#define VGT_DEBUG_REG26__cm_state7__SHIFT__CI__VI       0x0000000e
#define VGT_DEBUG_REG26__cm_state8__SHIFT__CI__VI       0x00000010
#define VGT_DEBUG_REG26__cm_state9__SHIFT__CI__VI       0x00000012
#define VGT_DEBUG_REG27__eop_p1_q__SHIFT                0x0000000b
#define VGT_DEBUG_REG27__event_flag_p1_q__SHIFT         0x0000000a
#define VGT_DEBUG_REG27__first_vsprim_of_gsprim_p0_q__SHIFT 0x00000013
#define VGT_DEBUG_REG27__gs_out_prim_type_p0_q__SHIFT   0x0000000c
#define VGT_DEBUG_REG27__gsc0_dr__SHIFT                 0x00000001
#define VGT_DEBUG_REG27__gsc0_rtr__SHIFT                0x00000005
#define VGT_DEBUG_REG27__gsc_2cycle_output__SHIFT       0x00000010
#define VGT_DEBUG_REG27__gsc_2nd_cycle_p0_q__SHIFT      0x00000011
#define VGT_DEBUG_REG27__gsc_eop_p0_q__SHIFT            0x0000000f
#define VGT_DEBUG_REG27__gsc_indx_count_p0_q__SHIFT     0x00000014
#define VGT_DEBUG_REG27__gsc_null_primitive_p0_q__SHIFT 0x0000000e
#define VGT_DEBUG_REG27__indices_to_send_p0_q__SHIFT    0x00000008
#define VGT_DEBUG_REG27__last_indx_of_prim_p1_q__SHIFT  0x00000007
#define VGT_DEBUG_REG27__last_indx_of_vsprim__SHIFT     0x00000012
#define VGT_DEBUG_REG27__last_vsprim_of_gsprim__SHIFT   0x0000001f
#define VGT_DEBUG_REG27__pipe0_dr__SHIFT                0x00000000
#define VGT_DEBUG_REG27__pipe0_rtr__SHIFT               0x00000004
#define VGT_DEBUG_REG27__pipe1_dr__SHIFT                0x00000002
#define VGT_DEBUG_REG27__pipe1_rtr__SHIFT               0x00000006
#define VGT_DEBUG_REG27__tm_pt_event_rtr__SHIFT         0x00000003
#define VGT_DEBUG_REG28__advance_inner_point_p1__SHIFT  0x00000017
#define VGT_DEBUG_REG28__advance_outer_point_p1__SHIFT  0x00000016
#define VGT_DEBUG_REG28__con_state_q__SHIFT             0x00000000
#define VGT_DEBUG_REG28__first_ring_of_patch_p0_q__SHIFT 0x00000010
#define VGT_DEBUG_REG28__last_edge_of_outer_ring_p0_q__SHIFT 0x00000012
#define VGT_DEBUG_REG28__last_point_of_inner_ring_p1__SHIFT 0x00000014
#define VGT_DEBUG_REG28__last_point_of_outer_ring_p1__SHIFT 0x00000013
#define VGT_DEBUG_REG28__last_ring_of_patch_p0_q__SHIFT 0x00000011
#define VGT_DEBUG_REG28__next_ring_is_rect_p0_q__SHIFT  0x00000018
#define VGT_DEBUG_REG28__outer_edge_tf_eq_one_p0_q__SHIFT 0x00000015
#define VGT_DEBUG_REG28__outer_parity_p0_q__SHIFT       0x0000000e
#define VGT_DEBUG_REG28__parallel_parity_p0_q__SHIFT    0x0000000f
#define VGT_DEBUG_REG28__pipe0_edge_dr__SHIFT           0x00000009
#define VGT_DEBUG_REG28__pipe0_edge_rtr__SHIFT          0x0000000c
#define VGT_DEBUG_REG28__pipe0_patch_dr__SHIFT          0x00000008
#define VGT_DEBUG_REG28__pipe0_patch_rtr__SHIFT         0x0000000b
#define VGT_DEBUG_REG28__pipe1_dr__SHIFT                0x0000000a
#define VGT_DEBUG_REG28__pipe1_edge_rtr__SHIFT          0x0000001e
#define VGT_DEBUG_REG28__pipe1_inner1_rtr__SHIFT        0x0000001b
#define VGT_DEBUG_REG28__pipe1_inner2_rtr__SHIFT        0x0000001c
#define VGT_DEBUG_REG28__pipe1_outer1_rtr__SHIFT        0x00000019
#define VGT_DEBUG_REG28__pipe1_outer2_rtr__SHIFT        0x0000001a
#define VGT_DEBUG_REG28__pipe1_patch_rtr__SHIFT         0x0000001d
#define VGT_DEBUG_REG28__pipe1_rtr__SHIFT               0x0000000d
#define VGT_DEBUG_REG28__process_tri_1st_2nd_half_p0_q__SHIFT 0x00000006
#define VGT_DEBUG_REG28__process_tri_center_poly_p0_q__SHIFT 0x00000007
#define VGT_DEBUG_REG28__process_tri_middle_p0_q__SHIFT 0x00000005
#define VGT_DEBUG_REG28__second_cycle_q__SHIFT          0x00000004
#define VGT_DEBUG_REG28__use_stored_inner_q_ring2__SHIFT 0x0000001f
#define VGT_DEBUG_REG29__advance_inner_point_p1__SHIFT  0x00000017
#define VGT_DEBUG_REG29__advance_outer_point_p1__SHIFT  0x00000016
#define VGT_DEBUG_REG29__con_state_q__SHIFT             0x00000000
#define VGT_DEBUG_REG29__first_ring_of_patch_p0_q__SHIFT 0x00000010
#define VGT_DEBUG_REG29__last_edge_of_outer_ring_p0_q__SHIFT 0x00000012
#define VGT_DEBUG_REG29__last_point_of_inner_ring_p1__SHIFT 0x00000014
#define VGT_DEBUG_REG29__last_point_of_outer_ring_p1__SHIFT 0x00000013
#define VGT_DEBUG_REG29__last_ring_of_patch_p0_q__SHIFT 0x00000011
#define VGT_DEBUG_REG29__next_ring_is_rect_p0_q__SHIFT  0x00000018
#define VGT_DEBUG_REG29__outer_edge_tf_eq_one_p0_q__SHIFT 0x00000015
#define VGT_DEBUG_REG29__outer_parity_p0_q__SHIFT       0x0000000e
#define VGT_DEBUG_REG29__parallel_parity_p0_q__SHIFT    0x0000000f
#define VGT_DEBUG_REG29__pipe0_edge_dr__SHIFT           0x00000009
#define VGT_DEBUG_REG29__pipe0_edge_rtr__SHIFT          0x0000000c
#define VGT_DEBUG_REG29__pipe0_patch_dr__SHIFT          0x00000008
#define VGT_DEBUG_REG29__pipe0_patch_rtr__SHIFT         0x0000000b
#define VGT_DEBUG_REG29__pipe1_dr__SHIFT                0x0000000a
#define VGT_DEBUG_REG29__pipe1_edge_rtr__SHIFT          0x0000001e
#define VGT_DEBUG_REG29__pipe1_inner1_rtr__SHIFT        0x0000001b
#define VGT_DEBUG_REG29__pipe1_inner2_rtr__SHIFT        0x0000001c
#define VGT_DEBUG_REG29__pipe1_outer1_rtr__SHIFT        0x00000019
#define VGT_DEBUG_REG29__pipe1_outer2_rtr__SHIFT        0x0000001a
#define VGT_DEBUG_REG29__pipe1_patch_rtr__SHIFT         0x0000001d
#define VGT_DEBUG_REG29__pipe1_rtr__SHIFT               0x0000000d
#define VGT_DEBUG_REG29__process_tri_1st_2nd_half_p0_q__SHIFT 0x00000006
#define VGT_DEBUG_REG29__process_tri_center_poly_p0_q__SHIFT 0x00000007
#define VGT_DEBUG_REG29__process_tri_middle_p0_q__SHIFT 0x00000005
#define VGT_DEBUG_REG29__second_cycle_q__SHIFT          0x00000004
#define VGT_DEBUG_REG29__use_stored_inner_q_ring3__SHIFT 0x0000001f
#define VGT_DEBUG_REG2__SPARE__SHIFT__CI__VI            0x0000001d
#define VGT_DEBUG_REG2__SPARE__SHIFT__SI                0x00000000
#define VGT_DEBUG_REG2__grpModBusy__SHIFT__CI__VI       0x00000007
#define VGT_DEBUG_REG2__hsInputFifoEmpty__SHIFT__CI__VI 0x0000000c
#define VGT_DEBUG_REG2__hsInputFifoFull__SHIFT__CI__VI  0x00000012
#define VGT_DEBUG_REG2__hsTifFifoEmpty__SHIFT__CI__VI   0x0000000d
#define VGT_DEBUG_REG2__hsTifFifoFull__SHIFT__CI__VI    0x00000013
#define VGT_DEBUG_REG2__hsVertFifoEmpty__SHIFT__CI__VI  0x0000000a
#define VGT_DEBUG_REG2__hsVertFifoFull__SHIFT__CI__VI   0x00000010
#define VGT_DEBUG_REG2__hsWaveFifoEmpty__SHIFT__CI__VI  0x0000000b
#define VGT_DEBUG_REG2__hsWaveFifoFull__SHIFT__CI__VI   0x00000011
#define VGT_DEBUG_REG2__hs_grp_busy__SHIFT__CI__VI      0x00000000
#define VGT_DEBUG_REG2__hs_noif_busy__SHIFT__CI__VI     0x00000001
#define VGT_DEBUG_REG2__hs_te11_tess_input_rts__SHIFT__CI__VI 0x00000006
#define VGT_DEBUG_REG2__lsFwaveFlag__SHIFT__CI__VI      0x0000001b
#define VGT_DEBUG_REG2__lsVertFifoEmpty__SHIFT__CI__VI  0x00000008
#define VGT_DEBUG_REG2__lsVertFifoFull__SHIFT__CI__VI   0x0000000e
#define VGT_DEBUG_REG2__lsVertIfBusy_0__SHIFT__CI__VI   0x00000003
#define VGT_DEBUG_REG2__lsWaveFifoEmpty__SHIFT__CI__VI  0x00000009
#define VGT_DEBUG_REG2__lsWaveFifoFull__SHIFT__CI__VI   0x0000000f
#define VGT_DEBUG_REG2__lsWaveIfBusy_0__SHIFT__CI__VI   0x00000005
#define VGT_DEBUG_REG2__lsWaveSendFlush__SHIFT__CI__VI  0x0000001c
#define VGT_DEBUG_REG2__ls_sh_id__SHIFT__CI__VI         0x0000001a
#define VGT_DEBUG_REG2__p0_dr__SHIFT__CI__VI            0x00000016
#define VGT_DEBUG_REG2__p0_rtr__SHIFT__CI__VI           0x00000014
#define VGT_DEBUG_REG2__p0_rts__SHIFT__CI__VI           0x00000018
#define VGT_DEBUG_REG2__p1_dr__SHIFT__CI__VI            0x00000017
#define VGT_DEBUG_REG2__p1_rtr__SHIFT__CI__VI           0x00000015
#define VGT_DEBUG_REG2__p1_rts__SHIFT__CI__VI           0x00000019
#define VGT_DEBUG_REG2__te11_hs_tess_input_rtr__SHIFT__CI__VI 0x00000004
#define VGT_DEBUG_REG2__tfmmIsBusy__SHIFT__CI__VI       0x00000002
#define VGT_DEBUG_REG30__dynamic_hs_p0_q__SHIFT__CI     0x00000018
#define VGT_DEBUG_REG30__event_or_null_p0_q__SHIFT__CI  0x00000003
#define VGT_DEBUG_REG30__first_data_chunk_invalid_p0_q__SHIFT__CI 0x0000001b
#define VGT_DEBUG_REG30__first_data_ret_of_req_p0_q__SHIFT__CI 0x0000001a
#define VGT_DEBUG_REG30__first_fetch_of_tg_p0_q__SHIFT__CI 0x00000019
#define VGT_DEBUG_REG30__last_tf_of_tg__SHIFT__CI       0x00000013
#define VGT_DEBUG_REG30__pipe0_dr__SHIFT__CI            0x00000000
#define VGT_DEBUG_REG30__pipe0_rtr__SHIFT__CI           0x00000004
#define VGT_DEBUG_REG30__pipe0_tf_dr__SHIFT__CI         0x00000001
#define VGT_DEBUG_REG30__pipe1_rtr__SHIFT__CI           0x00000005
#define VGT_DEBUG_REG30__pipe1_tf_rtr__SHIFT__CI        0x00000006
#define VGT_DEBUG_REG30__pipe2_dr__SHIFT__CI            0x00000002
#define VGT_DEBUG_REG30__pipe2_rtr__SHIFT__CI           0x00000007
#define VGT_DEBUG_REG30__pipe4_dr__SHIFT__CI            0x0000001e
#define VGT_DEBUG_REG30__pipe4_rtr__SHIFT__CI           0x0000001f
#define VGT_DEBUG_REG30__tf_fetch_state_q__SHIFT__CI    0x00000010
#define VGT_DEBUG_REG30__tf_pointer_p0_q__SHIFT__CI     0x00000014
#define VGT_DEBUG_REG30__tf_xfer_count_p2_q__SHIFT__CI  0x0000001c
#define VGT_DEBUG_REG30__ttp_patch_fifo_empty__SHIFT__CI 0x00000009
#define VGT_DEBUG_REG30__ttp_patch_fifo_full__SHIFT__CI 0x00000008
#define VGT_DEBUG_REG30__ttp_tf0_fifo_empty__SHIFT__CI  0x0000000a
#define VGT_DEBUG_REG30__ttp_tf1_fifo_empty__SHIFT__CI  0x0000000b
#define VGT_DEBUG_REG30__ttp_tf2_fifo_empty__SHIFT__CI  0x0000000c
#define VGT_DEBUG_REG30__ttp_tf3_fifo_empty__SHIFT__CI  0x0000000d
#define VGT_DEBUG_REG30__ttp_tf4_fifo_empty__SHIFT__CI  0x0000000e
#define VGT_DEBUG_REG30__ttp_tf5_fifo_empty__SHIFT__CI  0x0000000f
#define VGT_DEBUG_REG31__inner_ring_done_q__SHIFT__CI__VI 0x0000001f
#define VGT_DEBUG_REG31__outer_ring_done_q__SHIFT__CI__VI 0x0000001e
#define VGT_DEBUG_REG31__pg_con_inner_point1_rts__SHIFT__CI__VI 0x00000016
#define VGT_DEBUG_REG31__pg_con_inner_point2_rts__SHIFT__CI__VI 0x00000017
#define VGT_DEBUG_REG31__pg_con_outer_point1_rts__SHIFT__CI__VI 0x00000014
#define VGT_DEBUG_REG31__pg_con_outer_point2_rts__SHIFT__CI__VI 0x00000015
#define VGT_DEBUG_REG31__pg_edge_fifo_empty__SHIFT__CI__VI 0x00000019
#define VGT_DEBUG_REG31__pg_edge_fifo_full__SHIFT__CI__VI 0x0000001c
#define VGT_DEBUG_REG31__pg_inner3_perp_fifo_empty__SHIFT__CI__VI 0x0000001a
#define VGT_DEBUG_REG31__pg_inner_perp_fifo_full__SHIFT__CI__VI 0x0000001d
#define VGT_DEBUG_REG31__pg_patch_fifo_empty__SHIFT__CI__VI 0x00000018
#define VGT_DEBUG_REG31__pg_patch_fifo_full__SHIFT__CI__VI 0x0000001b
#define VGT_DEBUG_REG31__pipe0_dr__SHIFT__CI__VI        0x00000000
#define VGT_DEBUG_REG31__pipe0_rtr__SHIFT__CI__VI       0x00000001
#define VGT_DEBUG_REG31__pipe1_inner_dr__SHIFT__CI__VI  0x00000003
#define VGT_DEBUG_REG31__pipe1_outer_dr__SHIFT__CI__VI  0x00000002
#define VGT_DEBUG_REG31__pipe2_inner_dr__SHIFT__CI__VI  0x00000005
#define VGT_DEBUG_REG31__pipe2_inner_rtr__SHIFT__CI__VI 0x0000000d
#define VGT_DEBUG_REG31__pipe2_outer_dr__SHIFT__CI__VI  0x00000004
#define VGT_DEBUG_REG31__pipe2_outer_rtr__SHIFT__CI__VI 0x0000000c
#define VGT_DEBUG_REG31__pipe3_inner_dr__SHIFT__CI__VI  0x00000007
#define VGT_DEBUG_REG31__pipe3_inner_rtr__SHIFT__CI__VI 0x0000000f
#define VGT_DEBUG_REG31__pipe3_outer_dr__SHIFT__CI__VI  0x00000006
#define VGT_DEBUG_REG31__pipe3_outer_rtr__SHIFT__CI__VI 0x0000000e
#define VGT_DEBUG_REG31__pipe4_inner_dr__SHIFT__CI__VI  0x00000009
#define VGT_DEBUG_REG31__pipe4_inner_rtr__SHIFT__CI__VI 0x00000011
#define VGT_DEBUG_REG31__pipe4_outer_dr__SHIFT__CI__VI  0x00000008
#define VGT_DEBUG_REG31__pipe4_outer_rtr__SHIFT__CI__VI 0x00000010
#define VGT_DEBUG_REG31__pipe5_inner_dr__SHIFT__CI__VI  0x0000000b
#define VGT_DEBUG_REG31__pipe5_inner_rtr__SHIFT__CI__VI 0x00000013
#define VGT_DEBUG_REG31__pipe5_outer_dr__SHIFT__CI__VI  0x0000000a
#define VGT_DEBUG_REG31__pipe5_outer_rtr__SHIFT__CI__VI 0x00000012
#define VGT_DEBUG_REG32__SPARE__SHIFT__CI__VI           0x0000001c
#define VGT_DEBUG_REG32__SPARE__SHIFT__SI               0x0000001f
#define VGT_DEBUG_REG32__event_flag_p5_q__SHIFT__CI__VI 0x00000008
#define VGT_DEBUG_REG32__event_null_special_p0_q__SHIFT__CI__VI 0x00000007
#define VGT_DEBUG_REG32__fifos_rtr__SHIFT__CI__VI       0x0000001b
#define VGT_DEBUG_REG32__first_point_of_edge_p5_q__SHIFT__CI__VI 0x0000000a
#define VGT_DEBUG_REG32__first_point_of_patch_p5_q__SHIFT__CI__VI 0x00000009
#define VGT_DEBUG_REG32__first_ring_of_patch__SHIFT__CI__VI 0x00000000
#define VGT_DEBUG_REG32__inner2_fifos_rtr__SHIFT__CI__VI 0x00000018
#define VGT_DEBUG_REG32__inner_fifos_rtr__SHIFT__CI__VI 0x00000019
#define VGT_DEBUG_REG32__last_edge_of_inner_ring__SHIFT__CI__VI 0x00000004
#define VGT_DEBUG_REG32__last_edge_of_outer_ring__SHIFT__CI__VI 0x00000002
#define VGT_DEBUG_REG32__last_patch_of_tg_p0_q__SHIFT__CI__VI 0x00000006
#define VGT_DEBUG_REG32__last_patch_of_tg_p5_q__SHIFT__CI__VI 0x0000000b
#define VGT_DEBUG_REG32__last_point_of_inner_edge__SHIFT__CI__VI 0x00000005
#define VGT_DEBUG_REG32__last_point_of_outer_edge__SHIFT__CI__VI 0x00000003
#define VGT_DEBUG_REG32__last_ring_of_patch__SHIFT__CI__VI 0x00000001
#define VGT_DEBUG_REG32__outer_fifos_rtr__SHIFT__CI__VI 0x0000001a
#define VGT_DEBUG_REG32__pg_edge_fifo2_full__SHIFT__CI__VI 0x00000011
#define VGT_DEBUG_REG32__pg_edge_fifo3_full__SHIFT__CI__VI 0x00000010
#define VGT_DEBUG_REG32__pg_inner2_point_fifo_full__SHIFT__CI__VI 0x00000014
#define VGT_DEBUG_REG32__pg_inner3_point_fifo_full__SHIFT__CI__VI 0x00000012
#define VGT_DEBUG_REG32__pg_inner_point_fifo_full__SHIFT__CI__VI 0x00000016
#define VGT_DEBUG_REG32__pg_outer2_point_fifo_full__SHIFT__CI__VI 0x00000015
#define VGT_DEBUG_REG32__pg_outer3_point_fifo_full__SHIFT__CI__VI 0x00000013
#define VGT_DEBUG_REG32__pg_outer_point_fifo_full__SHIFT__CI__VI 0x00000017
#define VGT_DEBUG_REG32__pipe5_inner2_rtr__SHIFT__CI__VI 0x0000000f
#define VGT_DEBUG_REG32__pipe5_inner3_rtr__SHIFT__CI__VI 0x0000000e
#define VGT_DEBUG_REG32__tess_topology_p5_q__SHIFT__CI__VI 0x0000000c
#define VGT_DEBUG_REG33__con_prim_fifo_empty__SHIFT__CI__VI 0x00000012
#define VGT_DEBUG_REG33__con_prim_fifo_full__SHIFT__CI__VI 0x00000010
#define VGT_DEBUG_REG33__con_ring1_busy__SHIFT__CI__VI  0x0000001f
#define VGT_DEBUG_REG33__con_ring2_busy__SHIFT__CI__VI  0x0000001e
#define VGT_DEBUG_REG33__con_ring3_busy__SHIFT__CI__VI  0x0000001d
#define VGT_DEBUG_REG33__con_vert_fifo_empty__SHIFT__CI__VI 0x00000013
#define VGT_DEBUG_REG33__con_vert_fifo_full__SHIFT__CI__VI 0x00000011
#define VGT_DEBUG_REG33__first_prim_of_patch_q__SHIFT__CI__VI 0x0000000f
#define VGT_DEBUG_REG33__last_patch_of_tg_p0_q__SHIFT__CI__VI 0x00000014
#define VGT_DEBUG_REG33__pipe0_patch_dr__SHIFT__CI__VI  0x00000000
#define VGT_DEBUG_REG33__pipe0_patch_rtr__SHIFT__CI__VI 0x00000004
#define VGT_DEBUG_REG33__pipe1_dr__SHIFT__CI__VI        0x00000002
#define VGT_DEBUG_REG33__pipe1_patch_rtr__SHIFT__CI__VI 0x0000000c
#define VGT_DEBUG_REG33__pipe2_dr__SHIFT__CI__VI        0x00000003
#define VGT_DEBUG_REG33__pipe2_rtr__SHIFT__CI__VI       0x00000007
#define VGT_DEBUG_REG33__pipe3_dr__SHIFT__CI__VI        0x00000008
#define VGT_DEBUG_REG33__pipe3_rtr__SHIFT__CI__VI       0x00000009
#define VGT_DEBUG_REG33__ring1_in_sync_q__SHIFT__CI__VI 0x0000000b
#define VGT_DEBUG_REG33__ring1_pipe1_dr__SHIFT__CI__VI  0x00000006
#define VGT_DEBUG_REG33__ring1_valid_p2__SHIFT__CI__VI  0x00000017
#define VGT_DEBUG_REG33__ring2_in_sync_q__SHIFT__CI__VI 0x0000000a
#define VGT_DEBUG_REG33__ring2_pipe1_dr__SHIFT__CI__VI  0x00000005
#define VGT_DEBUG_REG33__ring2_valid_p2__SHIFT__CI__VI  0x00000016
#define VGT_DEBUG_REG33__ring3_in_sync_q__SHIFT__CI__VI 0x0000000d
#define VGT_DEBUG_REG33__ring3_pipe1_dr__SHIFT__CI__VI  0x00000001
#define VGT_DEBUG_REG33__ring3_valid_p2__SHIFT__CI__VI  0x00000015
#define VGT_DEBUG_REG33__te11_out_vert_gs_en__SHIFT__CI__VI 0x0000001c
#define VGT_DEBUG_REG33__tess_topology_p0_q__SHIFT__CI__VI 0x0000001a
#define VGT_DEBUG_REG33__tess_type_p0_q__SHIFT__CI__VI  0x00000018
#define VGT_DEBUG_REG33__tm_te11_event_rtr__SHIFT__CI__VI 0x0000000e
#define VGT_DEBUG_REG34__advance_inner_point_p1__SHIFT__CI__VI 0x00000017
#define VGT_DEBUG_REG34__advance_outer_point_p1__SHIFT__CI__VI 0x00000016
#define VGT_DEBUG_REG34__con_state_q__SHIFT__CI__VI     0x00000000
#define VGT_DEBUG_REG34__first_ring_of_patch_p0_q__SHIFT__CI__VI 0x00000010
#define VGT_DEBUG_REG34__last_edge_of_outer_ring_p0_q__SHIFT__CI__VI 0x00000012
#define VGT_DEBUG_REG34__last_point_of_inner_ring_p1__SHIFT__CI__VI 0x00000014
#define VGT_DEBUG_REG34__last_point_of_outer_ring_p1__SHIFT__CI__VI 0x00000013
#define VGT_DEBUG_REG34__last_ring_of_patch_p0_q__SHIFT__CI__VI 0x00000011
#define VGT_DEBUG_REG34__next_ring_is_rect_p0_q__SHIFT__CI__VI 0x00000018
#define VGT_DEBUG_REG34__outer_edge_tf_eq_one_p0_q__SHIFT__CI__VI 0x00000015
#define VGT_DEBUG_REG34__outer_parity_p0_q__SHIFT__CI__VI 0x0000000e
#define VGT_DEBUG_REG34__parallel_parity_p0_q__SHIFT__CI__VI 0x0000000f
#define VGT_DEBUG_REG34__pipe0_edge_dr__SHIFT__CI__VI   0x00000009
#define VGT_DEBUG_REG34__pipe0_edge_rtr__SHIFT__CI__VI  0x0000000c
#define VGT_DEBUG_REG34__pipe0_patch_dr__SHIFT__CI__VI  0x00000008
#define VGT_DEBUG_REG34__pipe0_patch_rtr__SHIFT__CI__VI 0x0000000b
#define VGT_DEBUG_REG34__pipe1_dr__SHIFT__CI__VI        0x0000000a
#define VGT_DEBUG_REG34__pipe1_edge_rtr__SHIFT__CI__VI  0x0000001e
#define VGT_DEBUG_REG34__pipe1_inner1_rtr__SHIFT__CI__VI 0x0000001b
#define VGT_DEBUG_REG34__pipe1_inner2_rtr__SHIFT__CI__VI 0x0000001c
#define VGT_DEBUG_REG34__pipe1_outer1_rtr__SHIFT__CI__VI 0x00000019
#define VGT_DEBUG_REG34__pipe1_outer2_rtr__SHIFT__CI__VI 0x0000001a
#define VGT_DEBUG_REG34__pipe1_patch_rtr__SHIFT__CI__VI 0x0000001d
#define VGT_DEBUG_REG34__pipe1_rtr__SHIFT__CI__VI       0x0000000d
#define VGT_DEBUG_REG34__process_tri_1st_2nd_half_p0_q__SHIFT__CI__VI 0x00000006
#define VGT_DEBUG_REG34__process_tri_center_poly_p0_q__SHIFT__CI__VI 0x00000007
#define VGT_DEBUG_REG34__process_tri_middle_p0_q__SHIFT__CI__VI 0x00000005
#define VGT_DEBUG_REG34__second_cycle_q__SHIFT__CI__VI  0x00000004
#define VGT_DEBUG_REG34__use_stored_inner_q_ring1__SHIFT__CI__VI 0x0000001f
#define VGT_DEBUG_REG35__TC_VGT_rdret_data_in__SHIFT__CI 0x0000001f
#define VGT_DEBUG_REG35__VGT_TC_rdnfo_stall_out__SHIFT__CI 0x0000001e
#define VGT_DEBUG_REG35__VGT_TC_rdreq_send_out__SHIFT__CI 0x0000001d
#define VGT_DEBUG_REG35__event_flag_p1_q__SHIFT__CI     0x00000012
#define VGT_DEBUG_REG35__first_req_of_tg_p1_q__SHIFT__CI 0x0000001c
#define VGT_DEBUG_REG35__last_req_of_tg_p2__SHIFT__CI   0x0000000b
#define VGT_DEBUG_REG35__null_flag_p1_q__SHIFT__CI      0x00000013
#define VGT_DEBUG_REG35__pipe0_dr__SHIFT__CI            0x00000000
#define VGT_DEBUG_REG35__pipe0_rtr__SHIFT__CI           0x00000002
#define VGT_DEBUG_REG35__pipe1_dr__SHIFT__CI            0x00000001
#define VGT_DEBUG_REG35__pipe1_rtr__SHIFT__CI           0x00000003
#define VGT_DEBUG_REG35__second_tf_ret_data_q__SHIFT__CI 0x0000001b
#define VGT_DEBUG_REG35__spi_vgt_hs_done_cnt_q__SHIFT__CI 0x0000000c
#define VGT_DEBUG_REG35__tf_data_fifo_busy_q__SHIFT__CI 0x00000006
#define VGT_DEBUG_REG35__tf_data_fifo_cnt_q__SHIFT__CI  0x00000014
#define VGT_DEBUG_REG35__tf_data_fifo_rtr_q__SHIFT__CI  0x00000007
#define VGT_DEBUG_REG35__tf_skid_fifo_empty__SHIFT__CI  0x00000008
#define VGT_DEBUG_REG35__tf_skid_fifo_full__SHIFT__CI   0x00000009
#define VGT_DEBUG_REG35__tfreq_tg_fifo_empty__SHIFT__CI 0x00000004
#define VGT_DEBUG_REG35__tfreq_tg_fifo_full__SHIFT__CI  0x00000005
#define VGT_DEBUG_REG35__vgt_tc_rdreq_rtr_q__SHIFT__CI  0x0000000a
#define VGT_DEBUG_REG3__hsWaveRelInd__SHIFT__CI__VI     0x0000001a
#define VGT_DEBUG_REG3__lsPatchCnt__SHIFT__CI__VI       0x00000012
#define VGT_DEBUG_REG3__lsTgRelInd__SHIFT__CI__VI       0x00000000
#define VGT_DEBUG_REG3__lsWaveRelInd__SHIFT__CI__VI     0x0000000c
#define VGT_DEBUG_REG4__SPARE__SHIFT__CI__VI            0x0000001f
#define VGT_DEBUG_REG4__SPARE__SHIFT__SI                0x00000000
#define VGT_DEBUG_REG4__hsCpCnt__SHIFT__CI__VI          0x00000018
#define VGT_DEBUG_REG4__hsFwaveFlag__SHIFT__CI__VI      0x0000001e
#define VGT_DEBUG_REG4__hsPatchCnt__SHIFT__CI__VI       0x00000000
#define VGT_DEBUG_REG4__hsPrimId_15_0__SHIFT__CI__VI    0x00000008
#define VGT_DEBUG_REG4__hsWaveSendFlush__SHIFT__CI__VI  0x0000001d
#define VGT_DEBUG_REG5__SPARE1__SHIFT__CI__VI           0x00000018
#define VGT_DEBUG_REG5__SPARE2__SHIFT__CI__VI           0x00000010
#define VGT_DEBUG_REG5__SPARE3__SHIFT__CI__VI           0x00000008
#define VGT_DEBUG_REG5__SPARE4__SHIFT__CI__VI           0x00000000
#define VGT_DEBUG_REG5__hsVertCreditCnt_0__SHIFT__CI__VI 0x0000000b
#define VGT_DEBUG_REG5__hsWaveCreditCnt_0__SHIFT__CI__VI 0x00000003
#define VGT_DEBUG_REG5__lsVertCreditCnt_0__SHIFT__CI__VI 0x0000001b
#define VGT_DEBUG_REG5__lsWaveCreditCnt_0__SHIFT__CI__VI 0x00000013
#define VGT_DEBUG_REG6__debug_BASE__SHIFT__CI__VI       0x00000000
#define VGT_DEBUG_REG6__debug_SIZE__SHIFT__CI__VI       0x00000010
#define VGT_DEBUG_REG7__SPARE__SHIFT__CI__VI            0x00000005
#define VGT_DEBUG_REG7__TF_addr__SHIFT__CI__VI          0x00000010
#define VGT_DEBUG_REG7__debug_tfmmFifoEmpty__SHIFT__CI__VI 0x00000000
#define VGT_DEBUG_REG7__debug_tfmmFifoFull__SHIFT__CI__VI 0x00000001
#define VGT_DEBUG_REG7__hs_pipe0_dr__SHIFT__CI__VI      0x00000002
#define VGT_DEBUG_REG7__hs_pipe0_rtr__SHIFT__CI__VI     0x00000003
#define VGT_DEBUG_REG7__hs_pipe1_rtr__SHIFT__CI__VI     0x00000004
#define VGT_DEBUG_REG8__VGT_SPI_esvert_rtr_q__SHIFT     0x00000016
#define VGT_DEBUG_REG8__VGT_SPI_gsprim_rtr_q__SHIFT     0x00000013
#define VGT_DEBUG_REG8__es_gs_rtr__SHIFT                0x0000000e
#define VGT_DEBUG_REG8__gs_event_fifo_empty__SHIFT      0x00000019
#define VGT_DEBUG_REG8__gs_event_fifo_rtr__SHIFT        0x0000000f
#define VGT_DEBUG_REG8__gs_tbl_r3_rtr__SHIFT            0x00000011
#define VGT_DEBUG_REG8__gs_tbl_valid_r3_q__SHIFT        0x00000005
#define VGT_DEBUG_REG8__gsprim_buff_empty_q__SHIFT      0x0000001a
#define VGT_DEBUG_REG8__gsprim_buff_full_q__SHIFT       0x0000001b
#define VGT_DEBUG_REG8__hold_for_es_flush__SHIFT        0x00000018
#define VGT_DEBUG_REG8__prim_skid_fifo_empty__SHIFT     0x00000012
#define VGT_DEBUG_REG8__r0_rtr__SHIFT                   0x0000000a
#define VGT_DEBUG_REG8__r1_inst_rtr__SHIFT              0x00000002
#define VGT_DEBUG_REG8__r1_rtr__SHIFT                   0x0000000b
#define VGT_DEBUG_REG8__r2_indx_rtr__SHIFT              0x0000000c
#define VGT_DEBUG_REG8__r2_no_bp_rtr__SHIFT             0x00000017
#define VGT_DEBUG_REG8__r2_rtr__SHIFT                   0x0000000d
#define VGT_DEBUG_REG8__rcm_busy_q__SHIFT__CI__VI       0x00000000
#define VGT_DEBUG_REG8__rcm_noif_busy_q__SHIFT__CI__VI  0x00000001
#define VGT_DEBUG_REG8__spi_esvert_fifo_busy_q__SHIFT   0x00000004
#define VGT_DEBUG_REG8__spi_gsprim_fifo_busy_q__SHIFT   0x00000003
#define VGT_DEBUG_REG8__te_prim_fifo_empty__SHIFT       0x0000001c
#define VGT_DEBUG_REG8__te_prim_fifo_full__SHIFT        0x0000001d
#define VGT_DEBUG_REG8__te_vert_fifo_empty__SHIFT       0x0000001e
#define VGT_DEBUG_REG8__te_vert_fifo_full__SHIFT        0x0000001f
#define VGT_DEBUG_REG8__tm_rcm_es_tbl_rtr__SHIFT        0x00000015
#define VGT_DEBUG_REG8__tm_rcm_gs_event_rtr__SHIFT      0x00000010
#define VGT_DEBUG_REG8__tm_rcm_gs_tbl_rtr__SHIFT        0x00000014
#define VGT_DEBUG_REG8__valid_r0_q__SHIFT               0x00000006
#define VGT_DEBUG_REG8__valid_r1_q__SHIFT               0x00000007
#define VGT_DEBUG_REG8__valid_r2__SHIFT                 0x00000008
#define VGT_DEBUG_REG8__valid_r2_q__SHIFT               0x00000009
#define VGT_DEBUG_REG9__SPARE0__SHIFT                   0x0000001e
#define VGT_DEBUG_REG9__eop_indx_r3__SHIFT              0x00000004
#define VGT_DEBUG_REG9__eop_prim_r3__SHIFT              0x00000005
#define VGT_DEBUG_REG9__es_eov_r3__SHIFT                0x00000006
#define VGT_DEBUG_REG9__es_per_gs_vert_cnt_r3_q_not_0__SHIFT 0x00000019
#define VGT_DEBUG_REG9__es_tbl_state_r3_q_0__SHIFT      0x00000007
#define VGT_DEBUG_REG9__gs_eov_r3__SHIFT                0x00000003
#define VGT_DEBUG_REG9__gs_instancing_state_q__SHIFT    0x00000018
#define VGT_DEBUG_REG9__gs_pending_state_r3_q__SHIFT    0x00000016
#define VGT_DEBUG_REG9__gs_prim_per_es_ctr_r3_q_not_0__SHIFT 0x0000001a
#define VGT_DEBUG_REG9__gs_tbl_eop_r3_q__SHIFT          0x00000012
#define VGT_DEBUG_REG9__gs_tbl_num_es_per_gs_r3_q_not_0__SHIFT 0x0000000a
#define VGT_DEBUG_REG9__gs_tbl_prim_cnt_r3_q__SHIFT     0x0000000b
#define VGT_DEBUG_REG9__gs_tbl_state_r3_q__SHIFT        0x00000013
#define VGT_DEBUG_REG9__indices_to_send_r2_q__SHIFT     0x00000000
#define VGT_DEBUG_REG9__invalidate_rb_roll_over_q__SHIFT 0x00000017
#define VGT_DEBUG_REG9__off_chip_hs_r2_q__SHIFT         0x0000001f
#define VGT_DEBUG_REG9__pending_es_flush_r3__SHIFT      0x00000009
#define VGT_DEBUG_REG9__pending_es_send_r3_q__SHIFT     0x00000008
#define VGT_DEBUG_REG9__pre_r0_rtr__SHIFT               0x0000001b
#define VGT_DEBUG_REG9__valid_indices_r3__SHIFT         0x00000002
#define VGT_DEBUG_REG9__valid_pre_r0_q__SHIFT           0x0000001d
#define VGT_DEBUG_REG9__valid_r3_q__SHIFT               0x0000001c
#define VGT_DMA_BASE_HI__BASE_ADDR__SHIFT               0x00000000
#define VGT_DMA_BASE__BASE_ADDR__SHIFT                  0x00000000
#define VGT_DMA_CONTROL__IA_SWITCH_ON_EOP__SHIFT__CI__VI 0x00000011
#define VGT_DMA_CONTROL__PRIMGROUP_SIZE__SHIFT__CI__VI  0x00000000
#define VGT_DMA_CONTROL__WD_SWITCH_ON_EOP__SHIFT__CI__VI 0x00000014
#define VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH__SHIFT 0x00000000
#define VGT_DMA_INDEX_TYPE__ATC__SHIFT__CI              0x00000008
#define VGT_DMA_INDEX_TYPE__BUF_TYPE__SHIFT__CI__VI     0x00000004
#define VGT_DMA_INDEX_TYPE__INDEX_TYPE__SHIFT           0x00000000
#define VGT_DMA_INDEX_TYPE__NOT_EOP__SHIFT__CI__VI      0x00000009
#define VGT_DMA_INDEX_TYPE__RDREQ_POLICY__SHIFT__CI__VI 0x00000006
#define VGT_DMA_INDEX_TYPE__REQ_PATH__SHIFT__CI__VI     0x0000000a
#define VGT_DMA_INDEX_TYPE__SWAP_MODE__SHIFT            0x00000002
#define VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP__SHIFT__CI__VI 0x00000008
#define VGT_DMA_MAX_SIZE__MAX_SIZE__SHIFT               0x00000000
#define VGT_DMA_NUM_INSTANCES__NUM_INSTANCES__SHIFT     0x00000000
#define VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE__SHIFT__CI__VI 0x00000000
#define VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH__SHIFT 0x00000000
#define VGT_DMA_SIZE__NUM_INDICES__SHIFT                0x00000000
#define VGT_DRAW_INITIATOR__MAJOR_MODE__SHIFT           0x00000002
#define VGT_DRAW_INITIATOR__NOT_EOP__SHIFT              0x00000005
#define VGT_DRAW_INITIATOR__SOURCE_SELECT__SHIFT        0x00000000
#define VGT_DRAW_INITIATOR__SPRITE_EN_R6XX__SHIFT       0x00000004
#define VGT_DRAW_INITIATOR__USE_OPAQUE__SHIFT           0x00000006
#define VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH__SHIFT 0x00000000
#define VGT_ENHANCE__MISC__SHIFT                        0x00000000
#define VGT_ESGS_RING_ITEMSIZE__ITEMSIZE__SHIFT         0x00000000
#define VGT_ESGS_RING_SIZE__MEM_SIZE__SHIFT             0x00000000
#define VGT_ES_PER_GS__ES_PER_GS__SHIFT                 0x00000000
#define VGT_EVENT_ADDRESS_REG__ADDRESS_LOW__SHIFT       0x00000000
#define VGT_EVENT_INITIATOR__ADDRESS_HI__SHIFT          0x00000012
#define VGT_EVENT_INITIATOR__EVENT_TYPE__SHIFT          0x00000000
#define VGT_EVENT_INITIATOR__EXTENDED_EVENT__SHIFT      0x0000001b
#define VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH__SHIFT        0x00000008
#define VGT_FIFO_DEPTHS__RESERVED_0__SHIFT              0x00000007
#define VGT_FIFO_DEPTHS__RESERVED_1__SHIFT__SI__CI      0x00000016
#define VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH__SHIFT    0x00000000
#define VGT_GROUP_DECR__DECR__SHIFT                     0x00000000
#define VGT_GROUP_FIRST_DECR__FIRST_DECR__SHIFT         0x00000000
#define VGT_GROUP_PRIM_TYPE__PRIM_ORDER__SHIFT          0x00000010
#define VGT_GROUP_PRIM_TYPE__PRIM_TYPE__SHIFT           0x00000000
#define VGT_GROUP_PRIM_TYPE__RETAIN_ORDER__SHIFT        0x0000000e
#define VGT_GROUP_PRIM_TYPE__RETAIN_QUADS__SHIFT        0x0000000f
#define VGT_GROUP_VECT_0_CNTL__COMP_W_EN__SHIFT         0x00000003
#define VGT_GROUP_VECT_0_CNTL__COMP_X_EN__SHIFT         0x00000000
#define VGT_GROUP_VECT_0_CNTL__COMP_Y_EN__SHIFT         0x00000001
#define VGT_GROUP_VECT_0_CNTL__COMP_Z_EN__SHIFT         0x00000002
#define VGT_GROUP_VECT_0_CNTL__SHIFT__SHIFT             0x00000010
#define VGT_GROUP_VECT_0_CNTL__STRIDE__SHIFT            0x00000008
#define VGT_GROUP_VECT_0_FMT_CNTL__W_CONV__SHIFT        0x00000018
#define VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET__SHIFT      0x0000001c
#define VGT_GROUP_VECT_0_FMT_CNTL__X_CONV__SHIFT        0x00000000
#define VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET__SHIFT      0x00000004
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV__SHIFT        0x00000008
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET__SHIFT      0x0000000c
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV__SHIFT        0x00000010
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET__SHIFT      0x00000014
#define VGT_GROUP_VECT_1_CNTL__COMP_W_EN__SHIFT         0x00000003
#define VGT_GROUP_VECT_1_CNTL__COMP_X_EN__SHIFT         0x00000000
#define VGT_GROUP_VECT_1_CNTL__COMP_Y_EN__SHIFT         0x00000001
#define VGT_GROUP_VECT_1_CNTL__COMP_Z_EN__SHIFT         0x00000002
#define VGT_GROUP_VECT_1_CNTL__SHIFT__SHIFT             0x00000010
#define VGT_GROUP_VECT_1_CNTL__STRIDE__SHIFT            0x00000008
#define VGT_GROUP_VECT_1_FMT_CNTL__W_CONV__SHIFT        0x00000018
#define VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET__SHIFT      0x0000001c
#define VGT_GROUP_VECT_1_FMT_CNTL__X_CONV__SHIFT        0x00000000
#define VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET__SHIFT      0x00000004
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV__SHIFT        0x00000008
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET__SHIFT      0x0000000c
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV__SHIFT        0x00000010
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET__SHIFT      0x00000014
#define VGT_GSVS_RING_ITEMSIZE__ITEMSIZE__SHIFT         0x00000000
#define VGT_GSVS_RING_OFFSET_1__OFFSET__SHIFT           0x00000000
#define VGT_GSVS_RING_OFFSET_2__OFFSET__SHIFT           0x00000000
#define VGT_GSVS_RING_OFFSET_3__OFFSET__SHIFT           0x00000000
#define VGT_GSVS_RING_SIZE__MEM_SIZE__SHIFT             0x00000000
#define VGT_GS_INSTANCE_CNT__CNT__SHIFT                 0x00000002
#define VGT_GS_INSTANCE_CNT__ENABLE__SHIFT              0x00000000
#define VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT__SHIFT        0x00000000
#define VGT_GS_MODE__COMPUTE_MODE__SHIFT__SI__CI        0x0000000e
#define VGT_GS_MODE__CUT_MODE__SHIFT                    0x00000004
#define VGT_GS_MODE__ELEMENT_INFO_EN__SHIFT__SI__CI     0x00000010
#define VGT_GS_MODE__ES_PASSTHRU__SHIFT                 0x0000000d
#define VGT_GS_MODE__ES_WRITE_OPTIMIZE__SHIFT           0x00000013
#define VGT_GS_MODE__FAST_COMPUTE_MODE__SHIFT__SI__CI   0x0000000f
#define VGT_GS_MODE__GS_C_PACK_EN__SHIFT                0x0000000b
#define VGT_GS_MODE__GS_WRITE_OPTIMIZE__SHIFT           0x00000014
#define VGT_GS_MODE__MODE__SHIFT                        0x00000000
#define VGT_GS_MODE__ONCHIP__SHIFT__CI__VI              0x00000015
#define VGT_GS_MODE__PARTIAL_THD_AT_EOI__SHIFT          0x00000011
#define VGT_GS_MODE__RESERVED_0__SHIFT                  0x00000003
#define VGT_GS_MODE__RESERVED_1__SHIFT                  0x00000006
#define VGT_GS_MODE__RESERVED_2__SHIFT                  0x0000000c
#define VGT_GS_MODE__SUPPRESS_CUTS__SHIFT               0x00000012
#define VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP__SHIFT__CI__VI 0x00000000
#define VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP__SHIFT__CI__VI 0x0000000b
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1__SHIFT     0x00000008
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2__SHIFT     0x00000010
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3__SHIFT     0x00000016
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE__SHIFT       0x00000000
#define VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM__SHIFT 0x0000001f
#define VGT_GS_PER_ES__GS_PER_ES__SHIFT                 0x00000000
#define VGT_GS_PER_VS__GS_PER_VS__SHIFT                 0x00000000
#define VGT_GS_VERTEX_REUSE__VERT_REUSE__SHIFT          0x00000000
#define VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE__SHIFT         0x00000000
#define VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE__SHIFT         0x00000000
#define VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE__SHIFT         0x00000000
#define VGT_GS_VERT_ITEMSIZE__ITEMSIZE__SHIFT           0x00000000
#define VGT_HOS_CNTL__TESS_MODE__SHIFT                  0x00000000
#define VGT_HOS_MAX_TESS_LEVEL__MAX_TESS__SHIFT         0x00000000
#define VGT_HOS_MIN_TESS_LEVEL__MIN_TESS__SHIFT         0x00000000
#define VGT_HOS_REUSE_DEPTH__REUSE_DEPTH__SHIFT         0x00000000
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING__SHIFT  0x00000000
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY__SHIFT__CI__VI 0x00000009
#define VGT_IMMED_DATA__DATA__SHIFT                     0x00000000
#define VGT_INDEX_TYPE__INDEX_TYPE__SHIFT               0x00000000
#define VGT_INDX_OFFSET__INDX_OFFSET__SHIFT             0x00000000
#define VGT_INSTANCE_STEP_RATE_0__STEP_RATE__SHIFT      0x00000000
#define VGT_INSTANCE_STEP_RATE_1__STEP_RATE__SHIFT      0x00000000
#define VGT_LAST_COPY_STATE__DST_STATE_ID__SHIFT        0x00000010
#define VGT_LAST_COPY_STATE__SRC_STATE_ID__SHIFT        0x00000000
#define VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP__SHIFT        0x00000008
#define VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP__SHIFT       0x0000000e
#define VGT_LS_HS_CONFIG__NUM_PATCHES__SHIFT            0x00000000
#define VGT_MAX_VTX_INDX__MAX_INDX__SHIFT               0x00000000
#define VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES__SHIFT       0x00000000
#define VGT_MIN_VTX_INDX__MIN_INDX__SHIFT               0x00000000
#define VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN__SHIFT     0x00000000
#define VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX__SHIFT 0x00000000
#define VGT_NUM_INDICES__NUM_INDICES__SHIFT             0x00000000
#define VGT_NUM_INSTANCES__NUM_INSTANCES__SHIFT         0x00000000
#define VGT_OUTPUT_PATH_CNTL__PATH_SELECT__SHIFT        0x00000000
#define VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST__SHIFT       0x00000000
#define VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x0000001c
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x00000018
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define VGT_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT       0x0000001c
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT        0x00000000
#define VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT__CI__VI 0x0000001c
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT__CI__VI 0x00000018
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT__CI__VI 0x00000000
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT__CI__VI 0x0000000a
#define VGT_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__CI__VI 0x00000014
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__CI__VI 0x00000018
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT       0x0000001c
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__CI__VI 0x0000000a
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT        0x00000000
#define VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define VGT_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT       0x0000001c
#define VGT_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT        0x00000000
#define VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define VGT_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT       0x0000001c
#define VGT_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT        0x00000000
#define VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK__SHIFT 0x00000000
#define VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI__SHIFT 0x00000001
#define VGT_PRIMITIVEID_EN__PRIMITIVEID_EN__SHIFT       0x00000000
#define VGT_PRIMITIVEID_RESET__VALUE__SHIFT             0x00000000
#define VGT_PRIMITIVE_TYPE__PRIM_TYPE__SHIFT            0x00000000
#define VGT_RESET_DEBUG__GS_DISABLE__SHIFT__CI__VI      0x00000000
#define VGT_RESET_DEBUG__TESS_DISABLE__SHIFT__CI__VI    0x00000001
#define VGT_RESET_DEBUG__WD_DISABLE__SHIFT__CI__VI      0x00000002
#define VGT_REUSE_OFF__REUSE_OFF__SHIFT                 0x00000000
#define VGT_SHADER_STAGES_EN__DYNAMIC_HS__SHIFT         0x00000008
#define VGT_SHADER_STAGES_EN__ES_EN__SHIFT              0x00000003
#define VGT_SHADER_STAGES_EN__GS_EN__SHIFT              0x00000005
#define VGT_SHADER_STAGES_EN__HS_EN__SHIFT              0x00000002
#define VGT_SHADER_STAGES_EN__LS_EN__SHIFT              0x00000000
#define VGT_SHADER_STAGES_EN__VS_EN__SHIFT              0x00000006
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN__SHIFT 0x00000000
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN__SHIFT 0x00000004
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN__SHIFT 0x00000008
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN__SHIFT 0x0000000c
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE__SHIFT   0x00000000
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE__SHIFT   0x00000000
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE__SHIFT   0x00000000
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE__SHIFT   0x00000000
#define VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET__SHIFT      0x00000000
#define VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET__SHIFT      0x00000000
#define VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET__SHIFT      0x00000000
#define VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET__SHIFT      0x00000000
#define VGT_STRMOUT_BUFFER_SIZE_0__SIZE__SHIFT          0x00000000
#define VGT_STRMOUT_BUFFER_SIZE_1__SIZE__SHIFT          0x00000000
#define VGT_STRMOUT_BUFFER_SIZE_2__SIZE__SHIFT          0x00000000
#define VGT_STRMOUT_BUFFER_SIZE_3__SIZE__SHIFT          0x00000000
#define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK__SHIFT     0x00000008
#define VGT_STRMOUT_CONFIG__RAST_STREAM__SHIFT          0x00000004
#define VGT_STRMOUT_CONFIG__STREAMOUT_0_EN__SHIFT       0x00000000
#define VGT_STRMOUT_CONFIG__STREAMOUT_1_EN__SHIFT       0x00000001
#define VGT_STRMOUT_CONFIG__STREAMOUT_2_EN__SHIFT       0x00000002
#define VGT_STRMOUT_CONFIG__STREAMOUT_3_EN__SHIFT       0x00000003
#define VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK__SHIFT 0x0000001f
#define VGT_STRMOUT_DELAY__SE0_WD_DELAY__SHIFT__CI__VI  0x00000008
#define VGT_STRMOUT_DELAY__SE1_WD_DELAY__SHIFT__CI__VI  0x0000000b
#define VGT_STRMOUT_DELAY__SE2_WD_DELAY__SHIFT__CI__VI  0x0000000e
#define VGT_STRMOUT_DELAY__SE3_WD_DELAY__SHIFT__CI__VI  0x00000011
#define VGT_STRMOUT_DELAY__SKIP_DELAY__SHIFT__CI__VI    0x00000000
#define VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE__SHIFT 0x00000000
#define VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET__SHIFT   0x00000000
#define VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE__SHIFT 0x00000000
#define VGT_STRMOUT_VTX_STRIDE_0__STRIDE__SHIFT         0x00000000
#define VGT_STRMOUT_VTX_STRIDE_1__STRIDE__SHIFT         0x00000000
#define VGT_STRMOUT_VTX_STRIDE_2__STRIDE__SHIFT         0x00000000
#define VGT_STRMOUT_VTX_STRIDE_3__STRIDE__SHIFT         0x00000000
#define VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE__SHIFT 0x00000007
#define VGT_SYS_CONFIG__DUAL_CORE_EN__SHIFT             0x00000000
#define VGT_SYS_CONFIG__MAX_LS_HS_THDGRP__SHIFT         0x00000001
#define VGT_TF_MEMORY_BASE__BASE__SHIFT                 0x00000000
#define VGT_TF_PARAM__DEPRECATED__SHIFT                 0x00000009
#define VGT_TF_PARAM__DISABLE_DONUTS__SHIFT             0x0000000e
#define VGT_TF_PARAM__NUM_DS_WAVES_PER_SIMD__SHIFT      0x0000000a
#define VGT_TF_PARAM__PARTITIONING__SHIFT               0x00000002
#define VGT_TF_PARAM__RDREQ_POLICY__SHIFT__CI__VI       0x0000000f
#define VGT_TF_PARAM__RESERVED_REDUC_AXIS__SHIFT        0x00000008
#define VGT_TF_PARAM__TOPOLOGY__SHIFT                   0x00000005
#define VGT_TF_PARAM__TYPE__SHIFT                       0x00000000
#define VGT_TF_RING_SIZE__SIZE__SHIFT                   0x00000000
#define VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH__SHIFT 0x00000000
#define VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT__CI__VI  0x00000000
#define VGT_VTX_CNT_EN__VTX_CNT_EN__SHIFT               0x00000000
#define VGT_VTX_VECT_EJECT_REG__PRIM_COUNT__SHIFT       0x00000000
#define VIEWPORT_SIZE__VIEWPORT_HEIGHT__SHIFT__SI__VI   0x00000000
#define VIEWPORT_SIZE__VIEWPORT_WIDTH__SHIFT__SI__VI    0x00000010
#define VIEWPORT_START__VIEWPORT_X_START__SHIFT__SI__VI 0x00000010
#define VIEWPORT_START__VIEWPORT_Y_START__SHIFT__SI__VI 0x00000000
#define VM_CONTEXT0_CNTL2__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES__SHIFT 0x00000003
#define VM_CONTEXT0_CNTL2__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT 0x00000000
#define VM_CONTEXT0_CNTL2__ENABLE_CLEAR_PROTECTION_FAULT_STATUS_ADDR_WHEN_INVALIDATE_CONTEXT__SHIFT 0x00000001
#define VM_CONTEXT0_CNTL2__ENABLE_INTERRUPT_PROCESSING_FOR_SUBSEQUENT_FAULTS_PER_CONTEXT__SHIFT 0x00000002
#define VM_CONTEXT0_CNTL2__WAIT_FOR_IDLE_WHEN_INVALIDATE__SHIFT 0x00000004
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x00000007
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x00000006
#define VM_CONTEXT0_CNTL__ENABLE_CONTEXT__SHIFT         0x00000000
#define VM_CONTEXT0_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT  0x00000018
#define VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH__SHIFT       0x00000001
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x0000000a
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x00000009
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_SAVE__SHIFT 0x0000000b
#define VM_CONTEXT0_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__SI__CI 0x00000016
#define VM_CONTEXT0_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__SI__CI 0x00000015
#define VM_CONTEXT0_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_SAVE__SHIFT__SI__CI 0x00000017
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x00000004
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x00000003
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x00000010
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x0000000f
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_SAVE__SHIFT 0x00000011
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x0000000d
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x0000000c
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_SAVE__SHIFT 0x0000000e
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x00000013
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x00000012
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_SAVE__SHIFT 0x00000014
#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT0_PAGE_TABLE_END_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT0_PAGE_TABLE_START_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT0_PROTECTION_FAULT_ADDR__LOGICAL_PAGE_ADDR__SHIFT 0x00000000
#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR__PHYSICAL_PAGE_ADDR__SHIFT 0x00000000
#define VM_CONTEXT0_PROTECTION_FAULT_MCCLIENT__NAME__SHIFT__CI__VI 0x00000000
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID__SHIFT 0x0000000c
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_RW__SHIFT 0x00000018
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__PROTECTIONS__SHIFT 0x00000000
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__VMID__SHIFT 0x00000019
#define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT1_CNTL2__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES__SHIFT 0x00000003
#define VM_CONTEXT1_CNTL2__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT 0x00000000
#define VM_CONTEXT1_CNTL2__ENABLE_CLEAR_PROTECTION_FAULT_STATUS_ADDR_WHEN_INVALIDATE_CONTEXT__SHIFT 0x00000001
#define VM_CONTEXT1_CNTL2__ENABLE_INTERRUPT_PROCESSING_FOR_SUBSEQUENT_FAULTS_PER_CONTEXT__SHIFT 0x00000002
#define VM_CONTEXT1_CNTL2__WAIT_FOR_IDLE_WHEN_INVALIDATE__SHIFT 0x00000004
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x00000007
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x00000006
#define VM_CONTEXT1_CNTL__ENABLE_CONTEXT__SHIFT         0x00000000
#define VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT  0x00000018
#define VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH__SHIFT       0x00000001
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x0000000a
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x00000009
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_SAVE__SHIFT 0x0000000b
#define VM_CONTEXT1_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__SI__CI 0x00000016
#define VM_CONTEXT1_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__SI__CI 0x00000015
#define VM_CONTEXT1_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_SAVE__SHIFT__SI__CI 0x00000017
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x00000004
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x00000003
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x00000010
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x0000000f
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_SAVE__SHIFT 0x00000011
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x0000000d
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x0000000c
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_SAVE__SHIFT 0x0000000e
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT 0x00000013
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT 0x00000012
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_SAVE__SHIFT 0x00000014
#define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT1_PAGE_TABLE_END_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT1_PAGE_TABLE_START_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT1_PROTECTION_FAULT_ADDR__LOGICAL_PAGE_ADDR__SHIFT 0x00000000
#define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR__PHYSICAL_PAGE_ADDR__SHIFT 0x00000000
#define VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT__NAME__SHIFT__CI__VI 0x00000000
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID__SHIFT 0x0000000c
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_RW__SHIFT 0x00000018
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__PROTECTIONS__SHIFT 0x00000000
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__VMID__SHIFT 0x00000019
#define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_0__SHIFT   0x00000000
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_10__SHIFT  0x0000000a
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_11__SHIFT  0x0000000b
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_12__SHIFT  0x0000000c
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_13__SHIFT  0x0000000d
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_14__SHIFT  0x0000000e
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_15__SHIFT  0x0000000f
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_1__SHIFT   0x00000001
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_2__SHIFT   0x00000002
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_3__SHIFT   0x00000003
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_4__SHIFT   0x00000004
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_5__SHIFT   0x00000005
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_6__SHIFT   0x00000006
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_7__SHIFT   0x00000007
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_8__SHIFT   0x00000008
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_9__SHIFT   0x00000009
#define VM_DEBUG__FLAGS__SHIFT                          0x00000000
#define VM_DUMMY_PAGE_FAULT_ADDR__DUMMY_PAGE_ADDR__SHIFT 0x00000000
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_ADDRESS_LOGICAL__SHIFT 0x00000001
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_COMPARE_MASK__SHIFT 0x00000002
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_FAULT_ENABLE__SHIFT 0x00000000
#define VM_FAULT_CLIENT_ID__MEMORY_CLIENT_MASK__SHIFT   0x00000009
#define VM_FAULT_CLIENT_ID__MEMORY_CLIENT__SHIFT        0x00000000
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_0__SHIFT 0x00000000
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_10__SHIFT 0x0000000a
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_11__SHIFT 0x0000000b
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_12__SHIFT 0x0000000c
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_13__SHIFT 0x0000000d
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_14__SHIFT 0x0000000e
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_15__SHIFT 0x0000000f
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_1__SHIFT 0x00000001
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_2__SHIFT 0x00000002
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_3__SHIFT 0x00000003
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_4__SHIFT 0x00000004
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_5__SHIFT 0x00000005
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_6__SHIFT 0x00000006
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_7__SHIFT 0x00000007
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_8__SHIFT 0x00000008
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_9__SHIFT 0x00000009
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_0__SHIFT 0x00000000
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_10__SHIFT 0x0000000a
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_11__SHIFT 0x0000000b
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_12__SHIFT 0x0000000c
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_13__SHIFT 0x0000000d
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_14__SHIFT 0x0000000e
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_15__SHIFT 0x0000000f
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_1__SHIFT 0x00000001
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_2__SHIFT 0x00000002
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_3__SHIFT 0x00000003
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_4__SHIFT 0x00000004
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_5__SHIFT 0x00000005
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_6__SHIFT 0x00000006
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_7__SHIFT 0x00000007
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_8__SHIFT 0x00000008
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_9__SHIFT 0x00000009
#define VM_L2_BANK_SELECT_MASKA__BANK_SELECT_MASK__SHIFT 0x00000000
#define VM_L2_BANK_SELECT_MASKB__BANK_SELECT_MASK__SHIFT 0x00000000
#define VM_L2_CG__ENABLE__SHIFT                         0x00000012
#define VM_L2_CG__MEM_LS_ENABLE__SHIFT                  0x00000013
#define VM_L2_CG__OFFDLY__SHIFT                         0x00000006
#define VM_L2_CNTL2__DISABLE_BIGK_CACHE_OPTIMIZATION__SHIFT 0x00000016
#define VM_L2_CNTL2__DISABLE_INVALIDATE_PER_DOMAIN__SHIFT 0x00000015
#define VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS__SHIFT      0x00000000
#define VM_L2_CNTL2__INVALIDATE_CACHE_MODE__SHIFT       0x0000001a
#define VM_L2_CNTL2__INVALIDATE_L2_CACHE__SHIFT         0x00000001
#define VM_L2_CNTL2__L2_CACHE_BIGK_VMID_MODE__SHIFT     0x00000017
#define VM_L2_CNTL2__PDE_CACHE_EFFECTIVE_SIZE__SHIFT__CI__VI 0x0000001c
#define VM_L2_CNTL3__BANK_SELECT__SHIFT                 0x00000000
#define VM_L2_CNTL3__L2_CACHE_4K_EFFECTIVE_SIZE__SHIFT  0x00000015
#define VM_L2_CNTL3__L2_CACHE_4K_FORCE_MISS__SHIFT      0x0000001c
#define VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY__SHIFT 0x00000014
#define VM_L2_CNTL3__L2_CACHE_BIGK_EFFECTIVE_SIZE__SHIFT 0x00000018
#define VM_L2_CNTL3__L2_CACHE_BIGK_FORCE_MISS__SHIFT    0x0000001d
#define VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE__SHIFT 0x0000000f
#define VM_L2_CNTL3__L2_CACHE_UPDATE_MODE__SHIFT        0x00000006
#define VM_L2_CNTL3__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE__SHIFT 0x00000008
#define VM_L2_CNTL3__PDE_CACHE_FORCE_MISS__SHIFT__CI__VI 0x0000001e
#define VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE__SHIFT 0x00000013
#define VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE__SHIFT      0x0000000f
#define VM_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY__SHIFT__CI__VI 0x0000000b
#define VM_L2_CNTL__ENABLE_L2_CACHE__SHIFT              0x00000000
#define VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING__SHIFT 0x00000001
#define VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE__SHIFT 0x0000000a
#define VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE__SHIFT 0x00000009
#define VM_L2_CNTL__IDENTITY_MODE_FRAGMENT_SIZE__SHIFT  0x00000015
#define VM_L2_CNTL__L2_CACHE_4K_SWAP_TAG_INDEX_LSBS__SHIFT 0x0000001a
#define VM_L2_CNTL__L2_CACHE_BIGK_SWAP_TAG_INDEX_LSBS__SHIFT 0x0000001c
#define VM_L2_CNTL__L2_CACHE_PDE_ENDIAN_SWAP_MODE__SHIFT 0x00000004
#define VM_L2_CNTL__L2_CACHE_PTE_ENDIAN_SWAP_MODE__SHIFT 0x00000002
#define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT     0x0000000c
#define VM_L2_CNTL__L2_PDE0_CACHE_TAG_GENERATION_MODE__SHIFT 0x00000008
#define VM_L2_CNTL__PDE_FAULT_CLASSIFICATION__SHIFT     0x00000012
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET__PHYSICAL_PAGE_OFFSET__SHIFT 0x00000000
#define VM_L2_STATUS__CONTEXT_DOMAIN_BUSY__SHIFT        0x00000001
#define VM_L2_STATUS__L2_BUSY__SHIFT                    0x00000000
#define VM_PRT_APERTURE0_HIGH_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_PRT_APERTURE0_LOW_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_PRT_APERTURE1_HIGH_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_PRT_APERTURE1_LOW_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_PRT_APERTURE2_HIGH_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_PRT_APERTURE2_LOW_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_PRT_APERTURE3_HIGH_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_PRT_APERTURE3_LOW_ADDR__LOGICAL_PAGE_NUMBER__SHIFT 0x00000000
#define VM_PRT_CNTL__CB_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS__SHIFT__CI__VI 0x00000000
#define VM_PRT_CNTL__CB_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS__SHIFT__CI__VI 0x00000004
#define VM_PRT_CNTL__L1_TLB_STORE_INVALID_ENTRIES__SHIFT 0x00000003
#define VM_PRT_CNTL__L2_CACHE_STORE_INVALID_ENTRIES__SHIFT 0x00000002
#define VM_PRT_CNTL__MASK_PDE0_FAULT__SHIFT__CI__VI     0x00000006
#define VM_PRT_CNTL__TC_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS__SHIFT__CI__VI 0x00000001
#define VM_PRT_CNTL__TC_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS__SHIFT__CI__VI 0x00000005
#define WAKE_ENABLE__SDIN_WAKE_ENABLE_FLAG__SHIFT__SI__VI 0x00000000
#define WALL_CLOCK_COUNTER_ALIAS__WALL_CLOCK_COUNTER_ALIAS__SHIFT__SI__VI 0x00000000
#define WALL_CLOCK_COUNTER__WALL_CLOCK_COUNTER__SHIFT__SI__VI 0x00000000
#define WD_CNTL_STATUS__WD_ADC_BUSY__SHIFT__CI__VI      0x00000003
#define WD_CNTL_STATUS__WD_BUSY__SHIFT__CI__VI          0x00000000
#define WD_CNTL_STATUS__WD_SPL_DI_BUSY__SHIFT__CI__VI   0x00000002
#define WD_CNTL_STATUS__WD_SPL_DMA_BUSY__SHIFT__CI__VI  0x00000001
#define WD_DEBUG_CNTL__WD_DEBUG_INDX__SHIFT__CI__VI     0x00000000
#define WD_DEBUG_CNTL__WD_DEBUG_SEL_BUS_B__SHIFT__CI__VI 0x00000006
#define WD_DEBUG_DATA__DATA__SHIFT__CI__VI              0x00000000
#define WD_DEBUG_REG0__SPARE2__SHIFT__CI__VI            0x0000000c
#define WD_DEBUG_REG0__SPARE3__SHIFT__CI__VI            0x00000010
#define WD_DEBUG_REG0__core_clk_busy__SHIFT__CI__VI     0x0000001a
#define WD_DEBUG_REG0__input_clk_busy__SHIFT__CI__VI    0x00000019
#define WD_DEBUG_REG0__rbiu_busy__SHIFT__CI__VI         0x00000004
#define WD_DEBUG_REG0__rbiu_di_fifo_busy__SHIFT__CI__VI 0x00000011
#define WD_DEBUG_REG0__rbiu_di_p1_fifo_busy__SHIFT__CI__VI 0x0000000b
#define WD_DEBUG_REG0__rbiu_dr_fifo_busy__SHIFT__CI__VI 0x0000000d
#define WD_DEBUG_REG0__rbiu_dr_p1_fifo_busy__SHIFT__CI__VI 0x0000000a
#define WD_DEBUG_REG0__rbiu_spl_di_valid__SHIFT__CI__VI 0x00000012
#define WD_DEBUG_REG0__rbiu_spl_dr_valid__SHIFT__CI__VI 0x0000000e
#define WD_DEBUG_REG0__reg_clk_busy__SHIFT__CI__VI      0x00000018
#define WD_DEBUG_REG0__sclk_core_vld__SHIFT__CI__VI     0x0000001e
#define WD_DEBUG_REG0__sclk_input_vld__SHIFT__CI__VI    0x0000001d
#define WD_DEBUG_REG0__sclk_reg_vld__SHIFT__CI__VI      0x0000001c
#define WD_DEBUG_REG0__se0_synced_q__SHIFT__CI__VI      0x00000014
#define WD_DEBUG_REG0__se1_synced_q__SHIFT__CI__VI      0x00000015
#define WD_DEBUG_REG0__se2_synced_q__SHIFT__CI__VI      0x00000016
#define WD_DEBUG_REG0__se3_synced_q__SHIFT__CI__VI      0x00000017
#define WD_DEBUG_REG0__spl_di_busy__SHIFT__CI__VI       0x00000006
#define WD_DEBUG_REG0__spl_dma_busy__SHIFT__CI__VI      0x00000005
#define WD_DEBUG_REG0__spl_dma_p1_busy__SHIFT__CI__VI   0x00000009
#define WD_DEBUG_REG0__spl_rbiu_di_read__SHIFT__CI__VI  0x00000013
#define WD_DEBUG_REG0__spl_rbiu_dr_read__SHIFT__CI__VI  0x0000000f
#define WD_DEBUG_REG0__vgt0_active_q__SHIFT__CI__VI     0x00000007
#define WD_DEBUG_REG0__vgt1_active_q__SHIFT__CI__VI     0x00000008
#define WD_DEBUG_REG0__vgt2_active_q__SHIFT__CI__VI     0x0000001b
#define WD_DEBUG_REG0__vgt3_active_q__SHIFT__CI__VI     0x0000001f
#define WD_DEBUG_REG0__wd_busy__SHIFT__CI__VI           0x00000002
#define WD_DEBUG_REG0__wd_busy_extended__SHIFT__CI__VI  0x00000000
#define WD_DEBUG_REG0__wd_nodma_busy__SHIFT__CI__VI     0x00000003
#define WD_DEBUG_REG0__wd_nodma_busy_extended__SHIFT__CI__VI 0x00000001
#define WD_DEBUG_REG1__SPARE0__SHIFT__CI__VI            0x00000008
#define WD_DEBUG_REG1__dma_request_valid_q__SHIFT__CI__VI 0x00000007
#define WD_DEBUG_REG1__draw_initiator_valid_q__SHIFT__CI__VI 0x00000004
#define WD_DEBUG_REG1__event_addr_valid_q__SHIFT__CI__VI 0x00000006
#define WD_DEBUG_REG1__event_initiator_valid_q__SHIFT__CI__VI 0x00000005
#define WD_DEBUG_REG1__free_cnt_q__SHIFT__CI__VI        0x00000014
#define WD_DEBUG_REG1__grbm_fifo_empty__SHIFT__CI__VI   0x00000000
#define WD_DEBUG_REG1__grbm_fifo_full__SHIFT__CI__VI    0x00000001
#define WD_DEBUG_REG1__grbm_fifo_rdata_reg_id__SHIFT__CI__VI 0x0000000c
#define WD_DEBUG_REG1__grbm_fifo_rdata_state__SHIFT__CI__VI 0x00000011
#define WD_DEBUG_REG1__grbm_fifo_re__SHIFT__CI__VI      0x00000003
#define WD_DEBUG_REG1__grbm_fifo_we__SHIFT__CI__VI      0x00000002
#define WD_DEBUG_REG1__indx_offset_valid_q__SHIFT__CI__VI 0x0000000b
#define WD_DEBUG_REG1__max_indx_valid_q__SHIFT__CI__VI  0x0000000a
#define WD_DEBUG_REG1__min_indx_valid_q__SHIFT__CI__VI  0x00000009
#define WD_DEBUG_REG1__rbiu_di_fifo_empty__SHIFT__CI__VI 0x0000001c
#define WD_DEBUG_REG1__rbiu_di_fifo_full__SHIFT__CI__VI 0x0000001d
#define WD_DEBUG_REG1__rbiu_di_fifo_we__SHIFT__CI__VI   0x0000001a
#define WD_DEBUG_REG1__rbiu_dr_fifo_empty__SHIFT__CI__VI 0x0000001e
#define WD_DEBUG_REG1__rbiu_dr_fifo_full__SHIFT__CI__VI 0x0000001f
#define WD_DEBUG_REG1__rbiu_dr_fifo_we__SHIFT__CI__VI   0x0000001b
#define WD_DEBUG_REG2__SPARE0__SHIFT__CI__VI            0x00000008
#define WD_DEBUG_REG2__p1_dma_request_valid_q__SHIFT__CI__VI 0x00000007
#define WD_DEBUG_REG2__p1_draw_initiator_valid_q__SHIFT__CI__VI 0x00000004
#define WD_DEBUG_REG2__p1_event_addr_valid_q__SHIFT__CI__VI 0x00000006
#define WD_DEBUG_REG2__p1_event_initiator_valid_q__SHIFT__CI__VI 0x00000005
#define WD_DEBUG_REG2__p1_free_cnt_q__SHIFT__CI__VI     0x00000014
#define WD_DEBUG_REG2__p1_grbm_fifo_empty__SHIFT__CI__VI 0x00000000
#define WD_DEBUG_REG2__p1_grbm_fifo_full__SHIFT__CI__VI 0x00000001
#define WD_DEBUG_REG2__p1_grbm_fifo_rdata_reg_id__SHIFT__CI__VI 0x0000000c
#define WD_DEBUG_REG2__p1_grbm_fifo_rdata_state__SHIFT__CI__VI 0x00000011
#define WD_DEBUG_REG2__p1_grbm_fifo_re__SHIFT__CI__VI   0x00000003
#define WD_DEBUG_REG2__p1_grbm_fifo_we__SHIFT__CI__VI   0x00000002
#define WD_DEBUG_REG2__p1_indx_offset_valid_q__SHIFT__CI__VI 0x0000000b
#define WD_DEBUG_REG2__p1_max_indx_valid_q__SHIFT__CI__VI 0x0000000a
#define WD_DEBUG_REG2__p1_min_indx_valid_q__SHIFT__CI__VI 0x00000009
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_empty__SHIFT__CI__VI 0x0000001c
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_full__SHIFT__CI__VI 0x0000001d
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_we__SHIFT__CI__VI 0x0000001a
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_empty__SHIFT__CI__VI 0x0000001e
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_full__SHIFT__CI__VI 0x0000001f
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_we__SHIFT__CI__VI 0x0000001b
#define WD_DEBUG_REG3__SPARE0__SHIFT__CI__VI            0x00000001
#define WD_DEBUG_REG3__SPARE1__SHIFT__CI__VI            0x00000017
#define WD_DEBUG_REG3__WD_IA1_dma_busy__SHIFT__CI__VI   0x00000019
#define WD_DEBUG_REG3__WD_IA1_dma_rtr__SHIFT__CI__VI    0x00000013
#define WD_DEBUG_REG3__WD_IA1_dma_send_d__SHIFT__CI__VI 0x00000012
#define WD_DEBUG_REG3__WD_IA_dma_busy__SHIFT__CI__VI    0x00000018
#define WD_DEBUG_REG3__WD_IA_dma_rtr__SHIFT__CI__VI     0x00000011
#define WD_DEBUG_REG3__WD_IA_dma_send_d__SHIFT__CI__VI  0x00000010
#define WD_DEBUG_REG3__dma_buf_type_p0_q__SHIFT__CI__VI 0x00000008
#define WD_DEBUG_REG3__dma_not_eop_p1_q__SHIFT__CI__VI  0x0000000c
#define WD_DEBUG_REG3__dma_req_path_p3_q__SHIFT__CI__VI 0x0000000b
#define WD_DEBUG_REG3__dma_wd_switch_on_eop_p3_q__SHIFT__CI__VI 0x0000001b
#define WD_DEBUG_REG3__dma_zero_indices_p0_q__SHIFT__CI__VI 0x0000000a
#define WD_DEBUG_REG3__last_inst_of_dma_p2__SHIFT__CI__VI 0x00000014
#define WD_DEBUG_REG3__last_rdreq_of_sub_dma_p4__SHIFT__CI__VI 0x0000000f
#define WD_DEBUG_REG3__last_sd_of_dma_p2__SHIFT__CI__VI 0x00000016
#define WD_DEBUG_REG3__last_sd_of_inst_p2__SHIFT__CI__VI 0x00000015
#define WD_DEBUG_REG3__last_sub_dma_p3_q__SHIFT__CI__VI 0x0000000e
#define WD_DEBUG_REG3__out_of_range_p4__SHIFT__CI__VI   0x0000000d
#define WD_DEBUG_REG3__pipe0_dr__SHIFT__CI__VI          0x00000002
#define WD_DEBUG_REG3__pipe0_rtr__SHIFT__CI__VI         0x00000003
#define WD_DEBUG_REG3__pipe1_dr__SHIFT__CI__VI          0x00000004
#define WD_DEBUG_REG3__pipe1_rtr__SHIFT__CI__VI         0x00000005
#define WD_DEBUG_REG3__pipe3_dr__SHIFT__CI__VI          0x0000001c
#define WD_DEBUG_REG3__pipe3_rtr__SHIFT__CI__VI         0x0000001d
#define WD_DEBUG_REG3__rbiu_spl_dr_valid__SHIFT__CI__VI 0x00000000
#define WD_DEBUG_REG3__send_to_ia1_p3_q__SHIFT__CI__VI  0x0000001a
#define WD_DEBUG_REG3__wd_dma2draw_fifo_empty__SHIFT__CI__VI 0x0000001e
#define WD_DEBUG_REG3__wd_dma2draw_fifo_full__SHIFT__CI__VI 0x0000001f
#define WD_DEBUG_REG3__wd_subdma_fifo_empty__SHIFT__CI__VI 0x00000006
#define WD_DEBUG_REG3__wd_subdma_fifo_full__SHIFT__CI__VI 0x00000007
#define WD_DEBUG_REG4__WD_IA1_draw_rtr__SHIFT__CI__VI   0x0000001d
#define WD_DEBUG_REG4__WD_IA1_draw_send_d__SHIFT__CI__VI 0x0000001c
#define WD_DEBUG_REG4__WD_IA_draw_rtr__SHIFT__CI__VI    0x0000000d
#define WD_DEBUG_REG4__WD_IA_draw_send_d__SHIFT__CI__VI 0x0000000c
#define WD_DEBUG_REG4__di_state_sel_p1_q__SHIFT__CI__VI 0x00000010
#define WD_DEBUG_REG4__di_type_p0__SHIFT__CI__VI        0x0000000e
#define WD_DEBUG_REG4__di_wd_switch_on_eop_p1_q__SHIFT__CI__VI 0x00000013
#define WD_DEBUG_REG4__dual_ia_mode__SHIFT__CI__VI      0x0000001f
#define WD_DEBUG_REG4__ext_event_wait_p1_q__SHIFT__CI__VI 0x0000001a
#define WD_DEBUG_REG4__ext_event_wait_q__SHIFT__CI__VI  0x0000001b
#define WD_DEBUG_REG4__last_inst_of_di_p2__SHIFT__CI__VI 0x00000015
#define WD_DEBUG_REG4__last_sd_of_di_p2__SHIFT__CI__VI  0x00000017
#define WD_DEBUG_REG4__last_sd_of_inst_p2__SHIFT__CI__VI 0x00000016
#define WD_DEBUG_REG4__not_eop_wait_p1_q__SHIFT__CI__VI 0x00000018
#define WD_DEBUG_REG4__not_eop_wait_q__SHIFT__CI__VI    0x00000019
#define WD_DEBUG_REG4__pipe0_dr__SHIFT__CI__VI          0x00000004
#define WD_DEBUG_REG4__pipe0_rtr__SHIFT__CI__VI         0x00000005
#define WD_DEBUG_REG4__pipe1_dr__SHIFT__CI__VI          0x00000006
#define WD_DEBUG_REG4__pipe1_rtr__SHIFT__CI__VI         0x00000007
#define WD_DEBUG_REG4__pipe2_dr__SHIFT__CI__VI          0x00000008
#define WD_DEBUG_REG4__pipe2_rtr__SHIFT__CI__VI         0x00000009
#define WD_DEBUG_REG4__pipe3_ld__SHIFT__CI__VI          0x0000000a
#define WD_DEBUG_REG4__pipe3_rtr__SHIFT__CI__VI         0x0000000b
#define WD_DEBUG_REG4__rbiu_spl_di_valid__SHIFT__CI__VI 0x00000000
#define WD_DEBUG_REG4__rbiu_spl_p1_di_valid__SHIFT__CI__VI 0x00000002
#define WD_DEBUG_REG4__rbiu_spl_pipe0_lockout__SHIFT__CI__VI 0x00000014
#define WD_DEBUG_REG4__send_to_ia1_q__SHIFT__CI__VI     0x0000001e
#define WD_DEBUG_REG4__spl_rbiu_di_read__SHIFT__CI__VI  0x00000001
#define WD_DEBUG_REG4__spl_rbiu_p1_di_read__SHIFT__CI__VI 0x00000003
#define WD_DEBUG_REG5__SPARE0__SHIFT__CI__VI            0x00000001
#define WD_DEBUG_REG5__SPARE1__SHIFT__CI__VI            0x00000017
#define WD_DEBUG_REG5__p1_WD_IA1_dma_busy__SHIFT__CI__VI 0x00000019
#define WD_DEBUG_REG5__p1_WD_IA1_dma_rtr__SHIFT__CI__VI 0x00000013
#define WD_DEBUG_REG5__p1_WD_IA1_dma_send_d__SHIFT__CI__VI 0x00000012
#define WD_DEBUG_REG5__p1_WD_IA_dma_busy__SHIFT__CI__VI 0x00000018
#define WD_DEBUG_REG5__p1_WD_IA_dma_rtr__SHIFT__CI__VI  0x00000011
#define WD_DEBUG_REG5__p1_WD_IA_dma_send_d__SHIFT__CI__VI 0x00000010
#define WD_DEBUG_REG5__p1_dma_buf_type_p0_q__SHIFT__CI__VI 0x00000008
#define WD_DEBUG_REG5__p1_dma_not_eop_p1_q__SHIFT__CI__VI 0x0000000c
#define WD_DEBUG_REG5__p1_dma_req_path_p3_q__SHIFT__CI__VI 0x0000000b
#define WD_DEBUG_REG5__p1_dma_wd_switch_on_eop_p3_q__SHIFT__CI__VI 0x0000001b
#define WD_DEBUG_REG5__p1_dma_zero_indices_p0_q__SHIFT__CI__VI 0x0000000a
#define WD_DEBUG_REG5__p1_last_inst_of_dma_p2__SHIFT__CI__VI 0x00000014
#define WD_DEBUG_REG5__p1_last_rdreq_of_sub_dma_p4__SHIFT__CI__VI 0x0000000f
#define WD_DEBUG_REG5__p1_last_sd_of_dma_p2__SHIFT__CI__VI 0x00000016
#define WD_DEBUG_REG5__p1_last_sd_of_inst_p2__SHIFT__CI__VI 0x00000015
#define WD_DEBUG_REG5__p1_last_sub_dma_p3_q__SHIFT__CI__VI 0x0000000e
#define WD_DEBUG_REG5__p1_out_of_range_p4__SHIFT__CI__VI 0x0000000d
#define WD_DEBUG_REG5__p1_pipe0_dr__SHIFT__CI__VI       0x00000002
#define WD_DEBUG_REG5__p1_pipe0_rtr__SHIFT__CI__VI      0x00000003
#define WD_DEBUG_REG5__p1_pipe1_dr__SHIFT__CI__VI       0x00000004
#define WD_DEBUG_REG5__p1_pipe1_rtr__SHIFT__CI__VI      0x00000005
#define WD_DEBUG_REG5__p1_pipe3_dr__SHIFT__CI__VI       0x0000001c
#define WD_DEBUG_REG5__p1_pipe3_rtr__SHIFT__CI__VI      0x0000001d
#define WD_DEBUG_REG5__p1_rbiu_spl_dr_valid__SHIFT__CI__VI 0x00000000
#define WD_DEBUG_REG5__p1_send_to_ia1_p3_q__SHIFT__CI__VI 0x0000001a
#define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_empty__SHIFT__CI__VI 0x0000001e
#define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_full__SHIFT__CI__VI 0x0000001f
#define WD_DEBUG_REG5__p1_wd_subdma_fifo_empty__SHIFT__CI__VI 0x00000006
#define WD_DEBUG_REG5__p1_wd_subdma_fifo_full__SHIFT__CI__VI 0x00000007
#define WD_ENHANCE__MISC__SHIFT__CI__VI                 0x00000000
#define WD_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define WD_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define WD_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define WD_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT__CI__VI 0x00000000
#define WD_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT__CI__VI 0x0000001c
#define WD_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT__CI__VI 0x00000000

//Merged Defines

#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_BASE__SHIFT__VI 0x00000008
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_DIV__SHIFT__VI 0x00000010
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_MULTI__SHIFT__VI 0x0000000c
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_FS_DIV_SEL__SHIFT__VI 0x00000000
#define AFMT_AUDIO_SRC_CONTROL__AFMT_AUDIO_SRC_SELECT__SHIFT__VI 0x00000000
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE0__SHIFT__VI   0x00000000
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE1__SHIFT__VI   0x00000008
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE2__SHIFT__VI   0x00000010
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE3__SHIFT__VI   0x00000018
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE4__SHIFT__VI   0x00000000
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE5__SHIFT__VI   0x00000008
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE6__SHIFT__VI   0x00000010
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE7__SHIFT__VI   0x00000018
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE10__SHIFT__VI  0x00000010
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE11__SHIFT__VI  0x00000018
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE8__SHIFT__VI   0x00000000
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE9__SHIFT__VI   0x00000008
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE12__SHIFT__VI  0x00000000
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE13__SHIFT__VI  0x00000008
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE14__SHIFT__VI  0x00000010
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE15__SHIFT__VI  0x00000018
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE16__SHIFT__VI  0x00000000
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE17__SHIFT__VI  0x00000008
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE18__SHIFT__VI  0x00000010
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE19__SHIFT__VI  0x00000018
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE20__SHIFT__VI  0x00000000
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE21__SHIFT__VI  0x00000008
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE22__SHIFT__VI  0x00000010
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE23__SHIFT__VI  0x00000018
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE24__SHIFT__VI  0x00000000
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE25__SHIFT__VI  0x00000008
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE26__SHIFT__VI  0x00000010
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE27__SHIFT__VI  0x00000018
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE28__SHIFT__VI  0x00000000
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE29__SHIFT__VI  0x00000008
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE30__SHIFT__VI  0x00000010
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE31__SHIFT__VI  0x00000018
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB0__SHIFT__VI   0x00000000
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB1__SHIFT__VI   0x00000008
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB2__SHIFT__VI   0x00000010
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB3__SHIFT__VI   0x00000018
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC2_UPDATE__SHIFT__VI 0x00000003
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC_INDEX__SHIFT__VI 0x0000001e
#define ALPHA_CONTROL__ALPHA_ROUND_TRUNC_MODE__SHIFT__VI 0x00000000
#define ALPHA_CONTROL__CURSOR_ALPHA_BLND_ENA__SHIFT__VI 0x00000001
#define ATC_ATS_DEBUG__DISABLE_INVALIDATE_PER_DOMAIN__SHIFT__VI 0x00000012
#define ATC_ATS_DEBUG__DISABLE_INVALIDATION_ON_WORLD_SWITCH__SHIFT__VI 0x00000014
#define ATC_ATS_DEBUG__DISABLE_VMID0_PASID_MAPPING__SHIFT__VI 0x00000013
#define ATC_ATS_DEBUG__ENABLE_INVALIDATION_ON_VIRTUALIZATION_ENTRY_AND_EXIT__SHIFT__VI 0x00000015
#define ATC_ATS_FAULT_STATUS_INFO2__L1_ID__SHIFT__VI    0x00000009
#define ATC_ATS_FAULT_STATUS_INFO2__VFID__SHIFT__VI     0x00000001
#define ATC_ATS_FAULT_STATUS_INFO2__VF__SHIFT__VI       0x00000000
#define ATC_ATS_SMU_STATUS__VDDGFX_POWERED_DOWN__SHIFT__VI 0x00000000
#define ATC_ATS_VMID_STATUS__VMID0_OUTSTANDING__SHIFT__VI 0x00000000
#define ATC_ATS_VMID_STATUS__VMID10_OUTSTANDING__SHIFT__VI 0x0000000a
#define ATC_ATS_VMID_STATUS__VMID11_OUTSTANDING__SHIFT__VI 0x0000000b
#define ATC_ATS_VMID_STATUS__VMID12_OUTSTANDING__SHIFT__VI 0x0000000c
#define ATC_ATS_VMID_STATUS__VMID13_OUTSTANDING__SHIFT__VI 0x0000000d
#define ATC_ATS_VMID_STATUS__VMID14_OUTSTANDING__SHIFT__VI 0x0000000e
#define ATC_ATS_VMID_STATUS__VMID15_OUTSTANDING__SHIFT__VI 0x0000000f
#define ATC_ATS_VMID_STATUS__VMID1_OUTSTANDING__SHIFT__VI 0x00000001
#define ATC_ATS_VMID_STATUS__VMID2_OUTSTANDING__SHIFT__VI 0x00000002
#define ATC_ATS_VMID_STATUS__VMID3_OUTSTANDING__SHIFT__VI 0x00000003
#define ATC_ATS_VMID_STATUS__VMID4_OUTSTANDING__SHIFT__VI 0x00000004
#define ATC_ATS_VMID_STATUS__VMID5_OUTSTANDING__SHIFT__VI 0x00000005
#define ATC_ATS_VMID_STATUS__VMID6_OUTSTANDING__SHIFT__VI 0x00000006
#define ATC_ATS_VMID_STATUS__VMID7_OUTSTANDING__SHIFT__VI 0x00000007
#define ATC_ATS_VMID_STATUS__VMID8_OUTSTANDING__SHIFT__VI 0x00000008
#define ATC_ATS_VMID_STATUS__VMID9_OUTSTANDING__SHIFT__VI 0x00000009
#define ATC_L1RD_DEBUG2_TLB__CAM_INDEX__SHIFT__VI       0x0000000f
#define ATC_L1RD_DEBUG2_TLB__CLEAR_CAM_PARITY_ERROR__SHIFT__VI 0x0000000e
#define ATC_L1RD_DEBUG2_TLB__INJECT_HARD_PARITY_ERROR__SHIFT__VI 0x0000000d
#define ATC_L1RD_DEBUG2_TLB__INJECT_SOFT_PARITY_ERROR__SHIFT__VI 0x0000000c
#define ATC_L1RD_DEBUG2_TLB__XNACK_RETRY_MODE__SHIFT__VI 0x0000000e
#define ATC_L1RD_DEBUG2_TLB__XNACK_RETRY_PERIOD__SHIFT__VI 0x00000000
#define ATC_L1RD_STATUS__CAM_INDEX__SHIFT__VI           0x00000011
#define ATC_L1RD_STATUS__CAM_PARITY_ERRORS__SHIFT__VI   0x0000000c
#define ATC_L1WR_DEBUG2_TLB__CAM_INDEX__SHIFT__VI       0x0000000f
#define ATC_L1WR_DEBUG2_TLB__CLEAR_CAM_PARITY_ERROR__SHIFT__VI 0x0000000e
#define ATC_L1WR_DEBUG2_TLB__INJECT_HARD_PARITY_ERROR__SHIFT__VI 0x0000000d
#define ATC_L1WR_DEBUG2_TLB__INJECT_SOFT_PARITY_ERROR__SHIFT__VI 0x0000000c
#define ATC_L1WR_DEBUG2_TLB__XNACK_RETRY_MODE__SHIFT__VI 0x0000000e
#define ATC_L1WR_DEBUG2_TLB__XNACK_RETRY_PERIOD__SHIFT__VI 0x00000000
#define ATC_L1WR_STATUS__CAM_INDEX__SHIFT__VI           0x00000011
#define ATC_L1WR_STATUS__CAM_PARITY_ERRORS__SHIFT__VI   0x0000000c
#define ATC_L2_CACHE_DATA0__CACHED_ATTRIBUTES__SHIFT__VI 0x00000002
#define ATC_L2_CACHE_DATA0__CACHE_ENTRY_VALID__SHIFT__VI 0x00000001
#define ATC_L2_CACHE_DATA0__DATA_REGISTER_VALID__SHIFT__VI 0x00000000
#define ATC_L2_CACHE_DATA0__VIRTUAL_PAGE_ADDRESS_HIGH__SHIFT__VI 0x00000014
#define ATC_L2_CACHE_DATA1__VIRTUAL_PAGE_ADDRESS_LOW__SHIFT__VI 0x00000000
#define ATC_L2_CACHE_DATA2__PHYSICAL_PAGE_ADDRESS_LOW__SHIFT__VI 0x00000000
#define ATC_L2_CNTL3__DISABLE_CLEAR_CACHE_EVICTION_COUNTER_ON_INVALIDATION__SHIFT__VI 0x0000000d
#define ATC_L2_CNTL3__ENABLE_FREE_COUNTER__SHIFT__VI    0x00000007
#define ATC_L2_CNTL3__ENABLE_HW_L2_CACHE_ADDRESS_MODES_SWITCHING__SHIFT__VI 0x00000000
#define ATC_L2_CNTL3__L2_CACHE_EVICTION_THRESHOLD__SHIFT__VI 0x00000008
#define ATC_L2_CNTL3__L2_DELAY_SEND_INVALIDATION_REQUEST__SHIFT__VI 0x0000000e
#define ATC_L2_DEBUG2__CACHE_PARITY_ERROR_INTERRUPT_THRESHOLD__SHIFT__VI 0x00000017
#define ATC_L2_DEBUG2__CLEAR_PARITY_ERROR_INFO__SHIFT__VI 0x0000001f
#define ATC_L2_DEBUG2__DISABLE_2M_CACHE__SHIFT__VI      0x0000000a
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_RETURNS__SHIFT__VI 0x0000000b
#define ATC_L2_DEBUG2__EFFECTIVE_2M_CACHE_SIZE__SHIFT__VI 0x00000013
#define ATC_L2_DEBUG__CACHE_BANK_SELECT__SHIFT__VI      0x00000019
#define ATC_L2_DEBUG__CACHE_INDEX__SHIFT__VI            0x00000008
#define ATC_L2_DEBUG__CACHE_INJECT_HARD_PARITY_ERROR__SHIFT__VI 0x0000001f
#define ATC_L2_DEBUG__CACHE_INJECT_SOFT_PARITY_ERROR__SHIFT__VI 0x0000001e
#define ATC_L2_DEBUG__CACHE_READ__SHIFT__VI             0x0000001d
#define ATC_L2_DEBUG__CACHE_SELECT__SHIFT__VI           0x00000018
#define ATC_L2_DEBUG__CACHE_WAY_SELECT__SHIFT__VI       0x0000001b
#define ATC_L2_DEBUG__L2_MEM_SELECT__SHIFT__VI          0x00000007
#define ATC_L2_STATUS2__CACHE_ADDRESS_MODE__SHIFT__VI   0x00000000
#define ATC_L2_STATUS2__PARITY_ERROR_INFO__SHIFT__VI    0x00000003
#define ATC_L2_STATUS__BUSY__SHIFT__VI                  0x00000000
#define ATC_L2_STATUS__PARITY_ERROR_INFO__SHIFT__VI     0x00000001
#define ATC_VMID0_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID10_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID11_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID12_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID13_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID14_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID15_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID1_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID2_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID3_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID4_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID5_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID6_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID7_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID8_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define ATC_VMID9_PASID_MAPPING__NO_INVALIDATION__SHIFT__VI 0x0000001e
#define AUX_DPHY_TX_CONTROL__AUX_MODE_DET_CHECK_DELAY__SHIFT__VI 0x00000010
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CRITICAL_ERR_OCCURRED_ACK__SHIFT__VI 0x00000015
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CRITICAL_ERR_OCCURRED__SHIFT__VI 0x00000014
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CTRL_STATE__SHIFT__VI 0x0000001c
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_COMPLETE__SHIFT__VI 0x00000000
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_OCCURRED__SHIFT__VI 0x00000008
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_STATE__SHIFT__VI 0x00000009
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_LOST__SHIFT__VI 0x00000004
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_DEFINITE_ERR_REACHED_ACK__SHIFT__VI 0x00000019
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_DEFINITE_ERR_REACHED__SHIFT__VI 0x00000018
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_POTENTIAL_ERR_REACHED_ACK__SHIFT__VI 0x00000017
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_POTENTIAL_ERR_REACHED__SHIFT__VI 0x00000016
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_PHASE_ADJUST_TIME_VIOL__SHIFT__VI 0x00000010
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_BLOCK_REQ__SHIFT__VI 0x00000014
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_EN__SHIFT__VI 0x00000000
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_IMPCAL_EN__SHIFT__VI 0x00000004
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_IMPCAL_INTERVAL__SHIFT__VI 0x00000008
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_INTERVAL_RESET_WINDOW__SHIFT__VI 0x00000016
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_MAX_ATTEMPT__SHIFT__VI 0x0000001c
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_PERIOD__SHIFT__VI 0x0000000c
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_MAINT_PERIOD__SHIFT__VI 0x00000010
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_OFFSET_CALC_MAX_ATTEMPT__SHIFT__VI 0x00000018
#define AUX_GTC_SYNC_DATA__AUX_GTC_DATA_RW__SHIFT__VI   0x00000000
#define AUX_GTC_SYNC_DATA__AUX_GTC_DATA__SHIFT__VI      0x00000008
#define AUX_GTC_SYNC_DATA__AUX_GTC_INDEX_AUTOINCREMENT_DISABLE__SHIFT__VI 0x0000001f
#define AUX_GTC_SYNC_DATA__AUX_GTC_INDEX__SHIFT__VI     0x00000010
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_DEFINITE_ERROR_THRESHOLD__SHIFT__VI 0x00000008
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_POTENTIAL_ERROR_THRESHOLD__SHIFT__VI 0x00000000
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_LEN__SHIFT__VI 0x00000010
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_SYNC_NUM_RETRY_FOR_LOCK_MAINT__SHIFT__VI 0x00000014
#define AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE_EN__SHIFT__VI 0x00000000
#define AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE_VALUE__SHIFT__VI 0x00000004
#define AUX_GTC_SYNC_STATUS__AUX_GTC_MASTER_REQ_BY_RX__SHIFT__VI 0x0000001e
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_DONE__SHIFT__VI 0x00000000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_HPD_DISCON__SHIFT__VI 0x00000009
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_NACKED__SHIFT__VI 0x0000001d
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_NON_AUX_MODE__SHIFT__VI 0x0000000b
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_REPLY_BYTE_COUNT__SHIFT__VI 0x00000018
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_REQ__SHIFT__VI 0x00000001
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_INVALID_START__SHIFT__VI 0x00000013
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_INVALID_STOP__SHIFT__VI 0x0000000e
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_MIN_COUNT_VIOL__SHIFT__VI 0x0000000c
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_OVERFLOW__SHIFT__VI 0x00000008
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_PARTIAL_BYTE__SHIFT__VI 0x0000000a
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_INVALID_H__SHIFT__VI 0x00000016
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_INVALID_L__SHIFT__VI 0x00000017
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_NO_DET__SHIFT__VI 0x00000014
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_SYNC_INVALID_H__SHIFT__VI 0x00000012
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_SYNC_INVALID_L__SHIFT__VI 0x00000011
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_TIMEOUT_STATE__SHIFT__VI 0x00000004
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_TIMEOUT__SHIFT__VI 0x00000007
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_ACK__SHIFT__VI 0x0000000d
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_INT_MASK__SHIFT__VI 0x0000000e
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_INT__SHIFT__VI 0x0000000c
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_ACK__SHIFT__VI 0x00000009
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_INT_MASK__SHIFT__VI 0x0000000a
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_INT__SHIFT__VI 0x00000008
#define AUX_TEST_DEBUG_DATA__AUX_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define AUX_TEST_DEBUG_INDEX__AUX_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define AUX_TEST_DEBUG_INDEX__AUX_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define AVSYNC_COUNTER_CONTROL__AVSYNC_COUNTER_ENABLE__SHIFT__VI 0x00000000
#define AVSYNC_COUNTER_READ__AVSYNC_COUNTER_RDVALUE__SHIFT__VI 0x00000000
#define AVSYNC_COUNTER_WRITE__AVSYNC_COUNTER_WRVALUE__SHIFT__VI 0x00000000
#define AZALIA_BDL_DMA_CONTROL__BDL_DMA_ISOCHRONOUS__SHIFT__VI 0x00000004
#define AZALIA_BDL_DMA_CONTROL__BDL_DMA_NON_SNOOP__SHIFT__VI 0x00000000
#define AZALIA_BDL_DMA_CONTROL__INPUT_BDL_DMA_ISOCHRONOUS__SHIFT__VI 0x00000006
#define AZALIA_BDL_DMA_CONTROL__INPUT_BDL_DMA_NON_SNOOP__SHIFT__VI 0x00000002
#define AZALIA_CONTROLLER_CLOCK_GATING__CLOCK_ON_STATE__SHIFT__VI 0x00000004
#define AZALIA_CONTROLLER_CLOCK_GATING__ENABLE_CLOCK_GATING__SHIFT__VI 0x00000000
#define AZALIA_CONTROLLER_DEBUG__CONTROLLER_DEBUG__SHIFT__VI 0x00000000
#define AZALIA_CRC0_CHANNEL0__CRC_CHANNEL0__SHIFT__VI   0x00000000
#define AZALIA_CRC0_CHANNEL1__CRC_CHANNEL1__SHIFT__VI   0x00000000
#define AZALIA_CRC0_CHANNEL2__CRC_CHANNEL2__SHIFT__VI   0x00000000
#define AZALIA_CRC0_CHANNEL3__CRC_CHANNEL3__SHIFT__VI   0x00000000
#define AZALIA_CRC0_CHANNEL4__CRC_CHANNEL4__SHIFT__VI   0x00000000
#define AZALIA_CRC0_CHANNEL5__CRC_CHANNEL5__SHIFT__VI   0x00000000
#define AZALIA_CRC0_CHANNEL6__CRC_CHANNEL6__SHIFT__VI   0x00000000
#define AZALIA_CRC0_CHANNEL7__CRC_CHANNEL7__SHIFT__VI   0x00000000
#define AZALIA_CRC0_CONTROL0__CRC_BLOCK_MODE__SHIFT__VI 0x00000004
#define AZALIA_CRC0_CONTROL0__CRC_EN__SHIFT__VI         0x00000000
#define AZALIA_CRC0_CONTROL0__CRC_INSTANCE_SEL__SHIFT__VI 0x00000008
#define AZALIA_CRC0_CONTROL0__CRC_SOURCE_SEL__SHIFT__VI 0x0000000c
#define AZALIA_CRC0_CONTROL1__CRC_BLOCK_SIZE__SHIFT__VI 0x00000000
#define AZALIA_CRC0_CONTROL2__CRC_BLOCK_ITERATION__SHIFT__VI 0x00000000
#define AZALIA_CRC0_CONTROL3__CRC_BLOCK_COMPLETE_PHASE__SHIFT__VI 0x00000004
#define AZALIA_CRC0_CONTROL3__CRC_CHANNEL_RESULT_SEL__SHIFT__VI 0x00000008
#define AZALIA_CRC0_CONTROL3__CRC_COMPLETE__SHIFT__VI   0x00000000
#define AZALIA_CRC0_RESULT__CRC_RESULT__SHIFT__VI       0x00000000
#define AZALIA_CRC1_CHANNEL0__CRC_CHANNEL0__SHIFT__VI   0x00000000
#define AZALIA_CRC1_CHANNEL1__CRC_CHANNEL1__SHIFT__VI   0x00000000
#define AZALIA_CRC1_CHANNEL2__CRC_CHANNEL2__SHIFT__VI   0x00000000
#define AZALIA_CRC1_CHANNEL3__CRC_CHANNEL3__SHIFT__VI   0x00000000
#define AZALIA_CRC1_CHANNEL4__CRC_CHANNEL4__SHIFT__VI   0x00000000
#define AZALIA_CRC1_CHANNEL5__CRC_CHANNEL5__SHIFT__VI   0x00000000
#define AZALIA_CRC1_CHANNEL6__CRC_CHANNEL6__SHIFT__VI   0x00000000
#define AZALIA_CRC1_CHANNEL7__CRC_CHANNEL7__SHIFT__VI   0x00000000
#define AZALIA_CRC1_CONTROL0__CRC_BLOCK_MODE__SHIFT__VI 0x00000004
#define AZALIA_CRC1_CONTROL0__CRC_EN__SHIFT__VI         0x00000000
#define AZALIA_CRC1_CONTROL0__CRC_INSTANCE_SEL__SHIFT__VI 0x00000008
#define AZALIA_CRC1_CONTROL0__CRC_SOURCE_SEL__SHIFT__VI 0x0000000c
#define AZALIA_CRC1_CONTROL1__CRC_BLOCK_SIZE__SHIFT__VI 0x00000000
#define AZALIA_CRC1_CONTROL2__CRC_BLOCK_ITERATION__SHIFT__VI 0x00000000
#define AZALIA_CRC1_CONTROL3__CRC_BLOCK_COMPLETE_PHASE__SHIFT__VI 0x00000004
#define AZALIA_CRC1_CONTROL3__CRC_CHANNEL_RESULT_SEL__SHIFT__VI 0x00000008
#define AZALIA_CRC1_CONTROL3__CRC_COMPLETE__SHIFT__VI   0x00000000
#define AZALIA_CRC1_RESULT__CRC_RESULT__SHIFT__VI       0x00000000
#define AZALIA_DATA_DMA_CONTROL__INPUT_DATA_DMA_ISOCHRONOUS__SHIFT__VI 0x00000006
#define AZALIA_DATA_DMA_CONTROL__INPUT_DATA_DMA_NON_SNOOP__SHIFT__VI 0x00000002
#define AZALIA_F0_AUDIO_DISABLED_INT_STATUS__AUDIO_DISABLED_FLAG__SHIFT__VI 0x00000000
#define AZALIA_F0_AUDIO_DISABLED_INT_STATUS__AUDIO_DISABLED_MASK__SHIFT__VI 0x00000004
#define AZALIA_F0_AUDIO_DISABLED_INT_STATUS__AUDIO_DISABLED_TYPE__SHIFT__VI 0x00000008
#define AZALIA_F0_AUDIO_ENABLED_INT_STATUS__AUDIO_ENABLED_FLAG__SHIFT__VI 0x00000000
#define AZALIA_F0_AUDIO_ENABLED_INT_STATUS__AUDIO_ENABLED_MASK__SHIFT__VI 0x00000004
#define AZALIA_F0_AUDIO_ENABLED_INT_STATUS__AUDIO_ENABLED_TYPE__SHIFT__VI 0x00000008
#define AZALIA_F0_AUDIO_ENABLE_STATUS__AUDIO_ENABLE_STATUS__SHIFT__VI 0x00000000
#define AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS__AUDIO_FORMAT_CHANGED_FLAG__SHIFT__VI 0x00000000
#define AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS__AUDIO_FORMAT_CHANGED_MASK__SHIFT__VI 0x00000004
#define AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS__AUDIO_FORMAT_CHANGED_TYPE__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL__COMPRESSED_CHANNEL_COUNT__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL__HBR_CHANNEL_COUNT__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE__SHIFT__VI 0x0000000b
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE__SHIFT__VI 0x0000000e
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__STREAM_TYPE__SHIFT__VI 0x0000000f
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__CC__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__COPY__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__DIGEN__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__KEEPALIVE__SHIFT__VI 0x00000017
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__L__SHIFT__VI 0x00000007
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__NON_AUDIO__SHIFT__VI 0x00000005
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRE__SHIFT__VI 0x00000003
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRO__SHIFT__VI 0x00000006
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__VCFG__SHIFT__VI 0x00000002
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__V__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__CLEAR_GTC_COUNTER_MIN_MAX_DELTA__SHIFT__VI 0x00000002
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_EMBEDDING_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_EMBEDDING_GROUP__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_OFFSET_CHANGED__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG__PRESENTATION_TIME_OFFSET_DEBUG__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE__RAMP_RATE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX__GTC_COUNTER_DELTA_MAX__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN__GTC_COUNTER_DELTA_MIN__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA__GTC_COUNTER_DELTA__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE__SHIFT__VI 0x00000003
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL__SHIFT__VI 0x00000009
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP__SHIFT__VI 0x0000000b
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000002
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL__SHIFT__VI 0x0000000a
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET__SHIFT__VI 0x00000006
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE__SHIFT__VI 0x00000005
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY__SHIFT__VI 0x00000007
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS__STREAM_FORMATS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_PIN_DEBUG__AZALIA_DEBUG__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL__STRIPE_CAPABILITY__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL__STRIPE_CONTROL__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_DEBUG__CODEC_DEBUG__SHIFT__VI   0x00000006
#define AZALIA_F0_CODEC_DEBUG__DISABLE_FORMAT_COMPARISON__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_ENDPOINT_DATA__AZALIA_ENDPOINT_REG_DATA__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_ENDPOINT_INDEX__AZALIA_ENDPOINT_REG_INDEX__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION__CONVERTER_SYNCHRONIZATION__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__CLKSTOPOK__SHIFT__VI 0x00000009
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_SETTINGS_RESET__SHIFT__VI 0x0000000a
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__CLKSTOP__SHIFT__VI 0x0000001e
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__EPSS__SHIFT__VI 0x0000001f
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE__SHIFT__VI 0x0000000b
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE__SHIFT__VI 0x0000000e
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__STREAM_TYPE__SHIFT__VI 0x0000000f
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__CC__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__COPY__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__DIGEN__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__KEEPALIVE__SHIFT__VI 0x00000017
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__L__SHIFT__VI 0x00000007
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__NON_AUDIO__SHIFT__VI 0x00000005
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRE__SHIFT__VI 0x00000003
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRO__SHIFT__VI 0x00000006
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__VCFG__SHIFT__VI 0x00000002
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__V__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE__SHIFT__VI 0x00000003
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL__SHIFT__VI 0x00000009
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP__SHIFT__VI 0x0000000b
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000002
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL__SHIFT__VI 0x0000000a
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET__SHIFT__VI 0x00000006
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE__SHIFT__VI 0x00000005
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY__SHIFT__VI 0x00000007
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS__STREAM_FORMATS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PIN_DEBUG__AZALIA_INPUT_DEBUG__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__AZALIA_INPUT_ENDPOINT_REG_DATA__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__AZALIA_INPUT_ENDPOINT_REG_INDEX__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION__CHANNEL_ALLOCATION__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED__SHIFT__VI 0x0000001f
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL__CLOCK_GATING_DISABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL__CLOCK_ON_STATE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME__CHANNEL_ALLOCATION__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME__CHANNEL_COUNT__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME__INFOFRAME_BYTE_5__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME__INFOFRAME_VALID__SHIFT__VI 0x0000001f
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__CHANNEL_LAYOUT__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_ACTIVITY_UR_ENABLE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_ACTIVITY__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE__SHIFT__VI 0x00000005
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__CYCLIC_BUFFER_WRAP_COUNT__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__LPIB_SNAPSHOT_LOCK__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT__LPIB_TIMER_SNAPSHOT__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB__LPIB__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL4_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL4_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL4_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_CHANNEL_ID__SHIFT__VI 0x0000000c
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_ENABLE__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_MUTE__SHIFT__VI 0x00000009
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL6_CHANNEL_ID__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL6_ENABLE__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL6_MUTE__SHIFT__VI 0x00000011
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_CHANNEL_ID__SHIFT__VI 0x0000001c
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_ENABLE__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_MUTE__SHIFT__VI 0x00000019
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL0_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL0_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL0_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL1_CHANNEL_ID__SHIFT__VI 0x0000000c
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL1_ENABLE__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL1_MUTE__SHIFT__VI 0x00000009
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL2_CHANNEL_ID__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL2_ENABLE__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL2_MUTE__SHIFT__VI 0x00000011
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL3_CHANNEL_ID__SHIFT__VI 0x0000001c
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL3_ENABLE__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL3_MUTE__SHIFT__VI 0x00000019
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR__SHIFT__VI 0x0000000c
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY__SHIFT__VI 0x0000001e
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR__HBR_CAPABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR__HBR_ENABLE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE__IMPEDANCE_SENSE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE__PRESENCE_DETECT__SHIFT__VI 0x0000001f
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE__UNSOLICITED_RESPONSE_FORCE__SHIFT__VI 0x0000001c
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE__UNSOLICITED_RESPONSE_PAYLOAD__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE__SHIFT__VI 0x00000007
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL__IN_ENABLE__SHIFT__VI 0x00000005
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE__SHIFT__VI 0x00000003
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL__SHIFT__VI 0x00000009
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP__SHIFT__VI 0x0000000b
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000002
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL__SHIFT__VI 0x0000000a
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET__SHIFT__VI 0x00000006
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE__SHIFT__VI 0x00000005
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY__SHIFT__VI 0x00000007
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS__SHIFT__VI 0x00000006
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__DP__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__EAPD_CAPABLE__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__HDMI__SHIFT__VI 0x00000007
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE__SHIFT__VI 0x00000003
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__INPUT_CAPABLE__SHIFT__VI 0x00000005
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY__SHIFT__VI 0x00000002
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__VREF_CONTROL__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO__ASSOCIATION_INFO__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_STEREO__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__CHANNEL_ALLOCATION__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__DOWN_MIX_INHIBIT__SHIFT__VI 0x0000001f
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__DP_CONNECTION__SHIFT__VI 0x00000011
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__EXTRA_CONNECTION_INFO__SHIFT__VI 0x00000012
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__HDMI_CONNECTION__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__LEVEL_SHIFT__SHIFT__VI 0x0000001b
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__LFE_PLAYBACK_LEVEL__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__SPEAKER_ALLOCATION__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE__CODING_TYPE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS__OUTPUT_ACTIVE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGED_ACK_UR_ENABLE__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGED__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGE_REASON__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGE_RESPONSE__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED__SHIFT__VI 0x0000001f
#define AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__CLOCK_GATING_DISABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__CLOCK_ON_STATE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__CYCLIC_BUFFER_WRAP_COUNT__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__LPIB_SNAPSHOT_LOCK__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT__LPIB_TIMER_SNAPSHOT__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_LPIB__LPIB__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL1_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL1_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL1_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL3_CHANNEL_ID__SHIFT__VI 0x0000000c
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL3_ENABLE__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL3_MUTE__SHIFT__VI 0x00000009
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_CHANNEL_ID__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_ENABLE__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_MUTE__SHIFT__VI 0x00000011
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_CHANNEL_ID__SHIFT__VI 0x0000001c
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_ENABLE__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_MUTE__SHIFT__VI 0x00000019
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL01_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL01_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL01_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL23_CHANNEL_ID__SHIFT__VI 0x0000000c
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL23_ENABLE__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL23_MUTE__SHIFT__VI 0x00000009
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL45_CHANNEL_ID__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL45_ENABLE__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL45_MUTE__SHIFT__VI 0x00000011
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL67_CHANNEL_ID__SHIFT__VI 0x0000001c
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL67_ENABLE__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL67_MUTE__SHIFT__VI 0x00000019
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE__MULTICHANNEL_MODE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE__REMOTE_KEEP_ALIVE_CAPABILITY__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE__REMOTE_KEEP_ALIVE_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR__SHIFT__VI 0x0000000c
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY__SHIFT__VI 0x0000001e
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR__HBR_CAPABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR__HBR_ENABLE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__AUDIO_LIPSYNC__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__VIDEO_LIPSYNC__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0__MANUFACTURER_ID__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0__PRODUCT_ID__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1__SINK_DESCRIPTION_LEN__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2__PORT_ID0__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3__PORT_ID1__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4__DESCRIPTION0__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4__DESCRIPTION1__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4__DESCRIPTION2__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4__DESCRIPTION3__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5__DESCRIPTION4__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5__DESCRIPTION5__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5__DESCRIPTION6__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5__DESCRIPTION7__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6__DESCRIPTION10__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6__DESCRIPTION11__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6__DESCRIPTION8__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6__DESCRIPTION9__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7__DESCRIPTION12__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7__DESCRIPTION13__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7__DESCRIPTION14__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7__DESCRIPTION15__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8__DESCRIPTION16__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8__DESCRIPTION17__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE__UNSOLICITED_RESPONSE_FORCE__SHIFT__VI 0x0000001c
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE__UNSOLICITED_RESPONSE_PAYLOAD__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE__SHIFT__VI 0x00000007
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL__OUT_ENABLE__SHIFT__VI 0x00000006
#define AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION__WIRELESS_DISPLAY_IDENTIFICATION__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE__SHIFT__VI 0x00000003
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL__SHIFT__VI 0x00000009
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP__SHIFT__VI 0x0000000b
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000002
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL__SHIFT__VI 0x0000000a
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET__SHIFT__VI 0x00000006
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE__SHIFT__VI 0x00000005
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE__SHIFT__VI 0x00000014
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY__SHIFT__VI 0x00000007
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS__SHIFT__VI 0x00000006
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__DP__SHIFT__VI 0x00000018
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__EAPD_CAPABLE__SHIFT__VI 0x00000010
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__HDMI__SHIFT__VI 0x00000007
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE__SHIFT__VI 0x00000003
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE__SHIFT__VI 0x00000000
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__INPUT_CAPABLE__SHIFT__VI 0x00000005
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY__SHIFT__VI 0x00000002
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE__SHIFT__VI 0x00000004
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED__SHIFT__VI 0x00000001
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__VREF_CONTROL__SHIFT__VI 0x00000008
#define AZALIA_F0_CODEC_RESYNC_FIFO_CONTROL__RESYNC_FIFO_STARTUP_KEEPOUT_WINDOW__SHIFT__VI 0x00000000
#define AZALIA_F0_GTC_GROUP_OFFSET0__GTC_GROUP_OFFSET0__SHIFT__VI 0x00000000
#define AZALIA_F0_GTC_GROUP_OFFSET1__GTC_GROUP_OFFSET1__SHIFT__VI 0x00000000
#define AZALIA_F0_GTC_GROUP_OFFSET2__GTC_GROUP_OFFSET2__SHIFT__VI 0x00000000
#define AZALIA_F0_GTC_GROUP_OFFSET3__GTC_GROUP_OFFSET3__SHIFT__VI 0x00000000
#define AZALIA_F0_GTC_GROUP_OFFSET4__GTC_GROUP_OFFSET4__SHIFT__VI 0x00000000
#define AZALIA_F0_GTC_GROUP_OFFSET5__GTC_GROUP_OFFSET5__SHIFT__VI 0x00000000
#define AZALIA_F0_GTC_GROUP_OFFSET6__GTC_GROUP_OFFSET6__SHIFT__VI 0x00000000
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0__IEC_60958_CS_MODE__SHIFT__VI 0x00000000
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0__IEC_60958_CS_SOURCE_NUMBER__SHIFT__VI 0x00000002
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN__SHIFT__VI 0x00000002
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_CLOCK_ACCURACY__SHIFT__VI 0x00000000
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_WORD_LENGTH_OVRRD_EN__SHIFT__VI 0x00000007
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_WORD_LENGTH__SHIFT__VI 0x00000003
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2__IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN__SHIFT__VI 0x00000006
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2__IEC_60958_CS_SAMPLING_FREQUENCY__SHIFT__VI 0x00000000
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3__IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN__SHIFT__VI 0x00000004
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3__IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY__SHIFT__VI 0x00000000
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_CGMS_A_VALID__SHIFT__VI 0x00000007
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_CGMS_A__SHIFT__VI 0x00000005
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_MPEG_SURROUND_INFO__SHIFT__VI 0x00000004
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_SAMPLING_FREQUENCY_COEFF__SHIFT__VI 0x00000000
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5__IEC_60958_CS_CHANNEL_NUMBER_L__SHIFT__VI 0x00000000
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5__IEC_60958_CS_CHANNEL_NUMBER_R__SHIFT__VI 0x00000004
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6__IEC_60958_CS_CHANNEL_NUMBER_2__SHIFT__VI 0x00000000
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6__IEC_60958_CS_CHANNEL_NUMBER_3__SHIFT__VI 0x00000004
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7__IEC_60958_CS_CHANNEL_NUMBER_4__SHIFT__VI 0x00000000
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7__IEC_60958_CS_CHANNEL_NUMBER_5__SHIFT__VI 0x00000004
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8__IEC_60958_CS_CHANNEL_NUMBER_6__SHIFT__VI 0x00000000
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8__IEC_60958_CS_CHANNEL_NUMBER_7__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE__SHIFT__VI 0x0000000b
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE__SHIFT__VI 0x0000000e
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_R__SHIFT__VI 0x0000000f
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__STREAM_TYPE__SHIFT__VI 0x0000000f
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2__CC__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3__KEEPALIVE__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__CC__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__COPY__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__DIGEN__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__KEEPALIVE__SHIFT__VI 0x00000017
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__L__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__NON_AUDIO__SHIFT__VI 0x00000005
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRE__SHIFT__VI 0x00000003
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRO__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__VCFG__SHIFT__VI 0x00000002
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__V__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_EMBEDDING_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_EMBEDDING_GROUP__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_OFFSET_CHANGED__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE__RAMP_RATE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE__SHIFT__VI 0x00000003
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL__SHIFT__VI 0x00000009
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP__SHIFT__VI 0x0000000b
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000002
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL__SHIFT__VI 0x0000000a
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE__SHIFT__VI 0x00000005
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE__SHIFT__VI 0x00000014
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS__STREAM_FORMATS__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL__STRIPE_CAPABILITY__SHIFT__VI 0x00000014
#define AZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL__STRIPE_CONTROL__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION__CONVERTER_SYNCHRONIZATION__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__CLKSTOPOK__SHIFT__VI 0x00000009
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_SETTINGS_RESET__SHIFT__VI 0x0000000a
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES__CLKSTOP__SHIFT__VI 0x0000001e
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES__EPSS__SHIFT__VI 0x0000001f
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE__SHIFT__VI 0x0000000b
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE__SHIFT__VI 0x0000000e
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__STREAM_TYPE__SHIFT__VI 0x0000000f
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__CC__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__COPY__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__DIGEN__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__KEEPALIVE__SHIFT__VI 0x00000017
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__L__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__NON_AUDIO__SHIFT__VI 0x00000005
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRE__SHIFT__VI 0x00000003
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRO__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__VCFG__SHIFT__VI 0x00000002
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__V__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE__SHIFT__VI 0x00000003
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL__SHIFT__VI 0x00000009
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP__SHIFT__VI 0x0000000b
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000002
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL__SHIFT__VI 0x0000000a
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE__SHIFT__VI 0x00000005
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE__SHIFT__VI 0x00000014
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS__STREAM_FORMATS__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION__CHANNEL_ALLOCATION__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H__CHANNEL_STATUS_H__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L__CHANNEL_STATUS_L__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR__HBR_CAPABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR__HBR_ENABLE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME__CHANNEL_ALLOCATION__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME__CHANNEL_COUNT__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME__INFOFRAME_BYTE_5__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME__INFOFRAME_VALID__SHIFT__VI 0x0000001f
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__CHANNEL_LAYOUT__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_ACTIVITY_UR_ENABLE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_ACTIVITY__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE__SHIFT__VI 0x00000005
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__CYCLIC_BUFFER_WRAP_COUNT__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__LPIB_SNAPSHOT_LOCK__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT__LPIB_TIMER_SNAPSHOT__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB__LPIB__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE__MULTICHANNEL0_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE__MULTICHANNEL0_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE__MULTICHANNEL0_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE__MULTICHANNEL2_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE__MULTICHANNEL2_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE__MULTICHANNEL2_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE__MULTICHANNEL4_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE__MULTICHANNEL4_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE__MULTICHANNEL4_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE__MULTICHANNEL6_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE__MULTICHANNEL6_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE__MULTICHANNEL6_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__COLOR__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__MISC__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__CONNECTION_TYPE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__DEFAULT_DEVICE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__LOCATION__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__PORT_CONNECTIVITY__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR__SHIFT__VI 0x0000000c
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE__SHIFT__VI 0x00000014
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION__SHIFT__VI 0x00000018
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY__SHIFT__VI 0x0000001e
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT__SHIFT__VI 0x0000001f
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL__IN_ENABLE__SHIFT__VI 0x00000005
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE__SHIFT__VI 0x00000003
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL__SHIFT__VI 0x00000009
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP__SHIFT__VI 0x0000000b
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000002
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL__SHIFT__VI 0x0000000a
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE__SHIFT__VI 0x00000005
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE__SHIFT__VI 0x00000014
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__DP__SHIFT__VI 0x00000018
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__EAPD_CAPABLE__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__HDMI__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE__SHIFT__VI 0x00000003
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__INPUT_CAPABLE__SHIFT__VI 0x00000005
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY__SHIFT__VI 0x00000002
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__VREF_CONTROL__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_PIN_ASSOCIATION_INFO__ASSOCIATION_INFO__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA__DESCRIPTOR__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR__DESCRIPTOR_BYTE_2__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR__FORMAT_CODE__SHIFT__VI 0x00000003
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR__MAX_CHANNELS__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR__SUPPORTED_FREQUENCIES_STEREO__SHIFT__VI 0x00000018
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR__SUPPORTED_FREQUENCIES__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA__SINK_DATA__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX__SINK_INFO_INDEX__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION__CHANNEL_ALLOCATION__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE__CODING_TYPE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS__OUTPUT_ACTIVE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO__DOWN_MIX_INHIBIT__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO__LEVEL_SHIFT__SHIFT__VI 0x00000003
#define AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO__LFE_PLAYBACK_LEVEL__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGED_ACK_UR_ENABLE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGED__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGE_REASON__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGE_RESPONSE__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_PIN_CONTROL_HBR__HBR_CAPABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_HBR__HBR_ENABLE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC__AUDIO_LIPSYNC__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC__VIDEO_LIPSYNC__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__CYCLIC_BUFFER_WRAP_COUNT__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__LPIB_SNAPSHOT_LOCK__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT__LPIB_TIMER_SNAPSHOT__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_LPIB__LPIB__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID__MANUFACTURER_ID__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE__MULTICHANNEL01_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE__MULTICHANNEL01_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE__MULTICHANNEL01_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE__MULTICHANNEL23_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE__MULTICHANNEL23_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE__MULTICHANNEL23_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE__MULTICHANNEL45_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE__MULTICHANNEL45_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE__MULTICHANNEL45_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE__MULTICHANNEL67_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE__MULTICHANNEL67_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE__MULTICHANNEL67_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_CHANNEL_ID__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_MUTE__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE__MULTICHANNEL_MODE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_PORTID0__PORTID__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_PORTID1__PORTID__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID__PRODUCT_ID__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE__REMOTE_KEEP_ALIVE_CAPABILITY__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE__REMOTE_KEEP_ALIVE_ENABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__COLOR__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__MISC__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__CONNECTION_TYPE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__DEFAULT_DEVICE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__LOCATION__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__PORT_CONNECTIVITY__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR__SHIFT__VI 0x0000000c
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE__SHIFT__VI 0x00000014
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION__SHIFT__VI 0x00000018
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY__SHIFT__VI 0x0000001e
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__CONNECTION_LIST_ENTRY__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT__SHIFT__VI 0x0000001f
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION__DP_CONNECTION__SHIFT__VI 0x00000009
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION__EXTRA_CONNECTION_INFO__SHIFT__VI 0x0000000a
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION__HDMI_CONNECTION__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION__SPEAKER_ALLOCATION__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN__SINK_DESCRIPTION_LEN__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL__OUT_ENABLE__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION__WIRELESS_DISPLAY_IDENTIFICATION__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE__SHIFT__VI 0x00000003
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL__SHIFT__VI 0x00000009
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP__SHIFT__VI 0x0000000b
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT__SHIFT__VI 0x00000002
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL__SHIFT__VI 0x0000000a
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE__SHIFT__VI 0x00000005
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE__SHIFT__VI 0x00000014
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS__SHIFT__VI 0x00000006
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__DP__SHIFT__VI 0x00000018
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__EAPD_CAPABLE__SHIFT__VI 0x00000010
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__HDMI__SHIFT__VI 0x00000007
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE__SHIFT__VI 0x00000003
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE__SHIFT__VI 0x00000000
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__INPUT_CAPABLE__SHIFT__VI 0x00000005
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY__SHIFT__VI 0x00000002
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE__SHIFT__VI 0x00000004
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED__SHIFT__VI 0x00000001
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__VREF_CONTROL__SHIFT__VI 0x00000008
#define AZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH__CONNECTION_LIST_LENGTH__SHIFT__VI 0x00000000
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0__IEC_60958_CS_MODE__SHIFT__VI 0x00000000
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0__IEC_60958_CS_SOURCE_NUMBER__SHIFT__VI 0x00000002
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN__SHIFT__VI 0x00000002
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_CLOCK_ACCURACY__SHIFT__VI 0x00000000
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_WORD_LENGTH_OVRRD_EN__SHIFT__VI 0x00000007
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_WORD_LENGTH__SHIFT__VI 0x00000003
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2__IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN__SHIFT__VI 0x00000006
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2__IEC_60958_CS_SAMPLING_FREQUENCY__SHIFT__VI 0x00000000
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3__IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN__SHIFT__VI 0x00000004
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3__IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY__SHIFT__VI 0x00000000
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_CGMS_A_VALID__SHIFT__VI 0x00000007
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_CGMS_A__SHIFT__VI 0x00000005
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_MPEG_SURROUND_INFO__SHIFT__VI 0x00000004
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_SAMPLING_FREQUENCY_COEFF__SHIFT__VI 0x00000000
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5__IEC_60958_CS_CHANNEL_NUMBER_L__SHIFT__VI 0x00000000
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5__IEC_60958_CS_CHANNEL_NUMBER_R__SHIFT__VI 0x00000004
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6__IEC_60958_CS_CHANNEL_NUMBER_2__SHIFT__VI 0x00000000
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6__IEC_60958_CS_CHANNEL_NUMBER_3__SHIFT__VI 0x00000004
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7__IEC_60958_CS_CHANNEL_NUMBER_4__SHIFT__VI 0x00000000
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7__IEC_60958_CS_CHANNEL_NUMBER_5__SHIFT__VI 0x00000004
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8__IEC_60958_CS_CHANNEL_NUMBER_6__SHIFT__VI 0x00000000
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8__IEC_60958_CS_CHANNEL_NUMBER_7__SHIFT__VI 0x00000004
#define AZALIA_FIFO_SIZE_CONTROL__MAX_FIFO_SIZE__SHIFT__VI 0x00000008
#define AZALIA_FIFO_SIZE_CONTROL__MAX_LATENCY_SUPPORT__SHIFT__VI 0x00000010
#define AZALIA_FIFO_SIZE_CONTROL__MIN_FIFO_SIZE__SHIFT__VI 0x00000000
#define AZALIA_GLOBAL_CAPABILITIES__NUMBER_OF_SERIAL_DATA_OUTPUT_SIGNALS__SHIFT__VI 0x00000001
#define AZALIA_INPUT_CRC0_CHANNEL0__INPUT_CRC_CHANNEL0__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CHANNEL1__INPUT_CRC_CHANNEL1__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CHANNEL2__INPUT_CRC_CHANNEL2__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CHANNEL3__INPUT_CRC_CHANNEL3__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CHANNEL4__INPUT_CRC_CHANNEL4__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CHANNEL5__INPUT_CRC_CHANNEL5__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CHANNEL6__INPUT_CRC_CHANNEL6__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CHANNEL7__INPUT_CRC_CHANNEL7__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CONTROL0__INPUT_CRC_BLOCK_MODE__SHIFT__VI 0x00000004
#define AZALIA_INPUT_CRC0_CONTROL0__INPUT_CRC_EN__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CONTROL0__INPUT_CRC_INSTANCE_SEL__SHIFT__VI 0x00000008
#define AZALIA_INPUT_CRC0_CONTROL1__INPUT_CRC_BLOCK_SIZE__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CONTROL2__INPUT_CRC_BLOCK_ITERATION__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_CONTROL3__INPUT_CRC_BLOCK_COMPLETE_PHASE__SHIFT__VI 0x00000004
#define AZALIA_INPUT_CRC0_CONTROL3__INPUT_CRC_CHANNEL_RESULT_SEL__SHIFT__VI 0x00000008
#define AZALIA_INPUT_CRC0_CONTROL3__INPUT_CRC_COMPLETE__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC0_RESULT__INPUT_CRC_RESULT__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CHANNEL0__INPUT_CRC_CHANNEL0__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CHANNEL1__INPUT_CRC_CHANNEL1__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CHANNEL2__INPUT_CRC_CHANNEL2__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CHANNEL3__INPUT_CRC_CHANNEL3__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CHANNEL4__INPUT_CRC_CHANNEL4__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CHANNEL5__INPUT_CRC_CHANNEL5__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CHANNEL6__INPUT_CRC_CHANNEL6__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CHANNEL7__INPUT_CRC_CHANNEL7__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CONTROL0__INPUT_CRC_BLOCK_MODE__SHIFT__VI 0x00000004
#define AZALIA_INPUT_CRC1_CONTROL0__INPUT_CRC_EN__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CONTROL0__INPUT_CRC_INSTANCE_SEL__SHIFT__VI 0x00000008
#define AZALIA_INPUT_CRC1_CONTROL1__INPUT_CRC_BLOCK_SIZE__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CONTROL2__INPUT_CRC_BLOCK_ITERATION__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_CONTROL3__INPUT_CRC_BLOCK_COMPLETE_PHASE__SHIFT__VI 0x00000004
#define AZALIA_INPUT_CRC1_CONTROL3__INPUT_CRC_CHANNEL_RESULT_SEL__SHIFT__VI 0x00000008
#define AZALIA_INPUT_CRC1_CONTROL3__INPUT_CRC_COMPLETE__SHIFT__VI 0x00000000
#define AZALIA_INPUT_CRC1_RESULT__INPUT_CRC_RESULT__SHIFT__VI 0x00000000
#define AZALIA_INPUT_PAYLOAD_CAPABILITY__INPUT_PAYLOAD_CAPABILITY__SHIFT__VI 0x00000000
#define AZALIA_INPUT_PAYLOAD_CAPABILITY__INSTRMPAY__SHIFT__VI 0x00000010
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM0_MEM_PWR_DIS__SHIFT__VI 0x00000005
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM0_MEM_PWR_FORCE__SHIFT__VI 0x00000003
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM1_MEM_PWR_DIS__SHIFT__VI 0x00000008
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM1_MEM_PWR_FORCE__SHIFT__VI 0x00000006
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM2_MEM_PWR_DIS__SHIFT__VI 0x0000000b
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM2_MEM_PWR_FORCE__SHIFT__VI 0x00000009
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM3_MEM_PWR_DIS__SHIFT__VI 0x0000000e
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM3_MEM_PWR_FORCE__SHIFT__VI 0x0000000c
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM4_MEM_PWR_DIS__SHIFT__VI 0x00000011
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM4_MEM_PWR_FORCE__SHIFT__VI 0x0000000f
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM5_MEM_PWR_DIS__SHIFT__VI 0x00000014
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM5_MEM_PWR_FORCE__SHIFT__VI 0x00000012
#define AZALIA_MEM_PWR_CTRL__AZ_MEM_PWR_DIS__SHIFT__VI  0x00000002
#define AZALIA_MEM_PWR_CTRL__AZ_MEM_PWR_FORCE__SHIFT__VI 0x00000000
#define AZALIA_MEM_PWR_CTRL__AZ_MEM_PWR_MODE_SEL__SHIFT__VI 0x0000001c
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM0_MEM_PWR_STATE__SHIFT__VI 0x00000002
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM1_MEM_PWR_STATE__SHIFT__VI 0x00000004
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM2_MEM_PWR_STATE__SHIFT__VI 0x00000006
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM3_MEM_PWR_STATE__SHIFT__VI 0x00000008
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM4_MEM_PWR_STATE__SHIFT__VI 0x0000000a
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM5_MEM_PWR_STATE__SHIFT__VI 0x0000000c
#define AZALIA_MEM_PWR_STATUS__AZ_MEM_PWR_STATE__SHIFT__VI 0x00000000
#define AZALIA_OUTPUT_PAYLOAD_CAPABILITY__OUTPUT_PAYLOAD_CAPABILITY__SHIFT__VI 0x00000000
#define AZALIA_OUTPUT_PAYLOAD_CAPABILITY__OUTSTRMPAY__SHIFT__VI 0x00000010
#define AZALIA_OUTPUT_STREAM_ARBITER_CONTROL__INPUT_LATENCY_HIDING_LEVEL__SHIFT__VI 0x00000010
#define AZALIA_OUTPUT_STREAM_ARBITER_CONTROL__LATENCY_HIDING_LEVEL__SHIFT__VI 0x00000000
#define AZALIA_OUTPUT_STREAM_ARBITER_CONTROL__SYS_MEM_ACTIVE_ENABLE__SHIFT__VI 0x00000008
#define AZALIA_RIRB_AND_DP_CONTROL__DP_UPDATE_FREQ_DIVIDER__SHIFT__VI 0x00000005
#define AZALIA_SCLK_CONTROL__AUDIO_SCLK_CONTROL__SHIFT__VI 0x00000004
#define AZALIA_STREAM_DATA__AZALIA_STREAM_REG_DATA__SHIFT__VI 0x00000000
#define AZALIA_STREAM_DEBUG__STREAM_DEBUG_DATA__SHIFT__VI 0x00000000
#define AZALIA_STREAM_INDEX__AZALIA_STREAM_REG_INDEX__SHIFT__VI 0x00000000
#define AZALIA_STREAM_INDEX__AZALIA_STREAM_REG_WRITE_EN__SHIFT__VI 0x00000008
#define AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA__IMMEDIATE_COMMAND_WRITE__SHIFT__VI 0x00000000
#define AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX__IMMEDIATE_COMMAND_WRITE__SHIFT__VI 0x00000000
#define AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA__IMMEDIATE_COMMAND_WRITE__SHIFT__VI 0x00000000
#define AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX__IMMEDIATE_COMMAND_WRITE__SHIFT__VI 0x00000000
#define AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA__IMMEDIATE_COMMAND_WRITE__SHIFT__VI 0x00000000
#define AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX__IMMEDIATE_COMMAND_WRITE__SHIFT__VI 0x00000000
#define BACO_CNTL_MISC__BACO_REFCLK_SEL__SHIFT__VI      0x00000004
#define BACO_CNTL__BACO_BIF_SCLK_SWITCH__SHIFT__VI      0x00000012
#define BACO_CNTL__PWRGOOD_IDSC__SHIFT__VI              0x0000000d
#define BF_ANA_ISO_CNTL__BF_ANA_ISO_DIS_MASK__SHIFT__VI 0x00000000
#define BF_ANA_ISO_CNTL__BF_VDDC_ISO_DIS_MASK__SHIFT__VI 0x00000001
#define BIF_ATOMIC_ERR_LOG__CLEAR_UR_ATOMIC_OPCODE__SHIFT__VI 0x00000010
#define BIF_ATOMIC_ERR_LOG__CLEAR_UR_ATOMIC_REQEN_LOW__SHIFT__VI 0x00000011
#define BIF_ATOMIC_ERR_LOG__UR_ATOMIC_OPCODE__SHIFT__VI 0x00000000
#define BIF_ATOMIC_ERR_LOG__UR_ATOMIC_REQEN_LOW__SHIFT__VI 0x00000001
#define BIF_BME_STATUS__CLEAR_DMA_ON_BME_LOW__SHIFT__VI 0x00000010
#define BIF_BME_STATUS__DMA_ON_BME_LOW__SHIFT__VI       0x00000000
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_IMP_IGNORE_QUICKSIM__SHIFT__VI 0x00000011
#define BIF_CLK_CTRL__BACO_XSTCLK_SWITCH_BYPASS__SHIFT__VI 0x00000001
#define BIF_CLK_CTRL__BIF_XSTCLK_READY__SHIFT__VI       0x00000000
#define BIF_DOORBELL_APER_EN__BIF_DOORBELL_APER_EN__SHIFT__VI 0x00000000
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_DIS__SHIFT__VI 0x00000018
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_0__SHIFT__VI 0x00000019
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_1__SHIFT__VI 0x0000001a
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_2__SHIFT__VI 0x0000001b
#define BIF_DOORBELL_CNTL__DOORBELL_INTERRUPT_CLEAR__SHIFT__VI 0x00000010
#define BIF_DOORBELL_CNTL__DOORBELL_INTERRUPT_STATUS__SHIFT__VI 0x00000005
#define BIF_DOORBELL_CNTL__DOORBELL_MONITOR_EN__SHIFT__VI 0x00000004
#define BIF_DOORBELL_GBLAPER1_LOWER__DOORBELL_GBLAPER1_EN__SHIFT__VI 0x0000001f
#define BIF_DOORBELL_GBLAPER1_LOWER__DOORBELL_GBLAPER1_LOWER__SHIFT__VI 0x00000002
#define BIF_DOORBELL_GBLAPER1_UPPER__DOORBELL_GBLAPER1_UPPER__SHIFT__VI 0x00000002
#define BIF_DOORBELL_GBLAPER2_LOWER__DOORBELL_GBLAPER2_EN__SHIFT__VI 0x0000001f
#define BIF_DOORBELL_GBLAPER2_LOWER__DOORBELL_GBLAPER2_LOWER__SHIFT__VI 0x00000002
#define BIF_DOORBELL_GBLAPER2_UPPER__DOORBELL_GBLAPER2_UPPER__SHIFT__VI 0x00000002
#define BIF_FEATURES_CONTROL_MISC__ATC_PRG_RESP_PASID_UR_EN__SHIFT__VI 0x0000000b
#define BIF_FEATURES_CONTROL_MISC__ATOMIC_ERR_INT_DIS__SHIFT__VI 0x0000000d
#define BIF_FEATURES_CONTROL_MISC__AZ_BIF_REQ_ID_ROUTING_DIS__SHIFT__VI 0x0000000a
#define BIF_FEATURES_CONTROL_MISC__BIF_RB_SET_OVERFLOW_EN__SHIFT__VI 0x0000000c
#define BIF_FEATURES_CONTROL_MISC__BME_HDL_NONVIR_EN__SHIFT__VI 0x0000000f
#define BIF_FEATURES_CONTROL_MISC__FLR_CRS_CFG_DIS__SHIFT__VI 0x00000017
#define BIF_FEATURES_CONTROL_MISC__FLR_MST_PEND_CHK_DIS__SHIFT__VI 0x00000011
#define BIF_FEATURES_CONTROL_MISC__FLR_NEWREQ_HDL_DIS__SHIFT__VI 0x00000016
#define BIF_FEATURES_CONTROL_MISC__FLR_OSTD_HDL_DIS__SHIFT__VI 0x00000015
#define BIF_FEATURES_CONTROL_MISC__FLR_OSTD_UR_DIS__SHIFT__VI 0x00000014
#define BIF_FEATURES_CONTROL_MISC__FLR_SLV_PEND_CHK_DIS__SHIFT__VI 0x00000012
#define BIF_FEATURES_CONTROL_MISC__INIT_PFFLR_CRS_RET_DIS__SHIFT__VI 0x00000010
#define BIF_FEATURES_CONTROL_MISC__MC_BIF_REQ_ID_ROUTING_DIS__SHIFT__VI 0x00000009
#define BIF_FEATURES_CONTROL_MISC__SOFT_PF_FLR_UR_CFG_EN__SHIFT__VI 0x00000013
#define BIF_GPUIOV_FB_TOTAL_FB_INFO__TOTAL_FB_AVAILABLE__SHIFT__VI 0x00000000
#define BIF_GPUIOV_FB_TOTAL_FB_INFO__TOTAL_FB_CONSUMED__SHIFT__VI 0x00000010
#define BIF_GPUIOV_RESET_NOTIFICATION__RESET_NOTIFICATION__SHIFT__VI 0x00000000
#define BIF_GPUIOV_VM_INIT_STATUS__VM_INIT_STATUS__SHIFT__VI 0x00000000
#define BIF_IOV_FUNC_IDENTIFIER__FUNC_IDENTIFIER__SHIFT__VI 0x00000000
#define BIF_IOV_FUNC_IDENTIFIER__IOV_ENABLE__SHIFT__VI  0x0000001f
#define BIF_MM_INDACCESS_CNTL__MM_INDACCESS_DIS__SHIFT__VI 0x00000001
#define BIF_MST_TRANS_PENDING__BIF_MST_TRANS_PENDING__SHIFT__VI 0x00000000
#define BIF_PWDN_COMMAND__REG_BX_pw_cmd__SHIFT__VI      0x00000003
#define BIF_PWDN_COMMAND__REG_SMBUS_pw_cmd__SHIFT__VI   0x00000002
#define BIF_PWDN_STATUS__BX_REG_pw_status__SHIFT__VI    0x00000003
#define BIF_PWDN_STATUS__SMBUS_REG_pw_status__SHIFT__VI 0x00000002
#define BIF_RB_BASE__ADDR__SHIFT__VI                    0x00000000
#define BIF_RB_CNTL__BIF_RB_TRAN__SHIFT__VI             0x00000011
#define BIF_RB_CNTL__RB_ENABLE__SHIFT__VI               0x00000000
#define BIF_RB_CNTL__RB_SIZE__SHIFT__VI                 0x00000001
#define BIF_RB_CNTL__WPTR_OVERFLOW_CLEAR__SHIFT__VI     0x0000001f
#define BIF_RB_CNTL__WPTR_WRITEBACK_ENABLE__SHIFT__VI   0x00000008
#define BIF_RB_CNTL__WPTR_WRITEBACK_TIMER__SHIFT__VI    0x00000009
#define BIF_RB_RPTR__OFFSET__SHIFT__VI                  0x00000002
#define BIF_RB_WPTR_ADDR_HI__ADDR__SHIFT__VI            0x00000000
#define BIF_RB_WPTR_ADDR_LO__ADDR__SHIFT__VI            0x00000002
#define BIF_RB_WPTR__BIF_RB_OVERFLOW__SHIFT__VI         0x00000000
#define BIF_RB_WPTR__OFFSET__SHIFT__VI                  0x00000002
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__BX_rst__SHIFT__VI 0x00000003
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__SMBUS_rst__SHIFT__VI 0x00000002
#define BIF_RFE_MST_SMBUS_CMDSTATUS__REG_SMBUS_clkGate_timer__SHIFT__VI 0x00000000
#define BIF_RFE_MST_SMBUS_CMDSTATUS__REG_SMBUS_clkSetup_timer__SHIFT__VI 0x00000008
#define BIF_RFE_MST_SMBUS_CMDSTATUS__REG_SMBUS_timeout_timer__SHIFT__VI 0x00000010
#define BIF_RFE_MST_SMBUS_CMDSTATUS__SMBUS_RFE_mstTimeout__SHIFT__VI 0x00000018
#define BIF_RFE_WARMRST_CNTL__REG_RST_warmRstImpEn__SHIFT__VI 0x00000001
#define BIF_RFE_WARMRST_CNTL__REG_RST_warmRstRfeEn__SHIFT__VI 0x00000000
#define BIF_RLC_INTR_CNTL__RLC_HVCMD_INTERRUPT__SHIFT__VI 0x00000000
#define BIF_SLV_TRANS_PENDING__BIF_SLV_TRANS_PENDING__SHIFT__VI 0x00000000
#define BIF_SMU_DATA__BIF_SMU_DATA__SHIFT__VI           0x00000002
#define BIF_SMU_INDEX__BIF_SMU_INDEX__SHIFT__VI         0x00000002
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_HDP_CMP_EN__SHIFT__VI 0x00000000
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_HDP_STALL_EN__SHIFT__VI 0x00000001
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_VGA_CMP_EN__SHIFT__VI 0x00000004
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_VGA_STALL_EN__SHIFT__VI 0x00000005
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_XDMA_CMP_EN__SHIFT__VI 0x00000002
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_XDMA_STALL_EN__SHIFT__VI 0x00000003
#define BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_CMP_EN__SHIFT__VI 0x0000001e
#define BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_LOWER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_STALL_EN__SHIFT__VI 0x0000001f
#define BIF_VDDGFX_GFX0_UPPER__VDDGFX_GFX0_REG_UPPER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_CMP_EN__SHIFT__VI 0x0000001e
#define BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_LOWER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_STALL_EN__SHIFT__VI 0x0000001f
#define BIF_VDDGFX_GFX1_UPPER__VDDGFX_GFX1_REG_UPPER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_CMP_EN__SHIFT__VI 0x0000001e
#define BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_LOWER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_STALL_EN__SHIFT__VI 0x0000001f
#define BIF_VDDGFX_GFX2_UPPER__VDDGFX_GFX2_REG_UPPER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_CMP_EN__SHIFT__VI 0x0000001e
#define BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_LOWER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_STALL_EN__SHIFT__VI 0x0000001f
#define BIF_VDDGFX_GFX3_UPPER__VDDGFX_GFX3_REG_UPPER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_CMP_EN__SHIFT__VI 0x0000001e
#define BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_LOWER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_STALL_EN__SHIFT__VI 0x0000001f
#define BIF_VDDGFX_GFX4_UPPER__VDDGFX_GFX4_REG_UPPER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_CMP_EN__SHIFT__VI 0x0000001e
#define BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_LOWER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_STALL_EN__SHIFT__VI 0x0000001f
#define BIF_VDDGFX_GFX5_UPPER__VDDGFX_GFX5_REG_UPPER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_CMP_EN__SHIFT__VI 0x0000001e
#define BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_LOWER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_STALL_EN__SHIFT__VI 0x0000001f
#define BIF_VDDGFX_RSV1_UPPER__VDDGFX_RSV1_REG_UPPER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_CMP_EN__SHIFT__VI 0x0000001e
#define BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_LOWER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_STALL_EN__SHIFT__VI 0x0000001f
#define BIF_VDDGFX_RSV2_UPPER__VDDGFX_RSV2_REG_UPPER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_CMP_EN__SHIFT__VI 0x0000001e
#define BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_LOWER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_STALL_EN__SHIFT__VI 0x0000001f
#define BIF_VDDGFX_RSV3_UPPER__VDDGFX_RSV3_REG_UPPER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_CMP_EN__SHIFT__VI 0x0000001e
#define BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_LOWER__SHIFT__VI 0x00000002
#define BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_STALL_EN__SHIFT__VI 0x0000001f
#define BIF_VDDGFX_RSV4_UPPER__VDDGFX_RSV4_REG_UPPER__SHIFT__VI 0x00000002
#define BIF_VIRT_RESET_REQ__VIRT_RESET_REQ_SOFTPF__SHIFT__VI 0x0000001f
#define BIF_VIRT_RESET_REQ__VIRT_RESET_REQ_VF__SHIFT__VI 0x00000000
#define BLND_CONTROL2__BLND_NEW_PIXEL_MODE__SHIFT__VI   0x00000006
#define BLND_CONTROL2__BLND_SUPERAA_DEGAMMA_EN__SHIFT__VI 0x00000007
#define BLND_CONTROL2__BLND_SUPERAA_REGAMMA_EN__SHIFT__VI 0x00000008
#define BLND_CONTROL2__PTI_ENABLE__SHIFT__VI            0x00000000
#define BLND_CONTROL2__PTI_NEW_PIXEL_GAP__SHIFT__VI     0x00000004
#define BLND_CONTROL__BLND_ALPHA_MODE__SHIFT__VI        0x00000010
#define BLND_CONTROL__BLND_FEEDTHROUGH_EN__SHIFT__VI    0x0000000d
#define BLND_CONTROL__BLND_GLOBAL_ALPHA__SHIFT__VI      0x00000018
#define BLND_CONTROL__BLND_GLOBAL_GAIN__SHIFT__VI       0x00000000
#define BLND_CONTROL__BLND_MODE__SHIFT__VI              0x00000008
#define BLND_CONTROL__BLND_MULTIPLIED_MODE__SHIFT__VI   0x00000014
#define BLND_CONTROL__BLND_STEREO_POLARITY__SHIFT__VI   0x0000000c
#define BLND_CONTROL__BLND_STEREO_TYPE__SHIFT__VI       0x0000000a
#define BLND_DEBUG__BLND_CNV_MUX_SELECT__SHIFT__VI      0x00000000
#define BLND_DEBUG__BLND_DEBUG__SHIFT__VI               0x00000001
#define BLND_REG_UPDATE_STATUS__BLND_BLNDC_UPDATE_PENDING__SHIFT__VI 0x0000000a
#define BLND_REG_UPDATE_STATUS__BLND_BLNDO_UPDATE_PENDING__SHIFT__VI 0x0000000b
#define BLND_REG_UPDATE_STATUS__DCP_BLNDC_CUR_UPDATE_PENDING__SHIFT__VI 0x00000006
#define BLND_REG_UPDATE_STATUS__DCP_BLNDC_GRPH_SURF_UPDATE_PENDING__SHIFT__VI 0x00000002
#define BLND_REG_UPDATE_STATUS__DCP_BLNDC_GRPH_UPDATE_PENDING__SHIFT__VI 0x00000000
#define BLND_REG_UPDATE_STATUS__DCP_BLNDC_OVL_UPDATE_PENDING__SHIFT__VI 0x00000004
#define BLND_REG_UPDATE_STATUS__DCP_BLNDO_CUR_UPDATE_PENDING__SHIFT__VI 0x00000007
#define BLND_REG_UPDATE_STATUS__DCP_BLNDO_GRPH_SURF_UPDATE_PENDING__SHIFT__VI 0x00000003
#define BLND_REG_UPDATE_STATUS__DCP_BLNDO_GRPH_UPDATE_PENDING__SHIFT__VI 0x00000001
#define BLND_REG_UPDATE_STATUS__DCP_BLNDO_OVL_UPDATE_PENDING__SHIFT__VI 0x00000005
#define BLND_REG_UPDATE_STATUS__SCL_BLNDC_UPDATE_PENDING__SHIFT__VI 0x00000008
#define BLND_REG_UPDATE_STATUS__SCL_BLNDO_UPDATE_PENDING__SHIFT__VI 0x00000009
#define BLND_TEST_DEBUG_DATA__BLND_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define BLND_TEST_DEBUG_INDEX__BLND_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define BLND_TEST_DEBUG_INDEX__BLND_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define BLND_UNDERFLOW_INTERRUPT__BLND_UNDERFLOW_INT_ACK__SHIFT__VI 0x00000008
#define BLND_UNDERFLOW_INTERRUPT__BLND_UNDERFLOW_INT_MASK__SHIFT__VI 0x0000000c
#define BLND_UNDERFLOW_INTERRUPT__BLND_UNDERFLOW_INT_OCCURED__SHIFT__VI 0x00000000
#define BLND_UNDERFLOW_INTERRUPT__BLND_UNDERFLOW_INT_PIPE_INDEX__SHIFT__VI 0x00000010
#define BLND_UPDATE__BLND_UPDATE_LOCK__SHIFT__VI        0x00000010
#define BLND_UPDATE__BLND_UPDATE_PENDING__SHIFT__VI     0x00000000
#define BLND_UPDATE__BLND_UPDATE_TAKEN__SHIFT__VI       0x00000008
#define BLND_V_UPDATE_LOCK__BLND_BLND_V_UPDATE_LOCK__SHIFT__VI 0x0000001d
#define BLND_V_UPDATE_LOCK__BLND_DCP_CUR2_V_UPDATE_LOCK__SHIFT__VI 0x00000018
#define BLND_V_UPDATE_LOCK__BLND_DCP_CUR_V_UPDATE_LOCK__SHIFT__VI 0x00000010
#define BLND_V_UPDATE_LOCK__BLND_DCP_GRPH_SURF_V_UPDATE_LOCK__SHIFT__VI 0x00000001
#define BLND_V_UPDATE_LOCK__BLND_DCP_GRPH_V_UPDATE_LOCK__SHIFT__VI 0x00000000
#define BLND_V_UPDATE_LOCK__BLND_DCP_OVL_V_UPDATE_LOCK__SHIFT__VI 0x00000008
#define BLND_V_UPDATE_LOCK__BLND_SCL_V_UPDATE_LOCK__SHIFT__VI 0x0000001c
#define BLND_V_UPDATE_LOCK__BLND_V_UPDATE_LOCK_MODE__SHIFT__VI 0x0000001f
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_COMPLETE__SHIFT__VI 0x0000001c
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_DACADJ_EN__SHIFT__VI 0x00000002
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_EN__SHIFT__VI 0x00000001
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_INITB__SHIFT__VI 0x00000000
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_MASK__SHIFT__VI 0x00000014
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_WAIT_ADJUST__SHIFT__VI 0x00000004
#define BPHYC_DAC_MACRO_CNTL__BPHYC_DAC_ANALOG_MONITOR__SHIFT__VI 0x00000018
#define BPHYC_DAC_MACRO_CNTL__BPHYC_DAC_BANDGAP_ADJUSTMENT__SHIFT__VI 0x00000010
#define BPHYC_DAC_MACRO_CNTL__BPHYC_DAC_COREMON__SHIFT__VI 0x0000001c
#define BPHYC_DAC_MACRO_CNTL__BPHYC_DAC_WHITE_FINE_CONTROL__SHIFT__VI 0x00000008
#define BPHYC_DAC_MACRO_CNTL__BPHYC_DAC_WHITE_LEVEL__SHIFT__VI 0x00000000
#define BX_RESET_CNTL__LINK_TRAIN_EN__SHIFT__VI         0x00000000
#define BX_RESET_EN__DB_APER_RESET_EN__SHIFT__VI        0x0000000f
#define BX_RESET_EN__FLR_TIMER_SEL__SHIFT__VI           0x00000009
#define BX_RESET_EN__FLR_TWICE_EN__SHIFT__VI            0x00000008
#define BX_RESET_EN__PF_FLR_NEWHDL_EN__SHIFT__VI        0x00000011
#define BX_RESET_EN__RESET_ON_VFENABLE_LOW_EN__SHIFT__VI 0x00000010
#define CB_COLOR0_DCC_BASE__BASE_256B__SHIFT__VI        0x00000000
#define CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM__SHIFT__VI 0x00000007
#define CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT__VI 0x00000009
#define CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT__VI 0x00000001
#define CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT__VI 0x0000000e
#define CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT__VI 0x0000000a
#define CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000005
#define CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000002
#define CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000004
#define CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT__VI 0x00000000
#define CB_COLOR0_INFO__CMASK_ADDR_TYPE__SHIFT__VI      0x0000001d
#define CB_COLOR0_INFO__DCC_ENABLE__SHIFT__VI           0x0000001c
#define CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT__VI 0x0000001b
#define CB_COLOR1_DCC_BASE__BASE_256B__SHIFT__VI        0x00000000
#define CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM__SHIFT__VI 0x00000007
#define CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT__VI 0x00000009
#define CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT__VI 0x00000001
#define CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT__VI 0x0000000e
#define CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT__VI 0x0000000a
#define CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000005
#define CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000002
#define CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000004
#define CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT__VI 0x00000000
#define CB_COLOR1_INFO__CMASK_ADDR_TYPE__SHIFT__VI      0x0000001d
#define CB_COLOR1_INFO__DCC_ENABLE__SHIFT__VI           0x0000001c
#define CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT__VI 0x0000001b
#define CB_COLOR2_DCC_BASE__BASE_256B__SHIFT__VI        0x00000000
#define CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM__SHIFT__VI 0x00000007
#define CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT__VI 0x00000009
#define CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT__VI 0x00000001
#define CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT__VI 0x0000000e
#define CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT__VI 0x0000000a
#define CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000005
#define CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000002
#define CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000004
#define CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT__VI 0x00000000
#define CB_COLOR2_INFO__CMASK_ADDR_TYPE__SHIFT__VI      0x0000001d
#define CB_COLOR2_INFO__DCC_ENABLE__SHIFT__VI           0x0000001c
#define CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT__VI 0x0000001b
#define CB_COLOR3_DCC_BASE__BASE_256B__SHIFT__VI        0x00000000
#define CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM__SHIFT__VI 0x00000007
#define CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT__VI 0x00000009
#define CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT__VI 0x00000001
#define CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT__VI 0x0000000e
#define CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT__VI 0x0000000a
#define CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000005
#define CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000002
#define CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000004
#define CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT__VI 0x00000000
#define CB_COLOR3_INFO__CMASK_ADDR_TYPE__SHIFT__VI      0x0000001d
#define CB_COLOR3_INFO__DCC_ENABLE__SHIFT__VI           0x0000001c
#define CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT__VI 0x0000001b
#define CB_COLOR4_DCC_BASE__BASE_256B__SHIFT__VI        0x00000000
#define CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM__SHIFT__VI 0x00000007
#define CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT__VI 0x00000009
#define CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT__VI 0x00000001
#define CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT__VI 0x0000000e
#define CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT__VI 0x0000000a
#define CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000005
#define CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000002
#define CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000004
#define CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT__VI 0x00000000
#define CB_COLOR4_INFO__CMASK_ADDR_TYPE__SHIFT__VI      0x0000001d
#define CB_COLOR4_INFO__DCC_ENABLE__SHIFT__VI           0x0000001c
#define CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT__VI 0x0000001b
#define CB_COLOR5_DCC_BASE__BASE_256B__SHIFT__VI        0x00000000
#define CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM__SHIFT__VI 0x00000007
#define CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT__VI 0x00000009
#define CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT__VI 0x00000001
#define CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT__VI 0x0000000e
#define CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT__VI 0x0000000a
#define CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000005
#define CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000002
#define CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000004
#define CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT__VI 0x00000000
#define CB_COLOR5_INFO__CMASK_ADDR_TYPE__SHIFT__VI      0x0000001d
#define CB_COLOR5_INFO__DCC_ENABLE__SHIFT__VI           0x0000001c
#define CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT__VI 0x0000001b
#define CB_COLOR6_DCC_BASE__BASE_256B__SHIFT__VI        0x00000000
#define CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM__SHIFT__VI 0x00000007
#define CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT__VI 0x00000009
#define CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT__VI 0x00000001
#define CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT__VI 0x0000000e
#define CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT__VI 0x0000000a
#define CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000005
#define CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000002
#define CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000004
#define CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT__VI 0x00000000
#define CB_COLOR6_INFO__CMASK_ADDR_TYPE__SHIFT__VI      0x0000001d
#define CB_COLOR6_INFO__DCC_ENABLE__SHIFT__VI           0x0000001c
#define CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT__VI 0x0000001b
#define CB_COLOR7_DCC_BASE__BASE_256B__SHIFT__VI        0x00000000
#define CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM__SHIFT__VI 0x00000007
#define CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT__VI 0x00000009
#define CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT__VI 0x00000001
#define CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT__VI 0x0000000e
#define CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT__VI 0x0000000a
#define CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000005
#define CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000002
#define CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT__VI 0x00000004
#define CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT__VI 0x00000000
#define CB_COLOR7_INFO__CMASK_ADDR_TYPE__SHIFT__VI      0x0000001d
#define CB_COLOR7_INFO__DCC_ENABLE__SHIFT__VI           0x0000001c
#define CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT__VI 0x0000001b
#define CB_COLOR_CONTROL__DISABLE_DUAL_QUAD__SHIFT__VI  0x00000000
#define CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT__SHIFT__VI 0x00000018
#define CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS__SHIFT__VI    0x0000001c
#define CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH__SHIFT__VI 0x00000008
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE__SHIFT__VI 0x00000006
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH__SHIFT__VI 0x00000000
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE__SHIFT__VI 0x00000005
#define CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH__SHIFT__VI 0x00000010
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT__VI 0x00000000
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE__SHIFT__VI 0x00000001
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK__SHIFT__VI 0x00000002
#define CB_DEBUG_BUS_13__FC_DOC_CLINE_CAM_HIT__SHIFT__VI 0x00000004
#define CB_DEBUG_BUS_13__FC_DOC_CLINE_CAM_MISS__SHIFT__VI 0x00000003
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_1_SECTOR__SHIFT__VI 0x00000005
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_2_SECTORS__SHIFT__VI 0x00000006
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_3_SECTORS__SHIFT__VI 0x00000007
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_4_SECTORS__SHIFT__VI 0x00000008
#define CB_DEBUG_BUS_13__FC_DOC_QTILE_CAM_HIT__SHIFT__VI 0x00000002
#define CB_DEBUG_BUS_13__FC_DOC_QTILE_CAM_MISS__SHIFT__VI 0x00000001
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_ACK_OUTPUT_STALL__SHIFT__VI 0x00000012
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_DIRTY_SECTORS_FLUSHED__SHIFT__VI 0x00000016
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_EVICT_NONZERO_INFLIGHT_STALL__SHIFT__VI 0x0000000d
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_FLUSH__SHIFT__VI 0x00000014
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_HIT__SHIFT__VI 0x00000009
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL__SHIFT__VI 0x0000000f
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_READ_OUTPUT_STALL__SHIFT__VI 0x00000010
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_REEVICTION_STALL__SHIFT__VI 0x0000000c
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_REPLACE_PENDING_EVICT_STALL__SHIFT__VI 0x0000000e
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_SECTORS_FLUSHED__SHIFT__VI 0x00000015
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_SECTOR_MISS__SHIFT__VI 0x0000000b
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_STALL__SHIFT__VI 0x00000013
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_TAGS_FLUSHED__SHIFT__VI 0x00000017
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_TAG_MISS__SHIFT__VI 0x0000000a
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_WRITE_OUTPUT_STALL__SHIFT__VI 0x00000011
#define CB_DEBUG_BUS_13__FC_PF_FC_KEYID_RDLAT_FIFO_FULL__SHIFT__VI 0x00000000
#define CB_DEBUG_BUS_14__CC_PF_DCC_BEYOND_TILE_SPLIT__SHIFT__VI 0x00000016
#define CB_DEBUG_BUS_14__CC_PF_DCC_RDREQ_STALL__SHIFT__VI 0x00000017
#define CB_DEBUG_BUS_14__FC_MC_DCC_READ_REQUESTS_IN_FLIGHT__SHIFT__VI 0x0000000b
#define CB_DEBUG_BUS_14__FC_MC_DCC_WRITE_REQUESTS_IN_FLIGHT__SHIFT__VI 0x00000000
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_2TO1__SHIFT__VI 0x00000000
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO1__SHIFT__VI 0x00000003
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO2__SHIFT__VI 0x00000005
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO3__SHIFT__VI 0x00000007
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO1__SHIFT__VI 0x00000009
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO2__SHIFT__VI 0x0000000b
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO3__SHIFT__VI 0x0000000d
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO4__SHIFT__VI 0x0000000f
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO5__SHIFT__VI 0x00000011
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO1__SHIFT__VI 0x00000000
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO2__SHIFT__VI 0x00000001
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO3__SHIFT__VI 0x00000002
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO4__SHIFT__VI 0x00000003
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO5__SHIFT__VI 0x00000004
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO6__SHIFT__VI 0x00000005
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO7__SHIFT__VI 0x00000006
#define CB_DEBUG_BUS_17__AC_BUSY__SHIFT__VI             0x00000003
#define CB_DEBUG_BUS_17__CACHE_CTRL_BUSY__SHIFT__VI     0x00000005
#define CB_DEBUG_BUS_17__CRW_BUSY__SHIFT__VI            0x00000004
#define CB_DEBUG_BUS_17__EVICT_PENDING__SHIFT__VI       0x00000009
#define CB_DEBUG_BUS_17__FC_RD_PENDING__SHIFT__VI       0x00000008
#define CB_DEBUG_BUS_17__FC_WR_PENDING__SHIFT__VI       0x00000007
#define CB_DEBUG_BUS_17__LAST_RD_ARB_WINNER__SHIFT__VI  0x0000000a
#define CB_DEBUG_BUS_17__MC_WR_PENDING__SHIFT__VI       0x00000006
#define CB_DEBUG_BUS_17__MU_BUSY__SHIFT__VI             0x00000001
#define CB_DEBUG_BUS_17__MU_STATE__SHIFT__VI            0x0000000b
#define CB_DEBUG_BUS_17__TILE_INTFC_BUSY__SHIFT__VI     0x00000000
#define CB_DEBUG_BUS_17__TQ_BUSY__SHIFT__VI             0x00000002
#define CB_DEBUG_BUS_18__ADDR_BUSY__SHIFT__VI           0x00000005
#define CB_DEBUG_BUS_18__CACHE_CTL_BUSY__SHIFT__VI      0x00000004
#define CB_DEBUG_BUS_18__CLEAR_BUSY__SHIFT__VI          0x00000002
#define CB_DEBUG_BUS_18__DAG_BUSY__SHIFT__VI            0x0000000b
#define CB_DEBUG_BUS_18__DCC_BUSY__SHIFT__VI            0x00000009
#define CB_DEBUG_BUS_18__DCS_READ_CC_PENDING__SHIFT__VI 0x00000014
#define CB_DEBUG_BUS_18__DCS_READ_EV_PENDING__SHIFT__VI 0x00000012
#define CB_DEBUG_BUS_18__DCS_READ_WINNER_LAST__SHIFT__VI 0x00000011
#define CB_DEBUG_BUS_18__DCS_WRITE_CC_PENDING__SHIFT__VI 0x00000013
#define CB_DEBUG_BUS_18__DCS_WRITE_MC_PENDING__SHIFT__VI 0x00000015
#define CB_DEBUG_BUS_18__DOC_BUSY__SHIFT__VI            0x0000000a
#define CB_DEBUG_BUS_18__DOC_CL_CAM_FULL__SHIFT__VI     0x0000000e
#define CB_DEBUG_BUS_18__DOC_QT_CAM_FULL__SHIFT__VI     0x0000000d
#define CB_DEBUG_BUS_18__DOC_QUAD_PTR_FIFO_FULL__SHIFT__VI 0x0000000f
#define CB_DEBUG_BUS_18__DOC_SECTOR_MASK_FIFO_FULL__SHIFT__VI 0x00000010
#define CB_DEBUG_BUS_18__DOC_STALL__SHIFT__VI           0x0000000c
#define CB_DEBUG_BUS_18__FOP_BUSY__SHIFT__VI            0x00000001
#define CB_DEBUG_BUS_18__LAT_BUSY__SHIFT__VI            0x00000003
#define CB_DEBUG_BUS_18__MERGE_BUSY__SHIFT__VI          0x00000006
#define CB_DEBUG_BUS_18__QUAD_BUSY__SHIFT__VI           0x00000007
#define CB_DEBUG_BUS_18__TILE_BUSY__SHIFT__VI           0x00000008
#define CB_DEBUG_BUS_18__TILE_RETIREMENT_BUSY__SHIFT__VI 0x00000000
#define CB_DEBUG_BUS_19__CS_BUSY__SHIFT__VI             0x00000004
#define CB_DEBUG_BUS_19__DC_BUSY__SHIFT__VI             0x0000000c
#define CB_DEBUG_BUS_19__DC_FIFO_FULL__SHIFT__VI        0x00000011
#define CB_DEBUG_BUS_19__DC_READY__SHIFT__VI            0x00000012
#define CB_DEBUG_BUS_19__DD_BUSY__SHIFT__VI             0x0000000b
#define CB_DEBUG_BUS_19__DD_READY__SHIFT__VI            0x00000010
#define CB_DEBUG_BUS_19__DF_BUSY__SHIFT__VI             0x0000000a
#define CB_DEBUG_BUS_19__DF_CLEAR_FIFO_EMPTY__SHIFT__VI 0x0000000f
#define CB_DEBUG_BUS_19__DF_SKID_FIFO_EMPTY__SHIFT__VI  0x0000000e
#define CB_DEBUG_BUS_19__DK_BUSY__SHIFT__VI             0x0000000d
#define CB_DEBUG_BUS_19__DRR_BUSY__SHIFT__VI            0x00000009
#define CB_DEBUG_BUS_19__DS_BUSY__SHIFT__VI             0x00000006
#define CB_DEBUG_BUS_19__IB_BUSY__SHIFT__VI             0x00000008
#define CB_DEBUG_BUS_19__RB_BUSY__SHIFT__VI             0x00000005
#define CB_DEBUG_BUS_19__SF_BUSY__SHIFT__VI             0x00000003
#define CB_DEBUG_BUS_19__SURF_SYNC_START__SHIFT__VI     0x00000002
#define CB_DEBUG_BUS_19__SURF_SYNC_STATE__SHIFT__VI     0x00000000
#define CB_DEBUG_BUS_19__TB_BUSY__SHIFT__VI             0x00000007
#define CB_DEBUG_BUS_1__CB_BUSY__SHIFT__VI              0x00000000
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALIDB_READYB__SHIFT__VI 0x00000010
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALIDB_READY__SHIFT__VI 0x0000000f
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALID_READYB__SHIFT__VI 0x0000000e
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALID_READY__SHIFT__VI 0x0000000d
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALIDB_READYB__SHIFT__VI 0x0000000c
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALIDB_READY__SHIFT__VI 0x0000000b
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALID_READYB__SHIFT__VI 0x0000000a
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALID_READY__SHIFT__VI 0x00000009
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALIDB_READYB__SHIFT__VI 0x00000014
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALIDB_READY__SHIFT__VI 0x00000013
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALID_READYB__SHIFT__VI 0x00000012
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALID_READY__SHIFT__VI 0x00000011
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALIDB_READYB__SHIFT__VI 0x00000008
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALIDB_READY__SHIFT__VI 0x00000007
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALID_READYB__SHIFT__VI 0x00000006
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALID_READY__SHIFT__VI 0x00000005
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALIDB_READYB__SHIFT__VI 0x00000004
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALIDB_READY__SHIFT__VI 0x00000003
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALID_READYB__SHIFT__VI 0x00000002
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALID_READY__SHIFT__VI 0x00000001
#define CB_DEBUG_BUS_1__FC_CLEAR_QUAD_VALIDB_READY__SHIFT__VI 0x00000017
#define CB_DEBUG_BUS_1__FC_CLEAR_QUAD_VALID_READYB__SHIFT__VI 0x00000016
#define CB_DEBUG_BUS_1__FC_CLEAR_QUAD_VALID_READY__SHIFT__VI 0x00000015
#define CB_DEBUG_BUS_20__CC_RDREQ_HAD_ITS_TURN__SHIFT__VI 0x0000000c
#define CB_DEBUG_BUS_20__CC_WRREQ_FIFO_EMPTY__SHIFT__VI 0x00000014
#define CB_DEBUG_BUS_20__CC_WRREQ_HAD_ITS_TURN__SHIFT__VI 0x00000010
#define CB_DEBUG_BUS_20__CM_RDREQ_HAD_ITS_TURN__SHIFT__VI 0x0000000e
#define CB_DEBUG_BUS_20__CM_WRREQ_FIFO_EMPTY__SHIFT__VI 0x00000016
#define CB_DEBUG_BUS_20__CM_WRREQ_HAD_ITS_TURN__SHIFT__VI 0x00000012
#define CB_DEBUG_BUS_20__DCC_WRREQ_FIFO_EMPTY__SHIFT__VI 0x00000017
#define CB_DEBUG_BUS_20__FC_RDREQ_HAD_ITS_TURN__SHIFT__VI 0x0000000d
#define CB_DEBUG_BUS_20__FC_WRREQ_FIFO_EMPTY__SHIFT__VI 0x00000015
#define CB_DEBUG_BUS_20__FC_WRREQ_HAD_ITS_TURN__SHIFT__VI 0x00000011
#define CB_DEBUG_BUS_20__MC_RDREQ_CREDITS__SHIFT__VI    0x00000000
#define CB_DEBUG_BUS_20__MC_WRREQ_CREDITS__SHIFT__VI    0x00000006
#define CB_DEBUG_BUS_21__BB_BUSY__SHIFT__VI             0x00000003
#define CB_DEBUG_BUS_21__CC_BUSY__SHIFT__VI             0x00000002
#define CB_DEBUG_BUS_21__CM_BUSY__SHIFT__VI             0x00000000
#define CB_DEBUG_BUS_21__CORE_SCLK_VLD__SHIFT__VI       0x00000005
#define CB_DEBUG_BUS_21__FC_BUSY__SHIFT__VI             0x00000001
#define CB_DEBUG_BUS_21__MA_BUSY__SHIFT__VI             0x00000004
#define CB_DEBUG_BUS_21__REG_SCLK0_VLD__SHIFT__VI       0x00000007
#define CB_DEBUG_BUS_21__REG_SCLK1_VLD__SHIFT__VI       0x00000006
#define CB_DEBUG_BUS_22__OUTSTANDING_MC_READS__SHIFT__VI 0x00000000
#define CB_DEBUG_BUS_22__OUTSTANDING_MC_WRITES__SHIFT__VI 0x0000000c
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALIDB_READYB__SHIFT__VI 0x00000013
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALIDB_READY__SHIFT__VI 0x00000012
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALID_READYB__SHIFT__VI 0x00000011
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALID_READY__SHIFT__VI 0x00000010
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALIDB_READYB__SHIFT__VI 0x0000000f
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALIDB_READY__SHIFT__VI 0x0000000e
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALID_READYB__SHIFT__VI 0x0000000d
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALID_READY__SHIFT__VI 0x0000000c
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALIDB_READYB__SHIFT__VI 0x00000017
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALIDB_READY__SHIFT__VI 0x00000016
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALID_READYB__SHIFT__VI 0x00000015
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALID_READY__SHIFT__VI 0x00000014
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALIDB_READYB__SHIFT__VI 0x00000005
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALIDB_READY__SHIFT__VI 0x00000004
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALID_READYB__SHIFT__VI 0x00000003
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALID_READY__SHIFT__VI 0x00000002
#define CB_DEBUG_BUS_2__FC_CLEAR_QUAD_VALIDB_READYB__SHIFT__VI 0x00000000
#define CB_DEBUG_BUS_2__FC_QUAD_RESIDENCY_STALL__SHIFT__VI 0x00000001
#define CB_DEBUG_BUS_2__FOP_FMASK_BYPASS_STALL__SHIFT__VI 0x0000000b
#define CB_DEBUG_BUS_2__FOP_FMASK_RAW_STALL__SHIFT__VI  0x0000000a
#define CB_DEBUG_BUS_2__FOP_IN_VALIDB_READYB__SHIFT__VI 0x00000009
#define CB_DEBUG_BUS_2__FOP_IN_VALIDB_READY__SHIFT__VI  0x00000008
#define CB_DEBUG_BUS_2__FOP_IN_VALID_READYB__SHIFT__VI  0x00000007
#define CB_DEBUG_BUS_2__FOP_IN_VALID_READY__SHIFT__VI   0x00000006
#define CB_HW_CONTROL_2__CHICKEN_BITS__SHIFT__VI        0x0000001c
#define CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8__SHIFT__VI 0x00000018
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD__SHIFT__VI 0x00000006
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM__SHIFT__VI 0x00000005
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING__SHIFT__VI 0x00000007
#define CB_HW_CONTROL_3__DISABLE_CMASK_LAST_QUAD_INSERTION__SHIFT__VI 0x0000000b
#define CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT__SHIFT__VI 0x00000002
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR__SHIFT__VI 0x00000004
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION__SHIFT__VI 0x00000008
#define CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP__SHIFT__VI 0x00000003
#define CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_511967__SHIFT__VI 0x0000000c
#define CB_HW_CONTROL_3__DISABLE_SHADER_BLEND_OPTS__SHIFT__VI 0x0000000a
#define CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED__SHIFT__VI 0x00000001
#define CB_HW_CONTROL_3__SPLIT_ALL_FAST_MODE_TRANSFERS__SHIFT__VI 0x00000009
#define CC_DC_PIPE_DIS__DC_PIPE_DIS__SHIFT__VI          0x00000001
#define CC_DC_PIPE_DIS__MCIF_WB_URG_LVL__SHIFT__VI      0x00000009
#define CC_DC_PIPE_DIS__MCIF_WB_URG_OVRD__SHIFT__VI     0x00000008
#define CC_FCTRL_FUSES__EXT_EFUSE_MACRO_PRESENT__SHIFT__VI 0x00000001
#define CC_GC_SHADER_RATE_CONFIG__DPFP_RATE__SHIFT__VI  0x00000001
#define CC_GC_SHADER_RATE_CONFIG__HALF_LDS__SHIFT__VI   0x00000004
#define CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE__SHIFT__VI 0x00000003
#define CC_HARVEST_FUSES__ACP_DISABLE__SHIFT__VI        0x00000006
#define CC_HARVEST_FUSES__ACP_EXISTS__SHIFT__VI         0x00000006
#define CC_HARVEST_FUSES__DC_DISABLE__SHIFT__VI         0x00000008
#define CC_HARVEST_FUSES__UVD_DISABLE__SHIFT__VI        0x00000004
#define CC_HARVEST_FUSES__VCE_DISABLE__SHIFT__VI        0x00000001
#define CC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY__INPUT_PORT_CONNECTIVITY_OVERRIDE_ENABLE__SHIFT__VI 0x00000004
#define CC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY__INPUT_PORT_CONNECTIVITY__SHIFT__VI 0x00000000
#define CC_RCU_DC_AUDIO_PORT_CONNECTIVITY__PORT_CONNECTIVITY_OVERRIDE_ENABLE__SHIFT__VI 0x00000004
#define CC_RCU_DC_AUDIO_PORT_CONNECTIVITY__PORT_CONNECTIVITY__SHIFT__VI 0x00000000
#define CC_RCU_FUSES__BIF_RST_POLLING_DISABLE__SHIFT__VI 0x00000013
#define CC_RCU_FUSES__DSMU_DISABLE__SHIFT__VI           0x00000017
#define CC_RCU_FUSES__FCH_LOCKOUT_ENABLE__SHIFT__VI     0x0000000f
#define CC_RCU_FUSES__FCH_XFIRE_FILTER_ENABLE__SHIFT__VI 0x00000010
#define CC_RCU_FUSES__MEM_HARDREP_EN__SHIFT__VI         0x00000015
#define CC_RCU_FUSES__PCIE_INIT_DISABLE__SHIFT__VI      0x00000016
#define CC_RCU_FUSES__PHY_FUSE_VALID__SHIFT__VI         0x00000019
#define CC_RCU_FUSES__RCU_SPARE__SHIFT__VI              0x0000001a
#define CC_RCU_FUSES__SAMU_FUSE_DISABLE__SHIFT__VI      0x00000012
#define CC_RCU_FUSES__SMU_IOC_MST_DISABLE__SHIFT__VI    0x0000000e
#define CC_RCU_FUSES__WRP_FUSE_VALID__SHIFT__VI         0x00000018
#define CC_RCU_FUSES__XFIRE_DISABLE__SHIFT__VI          0x00000011
#define CC_SYS_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT__VI 0x0000000c
#define CC_SYS_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT__VI 0x00000014
#define CC_SYS_RB_REDUNDANCY__FAILED_RB0__SHIFT__VI     0x00000008
#define CC_SYS_RB_REDUNDANCY__FAILED_RB1__SHIFT__VI     0x00000010
#define CC_TST_ID_STRAPS__ATI_REV_ID__SHIFT__VI         0x0000001c
#define CFG_LNC_WINDOW__CFG_LNC_WINDOW0__SHIFT__VI      0x00000000
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT__VI 0x0000001d
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT__VI 0x0000001d
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT__VI 0x0000001d
#define CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE__SHIFT__VI  0x0000001d
#define CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE__SHIFT__VI   0x0000001c
#define CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE__SHIFT__VI   0x0000001d
#define CGTT_SX_CLK_CTRL1__DBG_EN__SHIFT__VI            0x00000018
#define CGTT_SX_CLK_CTRL2__DBG_EN__SHIFT__VI            0x00000018
#define CGTT_SX_CLK_CTRL3__DBG_EN__SHIFT__VI            0x00000018
#define CGTT_SX_CLK_CTRL4__DBG_EN__SHIFT__VI            0x00000018
#define CGTT_VGT_CLK_CTRL__TESS_OVERRIDE__SHIFT__VI     0x0000001c
#define CGTT_WD_CLK_CTRL__TESS_OVERRIDE__SHIFT__VI      0x0000001c
#define CG_CLKPIN_CNTL_DC__OSC_EN__SHIFT__VI            0x00000000
#define CG_CLKPIN_CNTL_DC__XTALIN_SEL__SHIFT__VI        0x0000000a
#define CG_CLKPIN_CNTL_DC__XTL_LOW_GAIN__SHIFT__VI      0x00000001
#define CG_CLKPIN_CNTL_DC__XTL_XOCLK_DRV_R_EN__SHIFT__VI 0x00000009
#define CG_MCLK_CNTL__MCLK_DIR_CNTL_DIVIDER__SHIFT__VI  0x0000000a
#define CG_MCLK_CNTL__MCLK_DIR_CNTL_EN__SHIFT__VI       0x00000008
#define CG_MCLK_CNTL__MCLK_DIR_CNTL_TOG__SHIFT__VI      0x00000009
#define CG_MCLK_CNTL__MCLK_DIVIDER__SHIFT__VI           0x00000000
#define CG_MCLK_STATUS__MCLK_DIR_CNTL_DONETOG__SHIFT__VI 0x00000001
#define CG_MCLK_STATUS__MCLK_STATUS__SHIFT__VI          0x00000000
#define CG_MULT_THERMAL_CTRL__THM_READY_CLEAR__SHIFT__VI 0x0000001c
#define CG_SPLL_FUNC_CNTL_2__SPLL_BYPASS_CHG__SHIFT__VI 0x00000016
#define CG_SPLL_FUNC_CNTL_2__SPLL_TEST_UNLOCK_CLR__SHIFT__VI 0x0000001e
#define CG_SPLL_FUNC_CNTL_4__PCC_INC_DIV__SHIFT__VI     0x0000000c
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EN__SHIFT__SI__CI 0x00000006
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EN__SHIFT__VI    0x00000007
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EXT_SEL__SHIFT__SI__CI 0x00000004
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EXT_SEL__SHIFT__VI 0x00000005
#define CG_SPLL_FUNC_CNTL_4__SPLL_SPARE__SHIFT__SI__CI  0x00000008
#define CG_SPLL_FUNC_CNTL_4__SPLL_SPARE__SHIFT__VI      0x0000000a
#define CG_SPLL_FUNC_CNTL_4__SPLL_SSAMP_EN__SHIFT__VI   0x00000009
#define CG_SPLL_FUNC_CNTL_5__PLLBYPASS__SHIFT__VI       0x0000000b
#define CG_SPLL_FUNC_CNTL_5__REFCLK_BYPASS_EN__SHIFT__VI 0x0000000a
#define CG_SPLL_FUNC_CNTL_6__SPLL_LF_CNTR__SHIFT__VI    0x00000019
#define CG_SPLL_FUNC_CNTL_6__SPLL_VCTL_CNTRL_IN__SHIFT__VI 0x00000011
#define CG_SPLL_FUNC_CNTL_6__SPLL_VCTL_CNTRL_OUT__SHIFT__VI 0x00000015
#define CG_SPLL_FUNC_CNTL_6__SPLL_VCTL_EN__SHIFT__VI    0x00000010
#define CG_SPLL_FUNC_CNTL_7__SPLL_BW_CNTRL__SHIFT__VI   0x00000000
#define CG_SPLL_FUNC_CNTL__SPLL_BGADJ__SHIFT__SI__CI    0x0000001c
#define CG_SPLL_FUNC_CNTL__SPLL_BGADJ__SHIFT__VI        0x0000000e
#define CG_SPLL_FUNC_CNTL__SPLL_BG_PWRON__SHIFT__VI     0x0000000d
#define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_THRU_DFS__SHIFT__VI 0x00000004
#define CG_SPLL_FUNC_CNTL__SPLL_DIVA_ACK__SHIFT__VI     0x0000001b
#define CG_SPLL_FUNC_CNTL__SPLL_OTEST_LOCK_EN__SHIFT__VI 0x0000001c
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A_EN__SHIFT__VI    0x0000000c
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A_UPDATE__SHIFT__VI 0x0000000b
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A__SHIFT__SI__CI   0x00000014
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A__SHIFT__VI       0x00000012
#define CG_SPLL_FUNC_CNTL__SPLL_PWRON__SHIFT__VI        0x00000001
#define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT__SI__CI  0x00000004
#define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT__VI      0x00000005
#define CG_SPLL_FUNC_CNTL__SPLL_REG_BIAS__SHIFT__VI     0x00000019
#define CLIENT0_OFFSET_HI__RESERVED__SHIFT__VI          0x00000000
#define CLIENT1_OFFSET_HI__RESERVED__SHIFT__VI          0x00000000
#define CLIENT2_OFFSET_HI__RESERVED__SHIFT__VI          0x00000000
#define CLIENT3_BM__RESERVED__SHIFT__VI                 0x00000000
#define CLIENT3_CD0__RESERVED__SHIFT__VI                0x00000000
#define CLIENT3_CD1__RESERVED__SHIFT__VI                0x00000000
#define CLIENT3_CD2__RESERVED__SHIFT__VI                0x00000000
#define CLIENT3_CD3__RESERVED__SHIFT__VI                0x00000000
#define CLIENT3_CK0__RESERVED__SHIFT__VI                0x00000000
#define CLIENT3_CK1__RESERVED__SHIFT__VI                0x00000000
#define CLIENT3_CK2__RESERVED__SHIFT__VI                0x00000000
#define CLIENT3_CK3__RESERVED__SHIFT__VI                0x00000000
#define CLIENT3_K0__RESERVED__SHIFT__VI                 0x00000000
#define CLIENT3_K1__RESERVED__SHIFT__VI                 0x00000000
#define CLIENT3_K2__RESERVED__SHIFT__VI                 0x00000000
#define CLIENT3_K3__RESERVED__SHIFT__VI                 0x00000000
#define CLIENT3_OFFSET_HI__RESERVED__SHIFT__VI          0x00000000
#define CLIENT3_OFFSET__RESERVED__SHIFT__VI             0x00000000
#define CLIENT3_STATUS__RESERVED__SHIFT__VI             0x00000000
#define CLIENT4_BM__RESERVED__SHIFT__VI                 0x00000000
#define CLIENT4_CD0__RESERVED__SHIFT__VI                0x00000000
#define CLIENT4_CD1__RESERVED__SHIFT__VI                0x00000000
#define CLIENT4_CD2__RESERVED__SHIFT__VI                0x00000000
#define CLIENT4_CD3__RESERVED__SHIFT__VI                0x00000000
#define CLIENT4_CK0__RESERVED__SHIFT__VI                0x00000000
#define CLIENT4_CK1__RESERVED__SHIFT__VI                0x00000000
#define CLIENT4_CK2__RESERVED__SHIFT__VI                0x00000000
#define CLIENT4_CK3__RESERVED__SHIFT__VI                0x00000000
#define CLIENT4_K0__RESERVED__SHIFT__VI                 0x00000000
#define CLIENT4_K1__RESERVED__SHIFT__VI                 0x00000000
#define CLIENT4_K2__RESERVED__SHIFT__VI                 0x00000000
#define CLIENT4_K3__RESERVED__SHIFT__VI                 0x00000000
#define CLIENT4_OFFSET_HI__RESERVED__SHIFT__VI          0x00000000
#define CLIENT4_OFFSET__RESERVED__SHIFT__VI             0x00000000
#define CLIENT4_STATUS__RESERVED__SHIFT__VI             0x00000000
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_Y__SHIFT__VI      0x0000000d
#define CLKREQB_PAD_CNTL__CLKREQB_PERF_COUNTER_UPPER__SHIFT__VI 0x00000018
#define CLKREQB_PERF_COUNTER__CLKREQB_PERF_COUNTER_LOWER__SHIFT__VI 0x00000000
#define CNV_CSC_C11_C12__CNV_CSC_C11__SHIFT__VI         0x00000000
#define CNV_CSC_C11_C12__CNV_CSC_C12__SHIFT__VI         0x00000010
#define CNV_CSC_C13_C14__CNV_CSC_C13__SHIFT__VI         0x00000000
#define CNV_CSC_C13_C14__CNV_CSC_C14__SHIFT__VI         0x00000010
#define CNV_CSC_C21_C22__CNV_CSC_C21__SHIFT__VI         0x00000000
#define CNV_CSC_C21_C22__CNV_CSC_C22__SHIFT__VI         0x00000010
#define CNV_CSC_C23_C24__CNV_CSC_C23__SHIFT__VI         0x00000000
#define CNV_CSC_C23_C24__CNV_CSC_C24__SHIFT__VI         0x00000010
#define CNV_CSC_C31_C32__CNV_CSC_C31__SHIFT__VI         0x00000000
#define CNV_CSC_C31_C32__CNV_CSC_C32__SHIFT__VI         0x00000010
#define CNV_CSC_C33_C34__CNV_CSC_C33__SHIFT__VI         0x00000000
#define CNV_CSC_C33_C34__CNV_CSC_C34__SHIFT__VI         0x00000010
#define CNV_CSC_CLAMP_B__CNV_CSC_CLAMP_LOWER_B__SHIFT__VI 0x00000010
#define CNV_CSC_CLAMP_B__CNV_CSC_CLAMP_UPPER_B__SHIFT__VI 0x00000000
#define CNV_CSC_CLAMP_G__CNV_CSC_CLAMP_LOWER_G__SHIFT__VI 0x00000010
#define CNV_CSC_CLAMP_G__CNV_CSC_CLAMP_UPPER_G__SHIFT__VI 0x00000000
#define CNV_CSC_CLAMP_R__CNV_CSC_CLAMP_LOWER_R__SHIFT__VI 0x00000010
#define CNV_CSC_CLAMP_R__CNV_CSC_CLAMP_UPPER_R__SHIFT__VI 0x00000000
#define CNV_CSC_CONTROL__CNV_CSC_BYPASS__SHIFT__VI      0x00000000
#define CNV_CSC_ROUND_OFFSET_B__CNV_CSC_ROUND_OFFSET_B__SHIFT__VI 0x00000000
#define CNV_CSC_ROUND_OFFSET_G__CNV_CSC_ROUND_OFFSET_G__SHIFT__VI 0x00000000
#define CNV_CSC_ROUND_OFFSET_R__CNV_CSC_ROUND_OFFSET_R__SHIFT__VI 0x00000000
#define CNV_INPUT_SELECT__CNV_INPUT_PIPE_SELECT__SHIFT__VI 0x00000002
#define CNV_INPUT_SELECT__CNV_INPUT_SRC_SELECT__SHIFT__VI 0x00000000
#define CNV_MODE__CNV_EYE_SELECTION__SHIFT__VI          0x00000010
#define CNV_MODE__CNV_FRAME_CAPTURE_EN__SHIFT__VI       0x0000001f
#define CNV_MODE__CNV_FRAME_CAPTURE_RATE__SHIFT__VI     0x00000008
#define CNV_MODE__CNV_INTERLACED_FIELD_ORDER__SHIFT__VI 0x00000013
#define CNV_MODE__CNV_INTERLACED_MODE__SHIFT__VI        0x0000000f
#define CNV_MODE__CNV_NEW_CONTENT__SHIFT__VI            0x00000018
#define CNV_MODE__CNV_STEREO_POLARITY__SHIFT__VI        0x00000012
#define CNV_MODE__CNV_STEREO_SPLIT__SHIFT__VI           0x00000014
#define CNV_MODE__CNV_STEREO_TYPE__SHIFT__VI            0x0000000d
#define CNV_MODE__CNV_WINDOW_CROP_EN__SHIFT__VI         0x0000000c
#define CNV_SOURCE_SIZE__CNV_SOURCE_HEIGHT__SHIFT__VI   0x00000010
#define CNV_SOURCE_SIZE__CNV_SOURCE_WIDTH__SHIFT__VI    0x00000000
#define CNV_TEST_CNTL__CNV_TEST_CRC_CONT_EN__SHIFT__VI  0x00000008
#define CNV_TEST_CNTL__CNV_TEST_CRC_DE_ONLY__SHIFT__VI  0x00000010
#define CNV_TEST_CNTL__CNV_TEST_CRC_EN__SHIFT__VI       0x00000004
#define CNV_TEST_CRC_BLUE__CNV_TEST_CRC_BLUE_MASK__SHIFT__VI 0x00000004
#define CNV_TEST_CRC_BLUE__CNV_TEST_CRC_SIG_BLUE__SHIFT__VI 0x00000010
#define CNV_TEST_CRC_GREEN__CNV_TEST_CRC_GREEN_MASK__SHIFT__VI 0x00000004
#define CNV_TEST_CRC_GREEN__CNV_TEST_CRC_SIG_GREEN__SHIFT__VI 0x00000010
#define CNV_TEST_CRC_RED__CNV_TEST_CRC_RED_MASK__SHIFT__VI 0x00000004
#define CNV_TEST_CRC_RED__CNV_TEST_CRC_SIG_RED__SHIFT__VI 0x00000010
#define CNV_TEST_DEBUG_DATA__CNV_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define CNV_TEST_DEBUG_INDEX__CNV_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define CNV_TEST_DEBUG_INDEX__CNV_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define CNV_UPDATE__CNV_UPDATE_LOCK__SHIFT__VI          0x00000010
#define CNV_UPDATE__CNV_UPDATE_PENDING__SHIFT__VI       0x00000000
#define CNV_UPDATE__CNV_UPDATE_TAKEN__SHIFT__VI         0x00000008
#define CNV_WINDOW_SIZE__CNV_WINDOW_HEIGHT__SHIFT__VI   0x00000010
#define CNV_WINDOW_SIZE__CNV_WINDOW_WIDTH__SHIFT__VI    0x00000000
#define CNV_WINDOW_START__CNV_WINDOW_START_X__SHIFT__VI 0x00000000
#define CNV_WINDOW_START__CNV_WINDOW_START_Y__SHIFT__VI 0x00000010
#define COL_MAN_DEBUG_CONTROL__COL_MAN_GLOBAL_PASSTHROUGH_ENABLE__SHIFT__VI 0x00000000
#define COL_MAN_FP_CONVERTED_FIELD__COL_MAN_FP_CONVERTED_FIELD_DATA__SHIFT__VI 0x00000000
#define COL_MAN_FP_CONVERTED_FIELD__COL_MAN_FP_CONVERTED_FIELD_INDEX__SHIFT__VI 0x00000014
#define COL_MAN_INPUT_CSC_CONTROL__INPUT_CSC_CONVERSION_MODE__SHIFT__VI 0x00000004
#define COL_MAN_INPUT_CSC_CONTROL__INPUT_CSC_INPUT_TYPE__SHIFT__VI 0x00000002
#define COL_MAN_INPUT_CSC_CONTROL__INPUT_CSC_MODE__SHIFT__VI 0x00000000
#define COL_MAN_OUTPUT_CSC_CONTROL__OUTPUT_CSC_MODE__SHIFT__VI 0x00000000
#define COL_MAN_TEST_DEBUG_DATA__COL_MAN_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define COL_MAN_TEST_DEBUG_INDEX__COL_MAN_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define COL_MAN_TEST_DEBUG_INDEX__COL_MAN_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define COL_MAN_UPDATE__COL_MAN_DISABLE_MULTIPLE_UPDATE__SHIFT__VI 0x00000018
#define COL_MAN_UPDATE__COL_MAN_UPDATE_LOCK__SHIFT__VI  0x00000010
#define COL_MAN_UPDATE__COL_MAN_UPDATE_PENDING__SHIFT__VI 0x00000000
#define COL_MAN_UPDATE__COL_MAN_UPDATE_TAKEN__SHIFT__VI 0x00000001
#define COMM_MATRIXA_TRANS_C11_C12__COMM_MATRIXA_TRANS_C11__SHIFT__VI 0x00000000
#define COMM_MATRIXA_TRANS_C11_C12__COMM_MATRIXA_TRANS_C12__SHIFT__VI 0x00000010
#define COMM_MATRIXA_TRANS_C13_C14__COMM_MATRIXA_TRANS_C13__SHIFT__VI 0x00000000
#define COMM_MATRIXA_TRANS_C13_C14__COMM_MATRIXA_TRANS_C14__SHIFT__VI 0x00000010
#define COMM_MATRIXA_TRANS_C21_C22__COMM_MATRIXA_TRANS_C21__SHIFT__VI 0x00000000
#define COMM_MATRIXA_TRANS_C21_C22__COMM_MATRIXA_TRANS_C22__SHIFT__VI 0x00000010
#define COMM_MATRIXA_TRANS_C23_C24__COMM_MATRIXA_TRANS_C23__SHIFT__VI 0x00000000
#define COMM_MATRIXA_TRANS_C23_C24__COMM_MATRIXA_TRANS_C24__SHIFT__VI 0x00000010
#define COMM_MATRIXA_TRANS_C31_C32__COMM_MATRIXA_TRANS_C31__SHIFT__VI 0x00000000
#define COMM_MATRIXA_TRANS_C31_C32__COMM_MATRIXA_TRANS_C32__SHIFT__VI 0x00000010
#define COMM_MATRIXA_TRANS_C33_C34__COMM_MATRIXA_TRANS_C33__SHIFT__VI 0x00000000
#define COMM_MATRIXA_TRANS_C33_C34__COMM_MATRIXA_TRANS_C34__SHIFT__VI 0x00000010
#define COMM_MATRIXB_TRANS_C11_C12__COMM_MATRIXB_TRANS_C11__SHIFT__VI 0x00000000
#define COMM_MATRIXB_TRANS_C11_C12__COMM_MATRIXB_TRANS_C12__SHIFT__VI 0x00000010
#define COMM_MATRIXB_TRANS_C13_C14__COMM_MATRIXB_TRANS_C13__SHIFT__VI 0x00000000
#define COMM_MATRIXB_TRANS_C13_C14__COMM_MATRIXB_TRANS_C14__SHIFT__VI 0x00000010
#define COMM_MATRIXB_TRANS_C21_C22__COMM_MATRIXB_TRANS_C21__SHIFT__VI 0x00000000
#define COMM_MATRIXB_TRANS_C21_C22__COMM_MATRIXB_TRANS_C22__SHIFT__VI 0x00000010
#define COMM_MATRIXB_TRANS_C23_C24__COMM_MATRIXB_TRANS_C23__SHIFT__VI 0x00000000
#define COMM_MATRIXB_TRANS_C23_C24__COMM_MATRIXB_TRANS_C24__SHIFT__VI 0x00000010
#define COMM_MATRIXB_TRANS_C31_C32__COMM_MATRIXB_TRANS_C31__SHIFT__VI 0x00000000
#define COMM_MATRIXB_TRANS_C31_C32__COMM_MATRIXB_TRANS_C32__SHIFT__VI 0x00000010
#define COMM_MATRIXB_TRANS_C33_C34__COMM_MATRIXB_TRANS_C33__SHIFT__VI 0x00000000
#define COMM_MATRIXB_TRANS_C33_C34__COMM_MATRIXB_TRANS_C34__SHIFT__VI 0x00000010
#define COMPUTE_DISPATCH_ID__DISPATCH_ID__SHIFT__VI     0x00000000
#define COMPUTE_MISC_RESERVED__WAVE_ID_BASE__SHIFT__VI  0x00000005
#define COMPUTE_NOWHERE__DATA__SHIFT__VI                0x00000000
#define COMPUTE_RELAUNCH__IS_EVENT__SHIFT__VI           0x0000001e
#define COMPUTE_RELAUNCH__IS_STATE__SHIFT__VI           0x0000001f
#define COMPUTE_RELAUNCH__PAYLOAD__SHIFT__VI            0x00000000
#define COMPUTE_THREADGROUP_ID__THREADGROUP_ID__SHIFT__VI 0x00000000
#define COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR__SHIFT__VI   0x00000000
#define COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR__SHIFT__VI   0x00000000
#define COMPUTE_WAVE_RESTORE_CONTROL__ATC__SHIFT__VI    0x00000000
#define COMPUTE_WAVE_RESTORE_CONTROL__MTYPE__SHIFT__VI  0x00000001
#define CONFIG_RESERVED__CONFIG_RESERVED__SHIFT__VI     0x00000000
#define CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT__VI 0x0000000c
#define CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT__VI 0x0000000f
#define CPC_INT_CNTX_ID__QUEUE_ID__SHIFT__VI            0x0000001c
#define CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT__VI 0x0000000c
#define CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CPLL_MACRO_CNTL_RESERVED0__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED10__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED11__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED1__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED2__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED3__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED4__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED5__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED6__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED7__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED8__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPLL_MACRO_CNTL_RESERVED9__CPLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define CPM_CONTROL__FAST_TXCLK_LATENCY__SHIFT__VI      0x00000011
#define CPM_CONTROL__LCLK_DYN_GATE_ENABLE__SHIFT__VI    0x00000000
#define CPM_CONTROL__LCLK_DYN_GATE_LATENCY__SHIFT__VI   0x00000009
#define CPM_CONTROL__LCLK_GATE_TXCLK_FREE__SHIFT__VI    0x0000000e
#define CPM_CONTROL__MASTER_PCIE_PLL_AUTO__SHIFT__VI    0x00000015
#define CPM_CONTROL__MASTER_PCIE_PLL_SELECT__SHIFT__VI  0x00000014
#define CPM_CONTROL__RCVR_DET_CLK_ENABLE__SHIFT__VI     0x0000000f
#define CPM_CONTROL__REFCLK_REGS_GATE_ENABLE__SHIFT__VI 0x00000008
#define CPM_CONTROL__REFCLK_REGS_GATE_LATENCY__SHIFT__VI 0x0000000d
#define CPM_CONTROL__REFCLK_XSTCLK_ENABLE__SHIFT__VI    0x00000016
#define CPM_CONTROL__REFCLK_XSTCLK_LATENCY__SHIFT__VI   0x00000017
#define CPM_CONTROL__SPARE_REGS__SHIFT__VI              0x00000018
#define CPM_CONTROL__TXCLK_DYN_GATE_ENABLE__SHIFT__VI   0x00000001
#define CPM_CONTROL__TXCLK_DYN_GATE_LATENCY__SHIFT__VI  0x0000000a
#define CPM_CONTROL__TXCLK_GSKT_GATE_ENABLE__SHIFT__VI  0x00000004
#define CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE__SHIFT__VI  0x00000005
#define CPM_CONTROL__TXCLK_PERM_GATE_ENABLE__SHIFT__VI  0x00000002
#define CPM_CONTROL__TXCLK_PERM_GATE_LATENCY__SHIFT__VI 0x0000000b
#define CPM_CONTROL__TXCLK_PERM_GATE_PLL_PDN__SHIFT__VI 0x00000010
#define CPM_CONTROL__TXCLK_PIF_GATE_ENABLE__SHIFT__VI   0x00000003
#define CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE__SHIFT__VI  0x00000007
#define CPM_CONTROL__TXCLK_REGS_GATE_ENABLE__SHIFT__VI  0x00000006
#define CPM_CONTROL__TXCLK_REGS_GATE_LATENCY__SHIFT__VI 0x0000000c
#define CP_APPEND_ADDR_HI__CACHE_POLICY__SHIFT__VI      0x00000019
#define CP_APPEND_ADDR_HI__MTYPE__SHIFT__VI             0x0000001b
#define CP_CE_COMPLETION_STATUS__STATUS__SHIFT__VI      0x00000000
#define CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI__SHIFT__VI 0x00000000
#define CP_CE_METADATA_BASE_ADDR__ADDR_LO__SHIFT__VI    0x00000000
#define CP_CE_RB_OFFSET__RB_OFFSET__SHIFT__VI           0x00000000
#define CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA__SHIFT__VI 0x0000001e
#define CP_COHER_CNTL__SH_SD_ACTION_ENA__SHIFT__VI      0x0000001f
#define CP_COHER_CNTL__TC_NC_ACTION_ENA__SHIFT__VI      0x00000003
#define CP_COHER_CNTL__TC_SD_ACTION_ENA__SHIFT__VI      0x00000002
#define CP_CPC_IC_BASE_CNTL__ATC__SHIFT__VI             0x00000017
#define CP_CPC_IC_BASE_CNTL__CACHE_POLICY__SHIFT__VI    0x00000018
#define CP_CPC_IC_BASE_CNTL__MTYPE__SHIFT__VI           0x0000001b
#define CP_CPC_IC_BASE_CNTL__VMID__SHIFT__VI            0x00000000
#define CP_CPC_IC_BASE_HI__IC_BASE_HI__SHIFT__VI        0x00000000
#define CP_CPC_IC_BASE_LO__IC_BASE_LO__SHIFT__VI        0x0000000c
#define CP_CPC_IC_OP_CNTL__ICACHE_PRIMED__SHIFT__VI     0x00000005
#define CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE__SHIFT__VI  0x00000000
#define CP_CPC_IC_OP_CNTL__PRIME_ICACHE__SHIFT__VI      0x00000004
#define CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD__SHIFT__VI 0x00000000
#define CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD__SHIFT__VI 0x00000008
#define CP_CPC_STALLED_STAT1__ATCL1_WAITING_ON_TRANS__SHIFT__VI 0x00000018
#define CP_CPC_STALLED_STAT1__ATCL2IU_WAITING_ON_FREE__SHIFT__VI 0x00000016
#define CP_CPC_STALLED_STAT1__ATCL2IU_WAITING_ON_TAGS__SHIFT__VI 0x00000017
#define CP_CPC_STATUS__ATCL2IU_BUSY__SHIFT__VI          0x0000000d
#define CP_CPF_STALLED_STAT1__ATCL1_WAITING_ON_TRANS__SHIFT__VI 0x00000009
#define CP_CPF_STALLED_STAT1__ATCL2IU_WAITING_ON_FREE__SHIFT__VI 0x00000007
#define CP_CPF_STALLED_STAT1__ATCL2IU_WAITING_ON_TAGS__SHIFT__VI 0x00000008
#define CP_CPF_STATUS__ATCL2IU_BUSY__SHIFT__VI          0x00000011
#define CP_CPF_STATUS__CPF_CMP_BUSY__SHIFT__VI          0x0000001b
#define CP_CPF_STATUS__CPF_GFX_BUSY__SHIFT__VI          0x0000001a
#define CP_CPF_STATUS__GRBM_CPF_STAT_BUSY__SHIFT__VI    0x0000001c
#define CP_CPF_STATUS__PRT_BUSY__SHIFT__VI              0x00000010
#define CP_DFY_CMD__OFFSET__SHIFT__VI                   0x00000000
#define CP_DFY_CMD__SIZE__SHIFT__VI                     0x00000010
#define CP_DFY_CNTL__ENABLE__SHIFT__VI                  0x0000001f
#define CP_DFY_CNTL__LFSR_RESET__SHIFT__VI              0x0000001c
#define CP_DFY_CNTL__MODE__SHIFT__VI                    0x0000001d
#define CP_DFY_CNTL__MTYPE__SHIFT__VI                   0x00000002
#define CP_DFY_CNTL__POLICY__SHIFT__VI                  0x00000000
#define CP_DISPATCH_INDR_ADDR_HI__ADDR_HI__SHIFT__VI    0x00000000
#define CP_DISPATCH_INDR_ADDR__ADDR_LO__SHIFT__VI       0x00000000
#define CP_DMA_ME_CONTROL__DST_MTYPE__SHIFT__VI         0x00000016
#define CP_DMA_ME_CONTROL__SRC_MTYPE__SHIFT__VI         0x0000000a
#define CP_DMA_PFP_CONTROL__DST_MTYPE__SHIFT__VI        0x00000016
#define CP_DMA_PFP_CONTROL__SRC_MTYPE__SHIFT__VI        0x0000000a
#define CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI__SHIFT__VI   0x00000000
#define CP_DRAW_INDX_INDR_ADDR__ADDR_LO__SHIFT__VI      0x00000000
#define CP_DRAW_OBJECT_COUNTER__COUNT__SHIFT__VI        0x00000000
#define CP_DRAW_OBJECT__OBJECT__SHIFT__VI               0x00000000
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI__SHIFT__VI 0x00000002
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX__SHIFT__VI 0x00000000
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN__SHIFT__VI 0x00000001
#define CP_DRAW_WINDOW_CNTL__MODE__SHIFT__VI            0x00000008
#define CP_DRAW_WINDOW_HI__WINDOW_HI__SHIFT__VI         0x00000000
#define CP_DRAW_WINDOW_LO__MAX__SHIFT__VI               0x00000010
#define CP_DRAW_WINDOW_LO__MIN__SHIFT__VI               0x00000000
#define CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI__SHIFT__VI 0x00000000
#define CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE__SHIFT__VI 0x00000000
#define CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE__SHIFT__VI 0x00000000
#define CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE__SHIFT__VI 0x00000000
#define CP_ECC_FIRSTOCCURRENCE__CLIENT__SHIFT__VI       0x00000004
#define CP_ECC_FIRSTOCCURRENCE__ME__SHIFT__VI           0x00000008
#define CP_ECC_FIRSTOCCURRENCE__PIPE__SHIFT__VI         0x0000000a
#define CP_ECC_FIRSTOCCURRENCE__QUEUE__SHIFT__VI        0x0000000c
#define CP_EOP_DONE_CNTX_ID__CNTX_ID__SHIFT__VI         0x00000000
#define CP_EOP_DONE_EVENT_CNTL__MTYPE__SHIFT__VI        0x0000001b
#define CP_GDS_BKUP_ADDR_HI__ADDR_HI__SHIFT__VI         0x00000000
#define CP_GDS_BKUP_ADDR__ADDR_LO__SHIFT__VI            0x00000000
#define CP_HPD_STATUS0__MAPPED_QUEUE__SHIFT__VI         0x00000005
#define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT__VI      0x00000008
#define CP_HPD_STATUS0__QUEUE_STATE__SHIFT__VI          0x00000000
#define CP_HQD_ACTIVE__BUSY_GATE__SHIFT__VI             0x00000001
#define CP_HQD_CNTL_STACK_OFFSET__OFFSET__SHIFT__VI     0x00000002
#define CP_HQD_CNTL_STACK_SIZE__SIZE__SHIFT__VI         0x0000000c
#define CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI__SHIFT__VI 0x00000000
#define CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR__SHIFT__VI   0x0000000c
#define CP_HQD_CTX_SAVE_CONTROL__ATC__SHIFT__VI         0x00000000
#define CP_HQD_CTX_SAVE_CONTROL__MTYPE__SHIFT__VI       0x00000001
#define CP_HQD_CTX_SAVE_CONTROL__POLICY__SHIFT__VI      0x00000003
#define CP_HQD_CTX_SAVE_SIZE__SIZE__SHIFT__VI           0x0000000c
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN__SHIFT__VI 0x0000000a
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN__SHIFT__VI 0x00000009
#define CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT__VI 0x00000000
#define CP_HQD_EOP_BASE_ADDR__BASE_ADDR__SHIFT__VI      0x00000000
#define CP_HQD_EOP_CONTROL__CACHE_POLICY__SHIFT__VI     0x00000018
#define CP_HQD_EOP_CONTROL__EOP_ATC__SHIFT__VI          0x00000017
#define CP_HQD_EOP_CONTROL__EOP_SIZE__SHIFT__VI         0x00000000
#define CP_HQD_EOP_CONTROL__MTYPE__SHIFT__VI            0x0000000f
#define CP_HQD_EOP_CONTROL__PEND_SIG_SEM__SHIFT__VI     0x0000001f
#define CP_HQD_EOP_CONTROL__PROCESSING_EOPIB__SHIFT__VI 0x0000000d
#define CP_HQD_EOP_CONTROL__PROCESSING_EOP__SHIFT__VI   0x00000008
#define CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN__SHIFT__VI 0x0000000e
#define CP_HQD_EOP_CONTROL__PROCESS_EOP_EN__SHIFT__VI   0x0000000c
#define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT__VI   0x0000001d
#define CP_HQD_EOP_DONES__DONE_COUNT__SHIFT__VI         0x00000000
#define CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND__SHIFT__VI 0x00000010
#define CP_HQD_EOP_EVENTS__EVENT_COUNT__SHIFT__VI       0x00000000
#define CP_HQD_EOP_RPTR__INIT_FETCHER__SHIFT__VI        0x0000001f
#define CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR__SHIFT__VI   0x0000001e
#define CP_HQD_EOP_RPTR__RPTR__SHIFT__VI                0x00000000
#define CP_HQD_EOP_WPTR_MEM__WPTR__SHIFT__VI            0x00000000
#define CP_HQD_EOP_WPTR__EOP_AVAIL__SHIFT__VI           0x00000010
#define CP_HQD_EOP_WPTR__WPTR__SHIFT__VI                0x00000000
#define CP_HQD_ERROR__EDC_ERROR_ID__SHIFT__VI           0x00000000
#define CP_HQD_ERROR__SUA_ERROR__SHIFT__VI              0x00000004
#define CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR__SHIFT__VI  0x0000000c
#define CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE__SHIFT__VI  0x00000004
#define CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED__SHIFT__VI 0x00000001
#define CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED__SHIFT__VI 0x00000000
#define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT__VI          0x00000000
#define CP_HQD_HQ_CONTROL1__CONTROL__SHIFT__VI          0x00000000
#define CP_HQD_HQ_SCHEDULER0__SCHEDULER__SHIFT__VI      0x00000000
#define CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT__SHIFT__VI 0x00000002
#define CP_HQD_HQ_STATUS0__DEQUEUE_STATUS__SHIFT__VI    0x00000000
#define CP_HQD_HQ_STATUS0__PG_ACTIVATED__SHIFT__VI      0x00000009
#define CP_HQD_HQ_STATUS0__RSVR_31_10__SHIFT__VI        0x0000000a
#define CP_HQD_HQ_STATUS0__RSV_6_4__SHIFT__VI           0x00000004
#define CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT__SHIFT__VI  0x00000007
#define CP_HQD_HQ_STATUS0__TCL2_DIRTY__SHIFT__VI        0x00000008
#define CP_HQD_HQ_STATUS1__STATUS__SHIFT__VI            0x00000000
#define CP_HQD_IB_CONTROL__MTYPE__SHIFT__VI             0x0000001b
#define CP_HQD_IQ_TIMER__CLOCK_COUNT__SHIFT__VI         0x0000000e
#define CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE__SHIFT__VI    0x0000000b
#define CP_HQD_IQ_TIMER__MTYPE__SHIFT__VI               0x0000001b
#define CP_HQD_IQ_TIMER__QUANTUM_TIMER__SHIFT__VI       0x00000016
#define CP_HQD_MSG_TYPE__SAVE_STATE__SHIFT__VI          0x00000004
#define CP_HQD_OFFLOAD__DMA_OFFLOAD_EN__SHIFT__VI       0x00000001
#define CP_HQD_OFFLOAD__DMA_OFFLOAD__SHIFT__VI          0x00000000
#define CP_HQD_OFFLOAD__EOP_OFFLOAD_EN__SHIFT__VI       0x00000005
#define CP_HQD_OFFLOAD__EOP_OFFLOAD__SHIFT__VI          0x00000004
#define CP_HQD_PERSISTENT_STATE__QSWITCH_MODE__SHIFT__VI 0x0000001e
#define CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES__SHIFT__VI 0x0000001d
#define CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE__SHIFT__VI 0x0000001c
#define CP_HQD_PQ_CONTROL__ENDIAN_SWAP__SHIFT__VI       0x00000011
#define CP_HQD_PQ_CONTROL__MTYPE__SHIFT__VI             0x0000000f
#define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR__SHIFT__VI   0x00000019
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP__SHIFT__VI 0x00000001
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_CARRY_BITS__SHIFT__VI 0x00000017
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE__SHIFT__VI 0x00000000
#define CP_HQD_QUANTUM__QUANTUM_ACTIVE__SHIFT__VI       0x0000001f
#define CP_HQD_WG_STATE_OFFSET__OFFSET__SHIFT__VI       0x00000002
#define CP_INDEX_BASE_ADDR_HI__ADDR_HI__SHIFT__VI       0x00000000
#define CP_INDEX_BASE_ADDR__ADDR_LO__SHIFT__VI          0x00000000
#define CP_INDEX_TYPE__INDEX_TYPE__SHIFT__VI            0x00000000
#define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT__VI 0x00000012
#define CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT__VI 0x0000000b
#define CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE__SHIFT__VI 0x00000015
#define CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE__SHIFT__VI 0x00000012
#define CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT__VI 0x0000000b
#define CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE__SHIFT__VI 0x00000015
#define CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE__SHIFT__VI 0x00000012
#define CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT__VI 0x0000000b
#define CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE__SHIFT__VI 0x00000015
#define CP_INT_CNTL__CMP_BUSY_INT_ENABLE__SHIFT__VI     0x00000012
#define CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT__VI 0x0000000b
#define CP_INT_CNTL__GFX_IDLE_INT_ENABLE__SHIFT__VI     0x00000015
#define CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT__SHIFT__VI 0x00000012
#define CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT__SHIFT__VI 0x0000000b
#define CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT__SHIFT__VI 0x00000013
#define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT__VI 0x00000015
#define CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT__SHIFT__VI 0x00000012
#define CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT__SHIFT__VI 0x0000000b
#define CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT__SHIFT__VI 0x00000015
#define CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT__SHIFT__VI 0x00000012
#define CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT__SHIFT__VI 0x0000000b
#define CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT__SHIFT__VI 0x00000015
#define CP_INT_STATUS__CMP_BUSY_INT_STAT__SHIFT__VI     0x00000012
#define CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT__SHIFT__VI 0x0000000b
#define CP_INT_STATUS__GFX_IDLE_INT_STAT__SHIFT__VI     0x00000015
#define CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED__SHIFT__VI 0x00000012
#define CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED__SHIFT__VI 0x0000000b
#define CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED__SHIFT__VI 0x00000015
#define CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED__SHIFT__VI 0x0000000c
#define CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT__VI 0x0000000c
#define CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT__VI 0x0000000f
#define CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT__VI 0x0000000c
#define CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT__VI 0x0000000c
#define CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT__VI 0x0000000f
#define CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT__VI 0x0000000c
#define CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT__VI 0x0000000c
#define CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT__VI 0x0000000f
#define CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT__VI 0x0000000c
#define CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT__VI 0x0000000c
#define CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT__VI 0x0000000f
#define CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT__VI 0x0000000c
#define CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED__SHIFT__VI 0x0000000c
#define CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT__VI 0x0000000c
#define CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT__VI 0x0000000f
#define CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT__VI 0x0000000c
#define CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT__VI 0x0000000c
#define CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT__VI 0x0000000f
#define CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT__VI 0x0000000c
#define CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT__VI 0x0000000c
#define CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT__VI 0x0000000f
#define CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT__VI 0x0000000c
#define CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT__VI 0x0000000c
#define CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT__VI 0x0000000f
#define CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT__VI 0x0000000c
#define CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT__VI 0x0000000f
#define CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT__SHIFT__VI 0x00000008
#define CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT__SHIFT__VI 0x00000004
#define CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT__SHIFT__VI 0x00000000
#define CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT__SHIFT__VI 0x00000005
#define CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT__SHIFT__VI  0x00000003
#define CP_MEC1_F32_INT_DIS__IQ_TIMER_INT__SHIFT__VI    0x00000009
#define CP_MEC1_F32_INT_DIS__PRIV_REG_INT__SHIFT__VI    0x00000001
#define CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT__SHIFT__VI 0x00000002
#define CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT__SHIFT__VI 0x00000007
#define CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT__SHIFT__VI 0x00000006
#define CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT__SHIFT__VI 0x00000008
#define CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT__SHIFT__VI 0x00000004
#define CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT__SHIFT__VI 0x00000000
#define CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT__SHIFT__VI 0x00000005
#define CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT__SHIFT__VI  0x00000003
#define CP_MEC2_F32_INT_DIS__IQ_TIMER_INT__SHIFT__VI    0x00000009
#define CP_MEC2_F32_INT_DIS__PRIV_REG_INT__SHIFT__VI    0x00000001
#define CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT__SHIFT__VI 0x00000002
#define CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT__SHIFT__VI 0x00000007
#define CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT__SHIFT__VI 0x00000006
#define CP_MEC_CNTL__MEC_ME1_PIPE0_RESET__SHIFT__VI     0x00000010
#define CP_MEC_CNTL__MEC_ME1_PIPE1_RESET__SHIFT__VI     0x00000011
#define CP_MEC_CNTL__MEC_ME1_PIPE2_RESET__SHIFT__VI     0x00000012
#define CP_MEC_CNTL__MEC_ME1_PIPE3_RESET__SHIFT__VI     0x00000013
#define CP_MEC_CNTL__MEC_ME2_PIPE0_RESET__SHIFT__VI     0x00000014
#define CP_MEC_CNTL__MEC_ME2_PIPE1_RESET__SHIFT__VI     0x00000015
#define CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER__SHIFT__VI 0x00000002
#define CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER__SHIFT__VI 0x00000002
#define CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE__SHIFT__VI 0x00000007
#define CP_ME_CNTL__CE_PIPE0_RESET__SHIFT__VI           0x00000010
#define CP_ME_CNTL__ME_PIPE0_RESET__SHIFT__VI           0x00000014
#define CP_ME_CNTL__PFP_PIPE0_RESET__SHIFT__VI          0x00000012
#define CP_ME_MC_RADDR_HI__CACHE_POLICY__SHIFT__VI      0x00000016
#define CP_ME_MC_RADDR_HI__MTYPE__SHIFT__VI             0x00000014
#define CP_ME_MC_WADDR_HI__CACHE_POLICY__SHIFT__VI      0x00000016
#define CP_ME_MC_WADDR_HI__MTYPE__SHIFT__VI             0x00000014
#define CP_ME_PREEMPTION__OBSOLETE__SHIFT__VI           0x00000000
#define CP_MQD_CONTROL__MTYPE__SHIFT__VI                0x0000001b
#define CP_MQD_CONTROL__PROCESSING_MQD_EN__SHIFT__VI    0x0000000d
#define CP_MQD_CONTROL__PROCESSING_MQD__SHIFT__VI       0x0000000c
#define CP_PFP_COMPLETION_STATUS__STATUS__SHIFT__VI     0x00000000
#define CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI__SHIFT__VI 0x00000000
#define CP_PFP_METADATA_BASE_ADDR__ADDR_LO__SHIFT__VI   0x00000000
#define CP_PIPE_STATS_CONTROL__CACHE_CONTROL__SHIFT__VI 0x00000019
#define CP_PIPE_STATS_CONTROL__MTYPE__SHIFT__VI         0x0000001b
#define CP_PQ_STATUS__DOORBELL_ENABLE__SHIFT__VI        0x00000001
#define CP_PQ_STATUS__DOORBELL_UPDATED__SHIFT__VI       0x00000000
#define CP_PRED_NOT_VISIBLE__NOT_VISIBLE__SHIFT__VI     0x00000000
#define CP_PRT_LOD_STATS_CNTL2__CACHE_POLICY__SHIFT__VI 0x0000001c
#define CP_PRT_LOD_STATS_CNTL2__MTYPE__SHIFT__VI        0x0000001e
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0__SHIFT__VI  0x00000008
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1__SHIFT__VI  0x00000009
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2__SHIFT__VI  0x0000000a
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3__SHIFT__VI  0x0000000b
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0__SHIFT__VI  0x00000010
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1__SHIFT__VI  0x00000011
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2__SHIFT__VI  0x00000012
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3__SHIFT__VI  0x00000013
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0__SHIFT__VI  0x00000000
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1__SHIFT__VI  0x00000001
#define CP_RB0_CNTL__BUF_SWAP__SHIFT__SI__CI            0x00000010
#define CP_RB0_CNTL__BUF_SWAP__SHIFT__VI                0x00000011
#define CP_RB0_CNTL__MTYPE__SHIFT__VI                   0x0000000f
#define CP_RB1_CNTL__MTYPE__SHIFT__VI                   0x0000000f
#define CP_RB2_CNTL__MTYPE__SHIFT__VI                   0x0000000f
#define CP_RB_CNTL__BUF_SWAP__SHIFT__SI__CI             0x00000010
#define CP_RB_CNTL__BUF_SWAP__SHIFT__VI                 0x00000011
#define CP_RB_CNTL__MTYPE__SHIFT__VI                    0x0000000f
#define CP_RB_DOORBELL_CONTROL__DOORBELL_EN__SHIFT__VI  0x0000001e
#define CP_RB_DOORBELL_CONTROL__DOORBELL_HIT__SHIFT__VI 0x0000001f
#define CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT__VI 0x00000002
#define CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER__SHIFT__VI 0x00000002
#define CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER__SHIFT__VI 0x00000002
#define CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE__SHIFT__VI 0x00000007
#define CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE__SHIFT__VI 0x00000006
#define CP_SAMPLE_STATUS__PIPELINE_ACTIVE__SHIFT__VI    0x00000002
#define CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE__SHIFT__VI  0x00000005
#define CP_SAMPLE_STATUS__STIPPLE_ACTIVE__SHIFT__VI     0x00000003
#define CP_SAMPLE_STATUS__STREAMOUT_ACTIVE__SHIFT__VI   0x00000001
#define CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE__SHIFT__VI 0x00000004
#define CP_SAMPLE_STATUS__Z_PASS_ACITVE__SHIFT__VI      0x00000000
#define CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA__SHIFT__VI 0x0000000e
#define CP_STALLED_STAT3__ATCL1_WAITING_ON_TRANS__SHIFT__VI 0x00000014
#define CP_STALLED_STAT3__ATCL2IU_WAITING_ON_FREE__SHIFT__VI 0x00000012
#define CP_STALLED_STAT3__ATCL2IU_WAITING_ON_TAGS__SHIFT__VI 0x00000013
#define CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA__SHIFT__VI 0x00000011
#define CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM__SHIFT__VI 0x00000010
#define CP_STAT__ATCL2IU_BUSY__SHIFT__VI                0x0000000e
#define CP_STREAM_OUT_CONTROL__CACHE_CONTROL__SHIFT__VI 0x00000019
#define CP_STREAM_OUT_CONTROL__MTYPE__SHIFT__VI         0x0000001b
#define CP_VIRT_STATUS__VIRT_STATUS__SHIFT__VI          0x00000000
#define CP_VMID_PREEMPT__VIRT_COMMAND__SHIFT__VI        0x00000010
#define CP_VMID_STATUS__PREEMPT_CE_STATUS__SHIFT__VI    0x00000010
#define CP_VMID_STATUS__PREEMPT_DE_STATUS__SHIFT__VI    0x00000000
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_ADD_PIXEL__SHIFT__VI 0x00000008
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DISPOUT_ERROR_COUNT__SHIFT__VI 0x00000010
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DISPOUT_FIFO_ERROR__SHIFT__VI 0x0000000e
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DROP_PIXEL__SHIFT__VI 0x00000009
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_DS_DISABLE__SHIFT__VI 0x00000005
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_ENABLE__SHIFT__VI 0x00000004
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_ADD_PIXEL__SHIFT__VI 0x00000008
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DISPOUT_ERROR_COUNT__SHIFT__VI 0x00000010
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DISPOUT_FIFO_ERROR__SHIFT__VI 0x0000000e
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DROP_PIXEL__SHIFT__VI 0x00000009
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_DS_DISABLE__SHIFT__VI 0x00000005
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_ENABLE__SHIFT__VI 0x00000004
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_ADD_PIXEL__SHIFT__VI 0x00000008
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DISPOUT_ERROR_COUNT__SHIFT__VI 0x00000010
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DISPOUT_FIFO_ERROR__SHIFT__VI 0x0000000e
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DROP_PIXEL__SHIFT__VI 0x00000009
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_DS_DISABLE__SHIFT__VI 0x00000005
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_ENABLE__SHIFT__VI 0x00000004
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_ADD_PIXEL__SHIFT__VI 0x00000008
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DISPOUT_ERROR_COUNT__SHIFT__VI 0x00000010
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DISPOUT_FIFO_ERROR__SHIFT__VI 0x0000000e
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DROP_PIXEL__SHIFT__VI 0x00000009
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_DS_DISABLE__SHIFT__VI 0x00000005
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_ENABLE__SHIFT__VI 0x00000004
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_ADD_PIXEL__SHIFT__VI 0x00000008
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DISPOUT_ERROR_COUNT__SHIFT__VI 0x00000010
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DISPOUT_FIFO_ERROR__SHIFT__VI 0x0000000e
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DROP_PIXEL__SHIFT__VI 0x00000009
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_DS_DISABLE__SHIFT__VI 0x00000005
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_ENABLE__SHIFT__VI 0x00000004
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_ADD_PIXEL__SHIFT__VI 0x00000008
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DISPOUT_ERROR_COUNT__SHIFT__VI 0x00000010
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DISPOUT_FIFO_ERROR__SHIFT__VI 0x0000000e
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DROP_PIXEL__SHIFT__VI 0x00000009
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_DS_DISABLE__SHIFT__VI 0x00000005
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_ENABLE__SHIFT__VI 0x00000004
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_EN_DB__SHIFT__VI 0x00000004
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_EN__SHIFT__VI 0x00000000
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT_RESET_PENDING__SHIFT__VI 0x00000011
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT_RESET__SHIFT__VI 0x00000010
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT__SHIFT__VI 0x00000012
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_STEREO_SEL_OVR__SHIFT__VI 0x0000000c
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_V_UPDATE_MODE__SHIFT__VI 0x00000008
#define CRTC_AVSYNC_COUNTER__CRTC_AVSYNC_COUNTER__SHIFT__VI 0x00000000
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_B_CB_EXT__SHIFT__VI 0x00000000
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_G_Y_EXT__SHIFT__VI 0x00000008
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_R_CR_EXT__SHIFT__VI 0x00000010
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_BLUE_CB_EXT__SHIFT__VI 0x00000000
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_GREEN_Y_EXT__SHIFT__VI 0x00000008
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_RED_CR_EXT__SHIFT__VI 0x00000010
#define CRTC_CONTROL__CRTC_AVSYNC_LOCK_SNAPSHOT__SHIFT__VI 0x0000001e
#define CRTC_CONTROL__CRTC_AVSYNC_VSYNC_N_HSYNC_MODE__SHIFT__VI 0x0000001f
#define CRTC_CONTROL__CRTC_FIELD_NUMBER_POLARITY__SHIFT__VI 0x0000000e
#define CRTC_CRC0_DATA_B__CRC0_B_CB__SHIFT__VI          0x00000000
#define CRTC_CRC0_DATA_RG__CRC0_G_Y__SHIFT__VI          0x00000010
#define CRTC_CRC0_DATA_RG__CRC0_R_CR__SHIFT__VI         0x00000000
#define CRTC_CRC0_WINDOWA_X_CONTROL__CRTC_CRC0_WINDOWA_X_END__SHIFT__VI 0x00000010
#define CRTC_CRC0_WINDOWA_X_CONTROL__CRTC_CRC0_WINDOWA_X_START__SHIFT__VI 0x00000000
#define CRTC_CRC0_WINDOWA_Y_CONTROL__CRTC_CRC0_WINDOWA_Y_END__SHIFT__VI 0x00000010
#define CRTC_CRC0_WINDOWA_Y_CONTROL__CRTC_CRC0_WINDOWA_Y_START__SHIFT__VI 0x00000000
#define CRTC_CRC0_WINDOWB_X_CONTROL__CRTC_CRC0_WINDOWB_X_END__SHIFT__VI 0x00000010
#define CRTC_CRC0_WINDOWB_X_CONTROL__CRTC_CRC0_WINDOWB_X_START__SHIFT__VI 0x00000000
#define CRTC_CRC0_WINDOWB_Y_CONTROL__CRTC_CRC0_WINDOWB_Y_END__SHIFT__VI 0x00000010
#define CRTC_CRC0_WINDOWB_Y_CONTROL__CRTC_CRC0_WINDOWB_Y_START__SHIFT__VI 0x00000000
#define CRTC_CRC1_DATA_B__CRC1_B_CB__SHIFT__VI          0x00000000
#define CRTC_CRC1_DATA_RG__CRC1_G_Y__SHIFT__VI          0x00000010
#define CRTC_CRC1_DATA_RG__CRC1_R_CR__SHIFT__VI         0x00000000
#define CRTC_CRC1_WINDOWA_X_CONTROL__CRTC_CRC1_WINDOWA_X_END__SHIFT__VI 0x00000010
#define CRTC_CRC1_WINDOWA_X_CONTROL__CRTC_CRC1_WINDOWA_X_START__SHIFT__VI 0x00000000
#define CRTC_CRC1_WINDOWA_Y_CONTROL__CRTC_CRC1_WINDOWA_Y_END__SHIFT__VI 0x00000010
#define CRTC_CRC1_WINDOWA_Y_CONTROL__CRTC_CRC1_WINDOWA_Y_START__SHIFT__VI 0x00000000
#define CRTC_CRC1_WINDOWB_X_CONTROL__CRTC_CRC1_WINDOWB_X_END__SHIFT__VI 0x00000010
#define CRTC_CRC1_WINDOWB_X_CONTROL__CRTC_CRC1_WINDOWB_X_START__SHIFT__VI 0x00000000
#define CRTC_CRC1_WINDOWB_Y_CONTROL__CRTC_CRC1_WINDOWB_Y_END__SHIFT__VI 0x00000010
#define CRTC_CRC1_WINDOWB_Y_CONTROL__CRTC_CRC1_WINDOWB_Y_START__SHIFT__VI 0x00000000
#define CRTC_CRC_CNTL__CRTC_CRC0_SELECT__SHIFT__VI      0x00000014
#define CRTC_CRC_CNTL__CRTC_CRC1_SELECT__SHIFT__VI      0x00000018
#define CRTC_CRC_CNTL__CRTC_CRC_CONT_EN__SHIFT__VI      0x00000004
#define CRTC_CRC_CNTL__CRTC_CRC_EN__SHIFT__VI           0x00000000
#define CRTC_CRC_CNTL__CRTC_CRC_INTERLACE_MODE__SHIFT__VI 0x0000000c
#define CRTC_CRC_CNTL__CRTC_CRC_STEREO_MODE__SHIFT__VI  0x00000008
#define CRTC_CRC_CNTL__CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS__SHIFT__VI 0x00000010
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_CLOCK_ENABLE__SHIFT__VI 0x0000001f
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_TEST_CLK_SEL__SHIFT__VI 0x00000018
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_G_DCP_GATE_DISABLE__SHIFT__VI 0x00000008
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_G_SCL_GATE_DISABLE__SHIFT__VI 0x0000000c
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_R_DCFE_GATE_DISABLE__SHIFT__VI 0x00000004
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_ENABLE__SHIFT__VI 0x00000000
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE__SHIFT__VI 0x00000003
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY__SHIFT__VI 0x0000000d
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_INTERLACE_MODE__SHIFT__VI 0x0000000e
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE__SHIFT__VI 0x00000004
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW__SHIFT__VI 0x00000005
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_MASTER_FRAME_RATE__SHIFT__VI 0x00000018
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_SLAVE_FRAME_RATE__SHIFT__VI 0x0000001c
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY__SHIFT__VI 0x0000000c
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE__SHIFT__VI 0x00000008
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE__SHIFT__VI 0x00000009
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_CLEAR__SHIFT__VI 0x00000010
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_ENABLE__SHIFT__VI 0x00000000
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_STATUS__SHIFT__VI 0x00000008
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_TYPE__SHIFT__VI 0x00000014
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_STATUS__SHIFT__VI 0x00000004
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_CLEAR__SHIFT__VI 0x00000010
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT__SHIFT__VI 0x0000001d
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE__SHIFT__VI 0x00000000
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_STATUS__SHIFT__VI 0x00000008
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE__SHIFT__VI 0x00000014
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_STATUS__SHIFT__VI 0x00000004
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR__SHIFT__VI 0x00000010
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE__SHIFT__VI 0x00000000
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_STATUS__SHIFT__VI 0x00000008
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE__SHIFT__VI 0x00000014
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_STATUS__SHIFT__VI 0x00000004
#define CRTC_EXT_TIMING_SYNC_WINDOW_END__CRTC_EXT_TIMING_SYNC_WINDOW_END_X__SHIFT__VI 0x00000000
#define CRTC_EXT_TIMING_SYNC_WINDOW_END__CRTC_EXT_TIMING_SYNC_WINDOW_END_Y__SHIFT__VI 0x00000010
#define CRTC_EXT_TIMING_SYNC_WINDOW_START__CRTC_EXT_TIMING_SYNC_WINDOW_START_X__SHIFT__VI 0x00000000
#define CRTC_EXT_TIMING_SYNC_WINDOW_START__CRTC_EXT_TIMING_SYNC_WINDOW_START_Y__SHIFT__VI 0x00000010
#define CRTC_FIELD_INDICATION_CONTROL__CRTC_FIELD_ALIGNMENT__SHIFT__VI 0x00000001
#define CRTC_FIELD_INDICATION_CONTROL__CRTC_FIELD_INDICATION_OUTPUT_POLARITY__SHIFT__VI 0x00000000
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_CHECK__SHIFT__VI 0x00000004
#define CRTC_GSL_CONTROL__CRTC_GSL_CHECK_ALL_FIELDS__SHIFT__VI 0x0000001c
#define CRTC_GSL_CONTROL__CRTC_GSL_CHECK_LINE_NUM__SHIFT__VI 0x00000000
#define CRTC_GSL_CONTROL__CRTC_GSL_FORCE_DELAY__SHIFT__VI 0x00000010
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_CLEAR__SHIFT__VI 0x00000013
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_DELAY__SHIFT__VI 0x00000008
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_LIMIT__SHIFT__VI 0x00000000
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_MASTER_FASTER__SHIFT__VI 0x00000017
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_MODE__SHIFT__VI 0x00000011
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_OCCURRED__SHIFT__VI 0x00000014
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_SOURCE_SEL__SHIFT__VI 0x00000010
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP__SHIFT__VI 0x00000018
#define CRTC_GSL_WINDOW__CRTC_GSL_WINDOW_END__SHIFT__VI 0x00000010
#define CRTC_GSL_WINDOW__CRTC_GSL_WINDOW_START__SHIFT__VI 0x00000000
#define CRTC_H_BLANK_EARLY_NUM__CRTC_H_BLANK_EARLY_NUM_DIS__SHIFT__VI 0x00000010
#define CRTC_H_BLANK_EARLY_NUM__CRTC_H_BLANK_EARLY_NUM__SHIFT__VI 0x00000000
#define CRTC_INTERRUPT_CONTROL__CRTC_GSL_VSYNC_GAP_INT_MSK__SHIFT__VI 0x0000001e
#define CRTC_INTERRUPT_CONTROL__CRTC_GSL_VSYNC_GAP_INT_TYPE__SHIFT__VI 0x0000001f
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_BLUE_EXT__SHIFT__VI 0x00000000
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_GREEN_EXT__SHIFT__VI 0x00000008
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_RED_EXT__SHIFT__VI 0x00000010
#define CRTC_PIXEL_DATA_READBACK0__CRTC_PIXEL_DATA_BLUE_CB__SHIFT__VI 0x00000000
#define CRTC_PIXEL_DATA_READBACK0__CRTC_PIXEL_DATA_GREEN_Y__SHIFT__VI 0x00000010
#define CRTC_PIXEL_DATA_READBACK1__CRTC_PIXEL_DATA_RED_CR__SHIFT__VI 0x00000000
#define CRTC_START_LINE_CONTROL__CRTC_ADVANCED_START_LINE_POSITION__SHIFT__VI 0x0000000c
#define CRTC_START_LINE_CONTROL__CRTC_LEGACY_REQUESTOR_EN__SHIFT__VI 0x00000014
#define CRTC_START_LINE_CONTROL__CRTC_PREFETCH_EN__SHIFT__VI 0x0000001c
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_CLEAR__SHIFT__VI 0x0000001b
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_ENABLE__SHIFT__VI 0x00000018
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_STATUS__SHIFT__VI 0x0000001a
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_TYPE__SHIFT__VI 0x0000001c
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_SS_STATUS__SHIFT__VI 0x00000019
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_STATIC_SCREEN_EVENT_MASK__SHIFT__VI 0x00000000
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_STATIC_SCREEN_FRAME_COUNT__SHIFT__VI 0x00000010
#define CRTC_STATUS__CRTC_V_BLANK_3D_STRUCTURE__SHIFT__VI 0x00000005
#define CRTC_STEREO_CONTROL__CRTC_DISABLE_FIELD_NUM__SHIFT__VI 0x00000013
#define CRTC_STEREO_CONTROL__CRTC_DISABLE_STEREOSYNC_OUTPUT_FOR_DP__SHIFT__VI 0x00000012
#define CRTC_STEREO_CONTROL__CRTC_DISABLE_V_BLANK_FOR_DP_FIX__SHIFT__VI 0x00000014
#define CRTC_STEREO_CONTROL__CRTC_STEREO_EYE_FLAG_POLARITY__SHIFT__VI 0x00000011
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_LINE_NUM__SHIFT__VI 0x00000000
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_POLARITY__SHIFT__VI 0x0000000f
#define CRTC_STEREO_FORCE_NEXT_EYE__CRTC_AVSYNC_FRAME_COUNTER__SHIFT__VI 0x00000008
#define CRTC_STEREO_FORCE_NEXT_EYE__CRTC_AVSYNC_LINE_COUNTER__SHIFT__VI 0x00000010
#define CRTC_STEREO_STATUS__CRTC_STEREO_EYE_FLAG__SHIFT__VI 0x00000014
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_SELECT__SHIFT__VI 0x00000005
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_SELECT__SHIFT__VI 0x00000005
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_CLEAR__SHIFT__VI 0x00000014
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_ENABLE__SHIFT__VI 0x00000008
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_STATUS__SHIFT__VI 0x00000010
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_TYPE__SHIFT__VI 0x00000018
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY__SHIFT__VI 0x00000004
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_STATUS__SHIFT__VI 0x0000000c
#define CRTC_VERTICAL_INTERRUPT0_POSITION__CRTC_VERTICAL_INTERRUPT0_LINE_END__SHIFT__VI 0x00000010
#define CRTC_VERTICAL_INTERRUPT0_POSITION__CRTC_VERTICAL_INTERRUPT0_LINE_START__SHIFT__VI 0x00000000
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_CLEAR__SHIFT__VI 0x00000014
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_ENABLE__SHIFT__VI 0x00000008
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_STATUS__SHIFT__VI 0x00000010
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_TYPE__SHIFT__VI 0x00000018
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_STATUS__SHIFT__VI 0x0000000c
#define CRTC_VERTICAL_INTERRUPT1_POSITION__CRTC_VERTICAL_INTERRUPT1_LINE_START__SHIFT__VI 0x00000000
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_CLEAR__SHIFT__VI 0x00000014
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_ENABLE__SHIFT__VI 0x00000008
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_STATUS__SHIFT__VI 0x00000010
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_TYPE__SHIFT__VI 0x00000018
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_STATUS__SHIFT__VI 0x0000000c
#define CRTC_VERTICAL_INTERRUPT2_POSITION__CRTC_VERTICAL_INTERRUPT2_LINE_START__SHIFT__VI 0x00000000
#define CRTC_V_TOTAL_CONTROL__CRTC_SET_V_TOTAL_MIN_MASK_EN__SHIFT__VI 0x0000000f
#define CRTC_V_TOTAL_MAX__CRTC_ALLOW_VBLANK_EXTENSION_FOR_MC_TRAINING__SHIFT__VI 0x00000010
#define CUR2_COLOR1__CUR2_COLOR1_BLUE__SHIFT__VI        0x00000000
#define CUR2_COLOR1__CUR2_COLOR1_GREEN__SHIFT__VI       0x00000008
#define CUR2_COLOR1__CUR2_COLOR1_RED__SHIFT__VI         0x00000010
#define CUR2_COLOR2__CUR2_COLOR2_BLUE__SHIFT__VI        0x00000000
#define CUR2_COLOR2__CUR2_COLOR2_GREEN__SHIFT__VI       0x00000008
#define CUR2_COLOR2__CUR2_COLOR2_RED__SHIFT__VI         0x00000010
#define CUR2_CONTROL__CUR2_INV_TRANS_CLAMP__SHIFT__VI   0x00000004
#define CUR2_CONTROL__CURSOR2_2X_MAGNIFY__SHIFT__VI     0x00000010
#define CUR2_CONTROL__CURSOR2_EN__SHIFT__VI             0x00000000
#define CUR2_CONTROL__CURSOR2_FORCE_MC_ON__SHIFT__VI    0x00000014
#define CUR2_CONTROL__CURSOR2_MODE__SHIFT__VI           0x00000008
#define CUR2_CONTROL__CURSOR2_URGENT_CONTROL__SHIFT__VI 0x00000018
#define CUR2_HOT_SPOT__CURSOR2_HOT_SPOT_X__SHIFT__VI    0x00000010
#define CUR2_HOT_SPOT__CURSOR2_HOT_SPOT_Y__SHIFT__VI    0x00000000
#define CUR2_POSITION__CURSOR2_X_POSITION__SHIFT__VI    0x00000010
#define CUR2_POSITION__CURSOR2_Y_POSITION__SHIFT__VI    0x00000000
#define CUR2_SIZE__CURSOR2_HEIGHT__SHIFT__VI            0x00000000
#define CUR2_SIZE__CURSOR2_WIDTH__SHIFT__VI             0x00000010
#define CUR2_STEREO_CONTROL__CURSOR2_PRIMARY_OFFSET__SHIFT__VI 0x00000004
#define CUR2_STEREO_CONTROL__CURSOR2_SECONDARY_OFFSET__SHIFT__VI 0x00000010
#define CUR2_STEREO_CONTROL__CURSOR2_STEREO_EN__SHIFT__VI 0x00000000
#define CUR2_STEREO_CONTROL__CURSOR2_STEREO_OFFSET_YNX__SHIFT__VI 0x00000001
#define CUR2_SURFACE_ADDRESS_HIGH__CURSOR2_SURFACE_ADDRESS_HIGH__SHIFT__VI 0x00000000
#define CUR2_SURFACE_ADDRESS__CURSOR2_SURFACE_ADDRESS__SHIFT__VI 0x00000000
#define CUR2_UPDATE__CURSOR2_DISABLE_MULTIPLE_UPDATE__SHIFT__VI 0x00000018
#define CUR2_UPDATE__CURSOR2_UPDATE_LOCK__SHIFT__VI     0x00000010
#define CUR2_UPDATE__CURSOR2_UPDATE_PENDING__SHIFT__VI  0x00000000
#define CUR2_UPDATE__CURSOR2_UPDATE_STEREO_MODE__SHIFT__VI 0x00000019
#define CUR2_UPDATE__CURSOR2_UPDATE_TAKEN__SHIFT__VI    0x00000001
#define CUR_CONTROL__CURSOR_URGENT_CONTROL__SHIFT__VI   0x00000018
#define CUR_CONTROL__CUR_INV_TRANS_CLAMP__SHIFT__VI     0x00000004
#define CUR_REQUEST_FILTER_CNTL__CUR_REQUEST_FILTER_DIS__SHIFT__VI 0x00000000
#define CUR_STEREO_CONTROL__CURSOR_PRIMARY_OFFSET__SHIFT__VI 0x00000004
#define CUR_STEREO_CONTROL__CURSOR_SECONDARY_OFFSET__SHIFT__VI 0x00000010
#define CUR_STEREO_CONTROL__CURSOR_STEREO_EN__SHIFT__VI 0x00000000
#define CUR_STEREO_CONTROL__CURSOR_STEREO_OFFSET_YNX__SHIFT__VI 0x00000001
#define CUR_UPDATE__CURSOR_UPDATE_STEREO_MODE__SHIFT__VI 0x00000019
#define DAC_CLK_ENABLE__DACA_CLK_ENABLE__SHIFT__VI      0x00000000
#define DAC_CLK_ENABLE__DACB_CLK_ENABLE__SHIFT__VI      0x00000004
#define DAC_CRC_CONTROL__DAC_CRC_ONLY_BLANKB__SHIFT__VI 0x00000008
#define DAC_ENABLE__DAC_RESYNC_FIFO_ENABLE__SHIFT__VI   0x00000001
#define DAC_ENABLE__DAC_RESYNC_FIFO_ERROR_ACK__SHIFT__VI 0x00000005
#define DAC_ENABLE__DAC_RESYNC_FIFO_ERROR__SHIFT__VI    0x00000004
#define DAC_ENABLE__DAC_RESYNC_FIFO_POINTER_SKEW__SHIFT__VI 0x00000002
#define DAC_ENABLE__DAC_RESYNC_FIFO_TVOUT_SIM__SHIFT__VI 0x00000008
#define DAC_FIFO_STATUS__DAC_FIFO_CALIBRATED__SHIFT__VI 0x0000001d
#define DAC_FIFO_STATUS__DAC_FIFO_CAL_AVERAGE_LEVEL__SHIFT__VI 0x0000000a
#define DAC_FIFO_STATUS__DAC_FIFO_FORCE_RECAL_AVERAGE__SHIFT__VI 0x0000001e
#define DAC_FIFO_STATUS__DAC_FIFO_FORCE_RECOMP_MINMAX__SHIFT__VI 0x0000001f
#define DAC_FIFO_STATUS__DAC_FIFO_MAXIMUM_LEVEL__SHIFT__VI 0x00000010
#define DAC_FIFO_STATUS__DAC_FIFO_MINIMUM_LEVEL__SHIFT__VI 0x00000016
#define DAC_FIFO_STATUS__DAC_FIFO_OVERWRITE_LEVEL__SHIFT__VI 0x00000002
#define DAC_FIFO_STATUS__DAC_FIFO_USE_OVERWRITE_LEVEL__SHIFT__VI 0x00000001
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_ON_BLANKB_ONLY__SHIFT__VI 0x00000018
#define DAC_MACRO_CNTL_RESERVED0__DAC_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DAC_MACRO_CNTL_RESERVED1__DAC_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DAC_MACRO_CNTL_RESERVED2__DAC_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DAC_MACRO_CNTL_RESERVED3__DAC_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DAC_TEST_DEBUG_DATA__DAC_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define DAC_TEST_DEBUG_INDEX__DAC_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define DAC_TEST_DEBUG_INDEX__DAC_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define DBG_OUT_CNTL__DBG_OUT_12BIT_SEL__SHIFT__VI      0x00000008
#define DBG_OUT_CNTL__DBG_OUT_PIN_EN__SHIFT__VI         0x00000000
#define DBG_OUT_CNTL__DBG_OUT_PIN_SEL__SHIFT__VI        0x00000004
#define DBG_OUT_CNTL__DBG_OUT_TEST_DATA__SHIFT__VI      0x0000000c
#define DBG_SMB_BYPASS_SRBM_ACCESS__DBG_SMB_BYPASS_SRBM_EN__SHIFT__VI 0x00000000
#define DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE__SHIFT__VI 0x0000001e
#define DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK__SHIFT__VI 0x0000001f
#define DB_DEBUG4__DISABLE_4XAA_2P_ZD_HOLDOFF__SHIFT__VI 0x00000004
#define DB_DEBUG4__ENABLE_A2M_DQUAD_OPTIMIZATION__SHIFT__VI 0x00000005
#define DB_HTILE_SURFACE__TC_COMPATIBLE__SHIFT__VI      0x00000011
#define DB_RENDER_CONTROL__DECOMPRESS_ENABLE__SHIFT__VI 0x0000000c
#define DB_SHADER_CONTROL__DUAL_QUAD_DISABLE__SHIFT__VI 0x0000000f
#define DB_STENCIL_INFO__CLEAR_DISALLOWED__SHIFT__VI    0x0000001e
#define DB_Z_INFO__CLEAR_DISALLOWED__SHIFT__VI          0x0000001e
#define DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES__SHIFT__VI   0x00000017
#define DCCG_AUDIO_DTO1_MODULE__DCCG_AUDIO_DTO1_MODULE__SHIFT__VI 0x00000000
#define DCCG_AUDIO_DTO1_PHASE__DCCG_AUDIO_DTO1_PHASE__SHIFT__VI 0x00000000
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO0_SOURCE_SEL__SHIFT__VI 0x00000000
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO0_USE_512FBR_DTO__SHIFT__VI 0x00000018
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO1_USE_512FBR_DTO__SHIFT__VI 0x0000001c
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_CLOCK_EN__SHIFT__VI 0x00000010
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_SOURCE_SEL__SHIFT__VI 0x0000000c
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_USE_512FBR_DTO__SHIFT__VI 0x00000014
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO_SEL__SHIFT__VI 0x00000004
#define DCCG_CAC_STATUS__CAC_STATUS_RDDATA__SHIFT__VI   0x00000000
#define DCCG_CBUS_WRCMD_DELAY__CBUS_PLL_WRCMD_DELAY__SHIFT__VI 0x00000000
#define DCCG_DISP_CNTL_REG__ALLOW_SR_ON_TRANS_REQ__SHIFT__VI 0x00000008
#define DCCG_DS_CNTL__DCCG_DS_DELAY_XTAL_SEL__SHIFT__VI 0x00000019
#define DCCG_DS_CNTL__DCCG_DS_ENABLED_STATUS__SHIFT__VI 0x00000009
#define DCCG_DS_CNTL__DCCG_DS_ENABLE__SHIFT__VI         0x00000000
#define DCCG_DS_CNTL__DCCG_DS_HW_CAL_ENABLE__SHIFT__VI  0x00000008
#define DCCG_DS_CNTL__DCCG_DS_JITTER_REMOVE_DIS__SHIFT__VI 0x00000018
#define DCCG_DS_CNTL__DCCG_DS_XTALIN_RATE_DIV__SHIFT__VI 0x00000010
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_ENABLE__SHIFT__VI 0x00000000
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_CLEAR__SHIFT__VI 0x00000011
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_OCCURRED__SHIFT__VI 0x00000010
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_VALUE__SHIFT__VI 0x00000004
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT_ENABLE__SHIFT__VI 0x00000014
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT_SRC_SEL__SHIFT__VI 0x00000015
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT__SHIFT__VI 0x00000018
#define DCCG_DS_DTO_INCR__DCCG_DS_DTO_INCR__SHIFT__VI   0x00000000
#define DCCG_DS_DTO_MODULO__DCCG_DS_DTO_MODULO__SHIFT__VI 0x00000000
#define DCCG_DS_HW_CAL_INTERVAL__DCCG_DS_HW_CAL_INTERVAL__SHIFT__VI 0x00000000
#define DCCG_GATE_DISABLE_CNTL__AOMCLK0_GATE_DISABLE__SHIFT__VI 0x00000011
#define DCCG_GATE_DISABLE_CNTL__AOMCLK1_GATE_DISABLE__SHIFT__VI 0x00000012
#define DCCG_GATE_DISABLE_CNTL__AOMCLK2_GATE_DISABLE__SHIFT__VI 0x00000013
#define DCCG_GATE_DISABLE_CNTL__AUDIO_DTO2_CLK_GATE_DISABLE__SHIFT__VI 0x00000015
#define DCCG_GATE_DISABLE_CNTL__BYTECLK_GATE_DISABLE__SHIFT__VI 0x0000001d
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_R_DCCG_RAMP_DISABLE__SHIFT__VI 0x00000014
#define DCCG_GATE_DISABLE_CNTL__DPDBG_CLK_GATE_DISABLE__SHIFT__VI 0x00000007
#define DCCG_GATE_DISABLE_CNTL__DPREFCLK_GATE_DISABLE__SHIFT__VI 0x00000003
#define DCCG_GATE_DISABLE_CNTL__DPREFCLK_GTC_GATE_DISABLE__SHIFT__VI 0x00000016
#define DCCG_GATE_DISABLE_CNTL__DPREFCLK_R_DCCG_GATE_DISABLE__SHIFT__VI 0x00000008
#define DCCG_GATE_DISABLE_CNTL__DSICLK_GATE_DISABLE__SHIFT__VI 0x0000001c
#define DCCG_GATE_DISABLE_CNTL__ESCCLK_GATE_DISABLE__SHIFT__VI 0x0000001e
#define DCCG_GATE_DISABLE_CNTL__REFCLK_GATE_DISABLE__SHIFT__VI 0x0000001a
#define DCCG_GATE_DISABLE_CNTL__REFCLK_R_DIG_GATE_DISABLE__SHIFT__VI 0x0000001b
#define DCCG_GATE_DISABLE_CNTL__SCLK_GATE_DISABLE__SHIFT__VI 0x00000002
#define DCCG_GATE_DISABLE_CNTL__UNB_DB_CLK_GATE_DISABLE__SHIFT__VI 0x00000017
#define DCCG_GTC_CNTL__DCCG_GTC_ENABLE__SHIFT__VI       0x00000000
#define DCCG_GTC_CURRENT__DCCG_GTC_CURRENT__SHIFT__VI   0x00000000
#define DCCG_GTC_DTO_INCR__DCCG_GTC_DTO_INCR__SHIFT__VI 0x00000000
#define DCCG_GTC_DTO_MODULO__DCCG_GTC_DTO_MODULO__SHIFT__VI 0x00000000
#define DCCG_PERFMON_CNTL2__DCCG_PERF_DSICLK_ENABLE__SHIFT__VI 0x00000000
#define DCCG_PERFMON_CNTL2__DCCG_PERF_REFCLK_ENABLE__SHIFT__VI 0x00000001
#define DCCG_PERFMON_CNTL__DCCG_PERF_CRTC_SEL__SHIFT__VI 0x00000008
#define DCCG_PERFMON_CNTL__DCCG_PERF_DISPCLK_ENABLE__SHIFT__VI 0x00000000
#define DCCG_PERFMON_CNTL__DCCG_PERF_DPREFCLK_ENABLE__SHIFT__VI 0x00000001
#define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC__SHIFT__VI 0x00000007
#define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT__VI 0x00000006
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK0_ENABLE__SHIFT__VI 0x00000004
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK1_ENABLE__SHIFT__VI 0x00000002
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK2_ENABLE__SHIFT__VI 0x00000003
#define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT__VI     0x00000005
#define DCCG_PERFMON_CNTL__DCCG_PERF_XTALIN_PULSE_DIV__SHIFT__VI 0x0000000b
#define DCCG_SOFT_RESET__A0PLL_CFG_IF_SOFT_RESET__SHIFT__VI 0x00000011
#define DCCG_SOFT_RESET__A1PLL_CFG_IF_SOFT_RESET__SHIFT__VI 0x00000012
#define DCCG_SOFT_RESET__AMCLK0_SOFT_RESET__SHIFT__VI   0x0000000c
#define DCCG_SOFT_RESET__AMCLK1_SOFT_RESET__SHIFT__VI   0x0000000d
#define DCCG_SOFT_RESET__AUDIO_DTO2_CLK_SOFT_RESET__SHIFT__VI 0x00000004
#define DCCG_SOFT_RESET__C0PLL_CFG_IF_SOFT_RESET__SHIFT__VI 0x00000013
#define DCCG_SOFT_RESET__C1PLL_CFG_IF_SOFT_RESET__SHIFT__VI 0x00000014
#define DCCG_SOFT_RESET__C2PLL_CFG_IF_SOFT_RESET__SHIFT__VI 0x00000015
#define DCCG_SOFT_RESET__DPREFCLK_SOFT_RESET__SHIFT__VI 0x00000008
#define DCCG_SOFT_RESET__DVO_ENABLE_RST__SHIFT__VI      0x00000003
#define DCCG_SOFT_RESET__P0PLL_CFG_IF_SOFT_RESET__SHIFT__VI 0x0000000e
#define DCCG_SOFT_RESET__P1PLL_CFG_IF_SOFT_RESET__SHIFT__VI 0x0000000f
#define DCCG_SOFT_RESET__P2PLL_CFG_IF_SOFT_RESET__SHIFT__VI 0x00000010
#define DCCG_SOFT_RESET__PCIE_REFCLK_SOFT_RESET__SHIFT__VI 0x00000001
#define DCCG_SOFT_RESET__REFCLK_SOFT_RESET__SHIFT__VI   0x00000000
#define DCCG_SOFT_RESET__SOFT_RESET_DVO__SHIFT__VI      0x00000002
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_INV__SHIFT__VI 0x0000000c
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_INV__SHIFT__VI 0x0000001c
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_SEL__SHIFT__VI 0x00000010
#define DCDEBUG_BUS_CLK5_SEL__DCDEBUG_BUS_CLK5_SEL__SHIFT__VI 0x00000000
#define DCDEBUG_OUT_CNTL__DCDEBUG_CLK_SEL__SHIFT__VI    0x00000018
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_24BIT_SEL__SHIFT__VI 0x00000017
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_EN__SHIFT__VI     0x00000006
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_PIN_SEL__SHIFT__VI 0x00000007
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_SEL__SHIFT__VI    0x00000015
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_EN__SHIFT__VI 0x00000008
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA__SHIFT__VI 0x00000009
#define DCDEBUG_OUT_DATA__DCDEBUG_OUT_DATA__SHIFT__VI   0x00000000
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_REGBIT_SEL__SHIFT__VI 0x00000005
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_PIN_SEL__SHIFT__VI 0x0000000f
#define DCE_VCE_CONTROL__DC_VCE_AUDIO_STREAM_SELECT__SHIFT__VI 0x00000004
#define DCE_VCE_CONTROL__DC_VCE_VIDEO_PIPE_SELECT__SHIFT__VI 0x00000000
#define DCFEV0_CRTC_PIXEL_RATE_CNTL__DCFEV0_CRTC_PIXEL_RATE_SOURCE__SHIFT__VI 0x00000000
#define DCFEV0_PG_CONFIG__DCFEV0_POWER_FORCEON__SHIFT__VI 0x00000000
#define DCFEV0_PG_ENABLE__DCFEV0_POWER_GATE__SHIFT__VI  0x00000000
#define DCFEV0_PG_STATUS__DCFEV0_DEBUG_PWR_STATUS__SHIFT__VI 0x00000018
#define DCFEV0_PG_STATUS__DCFEV0_DESIRED_PWR_STATE__SHIFT__VI 0x0000001c
#define DCFEV0_PG_STATUS__DCFEV0_PGFSM_PWR_STATUS__SHIFT__VI 0x0000001e
#define DCFEV0_PG_STATUS__DCFEV0_PGFSM_READ_DATA__SHIFT__VI 0x00000000
#define DCFEV0_PG_STATUS__DCFEV0_REQUESTED_PWR_STATE__SHIFT__VI 0x0000001d
#define DCFEV_CLOCK_CONTROL__DCFEV_CLOCK_ENABLE__SHIFT__VI 0x0000001f
#define DCFEV_CLOCK_CONTROL__DCFEV_TEST_CLK_SEL__SHIFT__VI 0x00000018
#define DCFEV_CLOCK_CONTROL__DISPCLK_G_COL_MAN_GATE_DISABLE__SHIFT__VI 0x0000000b
#define DCFEV_CLOCK_CONTROL__DISPCLK_G_CRTC_GATE_DISABLE__SHIFT__VI 0x0000000f
#define DCFEV_CLOCK_CONTROL__DISPCLK_G_PSCLV_GATE_DISABLE__SHIFT__VI 0x0000000d
#define DCFEV_CLOCK_CONTROL__DISPCLK_G_SCLV_GATE_DISABLE__SHIFT__VI 0x00000009
#define DCFEV_CLOCK_CONTROL__DISPCLK_G_UNP_GATE_DISABLE__SHIFT__VI 0x00000007
#define DCFEV_CLOCK_CONTROL__DISPCLK_R_DCFEV_GATE_DISABLE__SHIFT__VI 0x00000003
#define DCFEV_DBG_CONFIG__DCFEV_DBG_EN__SHIFT__VI       0x00000000
#define DCFEV_DBG_CONFIG__DCFEV_DBG_SEL__SHIFT__VI      0x00000004
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_BUFFER_MODE__SHIFT__VI 0x0000001f
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_DISPCLK_G_DMIFVC_GATE_DIS__SHIFT__VI 0x00000005
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_DISPCLK_G_DMIFVL_GATE_DIS__SHIFT__VI 0x00000004
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_SCLK_G_DMIFTRK_GATE_DIS__SHIFT__VI 0x00000003
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_SOFT_RESET__SHIFT__VI 0x00000006
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_TEST_CLK_SEL__SHIFT__VI 0x00000018
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_CHROMA_0_FORCE__SHIFT__VI 0x00000007
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_CHROMA_1_FORCE__SHIFT__VI 0x00000008
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_CHROMA_2_FORCE__SHIFT__VI 0x00000009
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_CHROMA_3_FORCE__SHIFT__VI 0x0000000a
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_CHROMA_4_FORCE__SHIFT__VI 0x0000000b
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_LUMA_0_FORCE__SHIFT__VI 0x00000002
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_LUMA_1_FORCE__SHIFT__VI 0x00000003
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_LUMA_2_FORCE__SHIFT__VI 0x00000004
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_LUMA_3_FORCE__SHIFT__VI 0x00000005
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_LUMA_4_FORCE__SHIFT__VI 0x00000006
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_SEL__SHIFT__VI 0x00000000
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_CHROMA_0_STATE__SHIFT__VI 0x0000000a
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_CHROMA_1_STATE__SHIFT__VI 0x0000000c
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_CHROMA_2_STATE__SHIFT__VI 0x0000000e
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_CHROMA_3_STATE__SHIFT__VI 0x00000010
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_CHROMA_4_STATE__SHIFT__VI 0x00000012
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_LUMA_0_STATE__SHIFT__VI 0x00000000
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_LUMA_1_STATE__SHIFT__VI 0x00000002
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_LUMA_2_STATE__SHIFT__VI 0x00000004
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_LUMA_3_STATE__SHIFT__VI 0x00000006
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_LUMA_4_STATE__SHIFT__VI 0x00000008
#define DCFEV_SOFT_RESET__COL_MAN_SOFT_RESET__SHIFT__VI 0x00000006
#define DCFEV_SOFT_RESET__CRTC_SOFT_RESET__SHIFT__VI    0x00000004
#define DCFEV_SOFT_RESET__PSCLV_SOFT_RESET__SHIFT__VI   0x00000005
#define DCFEV_SOFT_RESET__SCLV_ALU_SOFT_RESET__SHIFT__VI 0x00000002
#define DCFEV_SOFT_RESET__SCLV_SOFT_RESET__SHIFT__VI    0x00000003
#define DCFEV_SOFT_RESET__UNP_PIXPIPE_SOFT_RESET__SHIFT__VI 0x00000000
#define DCFEV_SOFT_RESET__UNP_REQ_SOFT_RESET__SHIFT__VI 0x00000001
#define DCFE_CLOCK_CONTROL__DCFE_CLOCK_ENABLE__SHIFT__VI 0x0000001f
#define DCFE_CLOCK_CONTROL__DCFE_TEST_CLK_SEL__SHIFT__VI 0x00000018
#define DCFE_CLOCK_CONTROL__DISPCLK_G_DCP_GATE_DISABLE__SHIFT__VI 0x00000008
#define DCFE_CLOCK_CONTROL__DISPCLK_G_SCL_GATE_DISABLE__SHIFT__VI 0x0000000c
#define DCFE_CLOCK_CONTROL__DISPCLK_R_DCFE_GATE_DISABLE__SHIFT__VI 0x00000004
#define DCFE_DBG_CONFIG__DCFE_DBG_EN__SHIFT__VI         0x00000000
#define DCFE_DBG_CONFIG__DCFE_DBG_SEL__SHIFT__VI        0x00000004
#define DCFE_DBG_SEL__DCFE_DBG_SEL__SHIFT__VI           0x00000000
#define DCFE_MEM_PWR_CTRL2__BLND_MEM_PWR_DIS__SHIFT__VI 0x00000012
#define DCFE_MEM_PWR_CTRL2__BLND_MEM_PWR_FORCE__SHIFT__VI 0x00000010
#define DCFE_MEM_PWR_CTRL2__BLND_MEM_PWR_MODE_SEL__SHIFT__VI 0x0000000e
#define DCFE_MEM_PWR_CTRL2__DCP_CURSOR2_MEM_PWR_DIS__SHIFT__VI 0x00000017
#define DCFE_MEM_PWR_CTRL2__DCP_CURSOR2_MEM_PWR_FORCE__SHIFT__VI 0x00000015
#define DCFE_MEM_PWR_CTRL2__DCP_CURSOR2_MEM_PWR_MODE_SEL__SHIFT__VI 0x0000000c
#define DCFE_MEM_PWR_CTRL2__DCP_CURSOR_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000006
#define DCFE_MEM_PWR_CTRL2__DCP_LUT_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000000
#define DCFE_MEM_PWR_CTRL2__DCP_REGAMMA_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000002
#define DCFE_MEM_PWR_CTRL2__LB_ALPHA_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000008
#define DCFE_MEM_PWR_CTRL2__LB_MEM_PWR_MODE_SEL__SHIFT__VI 0x0000000a
#define DCFE_MEM_PWR_CTRL2__OVLSCL_MEM_PWR_DIS__SHIFT__VI 0x00000014
#define DCFE_MEM_PWR_CTRL2__OVLSCL_MEM_PWR_FORCE__SHIFT__VI 0x00000013
#define DCFE_MEM_PWR_CTRL2__SCL_COEFF_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000004
#define DCFE_MEM_PWR_CTRL__DCP_CURSOR_MEM_PWR_DIS__SHIFT__VI 0x0000000b
#define DCFE_MEM_PWR_CTRL__DCP_CURSOR_MEM_PWR_FORCE__SHIFT__VI 0x00000009
#define DCFE_MEM_PWR_CTRL__DCP_LUT_MEM_PWR_DIS__SHIFT__VI 0x00000002
#define DCFE_MEM_PWR_CTRL__DCP_LUT_MEM_PWR_FORCE__SHIFT__VI 0x00000000
#define DCFE_MEM_PWR_CTRL__DCP_REGAMMA_MEM_PWR_DIS__SHIFT__VI 0x00000005
#define DCFE_MEM_PWR_CTRL__DCP_REGAMMA_MEM_PWR_FORCE__SHIFT__VI 0x00000003
#define DCFE_MEM_PWR_CTRL__LB0_ALPHA_MEM_PWR_DIS__SHIFT__VI 0x0000000e
#define DCFE_MEM_PWR_CTRL__LB0_ALPHA_MEM_PWR_FORCE__SHIFT__VI 0x0000000c
#define DCFE_MEM_PWR_CTRL__LB0_MEM_PWR_DIS__SHIFT__VI   0x00000017
#define DCFE_MEM_PWR_CTRL__LB0_MEM_PWR_FORCE__SHIFT__VI 0x00000015
#define DCFE_MEM_PWR_CTRL__LB1_ALPHA_MEM_PWR_DIS__SHIFT__VI 0x00000011
#define DCFE_MEM_PWR_CTRL__LB1_ALPHA_MEM_PWR_FORCE__SHIFT__VI 0x0000000f
#define DCFE_MEM_PWR_CTRL__LB1_MEM_PWR_DIS__SHIFT__VI   0x0000001a
#define DCFE_MEM_PWR_CTRL__LB1_MEM_PWR_FORCE__SHIFT__VI 0x00000018
#define DCFE_MEM_PWR_CTRL__LB2_ALPHA_MEM_PWR_DIS__SHIFT__VI 0x00000014
#define DCFE_MEM_PWR_CTRL__LB2_ALPHA_MEM_PWR_FORCE__SHIFT__VI 0x00000012
#define DCFE_MEM_PWR_CTRL__LB2_MEM_PWR_DIS__SHIFT__VI   0x0000001d
#define DCFE_MEM_PWR_CTRL__LB2_MEM_PWR_FORCE__SHIFT__VI 0x0000001b
#define DCFE_MEM_PWR_CTRL__SCL_COEFF_MEM_PWR_DIS__SHIFT__VI 0x00000008
#define DCFE_MEM_PWR_CTRL__SCL_COEFF_MEM_PWR_FORCE__SHIFT__VI 0x00000006
#define DCFE_MEM_PWR_STATUS__BLND_MEM_PWR_STATE__SHIFT__VI 0x00000016
#define DCFE_MEM_PWR_STATUS__DCP_CURSOR2_MEM_PWR_STATE__SHIFT__VI 0x00000008
#define DCFE_MEM_PWR_STATUS__DCP_CURSOR_MEM_PWR_STATE__SHIFT__VI 0x00000006
#define DCFE_MEM_PWR_STATUS__DCP_LUT_MEM_PWR_STATE__SHIFT__VI 0x00000000
#define DCFE_MEM_PWR_STATUS__DCP_REGAMMA_MEM_PWR_STATE__SHIFT__VI 0x00000002
#define DCFE_MEM_PWR_STATUS__LB0_ALPHA_MEM_PWR_STATE__SHIFT__VI 0x0000000a
#define DCFE_MEM_PWR_STATUS__LB0_MEM_PWR_STATE__SHIFT__VI 0x00000010
#define DCFE_MEM_PWR_STATUS__LB1_ALPHA_MEM_PWR_STATE__SHIFT__VI 0x0000000c
#define DCFE_MEM_PWR_STATUS__LB1_MEM_PWR_STATE__SHIFT__VI 0x00000012
#define DCFE_MEM_PWR_STATUS__LB2_ALPHA_MEM_PWR_STATE__SHIFT__VI 0x0000000e
#define DCFE_MEM_PWR_STATUS__LB2_MEM_PWR_STATE__SHIFT__VI 0x00000014
#define DCFE_MEM_PWR_STATUS__OVLSCL_MEM_PWR_STATE__SHIFT__VI 0x00000018
#define DCFE_MEM_PWR_STATUS__SCL_COEFF_MEM_PWR_STATE__SHIFT__VI 0x00000004
#define DCFE_SOFT_RESET__CRTC_SOFT_RESET__SHIFT__VI     0x00000004
#define DCFE_SOFT_RESET__DCP_PIXPIPE_SOFT_RESET__SHIFT__VI 0x00000000
#define DCFE_SOFT_RESET__DCP_REQ_SOFT_RESET__SHIFT__VI  0x00000001
#define DCFE_SOFT_RESET__SCL_ALU_SOFT_RESET__SHIFT__VI  0x00000002
#define DCFE_SOFT_RESET__SCL_SOFT_RESET__SHIFT__VI      0x00000003
#define DCIO_CLOCK_CNTL__DCIO_TEST_CLK_SEL__SHIFT__VI   0x00000000
#define DCIO_CLOCK_CNTL__DISPCLK_R_DCIO_GATE_DIS__SHIFT__VI 0x00000005
#define DCIO_CLOCK_CNTL__DISPCLK_R_DCIO_RAMP_DIS__SHIFT__VI 0x00000008
#define DCIO_DEBUG10__DCIO_DIGC_DEBUG__SHIFT__VI        0x00000000
#define DCIO_DEBUG11__DCIO_DIGD_DEBUG__SHIFT__VI        0x00000000
#define DCIO_DEBUG12__DCIO_DIGE_DEBUG__SHIFT__VI        0x00000000
#define DCIO_DEBUG13__DCIO_DIGF_DEBUG__SHIFT__VI        0x00000000
#define DCIO_DEBUG14__DCIO_DIGG_DEBUG__SHIFT__VI        0x00000000
#define DCIO_DEBUG15__DCIO_DEBUG15__SHIFT__VI           0x00000000
#define DCIO_DEBUG16__DCIO_DEBUG16__SHIFT__VI           0x00000000
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_A0_PREMUX__SHIFT__VI 0x0000000e
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_A0_REG__SHIFT__VI 0x0000000d
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_A0__SHIFT__VI    0x0000000f
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_EN_PREMUX__SHIFT__VI 0x00000013
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_EN_REG__SHIFT__VI 0x00000010
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_EN__SHIFT__VI    0x00000014
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_MASK_REG__SHIFT__VI 0x00000016
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_MUX__SHIFT__VI   0x00000015
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_SEL0_PREMUX__SHIFT__VI 0x0000001a
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_SEL0__SHIFT__VI  0x0000001b
#define DCIO_DEBUG1__DCO_DCIO_DVO_CLK_TRISTATE__SHIFT__VI 0x00000012
#define DCIO_DEBUG1__DCO_DCIO_DVO_ENABLE__SHIFT__VI     0x00000017
#define DCIO_DEBUG1__DCO_DCIO_DVO_HSYNC_TRISTATE__SHIFT__VI 0x00000011
#define DCIO_DEBUG1__DCO_DCIO_DVO_RATE_SEL__SHIFT__VI   0x00000019
#define DCIO_DEBUG1__DCO_DCIO_DVO_VSYNC_TRISTATE__SHIFT__VI 0x00000018
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCLK_C__SHIFT__VI   0x0000000c
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_A0_REG__SHIFT__VI 0x00000000
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_A0__SHIFT__VI 0x00000006
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_EN_REG__SHIFT__VI 0x00000004
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_EN__SHIFT__VI 0x0000000a
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_MASK_REG__SHIFT__VI 0x00000002
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_SEL0__SHIFT__VI 0x00000008
#define DCIO_DEBUG8__DCIO_DEBUG8__SHIFT__VI             0x00000000
#define DCIO_DEBUG9__DCIO_DEBUG9__SHIFT__VI             0x00000000
#define DCIO_DEBUGA__DCIO_DEBUGA__SHIFT__VI             0x00000000
#define DCIO_DEBUGB__DCIO_DEBUGB__SHIFT__VI             0x00000000
#define DCIO_DEBUGC__DCIO_DEBUGC__SHIFT__VI             0x00000000
#define DCIO_DEBUGD__DCIO_DEBUGD__SHIFT__VI             0x00000000
#define DCIO_DEBUGE__DCIO_DIGA_DEBUG__SHIFT__VI         0x00000000
#define DCIO_DEBUGF__DCIO_DIGB_DEBUG__SHIFT__VI         0x00000000
#define DCIO_DEBUG_CONFIG__DCIO_DBG_EN__SHIFT__VI       0x00000000
#define DCIO_DEBUG_ID__DCIO_DEBUG_ID__SHIFT__VI         0x00000000
#define DCIO_DPHY_SEL__DPHY_LANE0_SEL__SHIFT__VI        0x00000000
#define DCIO_DPHY_SEL__DPHY_LANE1_SEL__SHIFT__VI        0x00000002
#define DCIO_DPHY_SEL__DPHY_LANE2_SEL__SHIFT__VI        0x00000004
#define DCIO_DPHY_SEL__DPHY_LANE3_SEL__SHIFT__VI        0x00000006
#define DCIO_GSL0_CNTL__DCIO_GSL0_GLOBAL_UNLOCK_SEL__SHIFT__VI 0x00000010
#define DCIO_GSL0_CNTL__DCIO_GSL0_TIMING_SYNC_SEL__SHIFT__VI 0x00000008
#define DCIO_GSL0_CNTL__DCIO_GSL0_VSYNC_SEL__SHIFT__VI  0x00000000
#define DCIO_GSL1_CNTL__DCIO_GSL1_GLOBAL_UNLOCK_SEL__SHIFT__VI 0x00000010
#define DCIO_GSL1_CNTL__DCIO_GSL1_TIMING_SYNC_SEL__SHIFT__VI 0x00000008
#define DCIO_GSL1_CNTL__DCIO_GSL1_VSYNC_SEL__SHIFT__VI  0x00000000
#define DCIO_GSL2_CNTL__DCIO_GSL2_GLOBAL_UNLOCK_SEL__SHIFT__VI 0x00000010
#define DCIO_GSL2_CNTL__DCIO_GSL2_TIMING_SYNC_SEL__SHIFT__VI 0x00000008
#define DCIO_GSL2_CNTL__DCIO_GSL2_VSYNC_SEL__SHIFT__VI  0x00000000
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_FLIP_LOCK_SEL__SHIFT__VI 0x00000004
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_MASK__SHIFT__VI 0x00000008
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_TIMING_SYNC_SEL__SHIFT__VI 0x00000000
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_FLIP_LOCK_SEL__SHIFT__VI 0x00000014
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_MASK__SHIFT__VI 0x00000018
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_TIMING_SYNC_SEL__SHIFT__VI 0x00000010
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_FLIP_LOCK_SEL__SHIFT__VI 0x00000004
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_MASK__SHIFT__VI 0x00000008
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_TIMING_SYNC_SEL__SHIFT__VI 0x00000000
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_FLIP_LOCK_SEL__SHIFT__VI 0x00000014
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_MASK__SHIFT__VI 0x00000018
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_TIMING_SYNC_SEL__SHIFT__VI 0x00000010
#define DCIO_IMPCAL_CNTL__AUX_IMPCAL_INTERVAL__SHIFT__VI 0x0000000f
#define DCIO_IMPCAL_CNTL__CALR_CNTL_OVERRIDE__SHIFT__VI 0x00000000
#define DCIO_IMPCAL_CNTL__IMPCAL_ARB_STATE__SHIFT__VI   0x0000000c
#define DCIO_IMPCAL_CNTL__IMPCAL_SOFT_RESET__SHIFT__VI  0x00000005
#define DCIO_IMPCAL_CNTL__IMPCAL_STATUS__SHIFT__VI      0x00000008
#define DCIO_SOFT_RESET__DACA_SOFT_RESET__SHIFT__VI     0x00000010
#define DCIO_SOFT_RESET__DCRXPHY_SOFT_RESET__SHIFT__VI  0x00000014
#define DCIO_SOFT_RESET__DPHY_SOFT_RESET__SHIFT__VI     0x00000018
#define DCIO_SOFT_RESET__DSYNCA_SOFT_RESET__SHIFT__VI   0x00000001
#define DCIO_SOFT_RESET__DSYNCB_SOFT_RESET__SHIFT__VI   0x00000003
#define DCIO_SOFT_RESET__DSYNCC_SOFT_RESET__SHIFT__VI   0x00000005
#define DCIO_SOFT_RESET__DSYNCD_SOFT_RESET__SHIFT__VI   0x00000007
#define DCIO_SOFT_RESET__DSYNCE_SOFT_RESET__SHIFT__VI   0x00000009
#define DCIO_SOFT_RESET__DSYNCF_SOFT_RESET__SHIFT__VI   0x0000000b
#define DCIO_SOFT_RESET__DSYNCG_SOFT_RESET__SHIFT__VI   0x0000000d
#define DCIO_SOFT_RESET__UNIPHYA_SOFT_RESET__SHIFT__VI  0x00000000
#define DCIO_SOFT_RESET__UNIPHYB_SOFT_RESET__SHIFT__VI  0x00000002
#define DCIO_SOFT_RESET__UNIPHYC_SOFT_RESET__SHIFT__VI  0x00000004
#define DCIO_SOFT_RESET__UNIPHYD_SOFT_RESET__SHIFT__VI  0x00000006
#define DCIO_SOFT_RESET__UNIPHYE_SOFT_RESET__SHIFT__VI  0x00000008
#define DCIO_SOFT_RESET__UNIPHYF_SOFT_RESET__SHIFT__VI  0x0000000a
#define DCIO_SOFT_RESET__UNIPHYG_SOFT_RESET__SHIFT__VI  0x0000000c
#define DCIO_TEST_DEBUG_DATA__DCIO_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define DCIO_TEST_DEBUG_INDEX__DCIO_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define DCIO_TEST_DEBUG_INDEX__DCIO_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define DCIO_WRCMD_DELAY__DAC_DELAY__SHIFT__VI          0x00000004
#define DCIO_WRCMD_DELAY__DCRXPHY_DELAY__SHIFT__VI      0x0000000c
#define DCIO_WRCMD_DELAY__DPHY_DELAY__SHIFT__VI         0x00000008
#define DCIO_WRCMD_DELAY__UNIPHY_DELAY__SHIFT__VI       0x00000000
#define DCI_CLK_CNTL__DCI_PG_TEST_CLK_SEL__SHIFT__VI    0x0000001b
#define DCI_CLK_CNTL__DCI_TEST_CLK_SEL__SHIFT__VI       0x00000000
#define DCI_CLK_CNTL__DISPCLK_G_DMCU_GATE_DIS__SHIFT__VI 0x0000000f
#define DCI_CLK_CNTL__DISPCLK_G_DMIF0_GATE_DIS__SHIFT__VI 0x00000010
#define DCI_CLK_CNTL__DISPCLK_G_DMIF1_GATE_DIS__SHIFT__VI 0x00000011
#define DCI_CLK_CNTL__DISPCLK_G_DMIF2_GATE_DIS__SHIFT__VI 0x00000012
#define DCI_CLK_CNTL__DISPCLK_G_DMIF3_GATE_DIS__SHIFT__VI 0x00000013
#define DCI_CLK_CNTL__DISPCLK_G_DMIF4_GATE_DIS__SHIFT__VI 0x00000014
#define DCI_CLK_CNTL__DISPCLK_G_DMIF5_GATE_DIS__SHIFT__VI 0x00000015
#define DCI_CLK_CNTL__DISPCLK_G_DMIFV_C_GATE_DIS__SHIFT__VI 0x0000001a
#define DCI_CLK_CNTL__DISPCLK_G_DMIFV_L_GATE_DIS__SHIFT__VI 0x00000019
#define DCI_CLK_CNTL__DISPCLK_G_FBC_GATE_DIS__SHIFT__VI 0x00000009
#define DCI_CLK_CNTL__DISPCLK_G_VGA_GATE_DIS__SHIFT__VI 0x0000000b
#define DCI_CLK_CNTL__DISPCLK_G_VIP_GATE_DIS__SHIFT__VI 0x0000000d
#define DCI_CLK_CNTL__DISPCLK_M_GATE_DIS__SHIFT__VI     0x00000006
#define DCI_CLK_CNTL__DISPCLK_R_DCI_GATE_DIS__SHIFT__VI 0x00000005
#define DCI_CLK_CNTL__SCLK_G_CNTL_AZ_GATE_DIS__SHIFT__VI 0x00000018
#define DCI_CLK_CNTL__SCLK_G_DMIFTRK_GATE_DIS__SHIFT__VI 0x00000017
#define DCI_CLK_CNTL__SCLK_G_DMIF_GATE_DIS__SHIFT__VI   0x00000016
#define DCI_CLK_CNTL__SCLK_G_STREAM_AZ_GATE_DIS__SHIFT__VI 0x00000007
#define DCI_CLK_CNTL__SCLK_R_AZ_GATE_DIS__SHIFT__VI     0x00000008
#define DCI_CLK_CNTL__VPCLK_POL__SHIFT__VI              0x0000000e
#define DCI_CLK_RAMP_CNTL__DISPCLK_G_MCIF_CWB0_GATE_DIS__SHIFT__VI 0x00000002
#define DCI_CLK_RAMP_CNTL__DISPCLK_G_MCIF_CWB1_GATE_DIS__SHIFT__VI 0x00000004
#define DCI_CLK_RAMP_CNTL__DISPCLK_G_MCIF_DWB_GATE_DIS__SHIFT__VI 0x00000000
#define DCI_CLK_RAMP_CNTL__SCLK_G_MCIF_CWB0_GATE_DIS__SHIFT__VI 0x00000003
#define DCI_CLK_RAMP_CNTL__SCLK_G_MCIF_CWB1_GATE_DIS__SHIFT__VI 0x0000001f
#define DCI_CLK_RAMP_CNTL__SCLK_G_MCIF_DWB_GATE_DIS__SHIFT__VI 0x00000001
#define DCI_DEBUG_CONFIG__DCI_DBG_BLOCK_SEL__SHIFT__VI  0x00000004
#define DCI_DEBUG_CONFIG__DCI_DBG_CLOCK_SEL__SHIFT__VI  0x00000008
#define DCI_DEBUG_CONFIG__DCI_DBG_EN__SHIFT__VI         0x00000000
#define DCI_MEM_PWR_CNTL2__DMIF0_ASYNC_MEM_PWR_DIS__SHIFT__VI 0x00000002
#define DCI_MEM_PWR_CNTL2__DMIF0_ASYNC_MEM_PWR_FORCE__SHIFT__VI 0x00000000
#define DCI_MEM_PWR_CNTL2__DMIF0_CHUNK_MEM_PWR_DIS__SHIFT__VI 0x00000007
#define DCI_MEM_PWR_CNTL2__DMIF0_CHUNK_MEM_PWR_FORCE__SHIFT__VI 0x00000006
#define DCI_MEM_PWR_CNTL2__DMIF0_DATA_MEM_PWR_DIS__SHIFT__VI 0x00000005
#define DCI_MEM_PWR_CNTL2__DMIF0_DATA_MEM_PWR_FORCE__SHIFT__VI 0x00000003
#define DCI_MEM_PWR_CNTL2__DMIF1_ASYNC_MEM_PWR_DIS__SHIFT__VI 0x0000000a
#define DCI_MEM_PWR_CNTL2__DMIF1_ASYNC_MEM_PWR_FORCE__SHIFT__VI 0x00000008
#define DCI_MEM_PWR_CNTL2__DMIF1_CHUNK_MEM_PWR_DIS__SHIFT__VI 0x0000000f
#define DCI_MEM_PWR_CNTL2__DMIF1_CHUNK_MEM_PWR_FORCE__SHIFT__VI 0x0000000e
#define DCI_MEM_PWR_CNTL2__DMIF1_DATA_MEM_PWR_DIS__SHIFT__VI 0x0000000d
#define DCI_MEM_PWR_CNTL2__DMIF1_DATA_MEM_PWR_FORCE__SHIFT__VI 0x0000000b
#define DCI_MEM_PWR_CNTL2__DMIF2_ASYNC_MEM_PWR_DIS__SHIFT__VI 0x00000012
#define DCI_MEM_PWR_CNTL2__DMIF2_ASYNC_MEM_PWR_FORCE__SHIFT__VI 0x00000010
#define DCI_MEM_PWR_CNTL2__DMIF2_CHUNK_MEM_PWR_DIS__SHIFT__VI 0x00000017
#define DCI_MEM_PWR_CNTL2__DMIF2_CHUNK_MEM_PWR_FORCE__SHIFT__VI 0x00000016
#define DCI_MEM_PWR_CNTL2__DMIF2_DATA_MEM_PWR_DIS__SHIFT__VI 0x00000015
#define DCI_MEM_PWR_CNTL2__DMIF2_DATA_MEM_PWR_FORCE__SHIFT__VI 0x00000013
#define DCI_MEM_PWR_CNTL2__DMIF3_ASYNC_MEM_PWR_DIS__SHIFT__VI 0x0000001a
#define DCI_MEM_PWR_CNTL2__DMIF3_ASYNC_MEM_PWR_FORCE__SHIFT__VI 0x00000018
#define DCI_MEM_PWR_CNTL2__DMIF3_CHUNK_MEM_PWR_DIS__SHIFT__VI 0x0000001f
#define DCI_MEM_PWR_CNTL2__DMIF3_CHUNK_MEM_PWR_FORCE__SHIFT__VI 0x0000001e
#define DCI_MEM_PWR_CNTL2__DMIF3_DATA_MEM_PWR_DIS__SHIFT__VI 0x0000001d
#define DCI_MEM_PWR_CNTL2__DMIF3_DATA_MEM_PWR_FORCE__SHIFT__VI 0x0000001b
#define DCI_MEM_PWR_CNTL3__DMCU_ERAM_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000016
#define DCI_MEM_PWR_CNTL3__DMIF4_ASYNC_MEM_PWR_DIS__SHIFT__VI 0x00000002
#define DCI_MEM_PWR_CNTL3__DMIF4_ASYNC_MEM_PWR_FORCE__SHIFT__VI 0x00000000
#define DCI_MEM_PWR_CNTL3__DMIF4_CHUNK_MEM_PWR_DIS__SHIFT__VI 0x00000007
#define DCI_MEM_PWR_CNTL3__DMIF4_CHUNK_MEM_PWR_FORCE__SHIFT__VI 0x00000006
#define DCI_MEM_PWR_CNTL3__DMIF4_DATA_MEM_PWR_DIS__SHIFT__VI 0x00000005
#define DCI_MEM_PWR_CNTL3__DMIF4_DATA_MEM_PWR_FORCE__SHIFT__VI 0x00000003
#define DCI_MEM_PWR_CNTL3__DMIF5_ASYNC_MEM_PWR_DIS__SHIFT__VI 0x0000000a
#define DCI_MEM_PWR_CNTL3__DMIF5_ASYNC_MEM_PWR_FORCE__SHIFT__VI 0x00000008
#define DCI_MEM_PWR_CNTL3__DMIF5_CHUNK_MEM_PWR_DIS__SHIFT__VI 0x0000000f
#define DCI_MEM_PWR_CNTL3__DMIF5_CHUNK_MEM_PWR_FORCE__SHIFT__VI 0x0000000e
#define DCI_MEM_PWR_CNTL3__DMIF5_DATA_MEM_PWR_DIS__SHIFT__VI 0x0000000d
#define DCI_MEM_PWR_CNTL3__DMIF5_DATA_MEM_PWR_FORCE__SHIFT__VI 0x0000000b
#define DCI_MEM_PWR_CNTL3__DMIF_ASYNC_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000012
#define DCI_MEM_PWR_CNTL3__DMIF_DATA_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000014
#define DCI_MEM_PWR_CNTL3__DMIF_RDREQ_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000010
#define DCI_MEM_PWR_CNTL3__FBC_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000017
#define DCI_MEM_PWR_CNTL3__MCIF_CWB0_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000019
#define DCI_MEM_PWR_CNTL3__MCIF_CWB1_MEM_PWR_MODE_SEL__SHIFT__VI 0x0000001b
#define DCI_MEM_PWR_CNTL3__MCIF_DWB_MEM_PWR_MODE_SEL__SHIFT__VI 0x0000001d
#define DCI_MEM_PWR_CNTL__DMCU_ERAM_MEM_PWR_DIS__SHIFT__VI 0x0000000b
#define DCI_MEM_PWR_CNTL__DMCU_ERAM_MEM_PWR_FORCE__SHIFT__VI 0x00000009
#define DCI_MEM_PWR_CNTL__DMCU_IRAM_MEM_PWR_DIS__SHIFT__VI 0x0000000d
#define DCI_MEM_PWR_CNTL__DMCU_IRAM_MEM_PWR_FORCE__SHIFT__VI 0x0000000c
#define DCI_MEM_PWR_CNTL__DMIF_RDREQ_MEM_PWR_DIS__SHIFT__VI 0x00000002
#define DCI_MEM_PWR_CNTL__DMIF_RDREQ_MEM_PWR_FORCE__SHIFT__VI 0x00000000
#define DCI_MEM_PWR_CNTL__FBC_MEM_PWR_DIS__SHIFT__VI    0x00000010
#define DCI_MEM_PWR_CNTL__FBC_MEM_PWR_FORCE__SHIFT__VI  0x0000000e
#define DCI_MEM_PWR_CNTL__MCIF_CWB0_MEM_PWR_DIS__SHIFT__VI 0x00000019
#define DCI_MEM_PWR_CNTL__MCIF_CWB0_MEM_PWR_FORCE__SHIFT__VI 0x00000017
#define DCI_MEM_PWR_CNTL__MCIF_CWB1_MEM_PWR_DIS__SHIFT__VI 0x0000001c
#define DCI_MEM_PWR_CNTL__MCIF_CWB1_MEM_PWR_FORCE__SHIFT__VI 0x0000001a
#define DCI_MEM_PWR_CNTL__MCIF_DWB_MEM_PWR_DIS__SHIFT__VI 0x00000016
#define DCI_MEM_PWR_CNTL__MCIF_DWB_MEM_PWR_FORCE__SHIFT__VI 0x00000014
#define DCI_MEM_PWR_CNTL__MCIF_MEM_PWR_DIS__SHIFT__VI   0x00000013
#define DCI_MEM_PWR_CNTL__MCIF_MEM_PWR_FORCE__SHIFT__VI 0x00000011
#define DCI_MEM_PWR_CNTL__MCIF_RDREQ_MEM_PWR_DIS__SHIFT__VI 0x00000004
#define DCI_MEM_PWR_CNTL__MCIF_RDREQ_MEM_PWR_FORCE__SHIFT__VI 0x00000003
#define DCI_MEM_PWR_CNTL__MCIF_WRREQ_MEM_PWR_DIS__SHIFT__VI 0x00000006
#define DCI_MEM_PWR_CNTL__MCIF_WRREQ_MEM_PWR_FORCE__SHIFT__VI 0x00000005
#define DCI_MEM_PWR_CNTL__VGA_MEM_PWR_DIS__SHIFT__VI    0x00000008
#define DCI_MEM_PWR_CNTL__VGA_MEM_PWR_FORCE__SHIFT__VI  0x00000007
#define DCI_MEM_PWR_CNTL__VIP_MEM_PWR_DIS__SHIFT__VI    0x0000001e
#define DCI_MEM_PWR_CNTL__VIP_MEM_PWR_FORCE__SHIFT__VI  0x0000001d
#define DCI_MEM_PWR_STATUS2__DMIF1_ASYNC_MEM_PWR_STATE__SHIFT__VI 0x00000000
#define DCI_MEM_PWR_STATUS2__DMIF1_CHUNK_MEM_PWR_STATE__SHIFT__VI 0x00000004
#define DCI_MEM_PWR_STATUS2__DMIF1_DATA_MEM_PWR_STATE__SHIFT__VI 0x00000002
#define DCI_MEM_PWR_STATUS2__DMIF2_ASYNC_MEM_PWR_STATE__SHIFT__VI 0x00000005
#define DCI_MEM_PWR_STATUS2__DMIF2_CHUNK_MEM_PWR_STATE__SHIFT__VI 0x00000009
#define DCI_MEM_PWR_STATUS2__DMIF2_DATA_MEM_PWR_STATE__SHIFT__VI 0x00000007
#define DCI_MEM_PWR_STATUS2__DMIF3_ASYNC_MEM_PWR_STATE__SHIFT__VI 0x0000000a
#define DCI_MEM_PWR_STATUS2__DMIF3_CHUNK_MEM_PWR_STATE__SHIFT__VI 0x0000000e
#define DCI_MEM_PWR_STATUS2__DMIF3_DATA_MEM_PWR_STATE__SHIFT__VI 0x0000000c
#define DCI_MEM_PWR_STATUS2__DMIF4_ASYNC_MEM_PWR_STATE__SHIFT__VI 0x0000000f
#define DCI_MEM_PWR_STATUS2__DMIF4_CHUNK_MEM_PWR_STATE__SHIFT__VI 0x00000013
#define DCI_MEM_PWR_STATUS2__DMIF4_DATA_MEM_PWR_STATE__SHIFT__VI 0x00000011
#define DCI_MEM_PWR_STATUS2__DMIF5_ASYNC_MEM_PWR_STATE__SHIFT__VI 0x00000014
#define DCI_MEM_PWR_STATUS2__DMIF5_CHUNK_MEM_PWR_STATE__SHIFT__VI 0x00000018
#define DCI_MEM_PWR_STATUS2__DMIF5_DATA_MEM_PWR_STATE__SHIFT__VI 0x00000016
#define DCI_MEM_PWR_STATUS__DMCU_ERAM_MEM_PWR_STATE__SHIFT__VI 0x00000009
#define DCI_MEM_PWR_STATUS__DMCU_IRAM_MEM_PWR_STATE__SHIFT__VI 0x0000000b
#define DCI_MEM_PWR_STATUS__DMIF0_ASYNC_MEM_PWR_STATE__SHIFT__VI 0x00000018
#define DCI_MEM_PWR_STATUS__DMIF0_CHUNK_MEM_PWR_STATE__SHIFT__VI 0x0000001c
#define DCI_MEM_PWR_STATUS__DMIF0_DATA_MEM_PWR_STATE__SHIFT__VI 0x0000001a
#define DCI_MEM_PWR_STATUS__DMIF_RDREQ_MEM1_PWR_STATE__SHIFT__VI 0x00000000
#define DCI_MEM_PWR_STATUS__DMIF_RDREQ_MEM2_PWR_STATE__SHIFT__VI 0x00000002
#define DCI_MEM_PWR_STATUS__FBC_MEM_PWR_STATE__SHIFT__VI 0x0000000c
#define DCI_MEM_PWR_STATUS__MCIF_CWB0_MEM_PWR_STATE__SHIFT__VI 0x00000012
#define DCI_MEM_PWR_STATUS__MCIF_CWB1_MEM_PWR_STATE__SHIFT__VI 0x00000014
#define DCI_MEM_PWR_STATUS__MCIF_DWB_MEM_PWR_STATE__SHIFT__VI 0x00000010
#define DCI_MEM_PWR_STATUS__MCIF_MEM_PWR_STATE__SHIFT__VI 0x0000000e
#define DCI_MEM_PWR_STATUS__MCIF_RDREQ_MEM_PWR_STATE__SHIFT__VI 0x00000004
#define DCI_MEM_PWR_STATUS__MCIF_WRREQ_MEM_PWR_STATE__SHIFT__VI 0x00000006
#define DCI_MEM_PWR_STATUS__VGA_MEM_PWR_STATE__SHIFT__VI 0x00000008
#define DCI_MEM_PWR_STATUS__VIP_MEM_PWR_STATE__SHIFT__VI 0x00000016
#define DCI_PG_DEBUG_CONFIG__DCI_PG_DBG_EN__SHIFT__VI   0x00000000
#define DCI_SOFT_RESET__DCFEV0_C_SOFT_RESET__SHIFT__VI  0x0000000b
#define DCI_SOFT_RESET__DCFEV0_L_SOFT_RESET__SHIFT__VI  0x0000000a
#define DCI_SOFT_RESET__DMIF0_SOFT_RESET__SHIFT__VI     0x00000004
#define DCI_SOFT_RESET__DMIF1_SOFT_RESET__SHIFT__VI     0x00000005
#define DCI_SOFT_RESET__DMIF2_SOFT_RESET__SHIFT__VI     0x00000006
#define DCI_SOFT_RESET__DMIF3_SOFT_RESET__SHIFT__VI     0x00000007
#define DCI_SOFT_RESET__DMIF4_SOFT_RESET__SHIFT__VI     0x00000008
#define DCI_SOFT_RESET__DMIF5_SOFT_RESET__SHIFT__VI     0x00000009
#define DCI_SOFT_RESET__DMIFARB_SOFT_RESET__SHIFT__VI   0x0000000c
#define DCI_SOFT_RESET__FBC_SOFT_RESET__SHIFT__VI       0x00000003
#define DCI_SOFT_RESET__MCIF_CWB0_SOFT_RESET__SHIFT__VI 0x00000011
#define DCI_SOFT_RESET__MCIF_CWB1_SOFT_RESET__SHIFT__VI 0x00000012
#define DCI_SOFT_RESET__MCIF_DWB_SOFT_RESET__SHIFT__VI  0x00000010
#define DCI_SOFT_RESET__MCIF_SOFT_RESET__SHIFT__VI      0x00000002
#define DCI_SOFT_RESET__VGA_SOFT_RESET__SHIFT__VI       0x00000000
#define DCI_SOFT_RESET__VIP_SOFT_RESET__SHIFT__VI       0x00000001
#define DCO_CLK_CNTL__DCO_TEST_CLK_SEL__SHIFT__VI       0x00000000
#define DCO_CLK_CNTL__DISPCLK_G_ABM_GATE_DIS__SHIFT__VI 0x00000006
#define DCO_CLK_CNTL__DISPCLK_G_DACA_GATE_DIS__SHIFT__VI 0x00000008
#define DCO_CLK_CNTL__DISPCLK_G_DACB_GATE_DIS__SHIFT__VI 0x00000009
#define DCO_CLK_CNTL__DISPCLK_G_DIGA_GATE_DIS__SHIFT__VI 0x00000018
#define DCO_CLK_CNTL__DISPCLK_G_DIGB_GATE_DIS__SHIFT__VI 0x00000019
#define DCO_CLK_CNTL__DISPCLK_G_DIGC_GATE_DIS__SHIFT__VI 0x0000001a
#define DCO_CLK_CNTL__DISPCLK_G_DIGD_GATE_DIS__SHIFT__VI 0x0000001b
#define DCO_CLK_CNTL__DISPCLK_G_DIGE_GATE_DIS__SHIFT__VI 0x0000001c
#define DCO_CLK_CNTL__DISPCLK_G_DIGF_GATE_DIS__SHIFT__VI 0x0000001d
#define DCO_CLK_CNTL__DISPCLK_G_DIGG_GATE_DIS__SHIFT__VI 0x0000001e
#define DCO_CLK_CNTL__DISPCLK_G_DVO_GATE_DIS__SHIFT__VI 0x00000007
#define DCO_CLK_CNTL__DISPCLK_G_FMT0_GATE_DIS__SHIFT__VI 0x00000010
#define DCO_CLK_CNTL__DISPCLK_G_FMT1_GATE_DIS__SHIFT__VI 0x00000011
#define DCO_CLK_CNTL__DISPCLK_G_FMT2_GATE_DIS__SHIFT__VI 0x00000012
#define DCO_CLK_CNTL__DISPCLK_G_FMT3_GATE_DIS__SHIFT__VI 0x00000013
#define DCO_CLK_CNTL__DISPCLK_G_FMT4_GATE_DIS__SHIFT__VI 0x00000014
#define DCO_CLK_CNTL__DISPCLK_G_FMT5_GATE_DIS__SHIFT__VI 0x00000015
#define DCO_CLK_CNTL__DISPCLK_R_DCO_GATE_DIS__SHIFT__VI 0x00000005
#define DCO_CLK_CNTL__REFCLK_R_DCO_GATE_DIS__SHIFT__VI  0x0000000a
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_ABM_RAMP_DIS__SHIFT__VI 0x00000006
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DACA_RAMP_DIS__SHIFT__VI 0x00000008
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DACB_RAMP_DIS__SHIFT__VI 0x00000009
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGA_RAMP_DIS__SHIFT__VI 0x00000018
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGB_RAMP_DIS__SHIFT__VI 0x00000019
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGC_RAMP_DIS__SHIFT__VI 0x0000001a
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGD_RAMP_DIS__SHIFT__VI 0x0000001b
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGE_RAMP_DIS__SHIFT__VI 0x0000001c
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGF_RAMP_DIS__SHIFT__VI 0x0000001d
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGG_RAMP_DIS__SHIFT__VI 0x0000001e
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DVO_RAMP_DIS__SHIFT__VI 0x00000007
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT0_RAMP_DIS__SHIFT__VI 0x00000010
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT1_RAMP_DIS__SHIFT__VI 0x00000011
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT2_RAMP_DIS__SHIFT__VI 0x00000012
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT3_RAMP_DIS__SHIFT__VI 0x00000013
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT4_RAMP_DIS__SHIFT__VI 0x00000014
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT5_RAMP_DIS__SHIFT__VI 0x00000015
#define DCO_CLK_RAMP_CNTL__DISPCLK_R_DCO_RAMP_DIS__SHIFT__VI 0x00000005
#define DCO_CLK_RAMP_CNTL__REFCLK_R_DCO_RAMP_DIS__SHIFT__VI 0x00000004
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_CRTC_MANUAL_FLOW_CONTROL__SHIFT__VI 0x0000001f
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE0_EXT_VSYNC_MUX__SHIFT__VI 0x00000000
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE1_EXT_VSYNC_MUX__SHIFT__VI 0x00000004
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE2_EXT_VSYNC_MUX__SHIFT__VI 0x00000008
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE3_EXT_VSYNC_MUX__SHIFT__VI 0x0000000c
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE4_EXT_VSYNC_MUX__SHIFT__VI 0x00000010
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE5_EXT_VSYNC_MUX__SHIFT__VI 0x00000014
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_GENERICB_EXT_VSYNC_MASK__SHIFT__VI 0x0000001c
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_SWAPLOCKB_EXT_VSYNC_MASK__SHIFT__VI 0x00000018
#define DCO_MEM_PWR_CTRL2__HDMI_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000000
#define DCO_MEM_PWR_CTRL__DPA_LIGHT_SLEEP_DIS__SHIFT__VI 0x00000004
#define DCO_MEM_PWR_CTRL__DPB_LIGHT_SLEEP_DIS__SHIFT__VI 0x00000005
#define DCO_MEM_PWR_CTRL__DPC_LIGHT_SLEEP_DIS__SHIFT__VI 0x00000006
#define DCO_MEM_PWR_CTRL__DPD_LIGHT_SLEEP_DIS__SHIFT__VI 0x00000007
#define DCO_MEM_PWR_CTRL__DPE_LIGHT_SLEEP_DIS__SHIFT__VI 0x00000008
#define DCO_MEM_PWR_CTRL__DPF_LIGHT_SLEEP_DIS__SHIFT__VI 0x00000009
#define DCO_MEM_PWR_CTRL__DPG_LIGHT_SLEEP_DIS__SHIFT__VI 0x0000000a
#define DCO_MEM_PWR_CTRL__HDMI0_MEM_PWR_DIS__SHIFT__VI  0x0000000d
#define DCO_MEM_PWR_CTRL__HDMI0_MEM_PWR_FORCE__SHIFT__VI 0x0000000b
#define DCO_MEM_PWR_CTRL__HDMI1_MEM_PWR_DIS__SHIFT__VI  0x00000010
#define DCO_MEM_PWR_CTRL__HDMI1_MEM_PWR_FORCE__SHIFT__VI 0x0000000e
#define DCO_MEM_PWR_CTRL__HDMI2_MEM_PWR_DIS__SHIFT__VI  0x00000013
#define DCO_MEM_PWR_CTRL__HDMI2_MEM_PWR_FORCE__SHIFT__VI 0x00000011
#define DCO_MEM_PWR_CTRL__HDMI3_MEM_PWR_DIS__SHIFT__VI  0x00000016
#define DCO_MEM_PWR_CTRL__HDMI3_MEM_PWR_FORCE__SHIFT__VI 0x00000014
#define DCO_MEM_PWR_CTRL__HDMI4_MEM_PWR_DIS__SHIFT__VI  0x00000019
#define DCO_MEM_PWR_CTRL__HDMI4_MEM_PWR_FORCE__SHIFT__VI 0x00000017
#define DCO_MEM_PWR_CTRL__HDMI5_MEM_PWR_DIS__SHIFT__VI  0x0000001c
#define DCO_MEM_PWR_CTRL__HDMI5_MEM_PWR_FORCE__SHIFT__VI 0x0000001a
#define DCO_MEM_PWR_CTRL__HDMI6_MEM_PWR_DIS__SHIFT__VI  0x0000001f
#define DCO_MEM_PWR_CTRL__HDMI6_MEM_PWR_FORCE__SHIFT__VI 0x0000001d
#define DCO_MEM_PWR_CTRL__I2C_LIGHT_SLEEP_DIS__SHIFT__VI 0x00000001
#define DCO_MEM_PWR_CTRL__I2C_LIGHT_SLEEP_FORCE__SHIFT__VI 0x00000000
#define DCO_MEM_PWR_CTRL__MVP_LIGHT_SLEEP_DIS__SHIFT__VI 0x00000003
#define DCO_MEM_PWR_CTRL__TVOUT_LIGHT_SLEEP_DIS__SHIFT__VI 0x00000002
#define DCO_MEM_PWR_STATUS__DPA_MEM_PWR_STATE__SHIFT__VI 0x00000003
#define DCO_MEM_PWR_STATUS__DPB_MEM_PWR_STATE__SHIFT__VI 0x00000004
#define DCO_MEM_PWR_STATUS__DPC_MEM_PWR_STATE__SHIFT__VI 0x00000005
#define DCO_MEM_PWR_STATUS__DPD_MEM_PWR_STATE__SHIFT__VI 0x00000006
#define DCO_MEM_PWR_STATUS__DPE_MEM_PWR_STATE__SHIFT__VI 0x00000007
#define DCO_MEM_PWR_STATUS__DPF_MEM_PWR_STATE__SHIFT__VI 0x00000008
#define DCO_MEM_PWR_STATUS__DPG_MEM_PWR_STATE__SHIFT__VI 0x00000009
#define DCO_MEM_PWR_STATUS__HDMI0_MEM_PWR_STATE__SHIFT__VI 0x0000000a
#define DCO_MEM_PWR_STATUS__HDMI1_MEM_PWR_STATE__SHIFT__VI 0x0000000c
#define DCO_MEM_PWR_STATUS__HDMI2_MEM_PWR_STATE__SHIFT__VI 0x0000000e
#define DCO_MEM_PWR_STATUS__HDMI3_MEM_PWR_STATE__SHIFT__VI 0x00000010
#define DCO_MEM_PWR_STATUS__HDMI4_MEM_PWR_STATE__SHIFT__VI 0x00000012
#define DCO_MEM_PWR_STATUS__HDMI5_MEM_PWR_STATE__SHIFT__VI 0x00000014
#define DCO_MEM_PWR_STATUS__HDMI6_MEM_PWR_STATE__SHIFT__VI 0x00000016
#define DCO_MEM_PWR_STATUS__I2C_MEM_PWR_STATE__SHIFT__VI 0x00000000
#define DCO_MEM_PWR_STATUS__MVP_MEM_PWR_STATE__SHIFT__VI 0x00000002
#define DCO_MEM_PWR_STATUS__TVOUT_MEM_PWR_STATE__SHIFT__VI 0x00000001
#define DCO_POWER_MANAGEMENT_CNTL__PM_ALL_BUSY_OFF__SHIFT__VI 0x00000008
#define DCO_POWER_MANAGEMENT_CNTL__PM_ASSERT_RESET__SHIFT__VI 0x00000000
#define DCO_SCRATCH0__DCO_SCRATCH0__SHIFT__VI           0x00000000
#define DCO_SCRATCH1__DCO_SCRATCH1__SHIFT__VI           0x00000000
#define DCO_SCRATCH2__DCO_SCRATCH2__SHIFT__VI           0x00000000
#define DCO_SCRATCH3__DCO_SCRATCH3__SHIFT__VI           0x00000000
#define DCO_SCRATCH4__DCO_SCRATCH4__SHIFT__VI           0x00000000
#define DCO_SCRATCH5__DCO_SCRATCH5__SHIFT__VI           0x00000000
#define DCO_SCRATCH6__DCO_SCRATCH6__SHIFT__VI           0x00000000
#define DCO_SCRATCH7__DCO_SCRATCH7__SHIFT__VI           0x00000000
#define DCO_SOFT_RESET__ABM_SOFT_RESET__SHIFT__VI       0x00000019
#define DCO_SOFT_RESET__DACA_SOFT_RESET__SHIFT__VI      0x00000000
#define DCO_SOFT_RESET__DB_CLK_SOFT_RESET__SHIFT__VI    0x0000000c
#define DCO_SOFT_RESET__DVO_SOFT_RESET__SHIFT__VI       0x0000001b
#define DCO_SOFT_RESET__FMT0_SOFT_RESET__SHIFT__VI      0x00000010
#define DCO_SOFT_RESET__FMT1_SOFT_RESET__SHIFT__VI      0x00000011
#define DCO_SOFT_RESET__FMT2_SOFT_RESET__SHIFT__VI      0x00000012
#define DCO_SOFT_RESET__FMT3_SOFT_RESET__SHIFT__VI      0x00000013
#define DCO_SOFT_RESET__FMT4_SOFT_RESET__SHIFT__VI      0x00000014
#define DCO_SOFT_RESET__FMT5_SOFT_RESET__SHIFT__VI      0x00000015
#define DCO_SOFT_RESET__I2S0_SPDIF0_SOFT_RESET__SHIFT__VI 0x00000004
#define DCO_SOFT_RESET__I2S1_SOFT_RESET__SHIFT__VI      0x00000005
#define DCO_SOFT_RESET__MVP_SOFT_RESET__SHIFT__VI       0x00000018
#define DCO_SOFT_RESET__SPDIF1_SOFT_RESET__SHIFT__VI    0x00000006
#define DCO_STEREOSYNC_SEL__GENERICA_STEREOSYNC_SEL__SHIFT__VI 0x00000000
#define DCO_STEREOSYNC_SEL__GENERICB_STEREOSYNC_SEL__SHIFT__VI 0x00000010
#define DCO_TEST_DEBUG_DATA__DCO_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define DCO_TEST_DEBUG_INDEX__DCO_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define DCO_TEST_DEBUG_INDEX__DCO_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define DCPG_TEST_DEBUG_DATA__DCPG_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define DCPG_TEST_DEBUG_INDEX__DCPG_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define DCPG_TEST_DEBUG_INDEX__DCPG_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define DCP_DEBUG2__DCP_DEBUG2__SHIFT__VI               0x00000000
#define DCP_FP_CONVERTED_FIELD__DCP_FP_CONVERTED_FIELD_DATA__SHIFT__VI 0x00000000
#define DCP_FP_CONVERTED_FIELD__DCP_FP_CONVERTED_FIELD_INDEX__SHIFT__VI 0x00000014
#define DCP_GSL_CONTROL__DCP_GSL0_EN__SHIFT__VI         0x00000000
#define DCP_GSL_CONTROL__DCP_GSL1_EN__SHIFT__VI         0x00000001
#define DCP_GSL_CONTROL__DCP_GSL2_EN__SHIFT__VI         0x00000002
#define DCP_GSL_CONTROL__DCP_GSL_DELAY_SURFACE_UPDATE_PENDING__SHIFT__VI 0x0000001b
#define DCP_GSL_CONTROL__DCP_GSL_HSYNC_FLIP_CHECK_DELAY__SHIFT__VI 0x0000001c
#define DCP_GSL_CONTROL__DCP_GSL_HSYNC_FLIP_FORCE_DELAY__SHIFT__VI 0x0000000c
#define DCP_GSL_CONTROL__DCP_GSL_MASTER_EN__SHIFT__VI   0x00000010
#define DCP_GSL_CONTROL__DCP_GSL_MODE__SHIFT__VI        0x00000008
#define DCP_GSL_CONTROL__DCP_GSL_SYNC_SOURCE__SHIFT__VI 0x00000018
#define DCP_GSL_CONTROL__DCP_GSL_XDMA_GROUP_UNDERFLOW_EN__SHIFT__VI 0x00000013
#define DCP_GSL_CONTROL__DCP_GSL_XDMA_GROUP__SHIFT__VI  0x00000011
#define DCP_RANDOM_SEEDS__DCP_RAND_B_SEED__SHIFT__VI    0x00000010
#define DCP_RANDOM_SEEDS__DCP_RAND_G_SEED__SHIFT__VI    0x00000008
#define DCP_RANDOM_SEEDS__DCP_RAND_R_SEED__SHIFT__VI    0x00000000
#define DCP_SPATIAL_DITHER_CNTL__DCP_FRAME_RANDOM_ENABLE__SHIFT__VI 0x00000008
#define DCP_SPATIAL_DITHER_CNTL__DCP_HIGHPASS_RANDOM_ENABLE__SHIFT__VI 0x0000000a
#define DCP_SPATIAL_DITHER_CNTL__DCP_RGB_RANDOM_ENABLE__SHIFT__VI 0x00000009
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_DEPTH__SHIFT__VI 0x00000006
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_EN__SHIFT__VI 0x00000000
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_MODE__SHIFT__VI 0x00000004
#define DCRX_PHY_MACRO_CNTL_RESERVED0__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED100__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED101__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED102__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED103__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED104__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED105__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED106__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED107__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED108__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED109__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED10__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED110__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED111__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED112__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED113__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED114__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED115__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED116__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED117__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED118__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED119__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED11__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED120__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED121__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED122__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED123__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED124__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED125__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED126__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED127__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED128__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED129__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED12__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED130__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED131__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED132__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED133__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED134__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED135__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED136__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED137__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED138__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED139__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED13__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED140__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED141__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED142__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED143__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED144__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED145__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED146__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED147__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED148__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED149__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED14__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED150__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED151__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED152__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED153__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED154__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED155__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED156__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED157__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED158__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED159__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED15__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED160__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED161__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED162__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED163__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED164__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED165__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED166__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED167__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED168__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED169__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED16__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED170__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED171__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED172__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED173__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED174__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED175__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED176__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED177__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED178__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED179__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED17__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED180__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED181__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED182__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED183__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED184__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED185__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED186__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED187__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED188__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED189__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED18__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED190__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED191__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED192__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED193__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED194__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED195__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED196__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED197__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED198__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED199__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED19__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED1__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED200__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED201__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED202__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED203__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED204__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED205__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED206__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED207__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED208__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED209__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED20__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED210__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED211__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED212__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED213__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED214__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED215__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED216__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED217__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED218__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED219__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED21__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED220__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED221__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED222__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED223__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED224__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED225__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED226__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED227__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED228__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED229__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED22__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED230__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED231__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED232__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED233__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED234__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED235__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED236__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED237__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED238__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED239__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED23__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED240__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED241__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED242__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED243__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED244__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED245__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED246__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED247__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED248__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED249__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED24__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED250__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED251__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED252__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED253__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED254__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED255__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED256__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED257__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED258__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED259__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED25__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED260__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED261__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED262__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED263__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED264__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED265__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED266__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED267__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED268__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED269__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED26__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED270__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED271__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED272__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED273__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED274__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED275__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED276__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED277__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED278__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED279__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED27__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED280__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED281__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED282__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED283__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED284__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED285__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED286__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED287__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED288__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED289__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED28__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED290__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED291__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED292__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED293__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED294__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED295__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED296__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED297__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED298__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED299__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED29__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED2__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED300__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED301__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED302__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED303__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED304__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED305__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED306__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED307__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED308__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED309__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED30__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED310__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED311__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED312__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED313__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED314__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED315__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED316__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED317__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED318__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED319__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED31__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED320__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED321__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED322__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED323__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED324__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED325__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED326__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED327__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED328__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED329__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED32__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED330__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED331__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED332__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED333__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED334__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED335__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED336__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED337__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED338__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED339__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED33__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED340__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED341__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED342__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED343__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED344__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED345__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED346__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED347__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED348__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED349__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED34__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED350__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED351__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED352__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED353__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED354__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED355__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED356__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED357__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED358__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED359__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED35__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED360__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED361__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED362__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED363__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED364__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED365__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED366__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED367__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED368__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED369__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED36__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED370__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED371__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED372__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED373__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED374__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED375__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED376__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED377__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED378__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED379__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED37__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED38__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED39__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED3__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED40__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED41__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED42__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED43__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED44__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED45__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED46__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED47__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED48__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED49__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED4__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED50__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED51__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED52__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED53__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED54__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED55__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED56__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED57__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED58__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED59__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED5__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED60__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED61__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED62__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED63__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED64__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED65__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED66__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED67__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED68__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED69__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED6__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED70__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED71__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED72__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED73__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED74__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED75__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED76__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED77__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED78__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED79__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED7__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED80__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED81__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED82__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED83__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED84__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED85__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED86__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED87__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED88__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED89__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED8__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED90__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED91__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED92__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED93__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED94__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED95__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED96__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED97__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED98__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED99__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DCRX_PHY_MACRO_CNTL_RESERVED9__DCRX_PHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DC_ABM1_CNTL__ABM1_BLANK_MODE_SUPPORT_ENABLE__SHIFT__VI 0x0000001f
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN__SHIFT__VI 0x00000017
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL__SHIFT__VI 0x00000018
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN__SHIFT__VI 0x0000001d
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_B_PIXEL_VALUE__SHIFT__VI 0x00000014
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_G_PIXEL_VALUE__SHIFT__VI 0x0000000a
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_R_PIXEL_VALUE__SHIFT__VI 0x00000000
#define DC_DVODATA_CONFIG__DVO_ALTER_MAPPING_EN__SHIFT__VI 0x00000015
#define DC_DVODATA_CONFIG__VIP_ALTER_MAPPING_EN__SHIFT__VI 0x00000014
#define DC_DVODATA_CONFIG__VIP_MUX_EN__SHIFT__VI        0x00000013
#define DC_GENERICA__GENERICA_SEL__SHIFT__VI            0x00000007
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_CLK_DIV2_SEL__SHIFT__VI 0x00000018
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_CLK_SEL__SHIFT__VI 0x00000010
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_SSC_CLK_SEL__SHIFT__VI 0x00000014
#define DC_GENERICA__GENERICA_UNIPHY_REFDIV_CLK_SEL__SHIFT__VI 0x0000000c
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_CLK_DIV2_SEL__SHIFT__VI 0x00000018
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_CLK_SEL__SHIFT__VI 0x00000010
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_SSC_CLK_SEL__SHIFT__VI 0x00000014
#define DC_GENERICB__GENERICB_UNIPHY_REFDIV_CLK_SEL__SHIFT__VI 0x0000000c
#define DC_GPIO_DDC1_MASK__ALLOW_HW_DDC1_PD_EN__SHIFT__VI 0x00000016
#define DC_GPIO_DDC2_MASK__ALLOW_HW_DDC2_PD_EN__SHIFT__VI 0x00000016
#define DC_GPIO_DDC3_MASK__ALLOW_HW_DDC3_PD_EN__SHIFT__VI 0x00000016
#define DC_GPIO_DDC4_MASK__ALLOW_HW_DDC4_PD_EN__SHIFT__VI 0x00000016
#define DC_GPIO_DDC5_MASK__ALLOW_HW_DDC5_PD_EN__SHIFT__VI 0x00000016
#define DC_GPIO_DDC6_MASK__ALLOW_HW_DDC6_PD_EN__SHIFT__VI 0x00000016
#define DC_GPIO_DDCVGA_A__DC_GPIO_DDCVGACLK_A__SHIFT__VI 0x00000000
#define DC_GPIO_DDCVGA_A__DC_GPIO_DDCVGADATA_A__SHIFT__VI 0x00000008
#define DC_GPIO_DDCVGA_EN__DC_GPIO_DDCVGACLK_EN__SHIFT__VI 0x00000000
#define DC_GPIO_DDCVGA_EN__DC_GPIO_DDCVGADATA_EN__SHIFT__VI 0x00000008
#define DC_GPIO_DDCVGA_MASK__ALLOW_HW_DDCVGA_PD_EN__SHIFT__VI 0x00000016
#define DC_GPIO_DDCVGA_MASK__AUXVGA_POL__SHIFT__VI      0x00000014
#define DC_GPIO_DDCVGA_MASK__AUX_PADVGA_MODE__SHIFT__VI 0x00000010
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_MASK__SHIFT__VI 0x00000000
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_RECV__SHIFT__VI 0x00000006
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_STR__SHIFT__VI 0x00000018
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_MASK__SHIFT__VI 0x00000008
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_PD_EN__SHIFT__VI 0x0000000c
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_RECV__SHIFT__VI 0x0000000e
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_STR__SHIFT__VI 0x0000001c
#define DC_GPIO_DDCVGA_Y__DC_GPIO_DDCVGACLK_Y__SHIFT__VI 0x00000000
#define DC_GPIO_DDCVGA_Y__DC_GPIO_DDCVGADATA_Y__SHIFT__VI 0x00000008
#define DC_GPIO_DEBUG__DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL__SHIFT__VI 0x00000010
#define DC_GPIO_DEBUG__DC_GPIO_DEBUG_BUS_FLOP_EN__SHIFT__VI 0x00000011
#define DC_GPIO_DEBUG__DPRX_LOOPBACK_ENABLE__SHIFT__VI  0x0000001f
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCLK_A__SHIFT__VI  0x0000001d
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCLK_EN__SHIFT__VI 0x0000001d
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCLK_MASK__SHIFT__VI 0x0000001d
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCLK_Y__SHIFT__VI  0x0000001d
#define DC_GPIO_GENLK_A__DC_GPIO_GENLK_CLK_A__SHIFT__VI 0x00000000
#define DC_GPIO_GENLK_A__DC_GPIO_GENLK_VSYNC_A__SHIFT__VI 0x00000008
#define DC_GPIO_GENLK_A__DC_GPIO_SWAPLOCK_A_A__SHIFT__VI 0x00000010
#define DC_GPIO_GENLK_A__DC_GPIO_SWAPLOCK_B_A__SHIFT__VI 0x00000018
#define DC_GPIO_GENLK_EN__DC_GPIO_GENLK_CLK_EN__SHIFT__VI 0x00000000
#define DC_GPIO_GENLK_EN__DC_GPIO_GENLK_VSYNC_EN__SHIFT__VI 0x00000008
#define DC_GPIO_GENLK_EN__DC_GPIO_SWAPLOCK_A_EN__SHIFT__VI 0x00000010
#define DC_GPIO_GENLK_EN__DC_GPIO_SWAPLOCK_B_EN__SHIFT__VI 0x00000018
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_MASK__SHIFT__VI 0x00000000
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_PD_DIS__SHIFT__VI 0x00000001
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_PU_EN__SHIFT__VI 0x00000003
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_RECV__SHIFT__VI 0x00000002
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_MASK__SHIFT__VI 0x00000008
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_PD_DIS__SHIFT__VI 0x00000009
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_PU_EN__SHIFT__VI 0x0000000b
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_RECV__SHIFT__VI 0x0000000a
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_MASK__SHIFT__VI 0x00000010
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_PD_DIS__SHIFT__VI 0x00000011
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_PU_EN__SHIFT__VI 0x00000013
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_RECV__SHIFT__VI 0x00000012
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_MASK__SHIFT__VI 0x00000018
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_PD_DIS__SHIFT__VI 0x00000019
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_PU_EN__SHIFT__VI 0x0000001b
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_RECV__SHIFT__VI 0x0000001a
#define DC_GPIO_GENLK_Y__DC_GPIO_GENLK_CLK_Y__SHIFT__VI 0x00000000
#define DC_GPIO_GENLK_Y__DC_GPIO_GENLK_VSYNC_Y__SHIFT__VI 0x00000008
#define DC_GPIO_GENLK_Y__DC_GPIO_SWAPLOCK_A_Y__SHIFT__VI 0x00000010
#define DC_GPIO_GENLK_Y__DC_GPIO_SWAPLOCK_B_Y__SHIFT__VI 0x00000018
#define DC_GPIO_HPD_EN__HPD1_SCHMEN_PI__SHIFT__VI       0x00000001
#define DC_GPIO_HPD_EN__HPD1_SEL0__SHIFT__VI            0x00000006
#define DC_GPIO_HPD_EN__HPD1_SLEWNCORE__SHIFT__VI       0x00000002
#define DC_GPIO_HPD_EN__RX_HPD_SCHMEN_PI__SHIFT__VI     0x00000003
#define DC_GPIO_HPD_EN__RX_HPD_SEL0__SHIFT__VI          0x00000007
#define DC_GPIO_HPD_EN__RX_HPD_SLEWNCORE__SHIFT__VI     0x00000004
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_PD_DIS__SHIFT__VI 0x00000009
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_RECV__SHIFT__VI  0x0000000a
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_PD_DIS__SHIFT__VI 0x00000011
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_RECV__SHIFT__VI  0x00000012
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_MASK__SHIFT__VI  0x00000014
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_PD_DIS__SHIFT__VI 0x00000015
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_RECV__SHIFT__VI  0x00000016
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_MASK__SHIFT__VI  0x00000018
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_PD_DIS__SHIFT__VI 0x00000019
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_RECV__SHIFT__VI  0x0000001a
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_PD_DIS__SHIFT__VI 0x0000001d
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_RECV__SHIFT__VI  0x0000001e
#define DC_GPIO_HPD_MASK__DC_GPIO_RX_HPD_MASK__SHIFT__VI 0x00000001
#define DC_GPIO_HPD_MASK__DC_GPIO_RX_HPD_PD_DIS__SHIFT__VI 0x00000002
#define DC_GPIO_HPD_MASK__DC_GPIO_RX_HPD_RX_SEL__SHIFT__VI 0x00000003
#define DC_GPIO_I2CPAD_A__DC_GPIO_SCL_A__SHIFT__VI      0x00000000
#define DC_GPIO_I2CPAD_A__DC_GPIO_SDA_A__SHIFT__VI      0x00000001
#define DC_GPIO_I2CPAD_EN__DC_GPIO_SCL_EN__SHIFT__VI    0x00000000
#define DC_GPIO_I2CPAD_EN__DC_GPIO_SDA_EN__SHIFT__VI    0x00000001
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_MASK__SHIFT__VI 0x00000000
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_PD_DIS__SHIFT__VI 0x00000001
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_RECV__SHIFT__VI 0x00000002
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_MASK__SHIFT__VI 0x00000004
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_PD_DIS__SHIFT__VI 0x00000005
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_RECV__SHIFT__VI 0x00000006
#define DC_GPIO_I2CPAD_STRENGTH__I2C_STRENGTH_SN__SHIFT__VI 0x00000000
#define DC_GPIO_I2CPAD_STRENGTH__I2C_STRENGTH_SP__SHIFT__VI 0x00000004
#define DC_GPIO_I2CPAD_Y__DC_GPIO_SCL_Y__SHIFT__VI      0x00000000
#define DC_GPIO_I2CPAD_Y__DC_GPIO_SDA_Y__SHIFT__VI      0x00000001
#define DC_GPIO_PAD_STRENGTH_1__GENLK_STRENGTH_SN__SHIFT__VI 0x00000000
#define DC_GPIO_PAD_STRENGTH_1__GENLK_STRENGTH_SP__SHIFT__VI 0x00000004
#define DC_GPIO_PAD_STRENGTH_1__RX_HPD_STRENGTH_SN__SHIFT__VI 0x00000008
#define DC_GPIO_PAD_STRENGTH_1__RX_HPD_STRENGTH_SP__SHIFT__VI 0x0000000c
#define DC_GPIO_PAD_STRENGTH_2__EXT_RESET_DRVSTRENGTH__SHIFT__VI 0x00000008
#define DC_GPIO_PAD_STRENGTH_2__REF_27_DRVSTRENGTH__SHIFT__VI 0x0000000c
#define DC_GPIO_PAD_STRENGTH_2__REF_27_SRC_SEL__SHIFT__VI 0x0000001e
#define DC_GPIO_PWRSEQ_A__DC_GPIO_HSYNC_IN_A__SHIFT__VI 0x0000001f
#define DC_GPIO_PWRSEQ_A__DC_GPIO_VSYNC_IN_A__SHIFT__VI 0x00000018
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_HSYNC_IN_EN__SHIFT__VI 0x0000001f
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_VSYNC_IN_EN__SHIFT__VI 0x00000018
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_MASK__SHIFT__VI 0x0000001c
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_PD_DIS__SHIFT__VI 0x0000001d
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_RECV__SHIFT__VI 0x0000001e
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_MASK__SHIFT__VI 0x00000018
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_PD_DIS__SHIFT__VI 0x00000019
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_RECV__SHIFT__VI 0x0000001a
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_HSYNC_IN__SHIFT__VI   0x0000001f
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_VSYNC_IN__SHIFT__VI   0x00000018
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_CRTC_HSYNC_MASK__SHIFT__VI 0x00000018
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_CRTC_VSYNC_MASK__SHIFT__VI 0x0000001c
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D1_VSYNC_NOM__SHIFT__VI 0x00000008
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D2_VSYNC_NOM__SHIFT__VI 0x0000000b
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D3_VSYNC_NOM__SHIFT__VI 0x0000000e
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D4_VSYNC_NOM__SHIFT__VI 0x00000011
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D5_VSYNC_NOM__SHIFT__VI 0x00000014
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D6_VSYNC_NOM__SHIFT__VI 0x00000017
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D1_P_FLIP__SHIFT__VI 0x00000000
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D2_P_FLIP__SHIFT__VI 0x00000004
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D3_P_FLIP__SHIFT__VI 0x00000008
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D4_P_FLIP__SHIFT__VI 0x0000000c
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D5_P_FLIP__SHIFT__VI 0x00000010
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D6_P_FLIP__SHIFT__VI 0x00000014
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D1_V_UPDATE__SHIFT__VI 0x00000000
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D2_V_UPDATE__SHIFT__VI 0x00000004
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D3_V_UPDATE__SHIFT__VI 0x00000008
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D4_V_UPDATE__SHIFT__VI 0x0000000c
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D5_V_UPDATE__SHIFT__VI 0x00000010
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D6_V_UPDATE__SHIFT__VI 0x00000014
#define DC_HPD_CONTROL__DC_HPD_CONNECTION_TIMER__SHIFT__VI 0x00000000
#define DC_HPD_CONTROL__DC_HPD_EN__SHIFT__VI            0x0000001c
#define DC_HPD_CONTROL__DC_HPD_RX_INT_TIMER__SHIFT__VI  0x00000010
#define DC_HPD_FAST_TRAIN_CNTL__DC_HPD_CONNECT_AUX_TX_DELAY__SHIFT__VI 0x00000000
#define DC_HPD_FAST_TRAIN_CNTL__DC_HPD_CONNECT_AUX_TX_EN__SHIFT__VI 0x00000018
#define DC_HPD_FAST_TRAIN_CNTL__DC_HPD_CONNECT_FAST_TRAIN_DELAY__SHIFT__VI 0x0000000c
#define DC_HPD_FAST_TRAIN_CNTL__DC_HPD_CONNECT_FAST_TRAIN_EN__SHIFT__VI 0x0000001c
#define DC_HPD_INT_CONTROL__DC_HPD_INT_ACK__SHIFT__VI   0x00000000
#define DC_HPD_INT_CONTROL__DC_HPD_INT_EN__SHIFT__VI    0x00000010
#define DC_HPD_INT_CONTROL__DC_HPD_INT_POLARITY__SHIFT__VI 0x00000008
#define DC_HPD_INT_CONTROL__DC_HPD_RX_INT_ACK__SHIFT__VI 0x00000014
#define DC_HPD_INT_CONTROL__DC_HPD_RX_INT_EN__SHIFT__VI 0x00000018
#define DC_HPD_INT_STATUS__DC_HPD_INT_STATUS__SHIFT__VI 0x00000000
#define DC_HPD_INT_STATUS__DC_HPD_RX_INT_STATUS__SHIFT__VI 0x00000008
#define DC_HPD_INT_STATUS__DC_HPD_SENSE_DELAYED__SHIFT__VI 0x00000004
#define DC_HPD_INT_STATUS__DC_HPD_SENSE__SHIFT__VI      0x00000001
#define DC_HPD_INT_STATUS__DC_HPD_TOGGLE_FILT_CON_TIMER_VAL__SHIFT__VI 0x0000000c
#define DC_HPD_INT_STATUS__DC_HPD_TOGGLE_FILT_DISCON_TIMER_VAL__SHIFT__VI 0x00000018
#define DC_HPD_TOGGLE_FILT_CNTL__DC_HPD_CONNECT_INT_DELAY__SHIFT__VI 0x00000000
#define DC_HPD_TOGGLE_FILT_CNTL__DC_HPD_DISCONNECT_INT_DELAY__SHIFT__VI 0x00000014
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_NUM_VALID_TRIES__SHIFT__VI 0x00000018
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_STATE__SHIFT__VI 0x0000001c
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_STATUS__SHIFT__VI 0x00000014
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_EDID_DETECT_ENABLE__SHIFT__VI 0x00000004
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_EDID_DETECT_MODE__SHIFT__VI 0x00000005
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_ENABLE__SHIFT__VI 0x00000006
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_NUM_VALID_TRIES__SHIFT__VI 0x00000018
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_STATE__SHIFT__VI 0x0000001c
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_STATUS__SHIFT__VI 0x00000014
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_EDID_DETECT_ENABLE__SHIFT__VI 0x00000004
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_EDID_DETECT_MODE__SHIFT__VI 0x00000005
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_ENABLE__SHIFT__VI 0x00000006
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_NUM_VALID_TRIES__SHIFT__VI 0x00000018
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_STATE__SHIFT__VI 0x0000001c
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_STATUS__SHIFT__VI 0x00000014
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_EDID_DETECT_ENABLE__SHIFT__VI 0x00000004
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_EDID_DETECT_MODE__SHIFT__VI 0x00000005
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_ENABLE__SHIFT__VI 0x00000006
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_NUM_VALID_TRIES__SHIFT__VI 0x00000018
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_STATE__SHIFT__VI 0x0000001c
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_STATUS__SHIFT__VI 0x00000014
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_EDID_DETECT_ENABLE__SHIFT__VI 0x00000004
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_EDID_DETECT_MODE__SHIFT__VI 0x00000005
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_ENABLE__SHIFT__VI 0x00000006
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_NUM_VALID_TRIES__SHIFT__VI 0x00000018
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_STATE__SHIFT__VI 0x0000001c
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_STATUS__SHIFT__VI 0x00000014
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_EDID_DETECT_ENABLE__SHIFT__VI 0x00000004
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_EDID_DETECT_MODE__SHIFT__VI 0x00000005
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE__SHIFT__VI 0x00000006
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_NUM_VALID_TRIES__SHIFT__VI 0x00000018
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_STATE__SHIFT__VI 0x0000001c
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_STATUS__SHIFT__VI 0x00000014
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_EDID_DETECT_ENABLE__SHIFT__VI 0x00000004
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_EDID_DETECT_MODE__SHIFT__VI 0x00000005
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_ENABLE__SHIFT__VI 0x00000006
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_NUM_VALID_TRIES__SHIFT__VI 0x00000018
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_STATE__SHIFT__VI 0x0000001c
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_STATUS__SHIFT__VI 0x00000014
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_DONE__SHIFT__VI 0x00000003
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_REQ__SHIFT__VI 0x00000010
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_STATUS__SHIFT__VI 0x00000000
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_URG__SHIFT__VI 0x00000011
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_CLK_DRIVE_EN__SHIFT__VI 0x00000007
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_DATA_DRIVE_EN__SHIFT__VI 0x00000000
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_DATA_DRIVE_SEL__SHIFT__VI 0x00000001
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_EDID_DETECT_ENABLE__SHIFT__VI 0x00000004
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_EDID_DETECT_MODE__SHIFT__VI 0x00000005
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_ENABLE__SHIFT__VI 0x00000006
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_INTRA_BYTE_DELAY__SHIFT__VI 0x00000008
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_INTRA_TRANSACTION_DELAY__SHIFT__VI 0x00000010
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_TIME_LIMIT__SHIFT__VI 0x00000018
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_DISABLE_FILTER_DURING_STALL__SHIFT__VI 0x00000004
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_PRESCALE__SHIFT__VI 0x00000010
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_THRESHOLD__SHIFT__VI 0x00000000
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_NUM_TRIES_UNTIL_VALID__SHIFT__VI 0x00000014
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_SEND_RESET__SHIFT__VI 0x0000001c
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_WAIT_TIME__SHIFT__VI 0x00000000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_ACK__SHIFT__VI 0x0000001c
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_INT__SHIFT__VI 0x0000001b
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_MASK__SHIFT__VI 0x0000001d
#define DC_IP_REQUEST_CNTL__IP_REQUEST_EN__SHIFT__VI    0x00000000
#define DC_LUT_CONTROL__DC_LUT_DATA_B_FORMAT__SHIFT__VI 0x00000006
#define DC_LUT_CONTROL__DC_LUT_DATA_G_FORMAT__SHIFT__VI 0x0000000e
#define DC_LUT_CONTROL__DC_LUT_DATA_R_FORMAT__SHIFT__VI 0x00000016
#define DC_LUT_RW_MODE__DC_LUT_ERROR_RST__SHIFT__VI     0x00000011
#define DC_LUT_RW_MODE__DC_LUT_ERROR__SHIFT__VI         0x00000010
#define DC_LUT_VGA_ACCESS_ENABLE__DC_LUT_VGA_ACCESS_ENABLE__SHIFT__VI 0x00000000
#define DC_MEM_GLOBAL_PWR_REQ_CNTL__DC_MEM_GLOBAL_PWR_REQ_DIS__SHIFT__VI 0x00000000
#define DC_PGCNTL_STATUS_REG__DCPG_ECO_DEBUG__SHIFT__VI 0x00000010
#define DC_PGCNTL_STATUS_REG__IPREQ_IGNORE_STATUS__SHIFT__VI 0x00000002
#define DC_PGCNTL_STATUS_REG__SWREQ_RWOP_BUSY__SHIFT__VI 0x00000000
#define DC_PGCNTL_STATUS_REG__SWREQ_RWOP_FORCE__SHIFT__VI 0x00000001
#define DC_PGFSM_CONFIG_REG__PGFSM_CONFIG_REG__SHIFT__VI 0x00000000
#define DC_PGFSM_WRITE_REG__PGFSM_WRITE_REG__SHIFT__VI  0x00000000
#define DC_PINSTRAPS__DC_PINSTRAPS_BIF_CEC_DIS__SHIFT__VI 0x0000000a
#define DC_PINSTRAPS__DC_PINSTRAPS_CONNECTIVITY__SHIFT__VI 0x00000011
#define DC_REF_CLK_CNTL__GENLK_CLK_OUTPUT_SEL__SHIFT__VI 0x00000008
#define DEGAMMA_CONTROL__CURSOR2_DEGAMMA_MODE__SHIFT__VI 0x00000008
#define DEGAMMA_CONTROL__CURSOR_DEGAMMA_MODE__SHIFT__VI 0x0000000c
#define DEGAMMA_CONTROL__GRPH_DEGAMMA_MODE__SHIFT__VI   0x00000000
#define DEGAMMA_CONTROL__OVL_DEGAMMA_MODE__SHIFT__VI    0x00000004
#define DENORM_CLAMP_CONTROL__DENORM_FACTOR__SHIFT__VI  0x00000000
#define DENORM_CLAMP_RANGE_B_CB__RANGE_CLAMP_MAX_B_CB__SHIFT__VI 0x00000000
#define DENORM_CLAMP_RANGE_B_CB__RANGE_CLAMP_MIN_B_CB__SHIFT__VI 0x0000000c
#define DENORM_CLAMP_RANGE_G_Y__RANGE_CLAMP_MAX_G_Y__SHIFT__VI 0x00000000
#define DENORM_CLAMP_RANGE_G_Y__RANGE_CLAMP_MIN_G_Y__SHIFT__VI 0x0000000c
#define DENORM_CLAMP_RANGE_R_CR__RANGE_CLAMP_MAX_R_CR__SHIFT__VI 0x00000000
#define DENORM_CLAMP_RANGE_R_CR__RANGE_CLAMP_MIN_R_CR__SHIFT__VI 0x0000000c
#define DENORM_CONTROL__DENORM_14BIT_OUT__SHIFT__VI     0x00000004
#define DENORM_CONTROL__DENORM_MODE__SHIFT__VI          0x00000000
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_DONE__SHIFT__VI 0x00000013
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_MODE__SHIFT__VI 0x0000000f
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_CHGTOG__SHIFT__VI 0x00000015
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_CHG_DONE__SHIFT__VI 0x00000014
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_DONETOG__SHIFT__VI 0x00000016
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_WDIVIDER__SHIFT__VI 0x00000018
#define DEVICE_CAP2__ATOMICOP_32CMPLT_SUPPORTED__SHIFT__VI 0x00000007
#define DEVICE_CAP2__ATOMICOP_64CMPLT_SUPPORTED__SHIFT__VI 0x00000008
#define DEVICE_CAP2__ATOMICOP_ROUTING_SUPPORTED__SHIFT__VI 0x00000006
#define DEVICE_CAP2__CAS128_CMPLT_SUPPORTED__SHIFT__VI  0x00000009
#define DEVICE_CAP2__LTR_SUPPORTED__SHIFT__VI           0x0000000b
#define DEVICE_CAP2__NO_RO_ENABLED_P2P_PASSING__SHIFT__VI 0x0000000a
#define DEVICE_CAP2__OBFF_SUPPORTED__SHIFT__VI          0x00000012
#define DEVICE_CAP2__TPH_CPLR_SUPPORTED__SHIFT__VI      0x0000000c
#define DEVICE_CNTL2__ATOMICOP_EGRESS_BLOCKING__SHIFT__VI 0x00000007
#define DEVICE_CNTL2__ATOMICOP_REQUEST_EN__SHIFT__VI    0x00000006
#define DEVICE_CNTL2__IDO_COMPLETION_ENABLE__SHIFT__VI  0x00000009
#define DEVICE_CNTL2__IDO_REQUEST_ENABLE__SHIFT__VI     0x00000008
#define DEVICE_CNTL2__LTR_EN__SHIFT__VI                 0x0000000a
#define DEVICE_CNTL2__OBFF_EN__SHIFT__VI                0x0000000d
#define DIDT_DBR_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT__VI 0x00000005
#define DIDT_DBR_CTRL0__DIDT_CTRL_EN__SHIFT__VI         0x00000000
#define DIDT_DBR_CTRL0__DIDT_CTRL_RST__SHIFT__VI        0x00000004
#define DIDT_DBR_CTRL0__PHASE_OFFSET__SHIFT__VI         0x00000002
#define DIDT_DBR_CTRL0__UNUSED_0__SHIFT__VI             0x00000006
#define DIDT_DBR_CTRL0__USE_REF_CLOCK__SHIFT__VI        0x00000001
#define DIDT_DBR_CTRL1__MAX_POWER__SHIFT__VI            0x00000010
#define DIDT_DBR_CTRL1__MIN_POWER__SHIFT__VI            0x00000000
#define DIDT_DBR_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT__VI 0x0000001b
#define DIDT_DBR_CTRL2__MAX_POWER_DELTA__SHIFT__VI      0x00000000
#define DIDT_DBR_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT__VI 0x00000010
#define DIDT_DBR_CTRL2__UNUSED_0__SHIFT__VI             0x0000000e
#define DIDT_DBR_CTRL2__UNUSED_1__SHIFT__VI             0x0000001a
#define DIDT_DBR_CTRL2__UNUSED_2__SHIFT__VI             0x0000001f
#define DIDT_DBR_CTRL_OCP__OCP_MAX_POWER__SHIFT__VI     0x00000010
#define DIDT_DBR_CTRL_OCP__UNUSED_0__SHIFT__VI          0x00000000
#define DIDT_DBR_WEIGHT0_3__WEIGHT0__SHIFT__VI          0x00000000
#define DIDT_DBR_WEIGHT0_3__WEIGHT1__SHIFT__VI          0x00000008
#define DIDT_DBR_WEIGHT0_3__WEIGHT2__SHIFT__VI          0x00000010
#define DIDT_DBR_WEIGHT0_3__WEIGHT3__SHIFT__VI          0x00000018
#define DIDT_DBR_WEIGHT4_7__WEIGHT4__SHIFT__VI          0x00000000
#define DIDT_DBR_WEIGHT4_7__WEIGHT5__SHIFT__VI          0x00000008
#define DIDT_DBR_WEIGHT4_7__WEIGHT6__SHIFT__VI          0x00000010
#define DIDT_DBR_WEIGHT4_7__WEIGHT7__SHIFT__VI          0x00000018
#define DIDT_DBR_WEIGHT8_11__WEIGHT10__SHIFT__VI        0x00000010
#define DIDT_DBR_WEIGHT8_11__WEIGHT11__SHIFT__VI        0x00000018
#define DIDT_DBR_WEIGHT8_11__WEIGHT8__SHIFT__VI         0x00000000
#define DIDT_DBR_WEIGHT8_11__WEIGHT9__SHIFT__VI         0x00000008
#define DIDT_DB_CTRL0__UNUSED_0__SHIFT__VI              0x00000006
#define DIDT_DB_CTRL2__UNUSED_0__SHIFT__VI              0x0000000e
#define DIDT_DB_CTRL2__UNUSED_1__SHIFT__VI              0x0000001a
#define DIDT_DB_CTRL2__UNUSED_2__SHIFT__VI              0x0000001f
#define DIDT_DB_CTRL_OCP__OCP_MAX_POWER__SHIFT__VI      0x00000010
#define DIDT_DB_CTRL_OCP__UNUSED_0__SHIFT__VI           0x00000000
#define DIDT_SQ_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT__VI 0x00000006
#define DIDT_SQ_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT__VI 0x0000000c
#define DIDT_SQ_CTRL0__UNUSED_0__SHIFT__VI              0x00000006
#define DIDT_SQ_CTRL2__UNUSED_0__SHIFT__VI              0x0000000e
#define DIDT_SQ_CTRL2__UNUSED_1__SHIFT__VI              0x0000001a
#define DIDT_SQ_CTRL2__UNUSED_2__SHIFT__VI              0x0000001f
#define DIDT_SQ_CTRL_OCP__OCP_MAX_POWER__SHIFT__VI      0x00000010
#define DIDT_SQ_CTRL_OCP__UNUSED_0__SHIFT__VI           0x00000000
#define DIDT_TCP_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT__VI 0x00000006
#define DIDT_TCP_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT__VI 0x0000000c
#define DIDT_TCP_CTRL0__UNUSED_0__SHIFT__VI             0x00000006
#define DIDT_TCP_CTRL2__UNUSED_0__SHIFT__VI             0x0000000e
#define DIDT_TCP_CTRL2__UNUSED_1__SHIFT__VI             0x0000001a
#define DIDT_TCP_CTRL2__UNUSED_2__SHIFT__VI             0x0000001f
#define DIDT_TCP_CTRL_OCP__OCP_MAX_POWER__SHIFT__VI     0x00000010
#define DIDT_TCP_CTRL_OCP__UNUSED_0__SHIFT__VI          0x00000000
#define DIDT_TD_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT__VI 0x00000006
#define DIDT_TD_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT__VI 0x0000000c
#define DIDT_TD_CTRL0__UNUSED_0__SHIFT__VI              0x00000006
#define DIDT_TD_CTRL2__UNUSED_0__SHIFT__VI              0x0000000e
#define DIDT_TD_CTRL2__UNUSED_1__SHIFT__VI              0x0000001a
#define DIDT_TD_CTRL2__UNUSED_2__SHIFT__VI              0x0000001f
#define DIDT_TD_CTRL_OCP__OCP_MAX_POWER__SHIFT__VI      0x00000010
#define DIDT_TD_CTRL_OCP__UNUSED_0__SHIFT__VI           0x00000000
#define DIG_BE_CNTL__DIG_FE_SOURCE_SELECT__SHIFT__VI    0x00000008
#define DIG_BE_CNTL__DIG_HPD_SELECT__SHIFT__VI          0x0000001c
#define DIG_BE_CNTL__DIG_MODE__SHIFT__VI                0x00000010
#define DIG_BE_EN_CNTL__DIG_ENABLE__SHIFT__VI           0x00000000
#define DIG_BE_EN_CNTL__DIG_SYMCLK_BE_ON__SHIFT__VI     0x00000008
#define DIG_DISPCLK_SWITCH_CNTL__DIG_DISPCLK_SWITCH_POINT__SHIFT__VI 0x00000000
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT_ACK__SHIFT__VI 0x00000008
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT_MASK__SHIFT__VI 0x0000000c
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT__SHIFT__VI 0x00000004
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED__SHIFT__VI 0x00000000
#define DIG_FE_CNTL__DIG_DUAL_LINK_ENABLE__SHIFT__VI    0x00000010
#define DIG_FE_CNTL__DIG_RB_SWITCH_EN__SHIFT__VI        0x00000014
#define DIG_FE_CNTL__DIG_SOURCE_SELECT__SHIFT__VI       0x00000000
#define DIG_FE_CNTL__DIG_START__SHIFT__VI               0x0000000a
#define DIG_FE_CNTL__DIG_STEREOSYNC_GATE_EN__SHIFT__VI  0x00000008
#define DIG_FE_CNTL__DIG_STEREOSYNC_SELECT__SHIFT__VI   0x00000004
#define DIG_FE_CNTL__DIG_SWAP__SHIFT__VI                0x00000012
#define DIG_FE_CNTL__DIG_SYMCLK_FE_ON__SHIFT__VI        0x00000018
#define DIG_FE_TEST_DEBUG_DATA__DIG_FE_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define DIG_FE_TEST_DEBUG_INDEX__DIG_FE_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define DIG_FE_TEST_DEBUG_INDEX__DIG_FE_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define DIG_FIFO_STATUS__DIG_FIFO_CALIBRATED__SHIFT__VI 0x0000001d
#define DIG_FIFO_STATUS__DIG_FIFO_CAL_AVERAGE_LEVEL__SHIFT__VI 0x0000000a
#define DIG_FIFO_STATUS__DIG_FIFO_ERROR_ACK__SHIFT__VI  0x00000008
#define DIG_FIFO_STATUS__DIG_FIFO_FORCE_RECAL_AVERAGE__SHIFT__VI 0x0000001e
#define DIG_FIFO_STATUS__DIG_FIFO_FORCE_RECOMP_MINMAX__SHIFT__VI 0x0000001f
#define DIG_FIFO_STATUS__DIG_FIFO_LEVEL_ERROR__SHIFT__VI 0x00000000
#define DIG_FIFO_STATUS__DIG_FIFO_MAXIMUM_LEVEL__SHIFT__VI 0x00000010
#define DIG_FIFO_STATUS__DIG_FIFO_MINIMUM_LEVEL__SHIFT__VI 0x00000016
#define DIG_FIFO_STATUS__DIG_FIFO_OVERWRITE_LEVEL__SHIFT__VI 0x00000002
#define DIG_FIFO_STATUS__DIG_FIFO_USE_OVERWRITE_LEVEL__SHIFT__VI 0x00000001
#define DIG_LANE_ENABLE__DIG_CLK_EN__SHIFT__VI          0x00000008
#define DIG_LANE_ENABLE__DIG_LANE0EN__SHIFT__VI         0x00000000
#define DIG_LANE_ENABLE__DIG_LANE1EN__SHIFT__VI         0x00000001
#define DIG_LANE_ENABLE__DIG_LANE2EN__SHIFT__VI         0x00000002
#define DIG_LANE_ENABLE__DIG_LANE3EN__SHIFT__VI         0x00000003
#define DIG_SOFT_RESET__DIGA_BE_SOFT_RESET__SHIFT__VI   0x00000001
#define DIG_SOFT_RESET__DIGA_FE_SOFT_RESET__SHIFT__VI   0x00000000
#define DIG_SOFT_RESET__DIGB_BE_SOFT_RESET__SHIFT__VI   0x00000005
#define DIG_SOFT_RESET__DIGB_FE_SOFT_RESET__SHIFT__VI   0x00000004
#define DIG_SOFT_RESET__DIGC_BE_SOFT_RESET__SHIFT__VI   0x00000009
#define DIG_SOFT_RESET__DIGC_FE_SOFT_RESET__SHIFT__VI   0x00000008
#define DIG_SOFT_RESET__DIGD_BE_SOFT_RESET__SHIFT__VI   0x0000000d
#define DIG_SOFT_RESET__DIGD_FE_SOFT_RESET__SHIFT__VI   0x0000000c
#define DIG_SOFT_RESET__DIGE_BE_SOFT_RESET__SHIFT__VI   0x00000011
#define DIG_SOFT_RESET__DIGE_FE_SOFT_RESET__SHIFT__VI   0x00000010
#define DIG_SOFT_RESET__DIGF_BE_SOFT_RESET__SHIFT__VI   0x00000015
#define DIG_SOFT_RESET__DIGF_FE_SOFT_RESET__SHIFT__VI   0x00000014
#define DIG_SOFT_RESET__DIGG_BE_SOFT_RESET__SHIFT__VI   0x00000019
#define DIG_SOFT_RESET__DIGG_FE_SOFT_RESET__SHIFT__VI   0x00000018
#define DIG_SOFT_RESET__DPDBG_SOFT_RESET__SHIFT__VI     0x0000001f
#define DIG_TEST_DEBUG_DATA__DIG_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define DIG_TEST_DEBUG_INDEX__DIG_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define DIG_TEST_DEBUG_INDEX__DIG_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define DISPCLK_CGTT_BLK_CTRL_REG__CGTT_DISPCLK_OVERRIDE__SHIFT__VI 0x0000000c
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_OVR_EN__SHIFT__VI 0x0000001e
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_RESET__SHIFT__VI 0x0000001c
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_STATE__SHIFT__VI 0x0000001d
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_CHG_FWD_CORR_DISABLE__SHIFT__VI 0x0000001f
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_FREQ_RAMP_DONE__SHIFT__VI 0x00000014
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_MAX_ERRDET_CYCLES__SHIFT__VI 0x00000019
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_STEP_DELAY__SHIFT__VI 0x00000000
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_STEP_SIZE__SHIFT__VI 0x00000010
#define DISPPLL_BG_CNTL__DISPPLL_BG_ADJ__SHIFT__VI      0x00000004
#define DISPPLL_BG_CNTL__DISPPLL_BG_PDN__SHIFT__VI      0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_LS_DONE_INTERRUPT__SHIFT__VI 0x00000014
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_SW_DONE_INTERRUPT__SHIFT__VI 0x00000013
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_INTERRUPT__SHIFT__VI 0x0000001a
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT__VI 0x00000019
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT__VI 0x0000001b
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT0__SHIFT__VI 0x0000001c
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT1__SHIFT__VI 0x0000001d
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT2__SHIFT__VI 0x0000001e
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_FORCE_COUNT_NOW_INTERRUPT__SHIFT__VI 0x00000006
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT__VI 0x00000005
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT__VI 0x0000000a
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_SNAPSHOT_INTERRUPT__SHIFT__VI 0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_TRIGA_INTERRUPT__SHIFT__VI 0x00000007
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_TRIGB_INTERRUPT__SHIFT__VI 0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_VSYNC_NOM_INTERRUPT__SHIFT__VI 0x00000009
#define DISP_INTERRUPT_STATUS_CONTINUE2__D3BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT__VI 0x00000001
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT__SHIFT__VI 0x00000011
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_RX_INTERRUPT__SHIFT__VI 0x00000012
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGC_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT__VI 0x0000000f
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGC_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT__VI 0x00000010
#define DISP_INTERRUPT_STATUS_CONTINUE2__DISP_INTERRUPT_STATUS_CONTINUE3__SHIFT__VI 0x0000001f
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT__SHIFT__VI 0x00000003
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT__SHIFT__VI 0x00000002
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D4_VLINE2_INTERRUPT__SHIFT__VI 0x00000015
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D5_VLINE2_INTERRUPT__SHIFT__VI 0x00000016
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D6_VLINE2_INTERRUPT__SHIFT__VI 0x00000017
#define DISP_INTERRUPT_STATUS_CONTINUE2__SCL_DISP3_MODE_CHANGE_INTERRUPT__SHIFT__VI 0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE3__AUX4_LS_DONE_INTERRUPT__SHIFT__VI 0x00000014
#define DISP_INTERRUPT_STATUS_CONTINUE3__AUX4_SW_DONE_INTERRUPT__SHIFT__VI 0x00000013
#define DISP_INTERRUPT_STATUS_CONTINUE3__BUFMGR_IHIF_INTERRUPT__SHIFT__VI 0x00000015
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_INTERRUPT__SHIFT__VI 0x0000001a
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT__VI 0x00000019
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT__VI 0x0000001b
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT0__SHIFT__VI 0x0000001c
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT1__SHIFT__VI 0x0000001d
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT2__SHIFT__VI 0x0000001e
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_FORCE_COUNT_NOW_INTERRUPT__SHIFT__VI 0x00000006
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT__VI 0x00000005
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT__VI 0x0000000a
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_SNAPSHOT_INTERRUPT__SHIFT__VI 0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_TRIGA_INTERRUPT__SHIFT__VI 0x00000007
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_TRIGB_INTERRUPT__SHIFT__VI 0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_VSYNC_NOM_INTERRUPT__SHIFT__VI 0x00000009
#define DISP_INTERRUPT_STATUS_CONTINUE3__D4BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT__VI 0x00000001
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT__SHIFT__VI 0x00000011
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_RX_INTERRUPT__SHIFT__VI 0x00000012
#define DISP_INTERRUPT_STATUS_CONTINUE3__DIGD_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT__VI 0x0000000f
#define DISP_INTERRUPT_STATUS_CONTINUE3__DIGD_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT__VI 0x00000010
#define DISP_INTERRUPT_STATUS_CONTINUE3__DISP_INTERRUPT_STATUS_CONTINUE4__SHIFT__VI 0x0000001f
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT__SHIFT__VI 0x00000003
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT__SHIFT__VI 0x00000002
#define DISP_INTERRUPT_STATUS_CONTINUE3__SCL_DISP4_MODE_CHANGE_INTERRUPT__SHIFT__VI 0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE3__WBSCL_DATA_OVERFLOW_INTERRUPT__SHIFT__VI 0x00000017
#define DISP_INTERRUPT_STATUS_CONTINUE3__WBSCL_HOST_CONFLICT_INTERRUPT__SHIFT__VI 0x00000016
#define DISP_INTERRUPT_STATUS_CONTINUE4__AUX5_LS_DONE_INTERRUPT__SHIFT__VI 0x00000014
#define DISP_INTERRUPT_STATUS_CONTINUE4__AUX5_SW_DONE_INTERRUPT__SHIFT__VI 0x00000013
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_INTERRUPT__SHIFT__VI 0x00000017
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT__VI 0x00000016
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT__VI 0x00000018
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT0__SHIFT__VI 0x0000001c
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT1__SHIFT__VI 0x0000001d
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT2__SHIFT__VI 0x0000001e
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_INTERRUPT__SHIFT__VI 0x0000001a
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT__VI 0x00000019
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT__VI 0x0000001b
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_FORCE_COUNT_NOW_INTERRUPT__SHIFT__VI 0x00000006
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT__VI 0x00000005
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT__VI 0x0000000a
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_SNAPSHOT_INTERRUPT__SHIFT__VI 0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_TRIGA_INTERRUPT__SHIFT__VI 0x00000007
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_TRIGB_INTERRUPT__SHIFT__VI 0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_VSYNC_NOM_INTERRUPT__SHIFT__VI 0x00000009
#define DISP_INTERRUPT_STATUS_CONTINUE4__D5BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT__VI 0x00000001
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT__SHIFT__VI 0x00000011
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_RX_INTERRUPT__SHIFT__VI 0x00000012
#define DISP_INTERRUPT_STATUS_CONTINUE4__DIGE_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT__VI 0x0000000f
#define DISP_INTERRUPT_STATUS_CONTINUE4__DIGE_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT__VI 0x00000010
#define DISP_INTERRUPT_STATUS_CONTINUE4__DISP_INTERRUPT_STATUS_CONTINUE5__SHIFT__VI 0x0000001f
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT__SHIFT__VI 0x00000003
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT__SHIFT__VI 0x00000002
#define DISP_INTERRUPT_STATUS_CONTINUE4__SCL_DISP5_MODE_CHANGE_INTERRUPT__SHIFT__VI 0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE5__AUX6_LS_DONE_INTERRUPT__SHIFT__VI 0x00000014
#define DISP_INTERRUPT_STATUS_CONTINUE5__AUX6_SW_DONE_INTERRUPT__SHIFT__VI 0x00000013
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT0__SHIFT__VI 0x00000019
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT1__SHIFT__VI 0x0000001a
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT2__SHIFT__VI 0x0000001b
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_INTERRUPT__SHIFT__VI 0x00000017
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT__VI 0x00000016
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT__VI 0x00000018
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_FORCE_COUNT_NOW_INTERRUPT__SHIFT__VI 0x00000006
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT__VI 0x00000005
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT__VI 0x0000000a
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_SNAPSHOT_INTERRUPT__SHIFT__VI 0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_TRIGA_INTERRUPT__SHIFT__VI 0x00000007
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_TRIGB_INTERRUPT__SHIFT__VI 0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT0__SHIFT__VI 0x0000001c
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT1__SHIFT__VI 0x0000001d
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT2__SHIFT__VI 0x0000001e
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VSYNC_NOM_INTERRUPT__SHIFT__VI 0x00000009
#define DISP_INTERRUPT_STATUS_CONTINUE5__D6BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT__VI 0x00000001
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT__SHIFT__VI 0x00000011
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_RX_INTERRUPT__SHIFT__VI 0x00000012
#define DISP_INTERRUPT_STATUS_CONTINUE5__DIGF_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT__VI 0x0000000f
#define DISP_INTERRUPT_STATUS_CONTINUE5__DIGF_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT__VI 0x00000010
#define DISP_INTERRUPT_STATUS_CONTINUE5__DISP_INTERRUPT_STATUS_CONTINUE6__SHIFT__VI 0x0000001f
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT__SHIFT__VI 0x00000003
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT__SHIFT__VI 0x00000002
#define DISP_INTERRUPT_STATUS_CONTINUE5__SCL_DISP6_MODE_CHANGE_INTERRUPT__SHIFT__VI 0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX1_GTC_SYNC_ERROR_INTERRUPT__SHIFT__VI 0x00000012
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX1_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT__VI 0x00000011
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX2_GTC_SYNC_ERROR_INTERRUPT__SHIFT__VI 0x00000014
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX2_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT__VI 0x00000013
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX3_GTC_SYNC_ERROR_INTERRUPT__SHIFT__VI 0x00000016
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX3_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT__VI 0x00000015
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX4_GTC_SYNC_ERROR_INTERRUPT__SHIFT__VI 0x00000018
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX4_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT__VI 0x00000017
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX5_GTC_SYNC_ERROR_INTERRUPT__SHIFT__VI 0x0000001a
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX5_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT__VI 0x00000019
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX6_GTC_SYNC_ERROR_INTERRUPT__SHIFT__VI 0x0000001c
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX6_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT__VI 0x0000001b
#define DISP_INTERRUPT_STATUS_CONTINUE6__BUFMGR_CWB0_IHIF_INTERRUPT__SHIFT__VI 0x00000009
#define DISP_INTERRUPT_STATUS_CONTINUE6__BUFMGR_CWB1_IHIF_INTERRUPT__SHIFT__VI 0x0000000a
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x00000001
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x00000002
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x00000003
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x00000005
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x00000006
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x00000007
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE6__DIGG_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT__VI 0x0000000f
#define DISP_INTERRUPT_STATUS_CONTINUE6__DIGG_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT__VI 0x00000010
#define DISP_INTERRUPT_STATUS_CONTINUE6__DISP_INTERRUPT_STATUS_CONTINUE7__SHIFT__VI 0x0000001f
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x00000001
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x00000002
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x00000003
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x00000005
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x00000006
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x00000007
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x00000009
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x0000000a
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x0000000b
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x0000000c
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x0000000d
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x0000000e
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x0000000f
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x00000010
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x00000011
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x00000012
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x00000013
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x00000014
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x00000015
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x00000016
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x00000017
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x00000018
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x00000019
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x0000001a
#define DISP_INTERRUPT_STATUS_CONTINUE7__DISP_INTERRUPT_STATUS_CONTINUE8__SHIFT__VI 0x0000001f
#define DISP_INTERRUPT_STATUS_CONTINUE7__WB_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x0000001b
#define DISP_INTERRUPT_STATUS_CONTINUE7__WB_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x0000001c
#define DISP_INTERRUPT_STATUS_CONTINUE7__WB_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x0000001d
#define DISP_INTERRUPT_STATUS_CONTINUE7__WB_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x0000001e
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x00000001
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x00000002
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x00000003
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x00000005
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x00000006
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x00000007
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x00000009
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x0000000a
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x0000000b
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x0000000c
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x0000000d
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x0000000e
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x0000000f
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x00000010
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x00000011
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x00000012
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x00000013
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x00000014
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x00000015
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x00000016
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x00000017
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x00000018
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x00000019
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x0000001a
#define DISP_INTERRUPT_STATUS_CONTINUE8__DISP_INTERRUPT_STATUS_CONTINUE9__SHIFT__VI 0x0000001f
#define DISP_INTERRUPT_STATUS_CONTINUE8__WB_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x0000001b
#define DISP_INTERRUPT_STATUS_CONTINUE8__WB_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x0000001c
#define DISP_INTERRUPT_STATUS_CONTINUE8__WB_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x0000001d
#define DISP_INTERRUPT_STATUS_CONTINUE8__WB_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x0000001e
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x00000000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x00000001
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x00000002
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x00000003
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x00000005
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x00000006
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x00000007
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x00000009
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x0000000a
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x0000000b
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x0000000c
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x0000000d
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x0000000e
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x0000000f
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x00000010
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x00000011
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER0_INTERRUPT__SHIFT__VI 0x00000012
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER1_INTERRUPT__SHIFT__VI 0x00000013
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER2_INTERRUPT__SHIFT__VI 0x00000014
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER3_INTERRUPT__SHIFT__VI 0x00000015
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER4_INTERRUPT__SHIFT__VI 0x00000016
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER5_INTERRUPT__SHIFT__VI 0x00000017
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER6_INTERRUPT__SHIFT__VI 0x00000018
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER7_INTERRUPT__SHIFT__VI 0x00000019
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x0000001a
#define DISP_INTERRUPT_STATUS_CONTINUE9__WB_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT__VI 0x0000001b
#define DISP_INTERRUPT_STATUS_CONTINUE__AUX2_LS_DONE_INTERRUPT__SHIFT__VI 0x00000014
#define DISP_INTERRUPT_STATUS_CONTINUE__AUX2_SW_DONE_INTERRUPT__SHIFT__VI 0x00000013
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_INTERRUPT__SHIFT__VI 0x0000001a
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT__VI 0x00000019
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT__VI 0x0000001b
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT0__SHIFT__VI 0x0000001c
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT1__SHIFT__VI 0x0000001d
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT2__SHIFT__VI 0x0000001e
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_FORCE_COUNT_NOW_INTERRUPT__SHIFT__VI 0x00000006
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT__VI 0x00000005
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT__VI 0x0000000a
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_SNAPSHOT_INTERRUPT__SHIFT__VI 0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_TRIGA_INTERRUPT__SHIFT__VI 0x00000007
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_TRIGB_INTERRUPT__SHIFT__VI 0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_VSYNC_NOM_INTERRUPT__SHIFT__VI 0x00000009
#define DISP_INTERRUPT_STATUS_CONTINUE__D2BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT__VI 0x00000001
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT__SHIFT__VI 0x00000011
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_RX_INTERRUPT__SHIFT__VI 0x00000012
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT__VI 0x0000000f
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT__VI 0x00000010
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D1_VLINE2_INTERRUPT__SHIFT__VI 0x00000015
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT__SHIFT__VI 0x00000003
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE2_INTERRUPT__SHIFT__VI 0x00000016
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT__SHIFT__VI 0x00000002
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D3_VLINE2_INTERRUPT__SHIFT__VI 0x00000017
#define DISP_INTERRUPT_STATUS_CONTINUE__SCL_DISP2_MODE_CHANGE_INTERRUPT__SHIFT__VI 0x00000000
#define DISP_INTERRUPT_STATUS__AUX1_LS_DONE_INTERRUPT__SHIFT__VI 0x00000014
#define DISP_INTERRUPT_STATUS__AUX1_SW_DONE_INTERRUPT__SHIFT__VI 0x00000013
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_COUNT_NOW_INTERRUPT__SHIFT__VI 0x00000006
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT__VI 0x00000005
#define DISP_INTERRUPT_STATUS__CRTC1_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT__VI 0x0000000a
#define DISP_INTERRUPT_STATUS__CRTC1_SNAPSHOT_INTERRUPT__SHIFT__VI 0x00000004
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGA_INTERRUPT__SHIFT__VI 0x00000007
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGB_INTERRUPT__SHIFT__VI 0x00000008
#define DISP_INTERRUPT_STATUS__CRTC1_VSYNC_NOM_INTERRUPT__SHIFT__VI 0x00000009
#define DISP_INTERRUPT_STATUS__D1BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT__VI 0x00000001
#define DISP_INTERRUPT_STATUS__DACA_AUTODETECT_INTERRUPT__SHIFT__VI 0x00000016
#define DISP_INTERRUPT_STATUS__DACB_AUTODETECT_INTERRUPT__SHIFT__VI 0x00000017
#define DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT__SHIFT__VI 0x00000011
#define DISP_INTERRUPT_STATUS__DC_HPD1_RX_INTERRUPT__SHIFT__VI 0x00000012
#define DISP_INTERRUPT_STATUS__DC_I2C_HW_DONE_INTERRUPT__SHIFT__VI 0x00000019
#define DISP_INTERRUPT_STATUS__DC_I2C_SW_DONE_INTERRUPT__SHIFT__VI 0x00000018
#define DISP_INTERRUPT_STATUS__DIGA_DISPCLK_SWITCH_ALLOWED_INTERRUPT__SHIFT__VI 0x00000015
#define DISP_INTERRUPT_STATUS__DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT__VI 0x0000000f
#define DISP_INTERRUPT_STATUS__DIGA_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT__VI 0x00000010
#define DISP_INTERRUPT_STATUS__DMCU_SCP_INT__SHIFT__VI  0x0000001b
#define DISP_INTERRUPT_STATUS__DMCU_UC_INTERNAL_INT__SHIFT__VI 0x0000001a
#define DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT__SHIFT__VI 0x00000003
#define DMCU_CTRL__DMCU_ENABLE__SHIFT__VI               0x00000004
#define DMCU_CTRL__UC_REG_RD_TIMEOUT__SHIFT__VI         0x00000010
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_AUX_INT_CLEAR__SHIFT__VI 0x00000016
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_AUX_INT_OCCURRED__SHIFT__VI 0x00000016
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_CPU_INT_CLEAR__SHIFT__VI 0x00000018
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_CPU_INT_OCCURRED__SHIFT__VI 0x00000018
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_I2C_INT_CLEAR__SHIFT__VI 0x00000017
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_I2C_INT_OCCURRED__SHIFT__VI 0x00000017
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG1_TIMEOUT_INT_CLEAR__SHIFT__VI 0x00000019
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG1_TIMEOUT_INT_OCCURRED__SHIFT__VI 0x00000019
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG2_TIMEOUT_INT_CLEAR__SHIFT__VI 0x0000001a
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG2_TIMEOUT_INT_OCCURRED__SHIFT__VI 0x0000001a
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG3_TIMEOUT_INT_CLEAR__SHIFT__VI 0x0000001b
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG3_TIMEOUT_INT_OCCURRED__SHIFT__VI 0x0000001b
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG4_TIMEOUT_INT_CLEAR__SHIFT__VI 0x0000001c
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG4_TIMEOUT_INT_OCCURRED__SHIFT__VI 0x0000001c
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_BS_INTERVAL_ERROR_THRESH_EXCEEDED_INT_CLEAR__SHIFT__VI 0x0000000a
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_BS_INTERVAL_ERROR_THRESH_EXCEEDED_INT_OCCURRED__SHIFT__VI 0x0000000a
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DESKEW_FIFO_OVERFLOW_INT_CLEAR__SHIFT__VI 0x00000015
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DESKEW_FIFO_OVERFLOW_INT_OCCURRED__SHIFT__VI 0x00000015
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DETECT_SR_LOCK_INT_CLEAR__SHIFT__VI 0x00000011
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DETECT_SR_LOCK_INT_OCCURRED__SHIFT__VI 0x00000011
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DISPARITY_ERROR_THRESH_EXCEEDED_INT_CLEAR__SHIFT__VI 0x0000000d
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DISPARITY_ERROR_THRESH_EXCEEDED_INT_OCCURRED__SHIFT__VI 0x0000000d
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_ECF_ERROR_THRESH_EXCEEDED_INT_CLEAR__SHIFT__VI 0x00000010
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_ECF_ERROR_THRESH_EXCEEDED_INT_OCCURRED__SHIFT__VI 0x00000010
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_EXCESSIVE_ERROR_INT_CLEAR__SHIFT__VI 0x00000014
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_EXCESSIVE_ERROR_INT_OCCURRED__SHIFT__VI 0x00000014
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_LOSS_OF_ALIGN_INT_CLEAR__SHIFT__VI 0x00000012
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_LOSS_OF_ALIGN_INT_OCCURRED__SHIFT__VI 0x00000012
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_LOSS_OF_DESKEW_INT_CLEAR__SHIFT__VI 0x00000013
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_LOSS_OF_DESKEW_INT_OCCURRED__SHIFT__VI 0x00000013
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_SR_INTERVAL_ERROR_THRESH_EXCEEDED_INT_CLEAR__SHIFT__VI 0x0000000b
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_SR_INTERVAL_ERROR_THRESH_EXCEEDED_INT_OCCURRED__SHIFT__VI 0x0000000b
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_SYMBOL_ERROR_THRESH_EXCEEDED_INT_CLEAR__SHIFT__VI 0x0000000c
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_SYMBOL_ERROR_THRESH_EXCEEDED_INT_OCCURRED__SHIFT__VI 0x0000000c
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_TEST_PATTERN_ERROR_THRESH_EXCEEDED_INT_CLEAR__SHIFT__VI 0x0000000f
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_TEST_PATTERN_ERROR_THRESH_EXCEEDED_INT_OCCURRED__SHIFT__VI 0x0000000f
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_TRAINING_ERROR_THRESH_EXCEEDED_INT_CLEAR__SHIFT__VI 0x0000000e
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_TRAINING_ERROR_THRESH_EXCEEDED_INT_OCCURRED__SHIFT__VI 0x0000000e
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_MSA_RECEIVED_INT_CLEAR__SHIFT__VI 0x00000000
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_MSA_RECEIVED_INT_OCCURRED__SHIFT__VI 0x00000000
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_SDP_RECEIVED_INT_CLEAR__SHIFT__VI 0x00000004
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_SDP_RECEIVED_INT_OCCURRED__SHIFT__VI 0x00000004
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_CLEAR__SHIFT__VI 0x00000001
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_OCCURRED__SHIFT__VI 0x00000001
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VERTICAL_INT0_CLEAR__SHIFT__VI 0x00000002
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VERTICAL_INT0_OCCURRED__SHIFT__VI 0x00000002
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VERTICAL_INT1_CLEAR__SHIFT__VI 0x00000003
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VERTICAL_INT1_OCCURRED__SHIFT__VI 0x00000003
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_MSA_RECEIVED_INT_CLEAR__SHIFT__VI 0x00000005
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_MSA_RECEIVED_INT_OCCURRED__SHIFT__VI 0x00000005
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_SDP_RECEIVED_INT_CLEAR__SHIFT__VI 0x00000009
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_SDP_RECEIVED_INT_OCCURRED__SHIFT__VI 0x00000009
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_CLEAR__SHIFT__VI 0x00000006
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_OCCURRED__SHIFT__VI 0x00000006
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VERTICAL_INT0_CLEAR__SHIFT__VI 0x00000007
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VERTICAL_INT0_OCCURRED__SHIFT__VI 0x00000007
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VERTICAL_INT1_CLEAR__SHIFT__VI 0x00000008
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VERTICAL_INT1_OCCURRED__SHIFT__VI 0x00000008
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_AUX_INT_TO_UC_EN__SHIFT__VI 0x00000016
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_CPU_INT_TO_UC_EN__SHIFT__VI 0x00000018
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_I2C_INT_TO_UC_EN__SHIFT__VI 0x00000017
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_MSG1_TIMEOUT_INT_TO_UC_EN__SHIFT__VI 0x00000019
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_MSG2_TIMEOUT_INT_TO_UC_EN__SHIFT__VI 0x0000001a
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_MSG3_TIMEOUT_INT_TO_UC_EN__SHIFT__VI 0x0000001b
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_MSG4_TIMEOUT_INT_TO_UC_EN__SHIFT__VI 0x0000001c
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_BS_INTERVAL_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN__SHIFT__VI 0x0000000a
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_DESKEW_FIFO_OVERFLOW_INT_TO_UC_EN__SHIFT__VI 0x00000015
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_DETECT_SR_LOCK_INT_TO_UC_EN__SHIFT__VI 0x00000011
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_DISPARITY_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN__SHIFT__VI 0x0000000d
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_ECF_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN__SHIFT__VI 0x00000010
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_EXCESSIVE_ERROR_INT_TO_UC_EN__SHIFT__VI 0x00000014
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_LOSS_OF_ALIGN_INT_TO_UC_EN__SHIFT__VI 0x00000012
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_LOSS_OF_DESKEW_INT_TO_UC_EN__SHIFT__VI 0x00000013
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_SR_INTERVAL_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN__SHIFT__VI 0x0000000b
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_SYMBOL_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN__SHIFT__VI 0x0000000c
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_TEST_PATTERN_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN__SHIFT__VI 0x0000000f
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_TRAINING_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN__SHIFT__VI 0x0000000e
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD0P0_MSA_RECEIVED_INT_TO_UC_EN__SHIFT__VI 0x00000000
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD0P0_SDP_RECEIVED_INT_TO_UC_EN__SHIFT__VI 0x00000004
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD0P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_TO_UC_EN__SHIFT__VI 0x00000001
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD0P0_VERTICAL_INT0_TO_UC_EN__SHIFT__VI 0x00000002
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD0P0_VERTICAL_INT1_TO_UC_EN__SHIFT__VI 0x00000003
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD1P0_MSA_RECEIVED_INT_TO_UC_EN__SHIFT__VI 0x00000005
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD1P0_SDP_RECEIVED_INT_TO_UC_EN__SHIFT__VI 0x00000009
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD1P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_TO_UC_EN__SHIFT__VI 0x00000006
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD1P0_VERTICAL_INT0_TO_UC_EN__SHIFT__VI 0x00000007
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD1P0_VERTICAL_INT1_TO_UC_EN__SHIFT__VI 0x00000008
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_AUX_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000016
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_CPU_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000018
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_I2C_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000017
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_MSG1_TIMEOUT_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000019
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_MSG2_TIMEOUT_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001a
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_MSG3_TIMEOUT_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001b
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_MSG4_TIMEOUT_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001c
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_BS_INTERVAL_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000a
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_DESKEW_FIFO_OVERFLOW_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000015
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_DETECT_SR_LOCK_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000011
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_DISPARITY_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000d
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_ECF_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000010
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_EXCESSIVE_ERROR_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000014
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_LOSS_OF_ALIGN_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000012
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_LOSS_OF_DESKEW_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000013
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_SR_INTERVAL_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000b
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_SYMBOL_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000c
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_TEST_PATTERN_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000f
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_TRAINING_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000e
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD0P0_MSA_RECEIVED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000000
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD0P0_SDP_RECEIVED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000004
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD0P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000001
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD0P0_VERTICAL_INT0_XIRQ_IRQ_SEL__SHIFT__VI 0x00000002
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD0P0_VERTICAL_INT1_XIRQ_IRQ_SEL__SHIFT__VI 0x00000003
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD1P0_MSA_RECEIVED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000005
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD1P0_SDP_RECEIVED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000009
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD1P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000006
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD1P0_VERTICAL_INT0_XIRQ_IRQ_SEL__SHIFT__VI 0x00000007
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD1P0_VERTICAL_INT1_XIRQ_IRQ_SEL__SHIFT__VI 0x00000008
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_DOWN_INT_CLEAR__SHIFT__VI 0x00000012
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_DOWN_INT_OCCURRED__SHIFT__VI 0x00000012
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_UP_INT_CLEAR__SHIFT__VI 0x0000000c
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_UP_INT_OCCURRED__SHIFT__VI 0x0000000c
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_DOWN_INT_CLEAR__SHIFT__VI 0x00000013
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_DOWN_INT_OCCURRED__SHIFT__VI 0x00000013
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_UP_INT_CLEAR__SHIFT__VI 0x0000000d
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_UP_INT_OCCURRED__SHIFT__VI 0x0000000d
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_DOWN_INT_CLEAR__SHIFT__VI 0x00000014
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_DOWN_INT_OCCURRED__SHIFT__VI 0x00000014
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_UP_INT_CLEAR__SHIFT__VI 0x0000000e
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_UP_INT_OCCURRED__SHIFT__VI 0x0000000e
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_DOWN_INT_CLEAR__SHIFT__VI 0x00000015
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_DOWN_INT_OCCURRED__SHIFT__VI 0x00000015
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_UP_INT_CLEAR__SHIFT__VI 0x0000000f
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_UP_INT_OCCURRED__SHIFT__VI 0x0000000f
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_DOWN_INT_CLEAR__SHIFT__VI 0x00000016
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_DOWN_INT_OCCURRED__SHIFT__VI 0x00000016
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_UP_INT_CLEAR__SHIFT__VI 0x00000010
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_UP_INT_OCCURRED__SHIFT__VI 0x00000010
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_DOWN_INT_CLEAR__SHIFT__VI 0x00000017
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_DOWN_INT_OCCURRED__SHIFT__VI 0x00000017
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_UP_INT_CLEAR__SHIFT__VI 0x00000011
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_UP_INT_OCCURRED__SHIFT__VI 0x00000011
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DSI_POWER_DOWN_INT_CLEAR__SHIFT__VI 0x00000005
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DSI_POWER_DOWN_INT_OCCURRED__SHIFT__VI 0x00000005
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DSI_POWER_UP_INT_CLEAR__SHIFT__VI 0x00000004
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DSI_POWER_UP_INT_OCCURRED__SHIFT__VI 0x00000004
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT__VI 0x00000018
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_OCCURRED__SHIFT__VI 0x00000018
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_CLEAR__SHIFT__VI 0x00000019
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_OCCURRED__SHIFT__VI 0x00000019
#define DMCU_INTERRUPT_STATUS__VBLANK3_INT_CLEAR__SHIFT__VI 0x0000001a
#define DMCU_INTERRUPT_STATUS__VBLANK3_INT_OCCURRED__SHIFT__VI 0x0000001a
#define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR__SHIFT__VI 0x0000001b
#define DMCU_INTERRUPT_STATUS__VBLANK4_INT_OCCURRED__SHIFT__VI 0x0000001b
#define DMCU_INTERRUPT_STATUS__VBLANK5_INT_CLEAR__SHIFT__VI 0x0000001c
#define DMCU_INTERRUPT_STATUS__VBLANK5_INT_OCCURRED__SHIFT__VI 0x0000001c
#define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR__SHIFT__VI 0x0000001d
#define DMCU_INTERRUPT_STATUS__VBLANK6_INT_OCCURRED__SHIFT__VI 0x0000001d
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE0_POWER_DOWN_INT_MASK__SHIFT__VI 0x00000012
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE0_POWER_UP_INT_MASK__SHIFT__VI 0x0000000c
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE1_POWER_DOWN_INT_MASK__SHIFT__VI 0x00000013
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE1_POWER_UP_INT_MASK__SHIFT__VI 0x0000000d
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE2_POWER_DOWN_INT_MASK__SHIFT__VI 0x00000014
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE2_POWER_UP_INT_MASK__SHIFT__VI 0x0000000e
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE3_POWER_DOWN_INT_MASK__SHIFT__VI 0x00000015
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE3_POWER_UP_INT_MASK__SHIFT__VI 0x0000000f
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE4_POWER_DOWN_INT_MASK__SHIFT__VI 0x00000016
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE4_POWER_UP_INT_MASK__SHIFT__VI 0x00000010
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE5_POWER_DOWN_INT_MASK__SHIFT__VI 0x00000017
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE5_POWER_UP_INT_MASK__SHIFT__VI 0x00000011
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DSI_POWER_DOWN_INT_MASK__SHIFT__VI 0x00000005
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DSI_POWER_UP_INT_MASK__SHIFT__VI 0x00000004
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE0_POWER_DOWN_INT_TO_UC_EN__SHIFT__VI 0x00000012
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE0_POWER_UP_INT_TO_UC_EN__SHIFT__VI 0x0000000c
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE1_POWER_DOWN_INT_TO_UC_EN__SHIFT__VI 0x00000013
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE1_POWER_UP_INT_TO_UC_EN__SHIFT__VI 0x0000000d
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE2_POWER_DOWN_INT_TO_UC_EN__SHIFT__VI 0x00000014
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE2_POWER_UP_INT_TO_UC_EN__SHIFT__VI 0x0000000e
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE3_POWER_DOWN_INT_TO_UC_EN__SHIFT__VI 0x00000015
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE3_POWER_UP_INT_TO_UC_EN__SHIFT__VI 0x0000000f
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE4_POWER_DOWN_INT_TO_UC_EN__SHIFT__VI 0x00000016
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE4_POWER_UP_INT_TO_UC_EN__SHIFT__VI 0x00000010
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE5_POWER_DOWN_INT_TO_UC_EN__SHIFT__VI 0x00000017
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE5_POWER_UP_INT_TO_UC_EN__SHIFT__VI 0x00000011
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DSI_POWER_DOWN_INT_TO_UC_EN__SHIFT__VI 0x00000005
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DSI_POWER_UP_INT_TO_UC_EN__SHIFT__VI 0x00000004
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN1_INT_TO_UC_EN__SHIFT__VI 0x00000006
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN2_INT_TO_UC_EN__SHIFT__VI 0x00000007
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN3_INT_TO_UC_EN__SHIFT__VI 0x00000009
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN4_INT_TO_UC_EN__SHIFT__VI 0x0000000a
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN5_INT_TO_UC_EN__SHIFT__VI 0x0000000b
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN6_INT_TO_UC_EN__SHIFT__VI 0x0000001e
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK1_INT_TO_UC_EN__SHIFT__VI 0x00000018
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK2_INT_TO_UC_EN__SHIFT__VI 0x00000019
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK3_INT_TO_UC_EN__SHIFT__VI 0x0000001a
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK4_INT_TO_UC_EN__SHIFT__VI 0x0000001b
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK5_INT_TO_UC_EN__SHIFT__VI 0x0000001c
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK6_INT_TO_UC_EN__SHIFT__VI 0x0000001d
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE0_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000012
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE0_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000c
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE1_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000013
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE1_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000d
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE2_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000014
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE2_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000e
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE3_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000015
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE3_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000f
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE4_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000016
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE4_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000010
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE5_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000017
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE5_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000011
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DSI_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000005
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DSI_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000004
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000006
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000007
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000009
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000a
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000b
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001e
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000018
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000019
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001a
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001b
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001c
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001d
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER0_INT_CLEAR__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER0_INT_OCCURRED__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER1_INT_CLEAR__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER1_INT_OCCURRED__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER2_INT_CLEAR__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER2_INT_OCCURRED__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER3_INT_CLEAR__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER3_INT_OCCURRED__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER4_INT_CLEAR__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER4_INT_OCCURRED__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER5_INT_CLEAR__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER5_INT_OCCURRED__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER6_INT_CLEAR__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER6_INT_OCCURRED__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER7_INT_CLEAR__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER7_INT_OCCURRED__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER0_INT_MASK__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER1_INT_MASK__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER2_INT_MASK__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER3_INT_MASK__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER4_INT_MASK__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER5_INT_MASK__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER6_INT_MASK__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER7_INT_MASK__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER_OFF_INT_MASK__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000010
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000011
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000012
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000013
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000014
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000015
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000016
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000017
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000001a
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000008
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000009
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000a
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000b
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000c
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000d
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000e
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x0000000f
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000019
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000018
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000001
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000002
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000003
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000004
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000005
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000006
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000007
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT__VI 0x00000008
#define DMCU_RAM_ACCESS_CTRL__ERAM_HOST_ACCESS_EN__SHIFT__VI 0x00000004
#define DMCU_RAM_ACCESS_CTRL__IRAM_HOST_ACCESS_EN__SHIFT__VI 0x00000005
#define DMCU_RAM_ACCESS_CTRL__UC_RST_RELEASE_DELAY_CNT__SHIFT__VI 0x00000008
#define DMCU_SMU_INTERRUPT_CNTL__DMCU_SMU_STATIC_SCREEN_INT__SHIFT__VI 0x00000000
#define DMCU_SMU_INTERRUPT_CNTL__DMCU_SMU_STATIC_SCREEN_STATUS__SHIFT__VI 0x00000010
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_CLEAR__SHIFT__VI 0x0000000e
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_OCCURRED__SHIFT__VI 0x0000000e
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_STATUS__SHIFT__VI 0x0000000d
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_CLEAR__SHIFT__VI 0x00000010
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_OCCURRED__SHIFT__VI 0x00000010
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_STATUS__SHIFT__VI 0x0000000f
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_CLEAR__SHIFT__VI 0x00000012
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_OCCURRED__SHIFT__VI 0x00000012
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_STATUS__SHIFT__VI 0x00000011
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_CLEAR__SHIFT__VI 0x00000014
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_OCCURRED__SHIFT__VI 0x00000014
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_STATUS__SHIFT__VI 0x00000013
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_CLEAR__SHIFT__VI 0x00000016
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_OCCURRED__SHIFT__VI 0x00000016
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_STATUS__SHIFT__VI 0x00000015
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_CLEAR__SHIFT__VI 0x00000018
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_OCCURRED__SHIFT__VI 0x00000018
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_STATUS__SHIFT__VI 0x00000017
#define DMCU_UC_CLK_GATING_CNTL__UC_ERAM_RD_DELAY__SHIFT__VI 0x00000008
#define DMCU_UC_CLK_GATING_CNTL__UC_IRAM_RD_DELAY__SHIFT__VI 0x00000000
#define DMCU_UC_CLK_GATING_CNTL__UC_RBBM_RD_CLK_GATING_EN__SHIFT__VI 0x00000010
#define DMIF_ADDR_CALC__ADDR_CONFIG_PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define DMIF_ADDR_CALC__ADDR_CONFIG_ROW_SIZE__SHIFT__VI 0x0000001c
#define DMIF_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__VI 0x00000008
#define DMIF_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__VI    0x0000001e
#define DMIF_ADDR_CONFIG__NUM_PIPES__SHIFT__VI          0x00000000
#define DMIF_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT__VI 0x0000000c
#define DMIF_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define DMIF_ADDR_CONFIG__ROW_SIZE__SHIFT__VI           0x0000001c
#define DMIF_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__VI 0x00000010
#define DMIF_ARBITRATION_CONTROL__PIPE_SWITCH_EFFICIENCY_WEIGHT__SHIFT__VI 0x00000010
#define DMIF_CONTROL__DMIF_CHUNK_BUFF_MARGIN__SHIFT__VI 0x0000001d
#define DMIF_CONTROL__DMIF_DELAY_ARBITRATION__SHIFT__VI 0x00000018
#define DMIF_CONTROL__DMIF_DISABLE_EARLY_RECEIVED_LEVEL_COUNT__SHIFT__VI 0x00000004
#define DMIF_CONTROL__DMIF_FORCE_TOTAL_REQ_BURST_SIZE__SHIFT__VI 0x0000000c
#define DMIF_CONTROL__DMIF_GROUP_REQUESTS_IN_CHUNK__SHIFT__VI 0x00000002
#define DMIF_CONTROL__DMIF_MAX_TOTAL_OUTSTANDING_CHUNK_REQUESTS__SHIFT__VI 0x00000010
#define DMIF_CONTROL__DMIF_UNDERFLOW_RECOVERY_EN__SHIFT__VI 0x0000000b
#define DMIF_DEBUG02_CORE0__DB_DATA__SHIFT__VI          0x00000000
#define DMIF_DEBUG02_CORE0__MC_RDRET_COUNTER__SHIFT__VI 0x00000011
#define DMIF_DEBUG02_CORE0__MC_RDRET_COUNT_EN__SHIFT__VI 0x00000010
#define DMIF_DEBUG02_CORE1__DB_DATA__SHIFT__VI          0x00000000
#define DMIF_DEBUG02_CORE1__MC_RDRET_COUNTER__SHIFT__VI 0x00000011
#define DMIF_DEBUG02_CORE1__MC_RDRET_COUNT_EN__SHIFT__VI 0x00000010
#define DMIF_P_VMID__P_VMID_PIPE0__SHIFT__VI            0x00000000
#define DMIF_P_VMID__P_VMID_PIPE1__SHIFT__VI            0x00000004
#define DMIF_P_VMID__P_VMID_PIPE2__SHIFT__VI            0x00000008
#define DMIF_P_VMID__P_VMID_PIPE3__SHIFT__VI            0x0000000c
#define DMIF_P_VMID__P_VMID_PIPE4__SHIFT__VI            0x00000010
#define DMIF_P_VMID__P_VMID_PIPE5__SHIFT__VI            0x00000014
#define DMIF_P_VMID__P_VMID_PIPE6__SHIFT__VI            0x00000018
#define DMIF_P_VMID__P_VMID_PIPE7__SHIFT__VI            0x0000001c
#define DMIF_STATUS2__DMIF_CHUNK_TRACKER_SCLK_STATUS__SHIFT__VI 0x00000008
#define DMIF_STATUS2__DMIF_FBC_TRACKER_SCLK_STATUS__SHIFT__VI 0x00000009
#define DMIF_STATUS2__DMIF_PIPE0_DISPCLK_STATUS__SHIFT__VI 0x00000000
#define DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS__SHIFT__VI 0x00000001
#define DMIF_STATUS2__DMIF_PIPE2_DISPCLK_STATUS__SHIFT__VI 0x00000002
#define DMIF_STATUS2__DMIF_PIPE3_DISPCLK_STATUS__SHIFT__VI 0x00000003
#define DMIF_STATUS2__DMIF_PIPE4_DISPCLK_STATUS__SHIFT__VI 0x00000004
#define DMIF_STATUS2__DMIF_PIPE5_DISPCLK_STATUS__SHIFT__VI 0x00000005
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_SOURCE_SELECT__SHIFT__VI 0x00000014
#define DMIF_STATUS__DMIF_PERFORMANCE_COUNTER_SOURCE_SELECT__SHIFT__VI 0x00000018
#define DMIF_STATUS__DMIF_UNDERFLOW__SHIFT__VI          0x0000001c
#define DMIF_URG_OVERRIDE__DMIF_URG_OVERRIDE_EN__SHIFT__VI 0x00000000
#define DMIF_URG_OVERRIDE__DMIF_URG_OVERRIDE_LEVEL__SHIFT__VI 0x00000004
#define DPDBG_CLK_FORCE_CONTROL__DPDBG_CLK_FORCE_EN__SHIFT__VI 0x00000004
#define DPDBG_CLK_FORCE_CONTROL__DPDBG_CLK_FORCE_SRC__SHIFT__VI 0x00000008
#define DPDBG_CNTL__DPDBG_ENABLE__SHIFT__VI             0x00000000
#define DPDBG_CNTL__DPDBG_ERROR_DETECTION_MODE__SHIFT__VI 0x00000008
#define DPDBG_CNTL__DPDBG_INPUT_ENABLE__SHIFT__VI       0x00000001
#define DPDBG_CNTL__DPDBG_LINE_LENGTH__SHIFT__VI        0x00000010
#define DPDBG_CNTL__DPDBG_SYMCLK_ON__SHIFT__VI          0x00000004
#define DPDBG_INTERRUPT__DPDBG_FIFO_OVERFLOW_INT_ACK__SHIFT__VI 0x00000008
#define DPDBG_INTERRUPT__DPDBG_FIFO_OVERFLOW_INT_MASK__SHIFT__VI 0x00000000
#define DPDBG_INTERRUPT__DPDBG_FIFO_OVERFLOW_INT_STATUS__SHIFT__VI 0x00000018
#define DPDBG_INTERRUPT__DPDBG_FIFO_OVERFLOW_INT_TYPE__SHIFT__VI 0x00000001
#define DPDBG_INTERRUPT__DPDBG_FIFO_OVERFLOW_OCCURRED__SHIFT__VI 0x00000010
#define DPG_HW_DEBUG_11__DPG_HW_DEBUG_11__SHIFT__VI     0x00000000
#define DPG_HW_DEBUG_A__DPG_HW_DEBUG_A__SHIFT__VI       0x00000000
#define DPG_HW_DEBUG_B__DPG_HW_DEBUG_B__SHIFT__VI       0x00000000
#define DPG_PIPE_ARBITRATION_CONTROL1__BASE_WEIGHT__SHIFT__VI 0x00000010
#define DPG_PIPE_ARBITRATION_CONTROL1__PIXEL_DURATION__SHIFT__VI 0x00000000
#define DPG_PIPE_ARBITRATION_CONTROL2__TIME_WEIGHT__SHIFT__VI 0x00000000
#define DPG_PIPE_ARBITRATION_CONTROL2__URGENCY_WEIGHT__SHIFT__VI 0x00000010
#define DPG_PIPE_DPM_CONTROL__DPM_ENABLE__SHIFT__VI     0x00000000
#define DPG_PIPE_DPM_CONTROL__MCLK_CHANGE_ENABLE__SHIFT__VI 0x00000004
#define DPG_PIPE_DPM_CONTROL__MCLK_CHANGE_FORCE_ON__SHIFT__VI 0x00000008
#define DPG_PIPE_DPM_CONTROL__MCLK_CHANGE_WATERMARK_MASK__SHIFT__VI 0x0000000c
#define DPG_PIPE_DPM_CONTROL__MCLK_CHANGE_WATERMARK__SHIFT__VI 0x00000010
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_ALLOW_FOR_URGENT__SHIFT__VI 0x0000000a
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_CHANGE_ENABLE__SHIFT__VI 0x00000000
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_CHANGE_FORCE_ON__SHIFT__VI 0x00000009
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_CHANGE_NOT_SELF_REFRESH_DURING_REQUEST__SHIFT__VI 0x00000008
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_CHANGE_URGENT_DURING_REQUEST__SHIFT__VI 0x00000004
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_CHANGE_WATERMARK__SHIFT__VI 0x00000010
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_ENABLE_NONLPTCH__SHIFT__VI 0x00000000
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_IGNORE_CURSOR_NONLPTCH__SHIFT__VI 0x00000004
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_IGNORE_FBC_NONLPTCH__SHIFT__VI 0x00000007
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_IGNORE_ICON_NONLPTCH__SHIFT__VI 0x00000005
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_IGNORE_VGA_NONLPTCH__SHIFT__VI 0x00000006
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_SELF_REFRESH_FORCE_ON_NONLPTCH__SHIFT__VI 0x0000000b
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_URGENT_IN_NOT_SELF_REFRESH_NONLPTCH__SHIFT__VI 0x0000000a
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_WM_HIGH_EXCLUDES_VBLANK_NONLPTCH__SHIFT__VI 0x00000009
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_WM_HIGH_FORCE_ON_NONLPTCH__SHIFT__VI 0x00000008
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_ENABLE__SHIFT__VI 0x00000000
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_EXIT_SELF_REFRESH_WATERMARK__SHIFT__VI 0x00000010
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_IGNORE_CURSOR__SHIFT__VI 0x00000004
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_IGNORE_FBC__SHIFT__VI 0x00000007
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_IGNORE_ICON__SHIFT__VI 0x00000005
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_IGNORE_VGA__SHIFT__VI 0x00000006
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_SELF_REFRESH_FORCE_ON__SHIFT__VI 0x0000000b
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_URGENT_IN_NOT_SELF_REFRESH__SHIFT__VI 0x0000000a
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_WM_HIGH_EXCLUDES_VBLANK__SHIFT__VI 0x00000009
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_WM_HIGH_FORCE_ON__SHIFT__VI 0x00000008
#define DPG_PIPE_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK__SHIFT__VI 0x00000010
#define DPG_PIPE_URGENCY_CONTROL__URGENCY_LOW_WATERMARK__SHIFT__VI 0x00000000
#define DPG_REPEATER_PROGRAM__REG_DMIFRC_DPG_REPEATER__SHIFT__VI 0x00000004
#define DPG_REPEATER_PROGRAM__REG_DPG_DMIFRC_REPEATER__SHIFT__VI 0x00000000
#define DPG_TEST_DEBUG_DATA__DPG_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define DPG_TEST_DEBUG_INDEX__DPG_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define DPG_TEST_DEBUG_INDEX__DPG_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define DPG_WATERMARK_MASK_CONTROL__NB_PSTATE_CHANGE_WATERMARK_MASK__SHIFT__VI 0x00000010
#define DPG_WATERMARK_MASK_CONTROL__STUTTER_EXIT_SELF_REFRESH_WATERMARK_MASK__SHIFT__VI 0x00000000
#define DPG_WATERMARK_MASK_CONTROL__URGENCY_WATERMARK_MASK__SHIFT__VI 0x00000008
#define DPHY_MACRO_CNTL_RESERVED0__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED10__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED11__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED12__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED13__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED14__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED15__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED16__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED17__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED18__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED19__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED1__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED20__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED21__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED22__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED23__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED24__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED25__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED26__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED27__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED28__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED29__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED2__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED30__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED31__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED32__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED33__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED34__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED35__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED36__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED37__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED38__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED39__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED3__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED40__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED41__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED42__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED43__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED44__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED45__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED46__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED47__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED48__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED49__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED4__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED50__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED51__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED52__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED53__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED54__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED55__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED56__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED57__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED58__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED59__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED5__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED60__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED61__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED62__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED63__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED6__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED7__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED8__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPHY_MACRO_CNTL_RESERVED9__DPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define DPM_TABLE_100__GraphicsLevel_0_SpllSpreadSpectrum__SHIFT__VI 0x00000000
#define DPM_TABLE_101__GraphicsLevel_0_SpllSpreadSpectrum2__SHIFT__VI 0x00000000
#define DPM_TABLE_102__GraphicsLevel_0_CcPwrDynRm__SHIFT__VI 0x00000000
#define DPM_TABLE_103__GraphicsLevel_0_CcPwrDynRm1__SHIFT__VI 0x00000000
#define DPM_TABLE_104__GraphicsLevel_0_DisplayWatermark__SHIFT__VI 0x00000010
#define DPM_TABLE_104__GraphicsLevel_0_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_104__GraphicsLevel_0_EnabledForThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_104__GraphicsLevel_0_SclkDid__SHIFT__VI 0x00000018
#define DPM_TABLE_105__GraphicsLevel_0_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_105__GraphicsLevel_0_PowerThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_105__GraphicsLevel_0_UpHyst__SHIFT__VI 0x00000018
#define DPM_TABLE_105__GraphicsLevel_0_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_106__GraphicsLevel_1_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_106__GraphicsLevel_1_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_106__GraphicsLevel_1_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_106__GraphicsLevel_1_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_107__GraphicsLevel_1_SclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_108__GraphicsLevel_1_ActivityLevel__SHIFT__VI 0x00000000
#define DPM_TABLE_108__GraphicsLevel_1_DeepSleepDivId__SHIFT__VI 0x00000010
#define DPM_TABLE_108__GraphicsLevel_1_pcieDpmLevel__SHIFT__VI 0x00000018
#define DPM_TABLE_109__GraphicsLevel_1_CgSpllFuncCntl3__SHIFT__VI 0x00000000
#define DPM_TABLE_10__MemoryPIDController_Ki__SHIFT__VI 0x00000000
#define DPM_TABLE_110__GraphicsLevel_1_CgSpllFuncCntl4__SHIFT__VI 0x00000000
#define DPM_TABLE_111__GraphicsLevel_1_SpllSpreadSpectrum__SHIFT__VI 0x00000000
#define DPM_TABLE_112__GraphicsLevel_1_SpllSpreadSpectrum2__SHIFT__VI 0x00000000
#define DPM_TABLE_113__GraphicsLevel_1_CcPwrDynRm__SHIFT__VI 0x00000000
#define DPM_TABLE_114__GraphicsLevel_1_CcPwrDynRm1__SHIFT__VI 0x00000000
#define DPM_TABLE_115__GraphicsLevel_1_DisplayWatermark__SHIFT__VI 0x00000010
#define DPM_TABLE_115__GraphicsLevel_1_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_115__GraphicsLevel_1_EnabledForThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_115__GraphicsLevel_1_SclkDid__SHIFT__VI 0x00000018
#define DPM_TABLE_116__GraphicsLevel_1_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_116__GraphicsLevel_1_PowerThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_116__GraphicsLevel_1_UpHyst__SHIFT__VI 0x00000018
#define DPM_TABLE_116__GraphicsLevel_1_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_117__GraphicsLevel_2_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_117__GraphicsLevel_2_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_117__GraphicsLevel_2_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_117__GraphicsLevel_2_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_118__GraphicsLevel_2_SclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_119__GraphicsLevel_2_ActivityLevel__SHIFT__VI 0x00000000
#define DPM_TABLE_119__GraphicsLevel_2_DeepSleepDivId__SHIFT__VI 0x00000010
#define DPM_TABLE_119__GraphicsLevel_2_pcieDpmLevel__SHIFT__VI 0x00000018
#define DPM_TABLE_11__MemoryPIDController_LFWindupUpperLim__SHIFT__VI 0x00000000
#define DPM_TABLE_120__GraphicsLevel_2_CgSpllFuncCntl3__SHIFT__VI 0x00000000
#define DPM_TABLE_121__GraphicsLevel_2_CgSpllFuncCntl4__SHIFT__VI 0x00000000
#define DPM_TABLE_122__GraphicsLevel_2_SpllSpreadSpectrum__SHIFT__VI 0x00000000
#define DPM_TABLE_123__GraphicsLevel_2_SpllSpreadSpectrum2__SHIFT__VI 0x00000000
#define DPM_TABLE_124__GraphicsLevel_2_CcPwrDynRm__SHIFT__VI 0x00000000
#define DPM_TABLE_125__GraphicsLevel_2_CcPwrDynRm1__SHIFT__VI 0x00000000
#define DPM_TABLE_126__GraphicsLevel_2_DisplayWatermark__SHIFT__VI 0x00000010
#define DPM_TABLE_126__GraphicsLevel_2_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_126__GraphicsLevel_2_EnabledForThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_126__GraphicsLevel_2_SclkDid__SHIFT__VI 0x00000018
#define DPM_TABLE_127__GraphicsLevel_2_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_127__GraphicsLevel_2_PowerThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_127__GraphicsLevel_2_UpHyst__SHIFT__VI 0x00000018
#define DPM_TABLE_127__GraphicsLevel_2_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_129__GraphicsLevel_3_SclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_12__MemoryPIDController_LFWindupLowerLim__SHIFT__VI 0x00000000
#define DPM_TABLE_130__GraphicsLevel_3_ActivityLevel__SHIFT__VI 0x00000000
#define DPM_TABLE_130__GraphicsLevel_3_DeepSleepDivId__SHIFT__VI 0x00000010
#define DPM_TABLE_130__GraphicsLevel_3_pcieDpmLevel__SHIFT__VI 0x00000018
#define DPM_TABLE_131__GraphicsLevel_3_CgSpllFuncCntl3__SHIFT__VI 0x00000000
#define DPM_TABLE_132__GraphicsLevel_3_CgSpllFuncCntl4__SHIFT__VI 0x00000000
#define DPM_TABLE_133__GraphicsLevel_3_SpllSpreadSpectrum__SHIFT__VI 0x00000000
#define DPM_TABLE_134__GraphicsLevel_3_SpllSpreadSpectrum2__SHIFT__VI 0x00000000
#define DPM_TABLE_135__GraphicsLevel_3_CcPwrDynRm__SHIFT__VI 0x00000000
#define DPM_TABLE_136__GraphicsLevel_3_CcPwrDynRm1__SHIFT__VI 0x00000000
#define DPM_TABLE_137__GraphicsLevel_3_DisplayWatermark__SHIFT__VI 0x00000010
#define DPM_TABLE_137__GraphicsLevel_3_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_137__GraphicsLevel_3_EnabledForThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_137__GraphicsLevel_3_SclkDid__SHIFT__VI 0x00000018
#define DPM_TABLE_138__GraphicsLevel_3_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_138__GraphicsLevel_3_PowerThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_138__GraphicsLevel_3_UpHyst__SHIFT__VI 0x00000018
#define DPM_TABLE_138__GraphicsLevel_3_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_139__GraphicsLevel_4_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_139__GraphicsLevel_4_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_139__GraphicsLevel_4_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_139__GraphicsLevel_4_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_13__MemoryPIDController_StatePrecision__SHIFT__VI 0x00000000
#define DPM_TABLE_140__GraphicsLevel_4_SclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_141__GraphicsLevel_4_ActivityLevel__SHIFT__VI 0x00000000
#define DPM_TABLE_141__GraphicsLevel_4_DeepSleepDivId__SHIFT__VI 0x00000010
#define DPM_TABLE_141__GraphicsLevel_4_pcieDpmLevel__SHIFT__VI 0x00000018
#define DPM_TABLE_142__GraphicsLevel_4_CgSpllFuncCntl3__SHIFT__VI 0x00000000
#define DPM_TABLE_143__GraphicsLevel_4_CgSpllFuncCntl4__SHIFT__VI 0x00000000
#define DPM_TABLE_144__GraphicsLevel_4_SpllSpreadSpectrum__SHIFT__VI 0x00000000
#define DPM_TABLE_145__GraphicsLevel_4_SpllSpreadSpectrum2__SHIFT__VI 0x00000000
#define DPM_TABLE_146__GraphicsLevel_4_CcPwrDynRm__SHIFT__VI 0x00000000
#define DPM_TABLE_147__GraphicsLevel_4_CcPwrDynRm1__SHIFT__VI 0x00000000
#define DPM_TABLE_148__GraphicsLevel_4_DisplayWatermark__SHIFT__VI 0x00000010
#define DPM_TABLE_148__GraphicsLevel_4_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_148__GraphicsLevel_4_EnabledForThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_148__GraphicsLevel_4_SclkDid__SHIFT__VI 0x00000018
#define DPM_TABLE_149__GraphicsLevel_4_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_149__GraphicsLevel_4_PowerThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_149__GraphicsLevel_4_UpHyst__SHIFT__VI 0x00000018
#define DPM_TABLE_149__GraphicsLevel_4_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_14__MemoryPIDController_LfPrecision__SHIFT__VI 0x00000000
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_151__GraphicsLevel_5_SclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_152__GraphicsLevel_5_ActivityLevel__SHIFT__VI 0x00000000
#define DPM_TABLE_152__GraphicsLevel_5_DeepSleepDivId__SHIFT__VI 0x00000010
#define DPM_TABLE_152__GraphicsLevel_5_pcieDpmLevel__SHIFT__VI 0x00000018
#define DPM_TABLE_153__GraphicsLevel_5_CgSpllFuncCntl3__SHIFT__VI 0x00000000
#define DPM_TABLE_154__GraphicsLevel_5_CgSpllFuncCntl4__SHIFT__VI 0x00000000
#define DPM_TABLE_155__GraphicsLevel_5_SpllSpreadSpectrum__SHIFT__VI 0x00000000
#define DPM_TABLE_156__GraphicsLevel_5_SpllSpreadSpectrum2__SHIFT__VI 0x00000000
#define DPM_TABLE_157__GraphicsLevel_5_CcPwrDynRm__SHIFT__VI 0x00000000
#define DPM_TABLE_158__GraphicsLevel_5_CcPwrDynRm1__SHIFT__VI 0x00000000
#define DPM_TABLE_159__GraphicsLevel_5_DisplayWatermark__SHIFT__VI 0x00000010
#define DPM_TABLE_159__GraphicsLevel_5_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_159__GraphicsLevel_5_EnabledForThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_159__GraphicsLevel_5_SclkDid__SHIFT__VI 0x00000018
#define DPM_TABLE_15__MemoryPIDController_LfOffset__SHIFT__VI 0x00000000
#define DPM_TABLE_160__GraphicsLevel_5_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_160__GraphicsLevel_5_PowerThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_160__GraphicsLevel_5_UpHyst__SHIFT__VI 0x00000018
#define DPM_TABLE_160__GraphicsLevel_5_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_162__GraphicsLevel_6_SclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_163__GraphicsLevel_6_ActivityLevel__SHIFT__VI 0x00000000
#define DPM_TABLE_163__GraphicsLevel_6_DeepSleepDivId__SHIFT__VI 0x00000010
#define DPM_TABLE_163__GraphicsLevel_6_pcieDpmLevel__SHIFT__VI 0x00000018
#define DPM_TABLE_164__GraphicsLevel_6_CgSpllFuncCntl3__SHIFT__VI 0x00000000
#define DPM_TABLE_165__GraphicsLevel_6_CgSpllFuncCntl4__SHIFT__VI 0x00000000
#define DPM_TABLE_166__GraphicsLevel_6_SpllSpreadSpectrum__SHIFT__VI 0x00000000
#define DPM_TABLE_167__GraphicsLevel_6_SpllSpreadSpectrum2__SHIFT__VI 0x00000000
#define DPM_TABLE_168__GraphicsLevel_6_CcPwrDynRm__SHIFT__VI 0x00000000
#define DPM_TABLE_169__GraphicsLevel_6_CcPwrDynRm1__SHIFT__VI 0x00000000
#define DPM_TABLE_16__MemoryPIDController_MaxState__SHIFT__VI 0x00000000
#define DPM_TABLE_170__GraphicsLevel_6_DisplayWatermark__SHIFT__VI 0x00000010
#define DPM_TABLE_170__GraphicsLevel_6_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_170__GraphicsLevel_6_EnabledForThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_170__GraphicsLevel_6_SclkDid__SHIFT__VI 0x00000018
#define DPM_TABLE_171__GraphicsLevel_6_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_171__GraphicsLevel_6_PowerThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_171__GraphicsLevel_6_UpHyst__SHIFT__VI 0x00000018
#define DPM_TABLE_171__GraphicsLevel_6_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_173__GraphicsLevel_7_SclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_174__GraphicsLevel_7_ActivityLevel__SHIFT__VI 0x00000000
#define DPM_TABLE_174__GraphicsLevel_7_DeepSleepDivId__SHIFT__VI 0x00000010
#define DPM_TABLE_174__GraphicsLevel_7_pcieDpmLevel__SHIFT__VI 0x00000018
#define DPM_TABLE_175__GraphicsLevel_7_CgSpllFuncCntl3__SHIFT__VI 0x00000000
#define DPM_TABLE_176__GraphicsLevel_7_CgSpllFuncCntl4__SHIFT__VI 0x00000000
#define DPM_TABLE_177__GraphicsLevel_7_SpllSpreadSpectrum__SHIFT__VI 0x00000000
#define DPM_TABLE_178__GraphicsLevel_7_SpllSpreadSpectrum2__SHIFT__VI 0x00000000
#define DPM_TABLE_179__GraphicsLevel_7_CcPwrDynRm__SHIFT__VI 0x00000000
#define DPM_TABLE_17__MemoryPIDController_MaxLfFraction__SHIFT__VI 0x00000000
#define DPM_TABLE_180__GraphicsLevel_7_CcPwrDynRm1__SHIFT__VI 0x00000000
#define DPM_TABLE_181__GraphicsLevel_7_DisplayWatermark__SHIFT__VI 0x00000010
#define DPM_TABLE_181__GraphicsLevel_7_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_181__GraphicsLevel_7_EnabledForThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_181__GraphicsLevel_7_SclkDid__SHIFT__VI 0x00000018
#define DPM_TABLE_182__GraphicsLevel_7_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_182__GraphicsLevel_7_PowerThrottle__SHIFT__VI 0x00000000
#define DPM_TABLE_182__GraphicsLevel_7_UpHyst__SHIFT__VI 0x00000018
#define DPM_TABLE_182__GraphicsLevel_7_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_184__MemoryACPILevel_MinMvdd__SHIFT__VI 0x00000000
#define DPM_TABLE_185__MemoryACPILevel_MclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_186__MemoryACPILevel_EnabledForActivity__SHIFT__VI 0x00000000
#define DPM_TABLE_186__MemoryACPILevel_EnabledForThrottle__SHIFT__VI 0x00000008
#define DPM_TABLE_186__MemoryACPILevel_FreqRange__SHIFT__VI 0x00000010
#define DPM_TABLE_186__MemoryACPILevel_StutterEnable__SHIFT__VI 0x00000018
#define DPM_TABLE_187__MemoryACPILevel_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_187__MemoryACPILevel_UpHyst__SHIFT__VI 0x00000018
#define DPM_TABLE_187__MemoryACPILevel_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_187__MemoryACPILevel_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_188__MemoryACPILevel_ActivityLevel__SHIFT__VI 0x00000010
#define DPM_TABLE_188__MemoryACPILevel_DisplayWatermark__SHIFT__VI 0x00000008
#define DPM_TABLE_188__MemoryACPILevel_MclkDivider__SHIFT__VI 0x00000000
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_18__MemoryPIDController_StateShift__SHIFT__VI 0x00000000
#define DPM_TABLE_190__MemoryLevel_0_MinMvdd__SHIFT__VI 0x00000000
#define DPM_TABLE_191__MemoryLevel_0_MclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_192__MemoryLevel_0_EnabledForActivity__SHIFT__VI 0x00000000
#define DPM_TABLE_192__MemoryLevel_0_EnabledForThrottle__SHIFT__VI 0x00000008
#define DPM_TABLE_192__MemoryLevel_0_FreqRange__SHIFT__VI 0x00000010
#define DPM_TABLE_192__MemoryLevel_0_StutterEnable__SHIFT__VI 0x00000018
#define DPM_TABLE_193__MemoryLevel_0_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_193__MemoryLevel_0_UpHyst__SHIFT__VI  0x00000018
#define DPM_TABLE_193__MemoryLevel_0_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_193__MemoryLevel_0_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_194__MemoryLevel_0_ActivityLevel__SHIFT__VI 0x00000010
#define DPM_TABLE_194__MemoryLevel_0_DisplayWatermark__SHIFT__VI 0x00000008
#define DPM_TABLE_194__MemoryLevel_0_MclkDivider__SHIFT__VI 0x00000000
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_196__MemoryLevel_1_MinMvdd__SHIFT__VI 0x00000000
#define DPM_TABLE_197__MemoryLevel_1_MclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_198__MemoryLevel_1_EnabledForActivity__SHIFT__VI 0x00000000
#define DPM_TABLE_198__MemoryLevel_1_EnabledForThrottle__SHIFT__VI 0x00000008
#define DPM_TABLE_198__MemoryLevel_1_FreqRange__SHIFT__VI 0x00000010
#define DPM_TABLE_198__MemoryLevel_1_StutterEnable__SHIFT__VI 0x00000018
#define DPM_TABLE_199__MemoryLevel_1_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_199__MemoryLevel_1_UpHyst__SHIFT__VI  0x00000018
#define DPM_TABLE_199__MemoryLevel_1_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_199__MemoryLevel_1_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_19__LinkPIDController_Ki__SHIFT__VI   0x00000000
#define DPM_TABLE_1__GraphicsPIDController_Ki__SHIFT__VI 0x00000000
#define DPM_TABLE_200__MemoryLevel_1_ActivityLevel__SHIFT__VI 0x00000010
#define DPM_TABLE_200__MemoryLevel_1_DisplayWatermark__SHIFT__VI 0x00000008
#define DPM_TABLE_200__MemoryLevel_1_MclkDivider__SHIFT__VI 0x00000000
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_202__MemoryLevel_2_MinMvdd__SHIFT__VI 0x00000000
#define DPM_TABLE_203__MemoryLevel_2_MclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_204__MemoryLevel_2_EnabledForActivity__SHIFT__VI 0x00000000
#define DPM_TABLE_204__MemoryLevel_2_EnabledForThrottle__SHIFT__VI 0x00000008
#define DPM_TABLE_204__MemoryLevel_2_FreqRange__SHIFT__VI 0x00000010
#define DPM_TABLE_204__MemoryLevel_2_StutterEnable__SHIFT__VI 0x00000018
#define DPM_TABLE_205__MemoryLevel_2_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_205__MemoryLevel_2_UpHyst__SHIFT__VI  0x00000018
#define DPM_TABLE_205__MemoryLevel_2_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_205__MemoryLevel_2_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_206__MemoryLevel_2_ActivityLevel__SHIFT__VI 0x00000010
#define DPM_TABLE_206__MemoryLevel_2_DisplayWatermark__SHIFT__VI 0x00000008
#define DPM_TABLE_206__MemoryLevel_2_MclkDivider__SHIFT__VI 0x00000000
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_208__MemoryLevel_3_MinMvdd__SHIFT__VI 0x00000000
#define DPM_TABLE_209__MemoryLevel_3_MclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_20__LinkPIDController_LFWindupUpperLim__SHIFT__VI 0x00000000
#define DPM_TABLE_210__MemoryLevel_3_EnabledForActivity__SHIFT__VI 0x00000000
#define DPM_TABLE_210__MemoryLevel_3_EnabledForThrottle__SHIFT__VI 0x00000008
#define DPM_TABLE_210__MemoryLevel_3_FreqRange__SHIFT__VI 0x00000010
#define DPM_TABLE_210__MemoryLevel_3_StutterEnable__SHIFT__VI 0x00000018
#define DPM_TABLE_211__MemoryLevel_3_DownHyst__SHIFT__VI 0x00000010
#define DPM_TABLE_211__MemoryLevel_3_UpHyst__SHIFT__VI  0x00000018
#define DPM_TABLE_211__MemoryLevel_3_VoltageDownHyst__SHIFT__VI 0x00000008
#define DPM_TABLE_211__MemoryLevel_3_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_212__MemoryLevel_3_ActivityLevel__SHIFT__VI 0x00000010
#define DPM_TABLE_212__MemoryLevel_3_DisplayWatermark__SHIFT__VI 0x00000008
#define DPM_TABLE_212__MemoryLevel_3_MclkDivider__SHIFT__VI 0x00000000
#define DPM_TABLE_213__LinkLevel_0_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_213__LinkLevel_0_PcieGenSpeed__SHIFT__VI 0x00000018
#define DPM_TABLE_213__LinkLevel_0_PcieLaneCount__SHIFT__VI 0x00000010
#define DPM_TABLE_213__LinkLevel_0_SPC__SHIFT__VI       0x00000000
#define DPM_TABLE_214__LinkLevel_0_DownThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_215__LinkLevel_0_UpThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_216__LinkLevel_0_Reserved__SHIFT__VI  0x00000000
#define DPM_TABLE_217__LinkLevel_1_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_217__LinkLevel_1_PcieGenSpeed__SHIFT__VI 0x00000018
#define DPM_TABLE_217__LinkLevel_1_PcieLaneCount__SHIFT__VI 0x00000010
#define DPM_TABLE_217__LinkLevel_1_SPC__SHIFT__VI       0x00000000
#define DPM_TABLE_218__LinkLevel_1_DownThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_219__LinkLevel_1_UpThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_21__LinkPIDController_LFWindupLowerLim__SHIFT__VI 0x00000000
#define DPM_TABLE_220__LinkLevel_1_Reserved__SHIFT__VI  0x00000000
#define DPM_TABLE_221__LinkLevel_2_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_221__LinkLevel_2_PcieGenSpeed__SHIFT__VI 0x00000018
#define DPM_TABLE_221__LinkLevel_2_PcieLaneCount__SHIFT__VI 0x00000010
#define DPM_TABLE_221__LinkLevel_2_SPC__SHIFT__VI       0x00000000
#define DPM_TABLE_222__LinkLevel_2_DownThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_223__LinkLevel_2_UpThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_224__LinkLevel_2_Reserved__SHIFT__VI  0x00000000
#define DPM_TABLE_225__LinkLevel_3_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_225__LinkLevel_3_PcieGenSpeed__SHIFT__VI 0x00000018
#define DPM_TABLE_225__LinkLevel_3_PcieLaneCount__SHIFT__VI 0x00000010
#define DPM_TABLE_225__LinkLevel_3_SPC__SHIFT__VI       0x00000000
#define DPM_TABLE_226__LinkLevel_3_DownThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_227__LinkLevel_3_UpThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_228__LinkLevel_3_Reserved__SHIFT__VI  0x00000000
#define DPM_TABLE_229__LinkLevel_4_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_229__LinkLevel_4_PcieGenSpeed__SHIFT__VI 0x00000018
#define DPM_TABLE_229__LinkLevel_4_PcieLaneCount__SHIFT__VI 0x00000010
#define DPM_TABLE_229__LinkLevel_4_SPC__SHIFT__VI       0x00000000
#define DPM_TABLE_22__LinkPIDController_StatePrecision__SHIFT__VI 0x00000000
#define DPM_TABLE_230__LinkLevel_4_DownThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_231__LinkLevel_4_UpThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_232__LinkLevel_4_Reserved__SHIFT__VI  0x00000000
#define DPM_TABLE_233__LinkLevel_5_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_233__LinkLevel_5_PcieGenSpeed__SHIFT__VI 0x00000018
#define DPM_TABLE_233__LinkLevel_5_PcieLaneCount__SHIFT__VI 0x00000010
#define DPM_TABLE_233__LinkLevel_5_SPC__SHIFT__VI       0x00000000
#define DPM_TABLE_234__LinkLevel_5_DownThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_235__LinkLevel_5_UpThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_236__LinkLevel_5_Reserved__SHIFT__VI  0x00000000
#define DPM_TABLE_237__LinkLevel_6_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_237__LinkLevel_6_PcieGenSpeed__SHIFT__VI 0x00000018
#define DPM_TABLE_237__LinkLevel_6_PcieLaneCount__SHIFT__VI 0x00000010
#define DPM_TABLE_237__LinkLevel_6_SPC__SHIFT__VI       0x00000000
#define DPM_TABLE_238__LinkLevel_6_DownThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_239__LinkLevel_6_UpThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_23__LinkPIDController_LfPrecision__SHIFT__VI 0x00000000
#define DPM_TABLE_240__LinkLevel_6_Reserved__SHIFT__VI  0x00000000
#define DPM_TABLE_241__LinkLevel_7_EnabledForActivity__SHIFT__VI 0x00000008
#define DPM_TABLE_241__LinkLevel_7_PcieGenSpeed__SHIFT__VI 0x00000018
#define DPM_TABLE_241__LinkLevel_7_PcieLaneCount__SHIFT__VI 0x00000010
#define DPM_TABLE_241__LinkLevel_7_SPC__SHIFT__VI       0x00000000
#define DPM_TABLE_242__LinkLevel_7_DownThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_243__LinkLevel_7_UpThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_244__LinkLevel_7_Reserved__SHIFT__VI  0x00000000
#define DPM_TABLE_245__ACPILevel_Flags__SHIFT__VI       0x00000000
#define DPM_TABLE_246__ACPILevel_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_246__ACPILevel_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_246__ACPILevel_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_246__ACPILevel_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_247__ACPILevel_SclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_248__ACPILevel_DeepSleepDivId__SHIFT__VI 0x00000008
#define DPM_TABLE_248__ACPILevel_DisplayWatermark__SHIFT__VI 0x00000010
#define DPM_TABLE_248__ACPILevel_SclkDid__SHIFT__VI     0x00000018
#define DPM_TABLE_248__ACPILevel_padding__SHIFT__VI     0x00000000
#define DPM_TABLE_249__ACPILevel_CgSpllFuncCntl__SHIFT__VI 0x00000000
#define DPM_TABLE_24__LinkPIDController_LfOffset__SHIFT__VI 0x00000000
#define DPM_TABLE_250__ACPILevel_CgSpllFuncCntl2__SHIFT__VI 0x00000000
#define DPM_TABLE_251__ACPILevel_CgSpllFuncCntl3__SHIFT__VI 0x00000000
#define DPM_TABLE_252__ACPILevel_CgSpllFuncCntl4__SHIFT__VI 0x00000000
#define DPM_TABLE_253__ACPILevel_SpllSpreadSpectrum__SHIFT__VI 0x00000000
#define DPM_TABLE_254__ACPILevel_SpllSpreadSpectrum2__SHIFT__VI 0x00000000
#define DPM_TABLE_255__ACPILevel_CcPwrDynRm__SHIFT__VI  0x00000000
#define DPM_TABLE_256__ACPILevel_CcPwrDynRm1__SHIFT__VI 0x00000000
#define DPM_TABLE_257__UvdLevel_0_VclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_258__UvdLevel_0_DclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_25__LinkPIDController_MaxState__SHIFT__VI 0x00000000
#define DPM_TABLE_260__UvdLevel_0_DclkDivider__SHIFT__VI 0x00000010
#define DPM_TABLE_260__UvdLevel_0_VclkDivider__SHIFT__VI 0x00000018
#define DPM_TABLE_260__UvdLevel_0_padding_0__SHIFT__VI  0x00000008
#define DPM_TABLE_260__UvdLevel_0_padding_1__SHIFT__VI  0x00000000
#define DPM_TABLE_261__UvdLevel_1_VclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_262__UvdLevel_1_DclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_264__UvdLevel_1_DclkDivider__SHIFT__VI 0x00000010
#define DPM_TABLE_264__UvdLevel_1_VclkDivider__SHIFT__VI 0x00000018
#define DPM_TABLE_264__UvdLevel_1_padding_0__SHIFT__VI  0x00000008
#define DPM_TABLE_264__UvdLevel_1_padding_1__SHIFT__VI  0x00000000
#define DPM_TABLE_265__UvdLevel_2_VclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_266__UvdLevel_2_DclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_268__UvdLevel_2_DclkDivider__SHIFT__VI 0x00000010
#define DPM_TABLE_268__UvdLevel_2_VclkDivider__SHIFT__VI 0x00000018
#define DPM_TABLE_268__UvdLevel_2_padding_0__SHIFT__VI  0x00000008
#define DPM_TABLE_268__UvdLevel_2_padding_1__SHIFT__VI  0x00000000
#define DPM_TABLE_269__UvdLevel_3_VclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_26__LinkPIDController_MaxLfFraction__SHIFT__VI 0x00000000
#define DPM_TABLE_270__UvdLevel_3_DclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_272__UvdLevel_3_DclkDivider__SHIFT__VI 0x00000010
#define DPM_TABLE_272__UvdLevel_3_VclkDivider__SHIFT__VI 0x00000018
#define DPM_TABLE_272__UvdLevel_3_padding_0__SHIFT__VI  0x00000008
#define DPM_TABLE_272__UvdLevel_3_padding_1__SHIFT__VI  0x00000000
#define DPM_TABLE_273__UvdLevel_4_VclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_274__UvdLevel_4_DclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_276__UvdLevel_4_DclkDivider__SHIFT__VI 0x00000010
#define DPM_TABLE_276__UvdLevel_4_VclkDivider__SHIFT__VI 0x00000018
#define DPM_TABLE_276__UvdLevel_4_padding_0__SHIFT__VI  0x00000008
#define DPM_TABLE_276__UvdLevel_4_padding_1__SHIFT__VI  0x00000000
#define DPM_TABLE_277__UvdLevel_5_VclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_278__UvdLevel_5_DclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_27__LinkPIDController_StateShift__SHIFT__VI 0x00000000
#define DPM_TABLE_280__UvdLevel_5_DclkDivider__SHIFT__VI 0x00000010
#define DPM_TABLE_280__UvdLevel_5_VclkDivider__SHIFT__VI 0x00000018
#define DPM_TABLE_280__UvdLevel_5_padding_0__SHIFT__VI  0x00000008
#define DPM_TABLE_280__UvdLevel_5_padding_1__SHIFT__VI  0x00000000
#define DPM_TABLE_281__UvdLevel_6_VclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_282__UvdLevel_6_DclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_283__UvdLevel_6_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_283__UvdLevel_6_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_283__UvdLevel_6_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_283__UvdLevel_6_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_284__UvdLevel_6_DclkDivider__SHIFT__VI 0x00000010
#define DPM_TABLE_284__UvdLevel_6_VclkDivider__SHIFT__VI 0x00000018
#define DPM_TABLE_284__UvdLevel_6_padding_0__SHIFT__VI  0x00000008
#define DPM_TABLE_284__UvdLevel_6_padding_1__SHIFT__VI  0x00000000
#define DPM_TABLE_285__UvdLevel_7_VclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_286__UvdLevel_7_DclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_287__UvdLevel_7_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_287__UvdLevel_7_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_287__UvdLevel_7_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_287__UvdLevel_7_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_288__UvdLevel_7_DclkDivider__SHIFT__VI 0x00000010
#define DPM_TABLE_288__UvdLevel_7_VclkDivider__SHIFT__VI 0x00000018
#define DPM_TABLE_288__UvdLevel_7_padding_0__SHIFT__VI  0x00000008
#define DPM_TABLE_288__UvdLevel_7_padding_1__SHIFT__VI  0x00000000
#define DPM_TABLE_289__VceLevel_0_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_28__SystemFlags__SHIFT__VI            0x00000000
#define DPM_TABLE_290__VceLevel_0_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_290__VceLevel_0_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_290__VceLevel_0_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_290__VceLevel_0_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_291__VceLevel_0_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_291__VceLevel_0_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_291__VceLevel_0_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_291__VceLevel_0_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_292__VceLevel_1_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_293__VceLevel_1_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_293__VceLevel_1_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_293__VceLevel_1_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_293__VceLevel_1_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_294__VceLevel_1_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_294__VceLevel_1_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_294__VceLevel_1_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_294__VceLevel_1_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_295__VceLevel_2_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_296__VceLevel_2_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_296__VceLevel_2_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_296__VceLevel_2_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_296__VceLevel_2_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_297__VceLevel_2_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_297__VceLevel_2_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_297__VceLevel_2_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_297__VceLevel_2_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_298__VceLevel_3_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_299__VceLevel_3_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_299__VceLevel_3_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_299__VceLevel_3_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_299__VceLevel_3_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_29__VRConfig__SHIFT__VI               0x00000000
#define DPM_TABLE_2__GraphicsPIDController_LFWindupUpperLim__SHIFT__VI 0x00000000
#define DPM_TABLE_300__VceLevel_3_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_300__VceLevel_3_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_300__VceLevel_3_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_300__VceLevel_3_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_301__VceLevel_4_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_302__VceLevel_4_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_302__VceLevel_4_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_302__VceLevel_4_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_302__VceLevel_4_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_303__VceLevel_4_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_303__VceLevel_4_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_303__VceLevel_4_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_303__VceLevel_4_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_304__VceLevel_5_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_305__VceLevel_5_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_305__VceLevel_5_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_305__VceLevel_5_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_305__VceLevel_5_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_306__VceLevel_5_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_306__VceLevel_5_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_306__VceLevel_5_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_306__VceLevel_5_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_307__VceLevel_6_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_308__VceLevel_6_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_308__VceLevel_6_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_308__VceLevel_6_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_308__VceLevel_6_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_309__VceLevel_6_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_309__VceLevel_6_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_309__VceLevel_6_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_309__VceLevel_6_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_30__SmioMask1__SHIFT__VI              0x00000000
#define DPM_TABLE_310__VceLevel_7_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_311__VceLevel_7_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_311__VceLevel_7_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_311__VceLevel_7_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_311__VceLevel_7_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_312__VceLevel_7_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_312__VceLevel_7_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_312__VceLevel_7_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_312__VceLevel_7_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_313__AcpLevel_0_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_314__AcpLevel_0_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_314__AcpLevel_0_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_314__AcpLevel_0_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_314__AcpLevel_0_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_315__AcpLevel_0_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_315__AcpLevel_0_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_315__AcpLevel_0_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_315__AcpLevel_0_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_316__AcpLevel_1_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_317__AcpLevel_1_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_317__AcpLevel_1_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_317__AcpLevel_1_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_317__AcpLevel_1_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_318__AcpLevel_1_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_318__AcpLevel_1_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_318__AcpLevel_1_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_318__AcpLevel_1_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_319__AcpLevel_2_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_31__SmioMask2__SHIFT__VI              0x00000000
#define DPM_TABLE_320__AcpLevel_2_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_320__AcpLevel_2_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_320__AcpLevel_2_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_320__AcpLevel_2_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_321__AcpLevel_2_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_321__AcpLevel_2_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_321__AcpLevel_2_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_321__AcpLevel_2_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_322__AcpLevel_3_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_323__AcpLevel_3_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_323__AcpLevel_3_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_323__AcpLevel_3_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_323__AcpLevel_3_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_324__AcpLevel_3_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_324__AcpLevel_3_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_324__AcpLevel_3_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_324__AcpLevel_3_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_325__AcpLevel_4_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_326__AcpLevel_4_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_326__AcpLevel_4_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_326__AcpLevel_4_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_326__AcpLevel_4_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_327__AcpLevel_4_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_327__AcpLevel_4_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_327__AcpLevel_4_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_327__AcpLevel_4_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_328__AcpLevel_5_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_329__AcpLevel_5_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_329__AcpLevel_5_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_329__AcpLevel_5_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_329__AcpLevel_5_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_32__SmioTable1_Pattern_0_Smio__SHIFT__VI 0x00000008
#define DPM_TABLE_32__SmioTable1_Pattern_0_Voltage__SHIFT__VI 0x00000010
#define DPM_TABLE_32__SmioTable1_Pattern_0_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_330__AcpLevel_5_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_330__AcpLevel_5_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_330__AcpLevel_5_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_330__AcpLevel_5_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_331__AcpLevel_6_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_332__AcpLevel_6_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_332__AcpLevel_6_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_332__AcpLevel_6_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_332__AcpLevel_6_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_333__AcpLevel_6_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_333__AcpLevel_6_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_333__AcpLevel_6_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_333__AcpLevel_6_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_334__AcpLevel_7_Frequency__SHIFT__VI  0x00000000
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_336__AcpLevel_7_Divider__SHIFT__VI    0x00000018
#define DPM_TABLE_336__AcpLevel_7_padding_0__SHIFT__VI  0x00000010
#define DPM_TABLE_336__AcpLevel_7_padding_1__SHIFT__VI  0x00000008
#define DPM_TABLE_336__AcpLevel_7_padding_2__SHIFT__VI  0x00000000
#define DPM_TABLE_337__SamuLevel_0_Frequency__SHIFT__VI 0x00000000
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_339__SamuLevel_0_Divider__SHIFT__VI   0x00000018
#define DPM_TABLE_339__SamuLevel_0_padding_0__SHIFT__VI 0x00000010
#define DPM_TABLE_339__SamuLevel_0_padding_1__SHIFT__VI 0x00000008
#define DPM_TABLE_339__SamuLevel_0_padding_2__SHIFT__VI 0x00000000
#define DPM_TABLE_33__SmioTable1_Pattern_1_Smio__SHIFT__VI 0x00000008
#define DPM_TABLE_33__SmioTable1_Pattern_1_Voltage__SHIFT__VI 0x00000010
#define DPM_TABLE_33__SmioTable1_Pattern_1_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_340__SamuLevel_1_Frequency__SHIFT__VI 0x00000000
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_342__SamuLevel_1_Divider__SHIFT__VI   0x00000018
#define DPM_TABLE_342__SamuLevel_1_padding_0__SHIFT__VI 0x00000010
#define DPM_TABLE_342__SamuLevel_1_padding_1__SHIFT__VI 0x00000008
#define DPM_TABLE_342__SamuLevel_1_padding_2__SHIFT__VI 0x00000000
#define DPM_TABLE_343__SamuLevel_2_Frequency__SHIFT__VI 0x00000000
#define DPM_TABLE_344__SamuLevel_2_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_344__SamuLevel_2_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_344__SamuLevel_2_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_344__SamuLevel_2_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_345__SamuLevel_2_Divider__SHIFT__VI   0x00000018
#define DPM_TABLE_345__SamuLevel_2_padding_0__SHIFT__VI 0x00000010
#define DPM_TABLE_345__SamuLevel_2_padding_1__SHIFT__VI 0x00000008
#define DPM_TABLE_345__SamuLevel_2_padding_2__SHIFT__VI 0x00000000
#define DPM_TABLE_346__SamuLevel_3_Frequency__SHIFT__VI 0x00000000
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_348__SamuLevel_3_Divider__SHIFT__VI   0x00000018
#define DPM_TABLE_348__SamuLevel_3_padding_0__SHIFT__VI 0x00000010
#define DPM_TABLE_348__SamuLevel_3_padding_1__SHIFT__VI 0x00000008
#define DPM_TABLE_348__SamuLevel_3_padding_2__SHIFT__VI 0x00000000
#define DPM_TABLE_349__SamuLevel_4_Frequency__SHIFT__VI 0x00000000
#define DPM_TABLE_34__SmioTable1_Pattern_2_Smio__SHIFT__VI 0x00000008
#define DPM_TABLE_34__SmioTable1_Pattern_2_Voltage__SHIFT__VI 0x00000010
#define DPM_TABLE_34__SmioTable1_Pattern_2_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_351__SamuLevel_4_Divider__SHIFT__VI   0x00000018
#define DPM_TABLE_351__SamuLevel_4_padding_0__SHIFT__VI 0x00000010
#define DPM_TABLE_351__SamuLevel_4_padding_1__SHIFT__VI 0x00000008
#define DPM_TABLE_351__SamuLevel_4_padding_2__SHIFT__VI 0x00000000
#define DPM_TABLE_352__SamuLevel_5_Frequency__SHIFT__VI 0x00000000
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_354__SamuLevel_5_Divider__SHIFT__VI   0x00000018
#define DPM_TABLE_354__SamuLevel_5_padding_0__SHIFT__VI 0x00000010
#define DPM_TABLE_354__SamuLevel_5_padding_1__SHIFT__VI 0x00000008
#define DPM_TABLE_354__SamuLevel_5_padding_2__SHIFT__VI 0x00000000
#define DPM_TABLE_355__SamuLevel_6_Frequency__SHIFT__VI 0x00000000
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_357__SamuLevel_6_Divider__SHIFT__VI   0x00000018
#define DPM_TABLE_357__SamuLevel_6_padding_0__SHIFT__VI 0x00000010
#define DPM_TABLE_357__SamuLevel_6_padding_1__SHIFT__VI 0x00000008
#define DPM_TABLE_357__SamuLevel_6_padding_2__SHIFT__VI 0x00000000
#define DPM_TABLE_358__SamuLevel_7_Frequency__SHIFT__VI 0x00000000
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_35__SmioTable1_Pattern_3_Smio__SHIFT__VI 0x00000008
#define DPM_TABLE_35__SmioTable1_Pattern_3_Voltage__SHIFT__VI 0x00000010
#define DPM_TABLE_35__SmioTable1_Pattern_3_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_360__SamuLevel_7_Divider__SHIFT__VI   0x00000018
#define DPM_TABLE_360__SamuLevel_7_padding_0__SHIFT__VI 0x00000010
#define DPM_TABLE_360__SamuLevel_7_padding_1__SHIFT__VI 0x00000008
#define DPM_TABLE_360__SamuLevel_7_padding_2__SHIFT__VI 0x00000000
#define DPM_TABLE_361__Ulv_CcPwrDynRm__SHIFT__VI        0x00000000
#define DPM_TABLE_362__Ulv_CcPwrDynRm1__SHIFT__VI       0x00000000
#define DPM_TABLE_363__Ulv_VddcOffsetVid__SHIFT__VI     0x00000008
#define DPM_TABLE_363__Ulv_VddcOffset__SHIFT__VI        0x00000010
#define DPM_TABLE_363__Ulv_VddcPhase__SHIFT__VI         0x00000000
#define DPM_TABLE_364__Ulv_Reserved__SHIFT__VI          0x00000000
#define DPM_TABLE_365__SclkStepSize__SHIFT__VI          0x00000000
#define DPM_TABLE_366__Smio_0__SHIFT__VI                0x00000000
#define DPM_TABLE_367__Smio_1__SHIFT__VI                0x00000000
#define DPM_TABLE_368__Smio_2__SHIFT__VI                0x00000000
#define DPM_TABLE_369__Smio_3__SHIFT__VI                0x00000000
#define DPM_TABLE_36__SmioTable2_Pattern_0_Smio__SHIFT__VI 0x00000008
#define DPM_TABLE_36__SmioTable2_Pattern_0_Voltage__SHIFT__VI 0x00000010
#define DPM_TABLE_36__SmioTable2_Pattern_0_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_370__Smio_4__SHIFT__VI                0x00000000
#define DPM_TABLE_371__Smio_5__SHIFT__VI                0x00000000
#define DPM_TABLE_372__Smio_6__SHIFT__VI                0x00000000
#define DPM_TABLE_373__Smio_7__SHIFT__VI                0x00000000
#define DPM_TABLE_374__Smio_8__SHIFT__VI                0x00000000
#define DPM_TABLE_375__Smio_9__SHIFT__VI                0x00000000
#define DPM_TABLE_376__Smio_10__SHIFT__VI               0x00000000
#define DPM_TABLE_377__Smio_11__SHIFT__VI               0x00000000
#define DPM_TABLE_378__Smio_12__SHIFT__VI               0x00000000
#define DPM_TABLE_379__Smio_13__SHIFT__VI               0x00000000
#define DPM_TABLE_37__SmioTable2_Pattern_1_Smio__SHIFT__VI 0x00000008
#define DPM_TABLE_37__SmioTable2_Pattern_1_Voltage__SHIFT__VI 0x00000010
#define DPM_TABLE_37__SmioTable2_Pattern_1_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_380__Smio_14__SHIFT__VI               0x00000000
#define DPM_TABLE_381__Smio_15__SHIFT__VI               0x00000000
#define DPM_TABLE_382__Smio_16__SHIFT__VI               0x00000000
#define DPM_TABLE_383__Smio_17__SHIFT__VI               0x00000000
#define DPM_TABLE_384__Smio_18__SHIFT__VI               0x00000000
#define DPM_TABLE_385__Smio_19__SHIFT__VI               0x00000000
#define DPM_TABLE_386__Smio_20__SHIFT__VI               0x00000000
#define DPM_TABLE_387__Smio_21__SHIFT__VI               0x00000000
#define DPM_TABLE_388__Smio_22__SHIFT__VI               0x00000000
#define DPM_TABLE_389__Smio_23__SHIFT__VI               0x00000000
#define DPM_TABLE_38__SmioTable2_Pattern_2_Smio__SHIFT__VI 0x00000008
#define DPM_TABLE_38__SmioTable2_Pattern_2_Voltage__SHIFT__VI 0x00000010
#define DPM_TABLE_38__SmioTable2_Pattern_2_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_390__Smio_24__SHIFT__VI               0x00000000
#define DPM_TABLE_391__Smio_25__SHIFT__VI               0x00000000
#define DPM_TABLE_392__Smio_26__SHIFT__VI               0x00000000
#define DPM_TABLE_393__Smio_27__SHIFT__VI               0x00000000
#define DPM_TABLE_394__Smio_28__SHIFT__VI               0x00000000
#define DPM_TABLE_395__Smio_29__SHIFT__VI               0x00000000
#define DPM_TABLE_396__Smio_30__SHIFT__VI               0x00000000
#define DPM_TABLE_397__Smio_31__SHIFT__VI               0x00000000
#define DPM_TABLE_398__AcpBootLevel__SHIFT__VI          0x00000008
#define DPM_TABLE_398__SamuBootLevel__SHIFT__VI         0x00000000
#define DPM_TABLE_398__UvdBootLevel__SHIFT__VI          0x00000018
#define DPM_TABLE_398__VceBootLevel__SHIFT__VI          0x00000010
#define DPM_TABLE_399__GraphicsBootLevel__SHIFT__VI     0x00000018
#define DPM_TABLE_399__GraphicsInterval__SHIFT__VI      0x00000000
#define DPM_TABLE_399__GraphicsThermThrottleEnable__SHIFT__VI 0x00000008
#define DPM_TABLE_399__GraphicsVoltageChangeEnable__SHIFT__VI 0x00000010
#define DPM_TABLE_39__SmioTable2_Pattern_3_Smio__SHIFT__VI 0x00000008
#define DPM_TABLE_39__SmioTable2_Pattern_3_Voltage__SHIFT__VI 0x00000010
#define DPM_TABLE_39__SmioTable2_Pattern_3_padding__SHIFT__VI 0x00000000
#define DPM_TABLE_3__GraphicsPIDController_LFWindupLowerLim__SHIFT__VI 0x00000000
#define DPM_TABLE_400__TemperatureLimitHigh__SHIFT__VI  0x00000000
#define DPM_TABLE_400__ThermalInterval__SHIFT__VI       0x00000010
#define DPM_TABLE_400__VoltageInterval__SHIFT__VI       0x00000018
#define DPM_TABLE_401__MemoryBootLevel__SHIFT__VI       0x00000008
#define DPM_TABLE_401__MemoryVoltageChangeEnable__SHIFT__VI 0x00000000
#define DPM_TABLE_401__TemperatureLimitLow__SHIFT__VI   0x00000010
#define DPM_TABLE_402__BootMVdd__SHIFT__VI              0x00000010
#define DPM_TABLE_402__MemoryInterval__SHIFT__VI        0x00000008
#define DPM_TABLE_402__MemoryThermThrottleEnable__SHIFT__VI 0x00000000
#define DPM_TABLE_403__PhaseResponseTime__SHIFT__VI     0x00000000
#define DPM_TABLE_403__VoltageResponseTime__SHIFT__VI   0x00000010
#define DPM_TABLE_404__DTEInterval__SHIFT__VI           0x00000008
#define DPM_TABLE_404__DTEMode__SHIFT__VI               0x00000000
#define DPM_TABLE_404__PCIeBootLinkLevel__SHIFT__VI     0x00000018
#define DPM_TABLE_404__PCIeGenInterval__SHIFT__VI       0x00000010
#define DPM_TABLE_405__AcDcGpio__SHIFT__VI              0x00000008
#define DPM_TABLE_405__SVI2Enable__SHIFT__VI            0x00000018
#define DPM_TABLE_405__ThermGpio__SHIFT__VI             0x00000000
#define DPM_TABLE_405__VRHotGpio__SHIFT__VI             0x00000010
#define DPM_TABLE_406__PPM_PkgPwrLimit__SHIFT__VI       0x00000010
#define DPM_TABLE_406__PPM_TemperatureLimit__SHIFT__VI  0x00000000
#define DPM_TABLE_407__DefaultTdp__SHIFT__VI            0x00000010
#define DPM_TABLE_407__TargetTdp__SHIFT__VI             0x00000000
#define DPM_TABLE_408__FpsHighThreshold__SHIFT__VI      0x00000010
#define DPM_TABLE_408__FpsLowThreshold__SHIFT__VI       0x00000000
#define DPM_TABLE_409__BAPMTI_R_0_0_0__SHIFT__VI        0x00000010
#define DPM_TABLE_409__BAPMTI_R_0_1_0__SHIFT__VI        0x00000000
#define DPM_TABLE_40__VddcLevelCount__SHIFT__VI         0x00000000
#define DPM_TABLE_410__BAPMTI_R_0_2_0__SHIFT__VI        0x00000010
#define DPM_TABLE_410__BAPMTI_R_1_0_0__SHIFT__VI        0x00000000
#define DPM_TABLE_411__BAPMTI_R_1_1_0__SHIFT__VI        0x00000010
#define DPM_TABLE_411__BAPMTI_R_1_2_0__SHIFT__VI        0x00000000
#define DPM_TABLE_412__BAPMTI_R_2_0_0__SHIFT__VI        0x00000010
#define DPM_TABLE_412__BAPMTI_R_2_1_0__SHIFT__VI        0x00000000
#define DPM_TABLE_413__BAPMTI_R_2_2_0__SHIFT__VI        0x00000010
#define DPM_TABLE_413__BAPMTI_R_3_0_0__SHIFT__VI        0x00000000
#define DPM_TABLE_414__BAPMTI_R_3_1_0__SHIFT__VI        0x00000010
#define DPM_TABLE_414__BAPMTI_R_3_2_0__SHIFT__VI        0x00000000
#define DPM_TABLE_415__BAPMTI_R_4_0_0__SHIFT__VI        0x00000010
#define DPM_TABLE_415__BAPMTI_R_4_1_0__SHIFT__VI        0x00000000
#define DPM_TABLE_416__BAPMTI_RC_0_0_0__SHIFT__VI       0x00000000
#define DPM_TABLE_416__BAPMTI_R_4_2_0__SHIFT__VI        0x00000010
#define DPM_TABLE_417__BAPMTI_RC_0_1_0__SHIFT__VI       0x00000010
#define DPM_TABLE_417__BAPMTI_RC_0_2_0__SHIFT__VI       0x00000000
#define DPM_TABLE_418__BAPMTI_RC_1_0_0__SHIFT__VI       0x00000010
#define DPM_TABLE_418__BAPMTI_RC_1_1_0__SHIFT__VI       0x00000000
#define DPM_TABLE_419__BAPMTI_RC_1_2_0__SHIFT__VI       0x00000010
#define DPM_TABLE_419__BAPMTI_RC_2_0_0__SHIFT__VI       0x00000000
#define DPM_TABLE_41__VddciLevelCount__SHIFT__VI        0x00000000
#define DPM_TABLE_420__BAPMTI_RC_2_1_0__SHIFT__VI       0x00000010
#define DPM_TABLE_420__BAPMTI_RC_2_2_0__SHIFT__VI       0x00000000
#define DPM_TABLE_421__BAPMTI_RC_3_0_0__SHIFT__VI       0x00000010
#define DPM_TABLE_421__BAPMTI_RC_3_1_0__SHIFT__VI       0x00000000
#define DPM_TABLE_422__BAPMTI_RC_3_2_0__SHIFT__VI       0x00000010
#define DPM_TABLE_422__BAPMTI_RC_4_0_0__SHIFT__VI       0x00000000
#define DPM_TABLE_423__BAPMTI_RC_4_1_0__SHIFT__VI       0x00000010
#define DPM_TABLE_423__BAPMTI_RC_4_2_0__SHIFT__VI       0x00000000
#define DPM_TABLE_424__DTEAmbientTempBase__SHIFT__VI    0x00000018
#define DPM_TABLE_424__DTETjOffset__SHIFT__VI           0x00000010
#define DPM_TABLE_424__GpuTjHyst__SHIFT__VI             0x00000000
#define DPM_TABLE_424__GpuTjMax__SHIFT__VI              0x00000008
#define DPM_TABLE_425__BootVoltage_Phases__SHIFT__VI    0x00000000
#define DPM_TABLE_425__BootVoltage_VddGfx__SHIFT__VI    0x00000008
#define DPM_TABLE_425__BootVoltage_Vddc__SHIFT__VI      0x00000018
#define DPM_TABLE_425__BootVoltage_Vddci__SHIFT__VI     0x00000010
#define DPM_TABLE_426__BAPM_TEMP_GRADIENT__SHIFT__VI    0x00000000
#define DPM_TABLE_427__LowSclkInterruptThreshold__SHIFT__VI 0x00000000
#define DPM_TABLE_428__VddGfxReChkWait__SHIFT__VI       0x00000000
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_maxVID__SHIFT__VI 0x00000010
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_minVID__SHIFT__VI 0x00000018
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_0__SHIFT__VI 0x00000008
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_1__SHIFT__VI 0x00000000
#define DPM_TABLE_42__VddGfxLevelCount__SHIFT__VI       0x00000000
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_0__SHIFT__VI 0x00000018
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_1__SHIFT__VI 0x00000010
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_2__SHIFT__VI 0x00000008
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_3__SHIFT__VI 0x00000000
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_4__SHIFT__VI 0x00000018
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_5__SHIFT__VI 0x00000010
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_6__SHIFT__VI 0x00000008
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_7__SHIFT__VI 0x00000000
#define DPM_TABLE_432__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_maxVID__SHIFT__VI 0x00000010
#define DPM_TABLE_432__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_minVID__SHIFT__VI 0x00000018
#define DPM_TABLE_432__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_padding_0__SHIFT__VI 0x00000008
#define DPM_TABLE_432__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_padding_1__SHIFT__VI 0x00000000
#define DPM_TABLE_433__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_0__SHIFT__VI 0x00000018
#define DPM_TABLE_433__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_1__SHIFT__VI 0x00000010
#define DPM_TABLE_433__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_2__SHIFT__VI 0x00000008
#define DPM_TABLE_433__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_3__SHIFT__VI 0x00000000
#define DPM_TABLE_434__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_4__SHIFT__VI 0x00000018
#define DPM_TABLE_434__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_5__SHIFT__VI 0x00000010
#define DPM_TABLE_434__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_6__SHIFT__VI 0x00000008
#define DPM_TABLE_434__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_7__SHIFT__VI 0x00000000
#define DPM_TABLE_435__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_maxVID__SHIFT__VI 0x00000010
#define DPM_TABLE_435__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_minVID__SHIFT__VI 0x00000018
#define DPM_TABLE_435__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_padding_0__SHIFT__VI 0x00000008
#define DPM_TABLE_435__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_padding_1__SHIFT__VI 0x00000000
#define DPM_TABLE_436__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_0__SHIFT__VI 0x00000018
#define DPM_TABLE_436__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_1__SHIFT__VI 0x00000010
#define DPM_TABLE_436__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_2__SHIFT__VI 0x00000008
#define DPM_TABLE_436__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_3__SHIFT__VI 0x00000000
#define DPM_TABLE_437__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_4__SHIFT__VI 0x00000018
#define DPM_TABLE_437__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_5__SHIFT__VI 0x00000010
#define DPM_TABLE_437__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_6__SHIFT__VI 0x00000008
#define DPM_TABLE_437__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_7__SHIFT__VI 0x00000000
#define DPM_TABLE_438__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_maxVID__SHIFT__VI 0x00000010
#define DPM_TABLE_438__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_minVID__SHIFT__VI 0x00000018
#define DPM_TABLE_438__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_padding_0__SHIFT__VI 0x00000008
#define DPM_TABLE_438__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_padding_1__SHIFT__VI 0x00000000
#define DPM_TABLE_439__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_0__SHIFT__VI 0x00000018
#define DPM_TABLE_439__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_1__SHIFT__VI 0x00000010
#define DPM_TABLE_439__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_2__SHIFT__VI 0x00000008
#define DPM_TABLE_439__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_3__SHIFT__VI 0x00000000
#define DPM_TABLE_43__MvddLevelCount__SHIFT__VI         0x00000000
#define DPM_TABLE_440__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_4__SHIFT__VI 0x00000018
#define DPM_TABLE_440__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_5__SHIFT__VI 0x00000010
#define DPM_TABLE_440__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_6__SHIFT__VI 0x00000008
#define DPM_TABLE_440__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_7__SHIFT__VI 0x00000000
#define DPM_TABLE_44__VddcTable_0__SHIFT__VI            0x00000010
#define DPM_TABLE_44__VddcTable_1__SHIFT__VI            0x00000000
#define DPM_TABLE_45__VddcTable_2__SHIFT__VI            0x00000010
#define DPM_TABLE_45__VddcTable_3__SHIFT__VI            0x00000000
#define DPM_TABLE_46__VddcTable_4__SHIFT__VI            0x00000010
#define DPM_TABLE_46__VddcTable_5__SHIFT__VI            0x00000000
#define DPM_TABLE_47__VddcTable_6__SHIFT__VI            0x00000010
#define DPM_TABLE_47__VddcTable_7__SHIFT__VI            0x00000000
#define DPM_TABLE_48__VddcTable_8__SHIFT__VI            0x00000010
#define DPM_TABLE_48__VddcTable_9__SHIFT__VI            0x00000000
#define DPM_TABLE_49__VddcTable_10__SHIFT__VI           0x00000010
#define DPM_TABLE_49__VddcTable_11__SHIFT__VI           0x00000000
#define DPM_TABLE_4__GraphicsPIDController_StatePrecision__SHIFT__VI 0x00000000
#define DPM_TABLE_50__VddcTable_12__SHIFT__VI           0x00000010
#define DPM_TABLE_50__VddcTable_13__SHIFT__VI           0x00000000
#define DPM_TABLE_51__VddcTable_14__SHIFT__VI           0x00000010
#define DPM_TABLE_51__VddcTable_15__SHIFT__VI           0x00000000
#define DPM_TABLE_52__VddGfxTable_0__SHIFT__VI          0x00000010
#define DPM_TABLE_52__VddGfxTable_1__SHIFT__VI          0x00000000
#define DPM_TABLE_53__VddGfxTable_2__SHIFT__VI          0x00000010
#define DPM_TABLE_53__VddGfxTable_3__SHIFT__VI          0x00000000
#define DPM_TABLE_54__VddGfxTable_4__SHIFT__VI          0x00000010
#define DPM_TABLE_54__VddGfxTable_5__SHIFT__VI          0x00000000
#define DPM_TABLE_55__VddGfxTable_6__SHIFT__VI          0x00000010
#define DPM_TABLE_55__VddGfxTable_7__SHIFT__VI          0x00000000
#define DPM_TABLE_56__VddGfxTable_8__SHIFT__VI          0x00000010
#define DPM_TABLE_56__VddGfxTable_9__SHIFT__VI          0x00000000
#define DPM_TABLE_57__VddGfxTable_10__SHIFT__VI         0x00000010
#define DPM_TABLE_57__VddGfxTable_11__SHIFT__VI         0x00000000
#define DPM_TABLE_58__VddGfxTable_12__SHIFT__VI         0x00000010
#define DPM_TABLE_58__VddGfxTable_13__SHIFT__VI         0x00000000
#define DPM_TABLE_59__VddGfxTable_14__SHIFT__VI         0x00000010
#define DPM_TABLE_59__VddGfxTable_15__SHIFT__VI         0x00000000
#define DPM_TABLE_5__GraphicsPIDController_LfPrecision__SHIFT__VI 0x00000000
#define DPM_TABLE_60__VddciTable_0__SHIFT__VI           0x00000010
#define DPM_TABLE_60__VddciTable_1__SHIFT__VI           0x00000000
#define DPM_TABLE_61__VddciTable_2__SHIFT__VI           0x00000010
#define DPM_TABLE_61__VddciTable_3__SHIFT__VI           0x00000000
#define DPM_TABLE_62__VddciTable_4__SHIFT__VI           0x00000010
#define DPM_TABLE_62__VddciTable_5__SHIFT__VI           0x00000000
#define DPM_TABLE_63__VddciTable_6__SHIFT__VI           0x00000010
#define DPM_TABLE_63__VddciTable_7__SHIFT__VI           0x00000000
#define DPM_TABLE_64__BapmVddGfxVidHiSidd_0__SHIFT__VI  0x00000018
#define DPM_TABLE_64__BapmVddGfxVidHiSidd_1__SHIFT__VI  0x00000010
#define DPM_TABLE_64__BapmVddGfxVidHiSidd_2__SHIFT__VI  0x00000008
#define DPM_TABLE_64__BapmVddGfxVidHiSidd_3__SHIFT__VI  0x00000000
#define DPM_TABLE_65__BapmVddGfxVidHiSidd_4__SHIFT__VI  0x00000018
#define DPM_TABLE_65__BapmVddGfxVidHiSidd_5__SHIFT__VI  0x00000010
#define DPM_TABLE_65__BapmVddGfxVidHiSidd_6__SHIFT__VI  0x00000008
#define DPM_TABLE_65__BapmVddGfxVidHiSidd_7__SHIFT__VI  0x00000000
#define DPM_TABLE_66__BapmVddGfxVidHiSidd_10__SHIFT__VI 0x00000008
#define DPM_TABLE_66__BapmVddGfxVidHiSidd_11__SHIFT__VI 0x00000000
#define DPM_TABLE_66__BapmVddGfxVidHiSidd_8__SHIFT__VI  0x00000018
#define DPM_TABLE_66__BapmVddGfxVidHiSidd_9__SHIFT__VI  0x00000010
#define DPM_TABLE_67__BapmVddGfxVidHiSidd_12__SHIFT__VI 0x00000018
#define DPM_TABLE_67__BapmVddGfxVidHiSidd_13__SHIFT__VI 0x00000010
#define DPM_TABLE_67__BapmVddGfxVidHiSidd_14__SHIFT__VI 0x00000008
#define DPM_TABLE_67__BapmVddGfxVidHiSidd_15__SHIFT__VI 0x00000000
#define DPM_TABLE_68__BapmVddGfxVidLoSidd_0__SHIFT__VI  0x00000018
#define DPM_TABLE_68__BapmVddGfxVidLoSidd_1__SHIFT__VI  0x00000010
#define DPM_TABLE_68__BapmVddGfxVidLoSidd_2__SHIFT__VI  0x00000008
#define DPM_TABLE_68__BapmVddGfxVidLoSidd_3__SHIFT__VI  0x00000000
#define DPM_TABLE_69__BapmVddGfxVidLoSidd_4__SHIFT__VI  0x00000018
#define DPM_TABLE_69__BapmVddGfxVidLoSidd_5__SHIFT__VI  0x00000010
#define DPM_TABLE_69__BapmVddGfxVidLoSidd_6__SHIFT__VI  0x00000008
#define DPM_TABLE_69__BapmVddGfxVidLoSidd_7__SHIFT__VI  0x00000000
#define DPM_TABLE_6__GraphicsPIDController_LfOffset__SHIFT__VI 0x00000000
#define DPM_TABLE_70__BapmVddGfxVidLoSidd_10__SHIFT__VI 0x00000008
#define DPM_TABLE_70__BapmVddGfxVidLoSidd_11__SHIFT__VI 0x00000000
#define DPM_TABLE_70__BapmVddGfxVidLoSidd_8__SHIFT__VI  0x00000018
#define DPM_TABLE_70__BapmVddGfxVidLoSidd_9__SHIFT__VI  0x00000010
#define DPM_TABLE_71__BapmVddGfxVidLoSidd_12__SHIFT__VI 0x00000018
#define DPM_TABLE_71__BapmVddGfxVidLoSidd_13__SHIFT__VI 0x00000010
#define DPM_TABLE_71__BapmVddGfxVidLoSidd_14__SHIFT__VI 0x00000008
#define DPM_TABLE_71__BapmVddGfxVidLoSidd_15__SHIFT__VI 0x00000000
#define DPM_TABLE_72__BapmVddGfxVidHiSidd2_0__SHIFT__VI 0x00000018
#define DPM_TABLE_72__BapmVddGfxVidHiSidd2_1__SHIFT__VI 0x00000010
#define DPM_TABLE_72__BapmVddGfxVidHiSidd2_2__SHIFT__VI 0x00000008
#define DPM_TABLE_72__BapmVddGfxVidHiSidd2_3__SHIFT__VI 0x00000000
#define DPM_TABLE_73__BapmVddGfxVidHiSidd2_4__SHIFT__VI 0x00000018
#define DPM_TABLE_73__BapmVddGfxVidHiSidd2_5__SHIFT__VI 0x00000010
#define DPM_TABLE_73__BapmVddGfxVidHiSidd2_6__SHIFT__VI 0x00000008
#define DPM_TABLE_73__BapmVddGfxVidHiSidd2_7__SHIFT__VI 0x00000000
#define DPM_TABLE_74__BapmVddGfxVidHiSidd2_10__SHIFT__VI 0x00000008
#define DPM_TABLE_74__BapmVddGfxVidHiSidd2_11__SHIFT__VI 0x00000000
#define DPM_TABLE_74__BapmVddGfxVidHiSidd2_8__SHIFT__VI 0x00000018
#define DPM_TABLE_74__BapmVddGfxVidHiSidd2_9__SHIFT__VI 0x00000010
#define DPM_TABLE_75__BapmVddGfxVidHiSidd2_12__SHIFT__VI 0x00000018
#define DPM_TABLE_75__BapmVddGfxVidHiSidd2_13__SHIFT__VI 0x00000010
#define DPM_TABLE_75__BapmVddGfxVidHiSidd2_14__SHIFT__VI 0x00000008
#define DPM_TABLE_75__BapmVddGfxVidHiSidd2_15__SHIFT__VI 0x00000000
#define DPM_TABLE_76__BapmVddcVidHiSidd_0__SHIFT__VI    0x00000018
#define DPM_TABLE_76__BapmVddcVidHiSidd_1__SHIFT__VI    0x00000010
#define DPM_TABLE_76__BapmVddcVidHiSidd_2__SHIFT__VI    0x00000008
#define DPM_TABLE_76__BapmVddcVidHiSidd_3__SHIFT__VI    0x00000000
#define DPM_TABLE_77__BapmVddcVidHiSidd_4__SHIFT__VI    0x00000018
#define DPM_TABLE_77__BapmVddcVidHiSidd_5__SHIFT__VI    0x00000010
#define DPM_TABLE_77__BapmVddcVidHiSidd_6__SHIFT__VI    0x00000008
#define DPM_TABLE_77__BapmVddcVidHiSidd_7__SHIFT__VI    0x00000000
#define DPM_TABLE_78__BapmVddcVidHiSidd_10__SHIFT__VI   0x00000008
#define DPM_TABLE_78__BapmVddcVidHiSidd_11__SHIFT__VI   0x00000000
#define DPM_TABLE_78__BapmVddcVidHiSidd_8__SHIFT__VI    0x00000018
#define DPM_TABLE_78__BapmVddcVidHiSidd_9__SHIFT__VI    0x00000010
#define DPM_TABLE_79__BapmVddcVidHiSidd_12__SHIFT__VI   0x00000018
#define DPM_TABLE_79__BapmVddcVidHiSidd_13__SHIFT__VI   0x00000010
#define DPM_TABLE_79__BapmVddcVidHiSidd_14__SHIFT__VI   0x00000008
#define DPM_TABLE_79__BapmVddcVidHiSidd_15__SHIFT__VI   0x00000000
#define DPM_TABLE_7__GraphicsPIDController_MaxState__SHIFT__VI 0x00000000
#define DPM_TABLE_80__BapmVddcVidLoSidd_0__SHIFT__VI    0x00000018
#define DPM_TABLE_80__BapmVddcVidLoSidd_1__SHIFT__VI    0x00000010
#define DPM_TABLE_80__BapmVddcVidLoSidd_2__SHIFT__VI    0x00000008
#define DPM_TABLE_80__BapmVddcVidLoSidd_3__SHIFT__VI    0x00000000
#define DPM_TABLE_81__BapmVddcVidLoSidd_4__SHIFT__VI    0x00000018
#define DPM_TABLE_81__BapmVddcVidLoSidd_5__SHIFT__VI    0x00000010
#define DPM_TABLE_81__BapmVddcVidLoSidd_6__SHIFT__VI    0x00000008
#define DPM_TABLE_81__BapmVddcVidLoSidd_7__SHIFT__VI    0x00000000
#define DPM_TABLE_82__BapmVddcVidLoSidd_10__SHIFT__VI   0x00000008
#define DPM_TABLE_82__BapmVddcVidLoSidd_11__SHIFT__VI   0x00000000
#define DPM_TABLE_82__BapmVddcVidLoSidd_8__SHIFT__VI    0x00000018
#define DPM_TABLE_82__BapmVddcVidLoSidd_9__SHIFT__VI    0x00000010
#define DPM_TABLE_83__BapmVddcVidLoSidd_12__SHIFT__VI   0x00000018
#define DPM_TABLE_83__BapmVddcVidLoSidd_13__SHIFT__VI   0x00000010
#define DPM_TABLE_83__BapmVddcVidLoSidd_14__SHIFT__VI   0x00000008
#define DPM_TABLE_83__BapmVddcVidLoSidd_15__SHIFT__VI   0x00000000
#define DPM_TABLE_84__BapmVddcVidHiSidd2_0__SHIFT__VI   0x00000018
#define DPM_TABLE_84__BapmVddcVidHiSidd2_1__SHIFT__VI   0x00000010
#define DPM_TABLE_84__BapmVddcVidHiSidd2_2__SHIFT__VI   0x00000008
#define DPM_TABLE_84__BapmVddcVidHiSidd2_3__SHIFT__VI   0x00000000
#define DPM_TABLE_85__BapmVddcVidHiSidd2_4__SHIFT__VI   0x00000018
#define DPM_TABLE_85__BapmVddcVidHiSidd2_5__SHIFT__VI   0x00000010
#define DPM_TABLE_85__BapmVddcVidHiSidd2_6__SHIFT__VI   0x00000008
#define DPM_TABLE_85__BapmVddcVidHiSidd2_7__SHIFT__VI   0x00000000
#define DPM_TABLE_86__BapmVddcVidHiSidd2_10__SHIFT__VI  0x00000008
#define DPM_TABLE_86__BapmVddcVidHiSidd2_11__SHIFT__VI  0x00000000
#define DPM_TABLE_86__BapmVddcVidHiSidd2_8__SHIFT__VI   0x00000018
#define DPM_TABLE_86__BapmVddcVidHiSidd2_9__SHIFT__VI   0x00000010
#define DPM_TABLE_87__BapmVddcVidHiSidd2_12__SHIFT__VI  0x00000018
#define DPM_TABLE_87__BapmVddcVidHiSidd2_13__SHIFT__VI  0x00000010
#define DPM_TABLE_87__BapmVddcVidHiSidd2_14__SHIFT__VI  0x00000008
#define DPM_TABLE_87__BapmVddcVidHiSidd2_15__SHIFT__VI  0x00000000
#define DPM_TABLE_88__GraphicsDpmLevelCount__SHIFT__VI  0x00000018
#define DPM_TABLE_88__LinkLevelCount__SHIFT__VI         0x00000008
#define DPM_TABLE_88__MasterDeepSleepControl__SHIFT__VI 0x00000000
#define DPM_TABLE_88__MemoryDpmLevelCount__SHIFT__VI    0x00000010
#define DPM_TABLE_89__AcpLevelCount__SHIFT__VI          0x00000008
#define DPM_TABLE_89__SamuLevelCount__SHIFT__VI         0x00000000
#define DPM_TABLE_89__UvdLevelCount__SHIFT__VI          0x00000018
#define DPM_TABLE_89__VceLevelCount__SHIFT__VI          0x00000010
#define DPM_TABLE_8__GraphicsPIDController_MaxLfFraction__SHIFT__VI 0x00000000
#define DPM_TABLE_90__Reserved_0__SHIFT__VI             0x00000000
#define DPM_TABLE_90__ThermOutGpio__SHIFT__VI           0x00000018
#define DPM_TABLE_90__ThermOutMode__SHIFT__VI           0x00000008
#define DPM_TABLE_90__ThermOutPolarity__SHIFT__VI       0x00000010
#define DPM_TABLE_91__Reserved_0__SHIFT__VI             0x00000000
#define DPM_TABLE_92__Reserved_1__SHIFT__VI             0x00000000
#define DPM_TABLE_93__Reserved_2__SHIFT__VI             0x00000000
#define DPM_TABLE_94__Reserved_3__SHIFT__VI             0x00000000
#define DPM_TABLE_95__GraphicsLevel_0_MinVoltage_Phases__SHIFT__VI 0x00000000
#define DPM_TABLE_95__GraphicsLevel_0_MinVoltage_VddGfx__SHIFT__VI 0x00000008
#define DPM_TABLE_95__GraphicsLevel_0_MinVoltage_Vddc__SHIFT__VI 0x00000018
#define DPM_TABLE_95__GraphicsLevel_0_MinVoltage_Vddci__SHIFT__VI 0x00000010
#define DPM_TABLE_96__GraphicsLevel_0_SclkFrequency__SHIFT__VI 0x00000000
#define DPM_TABLE_97__GraphicsLevel_0_ActivityLevel__SHIFT__VI 0x00000000
#define DPM_TABLE_97__GraphicsLevel_0_DeepSleepDivId__SHIFT__VI 0x00000010
#define DPM_TABLE_97__GraphicsLevel_0_pcieDpmLevel__SHIFT__VI 0x00000018
#define DPM_TABLE_98__GraphicsLevel_0_CgSpllFuncCntl3__SHIFT__VI 0x00000000
#define DPM_TABLE_99__GraphicsLevel_0_CgSpllFuncCntl4__SHIFT__VI 0x00000000
#define DPM_TABLE_9__GraphicsPIDController_StateShift__SHIFT__VI 0x00000000
#define DPREFCLK_CGTT_BLK_CTRL_REG__DPREFCLK_TURN_OFF_DELAY__SHIFT__VI 0x00000004
#define DPREFCLK_CGTT_BLK_CTRL_REG__DPREFCLK_TURN_ON_DELAY__SHIFT__VI 0x00000000
#define DPREFCLK_CNTL__DPREFCLK_SRC_SEL__SHIFT__VI      0x00000000
#define DPREFCLK_CNTL__UNB_DB_CLK_ENABLE__SHIFT__VI     0x00000008
#define DP_AUX_DEBUG_A__DP_AUX_DEBUG_A__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_B__DP_AUX_DEBUG_B__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_C__DP_AUX_DEBUG_C__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_D__DP_AUX_DEBUG_D__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_E__DP_AUX_DEBUG_E__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_F__DP_AUX_DEBUG_F__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_G__DP_AUX_DEBUG_G__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_H__DP_AUX_DEBUG_H__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_I__DP_AUX_DEBUG_I__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_J__DP_AUX_DEBUG_J__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_K__DP_AUX_DEBUG_K__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_L__DP_AUX_DEBUG_L__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_M__DP_AUX_DEBUG_M__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_N__DP_AUX_DEBUG_N__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_O__DP_AUX_DEBUG_O__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_P__DP_AUX_DEBUG_P__SHIFT__VI       0x00000000
#define DP_AUX_DEBUG_Q__DP_AUX_DEBUG_Q__SHIFT__VI       0x00000000
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_CUR_DISP__SHIFT__VI 0x00000018
#define DP_DPHY_CRC_EN__DPHY_CRC_RESULT_VALID__SHIFT__VI 0x00000008
#define DP_DPHY_CRC_MST_CNTL__DPHY_CRC_MST_FIRST_SLOT__SHIFT__VI 0x00000000
#define DP_DPHY_CRC_MST_CNTL__DPHY_CRC_MST_LAST_SLOT__SHIFT__VI 0x00000008
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR_ACK__SHIFT__VI 0x00000010
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR__SHIFT__VI 0x00000008
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_LOCK__SHIFT__VI 0x00000000
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT1__SHIFT__VI 0x00000008
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT2__SHIFT__VI 0x00000010
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT3__SHIFT__VI 0x00000018
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_ACK__SHIFT__VI 0x0000000c
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_MASK__SHIFT__VI 0x00000008
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_OCCURRED__SHIFT__VI 0x00000004
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_STATE__SHIFT__VI 0x00000000
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN__SHIFT__VI 0x00000002
#define DP_DPHY_SYM0__DPHY_SYM1__SHIFT__VI              0x00000000
#define DP_DPHY_SYM0__DPHY_SYM2__SHIFT__VI              0x0000000a
#define DP_DPHY_SYM0__DPHY_SYM3__SHIFT__VI              0x00000014
#define DP_DPHY_SYM1__DPHY_SYM4__SHIFT__VI              0x00000000
#define DP_DPHY_SYM1__DPHY_SYM5__SHIFT__VI              0x0000000a
#define DP_DPHY_SYM1__DPHY_SYM6__SHIFT__VI              0x00000014
#define DP_DPHY_SYM2__DPHY_SYM7__SHIFT__VI              0x00000000
#define DP_DPHY_SYM2__DPHY_SYM8__SHIFT__VI              0x0000000a
#define DP_FE_TEST_DEBUG_DATA__DP_FE_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define DP_FE_TEST_DEBUG_INDEX__DP_FE_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define DP_FE_TEST_DEBUG_INDEX__DP_FE_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define DP_HBR2_EYE_PATTERN__DP_HBR2_EYE_PATTERN_ENABLE__SHIFT__VI 0x00000000
#define DP_LINK_FRAMING_CNTL__DP_IDLE_BS_INTERVAL__SHIFT__VI 0x00000000
#define DP_LINK_FRAMING_CNTL__DP_VBID_DISABLE__SHIFT__VI 0x00000018
#define DP_LINK_FRAMING_CNTL__DP_VID_ENHANCED_FRAME_MODE__SHIFT__VI 0x0000001c
#define DP_MSA_COLORIMETRY__DP_MSA_MISC0_OVERRIDE_ENABLE__SHIFT__VI 0x00000008
#define DP_MSA_COLORIMETRY__DP_MSA_MISC0_OVERRIDE__SHIFT__VI 0x00000000
#define DP_MSA_MISC__DP_MSA_MISC1__SHIFT__VI            0x00000003
#define DP_MSA_MISC__DP_MSA_MISC2__SHIFT__VI            0x00000008
#define DP_MSA_MISC__DP_MSA_MISC3__SHIFT__VI            0x00000010
#define DP_MSA_MISC__DP_MSA_MISC4__SHIFT__VI            0x00000018
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TIMING_OVERRIDE_EN__SHIFT__VI 0x00000000
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TOTAL_OVERRIDE__SHIFT__VI 0x00000004
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_END_OVERRIDE__SHIFT__VI 0x00000010
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_START_OVERRIDE__SHIFT__VI 0x00000000
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_FRAME__SHIFT__VI 0x00000000
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_LINE__SHIFT__VI 0x00000010
#define DP_MSE_MISC_CNTL__DP_MSE_BLANK_CODE__SHIFT__VI  0x00000000
#define DP_MSE_MISC_CNTL__DP_MSE_OUTPUT_DPDBG_DATA__SHIFT__VI 0x00000010
#define DP_MSE_MISC_CNTL__DP_MSE_TIMESTAMP_MODE__SHIFT__VI 0x00000004
#define DP_MSE_MISC_CNTL__DP_MSE_ZERO_ENCODER__SHIFT__VI 0x00000008
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_X__SHIFT__VI      0x0000001a
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_Y__SHIFT__VI      0x00000000
#define DP_MSE_RATE_UPDATE__DP_MSE_RATE_UPDATE_PENDING__SHIFT__VI 0x00000000
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT0__SHIFT__VI  0x00000008
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT1__SHIFT__VI  0x00000018
#define DP_MSE_SAT0__DP_MSE_SAT_SRC0__SHIFT__VI         0x00000000
#define DP_MSE_SAT0__DP_MSE_SAT_SRC1__SHIFT__VI         0x00000010
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT2__SHIFT__VI  0x00000008
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT3__SHIFT__VI  0x00000018
#define DP_MSE_SAT1__DP_MSE_SAT_SRC2__SHIFT__VI         0x00000000
#define DP_MSE_SAT1__DP_MSE_SAT_SRC3__SHIFT__VI         0x00000010
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT4__SHIFT__VI  0x00000008
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT5__SHIFT__VI  0x00000018
#define DP_MSE_SAT2__DP_MSE_SAT_SRC4__SHIFT__VI         0x00000000
#define DP_MSE_SAT2__DP_MSE_SAT_SRC5__SHIFT__VI         0x00000010
#define DP_MSE_SAT_UPDATE__DP_MSE_16_MTP_KEEPOUT__SHIFT__VI 0x00000008
#define DP_MSE_SAT_UPDATE__DP_MSE_SAT_UPDATE__SHIFT__VI 0x00000000
#define DP_SEC_CNTL1__DP_SEC_ISRC_ENABLE__SHIFT__VI     0x00000000
#define DP_SEC_CNTL__DP_SEC_ACM_ENABLE__SHIFT__VI       0x00000010
#define DP_SEC_CNTL__DP_SEC_GSP0_ENABLE__SHIFT__VI      0x00000014
#define DP_SEC_CNTL__DP_SEC_GSP1_ENABLE__SHIFT__VI      0x00000015
#define DP_SEC_CNTL__DP_SEC_GSP2_ENABLE__SHIFT__VI      0x00000016
#define DP_SEC_CNTL__DP_SEC_GSP3_ENABLE__SHIFT__VI      0x00000017
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE__SHIFT__VI 0x00000010
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CODING_TYPE__SHIFT__VI 0x00000001
#define DP_STEER_FIFO__DP_TU_OVERFLOW_ACK__SHIFT__VI    0x0000000c
#define DP_STEER_FIFO__DP_TU_OVERFLOW_FLAG__SHIFT__VI   0x00000008
#define DVO_CLK_ENABLE__DVO_CLK_ENABLE__SHIFT__VI       0x00000000
#define DVO_CONTROL__DVO_DE_POLARITY__SHIFT__VI         0x00000016
#define DVO_CONTROL__DVO_DVPDATA_WIDTH__SHIFT__VI       0x00000004
#define DVO_CONTROL__DVO_HSYNC_POLARITY__SHIFT__VI      0x00000014
#define DVO_CONTROL__DVO_VSYNC_POLARITY__SHIFT__VI      0x00000015
#define DVO_ENABLE__DVO_PIXEL_WIDTH__SHIFT__VI          0x00000004
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_CALIBRATED__SHIFT__VI 0x0000001d
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_CAL_AVERAGE_LEVEL__SHIFT__VI 0x0000000a
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_ERROR_ACK__SHIFT__VI 0x00000008
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_FORCE_RECAL_AVERAGE__SHIFT__VI 0x0000001e
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_FORCE_RECOMP_MINMAX__SHIFT__VI 0x0000001f
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_LEVEL_ERROR__SHIFT__VI 0x00000000
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_MAXIMUM_LEVEL__SHIFT__VI 0x00000010
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_MINIMUM_LEVEL__SHIFT__VI 0x00000016
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_OVERWRITE_LEVEL__SHIFT__VI 0x00000002
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_USE_OVERWRITE_LEVEL__SHIFT__VI 0x00000001
#define DVO_SKEW_ADJUST__DVO_SKEW_ADJUST__SHIFT__VI     0x00000000
#define DVO_STRENGTH_CONTROL__DVOCLK_DRVSTRENGTH__SHIFT__VI 0x00000014
#define DVO_STRENGTH_CONTROL__DVO_DRVSTRENGTH__SHIFT__VI 0x00000010
#define DVO_STRENGTH_CONTROL__FLDO_VITNE_DRVSTRENGTH__SHIFT__VI 0x00000018
#define DVO_TEST_DEBUG_DATA__DVO_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define DVO_TEST_DEBUG_INDEX__DVO_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define DVO_TEST_DEBUG_INDEX__DVO_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define DVO_VREF_CONTROL__DVO_VREFCAL__SHIFT__VI        0x00000004
#define DVO_VREF_CONTROL__DVO_VREFPON__SHIFT__VI        0x00000000
#define DVO_VREF_CONTROL__DVO_VREFSEL__SHIFT__VI        0x00000001
#define ENTITY_TEMPERATURES_1__GPU__SHIFT__VI           0x00000000
#define FBC_DEBUG_COMP__FBC_COMP_ADDRESS_TRANSLATION_ENABLE__SHIFT__VI 0x0000000b
#define FBC_DEBUG_COMP__FBC_COMP_PRIVILEGED_ACCESS_ENABLE__SHIFT__VI 0x0000000a
#define FBC_DEBUG_CSR_RDATA_HI__FBC_DEBUG_CSR_RDATA_HI__SHIFT__VI 0x00000000
#define FBC_DEBUG_CSR_WDATA_HI__FBC_DEBUG_CSR_WDATA_HI__SHIFT__VI 0x00000000
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_RD_DATA__SHIFT__VI 0x00000011
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_WR_DATA__SHIFT__VI 0x00000010
#define FBC_MISC__FBC_RESET_AT_DISABLE__SHIFT__VI       0x00000015
#define FBC_MISC__FBC_RESET_AT_ENABLE__SHIFT__VI        0x00000014
#define FBC_MISC__FBC_SLOW_REQ_INTERVAL__SHIFT__VI      0x00000018
#define FBC_STATUS__FBC_ENABLE_STATUS__SHIFT__VI        0x00000000
#define FEATURE_STATUS__ACP_DPM_ON__SHIFT__VI           0x00000006
#define FEATURE_STATUS__AVS_ON__SHIFT__VI               0x00000010
#define FEATURE_STATUS__BAPM_ON__SHIFT__VI              0x00000008
#define FEATURE_STATUS__GPU_CAC_ON__SHIFT__VI           0x0000000f
#define FEATURE_STATUS__LCLK_DPM_FORCED__SHIFT__VI      0x00000014
#define FEATURE_STATUS__LCLK_DPM_ON__SHIFT__VI          0x00000002
#define FEATURE_STATUS__LHTC_ON__SHIFT__VI              0x0000000b
#define FEATURE_STATUS__LPMX_ON__SHIFT__VI              0x00000009
#define FEATURE_STATUS__MCLK_DPM_FORCED__SHIFT__VI      0x00000013
#define FEATURE_STATUS__MCLK_DPM_ON__SHIFT__VI          0x00000001
#define FEATURE_STATUS__NBDPM_ON__SHIFT__VI             0x0000000a
#define FEATURE_STATUS__PCIE_DPM_FORCED__SHIFT__VI      0x00000015
#define FEATURE_STATUS__PCIE_DPM_ON__SHIFT__VI          0x00000007
#define FEATURE_STATUS__RESERVED__SHIFT__VI             0x00000016
#define FEATURE_STATUS__SAMU_DPM_ON__SHIFT__VI          0x00000005
#define FEATURE_STATUS__SCLK_DPM_FORCED__SHIFT__VI      0x00000012
#define FEATURE_STATUS__SCLK_DPM_ON__SHIFT__VI          0x00000000
#define FEATURE_STATUS__SPMI_ON__SHIFT__VI              0x00000011
#define FEATURE_STATUS__TDC_LIMIT_ON__SHIFT__VI         0x0000000e
#define FEATURE_STATUS__UVD_DPM_ON__SHIFT__VI           0x00000003
#define FEATURE_STATUS__VCE_DPM_ON__SHIFT__VI           0x00000004
#define FEATURE_STATUS__VOLTAGE_CONTROLLER_ON__SHIFT__VI 0x0000000d
#define FEATURE_STATUS__VPC_ON__SHIFT__VI               0x0000000c
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_DEPTH__SHIFT__VI 0x0000000b
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_DEPTH__SHIFT__VI 0x00000011
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_MODE__SHIFT__VI 0x00000001
#define FMT_CLAMP_COMPONENT_B__FMT_CLAMP_LOWER_B__SHIFT__VI 0x00000000
#define FMT_CLAMP_COMPONENT_B__FMT_CLAMP_UPPER_B__SHIFT__VI 0x00000010
#define FMT_CLAMP_COMPONENT_G__FMT_CLAMP_LOWER_G__SHIFT__VI 0x00000000
#define FMT_CLAMP_COMPONENT_G__FMT_CLAMP_UPPER_G__SHIFT__VI 0x00000010
#define FMT_CLAMP_COMPONENT_R__FMT_CLAMP_LOWER_R__SHIFT__VI 0x00000000
#define FMT_CLAMP_COMPONENT_R__FMT_CLAMP_UPPER_R__SHIFT__VI 0x00000010
#define FMT_CONTROL__FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP__SHIFT__VI 0x0000000c
#define FMT_CONTROL__FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX__SHIFT__VI 0x00000008
#define FMT_CONTROL__FMT_SRC_SELECT__SHIFT__VI          0x00000018
#define FMT_CONTROL__FMT_STEREOSYNC_OVERRIDE__SHIFT__VI 0x00000000
#define FMT_CONTROL__FMT_STEREOSYNC_OVR_POL__SHIFT__VI  0x00000004
#define FMT_CONTROL__FMT_SUBSAMPLING_MODE__SHIFT__VI    0x00000011
#define FMT_CONTROL__FMT_SUBSAMPLING_ORDER__SHIFT__VI   0x00000012
#define FMT_CRC_CNTL__FMT_CRC_ONLY_BLANKB__SHIFT__VI    0x00000008
#define FMT_CRC_CNTL__FMT_DTMTEST_CRC_EN__SHIFT__VI     0x00000001
#define FMT_DEBUG0__FMT_DEBUG0__SHIFT__VI               0x00000000
#define FMT_DEBUG1__FMT_DEBUG1__SHIFT__VI               0x00000000
#define FMT_DEBUG2__FMT_DEBUG2__SHIFT__VI               0x00000000
#define FMT_DEBUG_ID__FMT_DEBUG_ID__SHIFT__VI           0x00000000
#define FMT_DITHER_RAND_B_SEED__FMT_OFFSET_B_CB__SHIFT__VI 0x00000010
#define FMT_DITHER_RAND_G_SEED__FMT_OFFSET_G_Y__SHIFT__VI 0x00000010
#define FMT_DITHER_RAND_R_SEED__FMT_OFFSET_R_CR__SHIFT__VI 0x00000010
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_ON_BLANKB_ONLY__SHIFT__VI 0x00000010
#define FMT_TEST_DEBUG_DATA__FMT_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define FMT_TEST_DEBUG_INDEX__FMT_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define FMT_TEST_DEBUG_INDEX__FMT_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define GAMMA_CORR_CNTLA_END_CNTL1__GAMMA_CORR_CNTLA_EXP_REGION_END__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_END_CNTL2__GAMMA_CORR_CNTLA_EXP_REGION_END_BASE__SHIFT__VI 0x00000010
#define GAMMA_CORR_CNTLA_END_CNTL2__GAMMA_CORR_CNTLA_EXP_REGION_END_SLOPE__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_REGION_0_1__GAMMA_CORR_CNTLA_EXP_REGION0_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_REGION_0_1__GAMMA_CORR_CNTLA_EXP_REGION0_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLA_REGION_0_1__GAMMA_CORR_CNTLA_EXP_REGION1_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLA_REGION_0_1__GAMMA_CORR_CNTLA_EXP_REGION1_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLA_REGION_10_11__GAMMA_CORR_CNTLA_EXP_REGION10_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_REGION_10_11__GAMMA_CORR_CNTLA_EXP_REGION10_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLA_REGION_10_11__GAMMA_CORR_CNTLA_EXP_REGION11_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLA_REGION_10_11__GAMMA_CORR_CNTLA_EXP_REGION11_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLA_REGION_12_13__GAMMA_CORR_CNTLA_EXP_REGION12_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_REGION_12_13__GAMMA_CORR_CNTLA_EXP_REGION12_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLA_REGION_12_13__GAMMA_CORR_CNTLA_EXP_REGION13_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLA_REGION_12_13__GAMMA_CORR_CNTLA_EXP_REGION13_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLA_REGION_14_15__GAMMA_CORR_CNTLA_EXP_REGION14_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_REGION_14_15__GAMMA_CORR_CNTLA_EXP_REGION14_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLA_REGION_14_15__GAMMA_CORR_CNTLA_EXP_REGION15_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLA_REGION_14_15__GAMMA_CORR_CNTLA_EXP_REGION15_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLA_REGION_2_3__GAMMA_CORR_CNTLA_EXP_REGION2_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_REGION_2_3__GAMMA_CORR_CNTLA_EXP_REGION2_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLA_REGION_2_3__GAMMA_CORR_CNTLA_EXP_REGION3_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLA_REGION_2_3__GAMMA_CORR_CNTLA_EXP_REGION3_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLA_REGION_4_5__GAMMA_CORR_CNTLA_EXP_REGION4_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_REGION_4_5__GAMMA_CORR_CNTLA_EXP_REGION4_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLA_REGION_4_5__GAMMA_CORR_CNTLA_EXP_REGION5_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLA_REGION_4_5__GAMMA_CORR_CNTLA_EXP_REGION5_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLA_REGION_6_7__GAMMA_CORR_CNTLA_EXP_REGION6_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_REGION_6_7__GAMMA_CORR_CNTLA_EXP_REGION6_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLA_REGION_6_7__GAMMA_CORR_CNTLA_EXP_REGION7_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLA_REGION_6_7__GAMMA_CORR_CNTLA_EXP_REGION7_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLA_REGION_8_9__GAMMA_CORR_CNTLA_EXP_REGION8_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_REGION_8_9__GAMMA_CORR_CNTLA_EXP_REGION8_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLA_REGION_8_9__GAMMA_CORR_CNTLA_EXP_REGION9_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLA_REGION_8_9__GAMMA_CORR_CNTLA_EXP_REGION9_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLA_SLOPE_CNTL__GAMMA_CORR_CNTLA_EXP_REGION_LINEAR_SLOPE__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLA_START_CNTL__GAMMA_CORR_CNTLA_EXP_REGION_START_SEGMENT__SHIFT__VI 0x00000014
#define GAMMA_CORR_CNTLA_START_CNTL__GAMMA_CORR_CNTLA_EXP_REGION_START__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_END_CNTL1__GAMMA_CORR_CNTLB_EXP_REGION_END__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_END_CNTL2__GAMMA_CORR_CNTLB_EXP_REGION_END_BASE__SHIFT__VI 0x00000010
#define GAMMA_CORR_CNTLB_END_CNTL2__GAMMA_CORR_CNTLB_EXP_REGION_END_SLOPE__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_REGION_0_1__GAMMA_CORR_CNTLB_EXP_REGION0_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_REGION_0_1__GAMMA_CORR_CNTLB_EXP_REGION0_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLB_REGION_0_1__GAMMA_CORR_CNTLB_EXP_REGION1_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLB_REGION_0_1__GAMMA_CORR_CNTLB_EXP_REGION1_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLB_REGION_10_11__GAMMA_CORR_CNTLB_EXP_REGION10_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_REGION_10_11__GAMMA_CORR_CNTLB_EXP_REGION10_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLB_REGION_10_11__GAMMA_CORR_CNTLB_EXP_REGION11_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLB_REGION_10_11__GAMMA_CORR_CNTLB_EXP_REGION11_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLB_REGION_12_13__GAMMA_CORR_CNTLB_EXP_REGION12_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_REGION_12_13__GAMMA_CORR_CNTLB_EXP_REGION12_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLB_REGION_12_13__GAMMA_CORR_CNTLB_EXP_REGION13_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLB_REGION_12_13__GAMMA_CORR_CNTLB_EXP_REGION13_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLB_REGION_14_15__GAMMA_CORR_CNTLB_EXP_REGION14_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_REGION_14_15__GAMMA_CORR_CNTLB_EXP_REGION14_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLB_REGION_14_15__GAMMA_CORR_CNTLB_EXP_REGION15_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLB_REGION_14_15__GAMMA_CORR_CNTLB_EXP_REGION15_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLB_REGION_2_3__GAMMA_CORR_CNTLB_EXP_REGION2_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_REGION_2_3__GAMMA_CORR_CNTLB_EXP_REGION2_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLB_REGION_2_3__GAMMA_CORR_CNTLB_EXP_REGION3_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLB_REGION_2_3__GAMMA_CORR_CNTLB_EXP_REGION3_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLB_REGION_4_5__GAMMA_CORR_CNTLB_EXP_REGION4_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_REGION_4_5__GAMMA_CORR_CNTLB_EXP_REGION4_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLB_REGION_4_5__GAMMA_CORR_CNTLB_EXP_REGION5_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLB_REGION_4_5__GAMMA_CORR_CNTLB_EXP_REGION5_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLB_REGION_6_7__GAMMA_CORR_CNTLB_EXP_REGION6_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_REGION_6_7__GAMMA_CORR_CNTLB_EXP_REGION6_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLB_REGION_6_7__GAMMA_CORR_CNTLB_EXP_REGION7_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLB_REGION_6_7__GAMMA_CORR_CNTLB_EXP_REGION7_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLB_REGION_8_9__GAMMA_CORR_CNTLB_EXP_REGION8_LUT_OFFSET__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_REGION_8_9__GAMMA_CORR_CNTLB_EXP_REGION8_NUM_SEGMENTS__SHIFT__VI 0x0000000b
#define GAMMA_CORR_CNTLB_REGION_8_9__GAMMA_CORR_CNTLB_EXP_REGION9_LUT_OFFSET__SHIFT__VI 0x0000000f
#define GAMMA_CORR_CNTLB_REGION_8_9__GAMMA_CORR_CNTLB_EXP_REGION9_NUM_SEGMENTS__SHIFT__VI 0x0000001b
#define GAMMA_CORR_CNTLB_SLOPE_CNTL__GAMMA_CORR_CNTLB_EXP_REGION_LINEAR_SLOPE__SHIFT__VI 0x00000000
#define GAMMA_CORR_CNTLB_START_CNTL__GAMMA_CORR_CNTLB_EXP_REGION_START_SEGMENT__SHIFT__VI 0x00000014
#define GAMMA_CORR_CNTLB_START_CNTL__GAMMA_CORR_CNTLB_EXP_REGION_START__SHIFT__VI 0x00000000
#define GAMMA_CORR_CONTROL__GAMMA_CORR_MODE__SHIFT__VI  0x00000000
#define GAMMA_CORR_LUT_DATA__GAMMA_CORR_LUT_DATA__SHIFT__VI 0x00000000
#define GAMMA_CORR_LUT_INDEX__GAMMA_CORR_LUT_INDEX__SHIFT__VI 0x00000000
#define GAMMA_CORR_LUT_WRITE_EN_MASK__GAMMA_CORR_LUT_WRITE_EN_MASK__SHIFT__VI 0x00000000
#define GAMUT_REMAP_C11_C12__GAMUT_REMAP_C11__SHIFT__VI 0x00000000
#define GAMUT_REMAP_C11_C12__GAMUT_REMAP_C12__SHIFT__VI 0x00000010
#define GAMUT_REMAP_C13_C14__GAMUT_REMAP_C13__SHIFT__VI 0x00000000
#define GAMUT_REMAP_C13_C14__GAMUT_REMAP_C14__SHIFT__VI 0x00000010
#define GAMUT_REMAP_C21_C22__GAMUT_REMAP_C21__SHIFT__VI 0x00000000
#define GAMUT_REMAP_C21_C22__GAMUT_REMAP_C22__SHIFT__VI 0x00000010
#define GAMUT_REMAP_C23_C24__GAMUT_REMAP_C23__SHIFT__VI 0x00000000
#define GAMUT_REMAP_C23_C24__GAMUT_REMAP_C24__SHIFT__VI 0x00000010
#define GAMUT_REMAP_C31_C32__GAMUT_REMAP_C31__SHIFT__VI 0x00000000
#define GAMUT_REMAP_C31_C32__GAMUT_REMAP_C32__SHIFT__VI 0x00000010
#define GAMUT_REMAP_C33_C34__GAMUT_REMAP_C33__SHIFT__VI 0x00000000
#define GAMUT_REMAP_C33_C34__GAMUT_REMAP_C34__SHIFT__VI 0x00000010
#define GAMUT_REMAP_CONTROL__GRPH_GAMUT_REMAP_MODE__SHIFT__VI 0x00000000
#define GAMUT_REMAP_CONTROL__OVL_GAMUT_REMAP_MODE__SHIFT__VI 0x00000004
#define GARLIC_COHE_CP_DMA_ME_COMMAND__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_CP_DMA_PFP_COMMAND__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_CP_DMA_PIO_COMMAND__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_CP_RB0_WPTR__ADDRESS__SHIFT__VI     0x00000002
#define GARLIC_COHE_CP_RB1_WPTR__ADDRESS__SHIFT__VI     0x00000002
#define GARLIC_COHE_CP_RB2_WPTR__ADDRESS__SHIFT__VI     0x00000002
#define GARLIC_COHE_GARLIC_FLUSH_REQ__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_SAM_SAB_RBI_WPTR__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_SAM_SAB_RBO_WPTR__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_SDMA0_GFX_RB_WPTR__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_SDMA1_GFX_RB_WPTR__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_SDMA2_GFX_RB_WPTR__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_SDMA3_GFX_RB_WPTR__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_UVD_RBC_RB_WPTR__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_VCE_OUT_RB_WPTR__ADDRESS__SHIFT__VI 0x00000002
#define GARLIC_COHE_VCE_RB_WPTR2__ADDRESS__SHIFT__VI    0x00000002
#define GARLIC_COHE_VCE_RB_WPTR__ADDRESS__SHIFT__VI     0x00000002
#define GARLIC_FLUSH_CNTL__CP_DMA_PIO_COMMAND__SHIFT__VI 0x0000000f
#define GARLIC_FLUSH_CNTL__HOST_DOORBELL__SHIFT__VI     0x0000000d
#define GARLIC_FLUSH_CNTL__IGNORE_MC_DISABLE__SHIFT__VI 0x0000001e
#define GARLIC_FLUSH_CNTL__SAM_SAB_RBI_WPTR__SHIFT__VI  0x00000008
#define GARLIC_FLUSH_CNTL__SAM_SAB_RBO_WPTR__SHIFT__VI  0x00000009
#define GARLIC_FLUSH_CNTL__SDMA0_GFX_RB_WPTR__SHIFT__VI 0x00000004
#define GARLIC_FLUSH_CNTL__SDMA1_GFX_RB_WPTR__SHIFT__VI 0x00000005
#define GARLIC_FLUSH_CNTL__SDMA2_GFX_RB_WPTR__SHIFT__VI 0x00000011
#define GARLIC_FLUSH_CNTL__SDMA3_GFX_RB_WPTR__SHIFT__VI 0x00000012
#define GARLIC_FLUSH_CNTL__SELFRING_DOORBELL__SHIFT__VI 0x0000000e
#define GCK_ADFS_CLK_BYPASS_CNTL1__ACLK_BYPASS_CNTL__SHIFT__VI 0x00000015
#define GCK_ADFS_CLK_BYPASS_CNTL1__ACLK_DIV_BYPASS_CNTL__SHIFT__VI 0x0000001b
#define GCK_ADFS_CLK_BYPASS_CNTL1__DCLK_BYPASS_CNTL__SHIFT__VI 0x00000009
#define GCK_ADFS_CLK_BYPASS_CNTL1__DISPCLK_BYPASS_CNTL__SHIFT__VI 0x0000000f
#define GCK_ADFS_CLK_BYPASS_CNTL1__DRREFCLK_BYPASS_CNTL__SHIFT__VI 0x00000012
#define GCK_ADFS_CLK_BYPASS_CNTL1__ECLK_BYPASS_CNTL__SHIFT__VI 0x00000000
#define GCK_ADFS_CLK_BYPASS_CNTL1__LCLK_BYPASS_CNTL__SHIFT__VI 0x00000006
#define GCK_ADFS_CLK_BYPASS_CNTL1__SAMCLK_BYPASS_CNTL__SHIFT__VI 0x00000018
#define GCK_ADFS_CLK_BYPASS_CNTL1__SCLK_BYPASS_CNTL__SHIFT__VI 0x00000003
#define GCK_ADFS_CLK_BYPASS_CNTL1__VCLK_BYPASS_CNTL__SHIFT__VI 0x0000000c
#define GCK_DFS_BYPASS_CNTL__BYPASSACLK__SHIFT__VI      0x00000007
#define GCK_DFS_BYPASS_CNTL__BYPASSADIVCLK__SHIFT__VI   0x00000008
#define GCK_DFS_BYPASS_CNTL__BYPASSDCLK__SHIFT__VI      0x00000003
#define GCK_DFS_BYPASS_CNTL__BYPASSDISPCLK__SHIFT__VI   0x00000005
#define GCK_DFS_BYPASS_CNTL__BYPASSDPREFCLK__SHIFT__VI  0x00000006
#define GCK_DFS_BYPASS_CNTL__BYPASSECLK__SHIFT__VI      0x00000000
#define GCK_DFS_BYPASS_CNTL__BYPASSEVCLK__SHIFT__VI     0x00000002
#define GCK_DFS_BYPASS_CNTL__BYPASSLCLK__SHIFT__VI      0x00000001
#define GCK_DFS_BYPASS_CNTL__BYPASSMCLK__SHIFT__VI      0x0000000d
#define GCK_DFS_BYPASS_CNTL__BYPASSPSPCLK__SHIFT__VI    0x00000009
#define GCK_DFS_BYPASS_CNTL__BYPASSSAMCLK__SHIFT__VI    0x0000000a
#define GCK_DFS_BYPASS_CNTL__BYPASSSCLK__SHIFT__VI      0x0000000b
#define GCK_DFS_BYPASS_CNTL__BYPASSVCLK__SHIFT__VI      0x00000004
#define GCK_DFS_BYPASS_CNTL__USE_SPLL_BYPASS_EN__SHIFT__VI 0x0000000c
#define GCK_MCLK_FUSES__MClkADCA__SHIFT__VI             0x00000007
#define GCK_MCLK_FUSES__MClkDDCA__SHIFT__VI             0x0000000b
#define GCK_MCLK_FUSES__MClkDiDtFloor__SHIFT__VI        0x00000010
#define GCK_MCLK_FUSES__MClkDiDtWait__SHIFT__VI         0x0000000d
#define GCK_MCLK_FUSES__StartupMClkDid__SHIFT__VI       0x00000000
#define GCK_PLL_TEST_CNTL_2__TEST_COUNT__SHIFT__VI      0x00000011
#define GCK_PLL_TEST_CNTL__REF_TEST_COUNT__SHIFT__VI    0x0000000a
#define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE__SHIFT__VI  0x00000012
#define GCK_PLL_TEST_CNTL__TST_REF_SEL__SHIFT__VI       0x00000005
#define GCK_PLL_TEST_CNTL__TST_RESET__SHIFT__VI         0x00000011
#define GC_CAC_ACC_CU0__ACCUMULATOR_31_0__SHIFT__VI     0x00000000
#define GC_CAC_ACC_CU10__ACCUMULATOR_31_0__SHIFT__VI    0x00000000
#define GC_CAC_ACC_CU11__ACCUMULATOR_31_0__SHIFT__VI    0x00000000
#define GC_CAC_ACC_CU12__ACCUMULATOR_31_0__SHIFT__VI    0x00000000
#define GC_CAC_ACC_CU13__ACCUMULATOR_31_0__SHIFT__VI    0x00000000
#define GC_CAC_ACC_CU14__ACCUMULATOR_31_0__SHIFT__VI    0x00000000
#define GC_CAC_ACC_CU15__ACCUMULATOR_31_0__SHIFT__VI    0x00000000
#define GC_CAC_ACC_CU1__ACCUMULATOR_31_0__SHIFT__VI     0x00000000
#define GC_CAC_ACC_CU2__ACCUMULATOR_31_0__SHIFT__VI     0x00000000
#define GC_CAC_ACC_CU3__ACCUMULATOR_31_0__SHIFT__VI     0x00000000
#define GC_CAC_ACC_CU4__ACCUMULATOR_31_0__SHIFT__VI     0x00000000
#define GC_CAC_ACC_CU5__ACCUMULATOR_31_0__SHIFT__VI     0x00000000
#define GC_CAC_ACC_CU6__ACCUMULATOR_31_0__SHIFT__VI     0x00000000
#define GC_CAC_ACC_CU7__ACCUMULATOR_31_0__SHIFT__VI     0x00000000
#define GC_CAC_ACC_CU8__ACCUMULATOR_31_0__SHIFT__VI     0x00000000
#define GC_CAC_ACC_CU9__ACCUMULATOR_31_0__SHIFT__VI     0x00000000
#define GC_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT__VI 0x00000004
#define GC_CAC_CGTT_CLK_CTRL__ON_DELAY__SHIFT__VI       0x00000000
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT__VI 0x0000001e
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT__VI 0x0000001f
#define GC_CAC_LKG_AGGR_LOWER__LKG_AGGR_31_0__SHIFT__VI 0x00000000
#define GC_CAC_LKG_AGGR_UPPER__LKG_AGGR_63_32__SHIFT__VI 0x00000000
#define GC_CAC_OVRD_CU__OVRRD_SELECT__SHIFT__VI         0x00000000
#define GC_CAC_OVRD_CU__OVRRD_VALUE__SHIFT__VI          0x00000010
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG0__SHIFT__VI   0x00000000
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG1__SHIFT__VI   0x00000010
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG2__SHIFT__VI   0x00000000
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG3__SHIFT__VI   0x00000010
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG4__SHIFT__VI   0x00000000
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG5__SHIFT__VI   0x00000010
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG6__SHIFT__VI   0x00000000
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG7__SHIFT__VI   0x00000010
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG8__SHIFT__VI   0x00000000
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG9__SHIFT__VI   0x00000010
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG10__SHIFT__VI  0x00000000
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG11__SHIFT__VI  0x00000010
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG12__SHIFT__VI  0x00000000
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG13__SHIFT__VI  0x00000010
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG14__SHIFT__VI  0x00000000
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG15__SHIFT__VI  0x00000010
#define GC_USER_SHADER_RATE_CONFIG__DPFP_RATE__SHIFT__VI 0x00000001
#define GC_USER_SHADER_RATE_CONFIG__HALF_LDS__SHIFT__VI 0x00000004
#define GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE__SHIFT__VI 0x00000003
#define GDS_ATOM_CNTL__UNUSED2__SHIFT__SI__CI           0x00000009
#define GDS_ATOM_CNTL__UNUSED2__SHIFT__VI               0x0000000a
#define GDS_CNTL_STATUS__CREDIT_BUSY0__SHIFT__VI        0x0000000b
#define GDS_CNTL_STATUS__CREDIT_BUSY1__SHIFT__VI        0x0000000c
#define GDS_CNTL_STATUS__CREDIT_BUSY2__SHIFT__VI        0x0000000d
#define GDS_CNTL_STATUS__CREDIT_BUSY3__SHIFT__VI        0x0000000e
#define GDS_CNTL_STATUS__DS_BUSY__SHIFT__VI             0x00000008
#define GDS_CNTL_STATUS__GRBM_RBUF_BUSY__SHIFT__VI      0x00000007
#define GDS_CNTL_STATUS__GWS_BUSY__SHIFT__VI            0x00000009
#define GDS_CNTL_STATUS__ORD_FIFO_BUSY__SHIFT__VI       0x0000000a
#define GDS_CS_CTXSW_CNT0__PTR__SHIFT__VI               0x00000010
#define GDS_CS_CTXSW_CNT0__UPDN__SHIFT__VI              0x00000000
#define GDS_CS_CTXSW_CNT1__PTR__SHIFT__VI               0x00000010
#define GDS_CS_CTXSW_CNT1__UPDN__SHIFT__VI              0x00000000
#define GDS_CS_CTXSW_CNT2__PTR__SHIFT__VI               0x00000010
#define GDS_CS_CTXSW_CNT2__UPDN__SHIFT__VI              0x00000000
#define GDS_CS_CTXSW_CNT3__PTR__SHIFT__VI               0x00000010
#define GDS_CS_CTXSW_CNT3__UPDN__SHIFT__VI              0x00000000
#define GDS_CS_CTXSW_STATUS__R__SHIFT__VI               0x00000000
#define GDS_CS_CTXSW_STATUS__UNUSED__SHIFT__VI          0x00000002
#define GDS_CS_CTXSW_STATUS__W__SHIFT__VI               0x00000001
#define GDS_DSM_CNTL__GDS_ENABLE_SINGLE_WRITE_A__SHIFT__VI 0x00000002
#define GDS_DSM_CNTL__GDS_ENABLE_SINGLE_WRITE_B__SHIFT__VI 0x00000005
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_A_0__SHIFT__VI 0x00000000
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_A_1__SHIFT__VI 0x00000001
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_B_0__SHIFT__VI 0x00000003
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_B_1__SHIFT__VI 0x00000004
#define GDS_DSM_CNTL__UNUSED__SHIFT__VI                 0x00000006
#define GDS_EDC_CNT__DED__SHIFT__VI                     0x00000000
#define GDS_EDC_CNT__SEC__SHIFT__VI                     0x00000010
#define GDS_EDC_CNT__SED__SHIFT__VI                     0x00000008
#define GDS_EDC_GRBM_CNT__DED__SHIFT__VI                0x00000000
#define GDS_EDC_GRBM_CNT__SEC__SHIFT__VI                0x00000010
#define GDS_EDC_OA_DED__ME0_CS_DED__SHIFT__VI           0x00000002
#define GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED__SHIFT__VI  0x00000000
#define GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED__SHIFT__VI  0x00000001
#define GDS_EDC_OA_DED__ME1_PIPE0_DED__SHIFT__VI        0x00000004
#define GDS_EDC_OA_DED__ME1_PIPE1_DED__SHIFT__VI        0x00000005
#define GDS_EDC_OA_DED__ME1_PIPE2_DED__SHIFT__VI        0x00000006
#define GDS_EDC_OA_DED__ME1_PIPE3_DED__SHIFT__VI        0x00000007
#define GDS_EDC_OA_DED__ME2_PIPE0_DED__SHIFT__VI        0x00000008
#define GDS_EDC_OA_DED__ME2_PIPE1_DED__SHIFT__VI        0x00000009
#define GDS_EDC_OA_DED__ME2_PIPE2_DED__SHIFT__VI        0x0000000a
#define GDS_EDC_OA_DED__ME2_PIPE3_DED__SHIFT__VI        0x0000000b
#define GDS_EDC_OA_DED__UNUSED0__SHIFT__VI              0x00000003
#define GDS_EDC_OA_DED__UNUSED1__SHIFT__VI              0x0000000c
#define GDS_GFX_CTXSW_STATUS__R__SHIFT__VI              0x00000000
#define GDS_GFX_CTXSW_STATUS__UNUSED__SHIFT__VI         0x00000002
#define GDS_GFX_CTXSW_STATUS__W__SHIFT__VI              0x00000001
#define GDS_GWS_RESOURCE__HEAD_FLAG__SHIFT__SI__CI      0x0000001c
#define GDS_GWS_RESOURCE__HEAD_FLAG__SHIFT__VI          0x0000001d
#define GDS_GWS_RESOURCE__HEAD_VALID__SHIFT__SI__CI     0x0000001b
#define GDS_GWS_RESOURCE__HEAD_VALID__SHIFT__VI         0x0000001c
#define GDS_GWS_RESOURCE__UNUSED1__SHIFT__SI__CI        0x0000001d
#define GDS_GWS_RESOURCE__UNUSED1__SHIFT__VI            0x0000001e
#define GDS_OA_ADDRESS__CRAWLER_TYPE__SHIFT__VI         0x00000014
#define GDS_OA_ADDRESS__CRAWLER__SHIFT__VI              0x00000010
#define GDS_OA_ADDRESS__UNUSED__SHIFT__VI               0x00000016
#define GDS_OA_CGPG_RESTORE__QUEUEID__SHIFT__VI         0x00000010
#define GDS_OA_CGPG_RESTORE__UNUSED__SHIFT__VI          0x00000014
#define GDS_PS0_CTXSW_CNT0__PTR__SHIFT__VI              0x00000010
#define GDS_PS0_CTXSW_CNT0__UPDN__SHIFT__VI             0x00000000
#define GDS_PS0_CTXSW_CNT1__PTR__SHIFT__VI              0x00000010
#define GDS_PS0_CTXSW_CNT1__UPDN__SHIFT__VI             0x00000000
#define GDS_PS0_CTXSW_CNT2__PTR__SHIFT__VI              0x00000010
#define GDS_PS0_CTXSW_CNT2__UPDN__SHIFT__VI             0x00000000
#define GDS_PS0_CTXSW_CNT3__PTR__SHIFT__VI              0x00000010
#define GDS_PS0_CTXSW_CNT3__UPDN__SHIFT__VI             0x00000000
#define GDS_PS1_CTXSW_CNT0__PTR__SHIFT__VI              0x00000010
#define GDS_PS1_CTXSW_CNT0__UPDN__SHIFT__VI             0x00000000
#define GDS_PS1_CTXSW_CNT1__PTR__SHIFT__VI              0x00000010
#define GDS_PS1_CTXSW_CNT1__UPDN__SHIFT__VI             0x00000000
#define GDS_PS1_CTXSW_CNT2__PTR__SHIFT__VI              0x00000010
#define GDS_PS1_CTXSW_CNT2__UPDN__SHIFT__VI             0x00000000
#define GDS_PS1_CTXSW_CNT3__PTR__SHIFT__VI              0x00000010
#define GDS_PS1_CTXSW_CNT3__UPDN__SHIFT__VI             0x00000000
#define GDS_PS2_CTXSW_CNT0__PTR__SHIFT__VI              0x00000010
#define GDS_PS2_CTXSW_CNT0__UPDN__SHIFT__VI             0x00000000
#define GDS_PS2_CTXSW_CNT1__PTR__SHIFT__VI              0x00000010
#define GDS_PS2_CTXSW_CNT1__UPDN__SHIFT__VI             0x00000000
#define GDS_PS2_CTXSW_CNT2__PTR__SHIFT__VI              0x00000010
#define GDS_PS2_CTXSW_CNT2__UPDN__SHIFT__VI             0x00000000
#define GDS_PS2_CTXSW_CNT3__PTR__SHIFT__VI              0x00000010
#define GDS_PS2_CTXSW_CNT3__UPDN__SHIFT__VI             0x00000000
#define GDS_PS3_CTXSW_CNT0__PTR__SHIFT__VI              0x00000010
#define GDS_PS3_CTXSW_CNT0__UPDN__SHIFT__VI             0x00000000
#define GDS_PS3_CTXSW_CNT1__PTR__SHIFT__VI              0x00000010
#define GDS_PS3_CTXSW_CNT1__UPDN__SHIFT__VI             0x00000000
#define GDS_PS3_CTXSW_CNT2__PTR__SHIFT__VI              0x00000010
#define GDS_PS3_CTXSW_CNT2__UPDN__SHIFT__VI             0x00000000
#define GDS_PS3_CTXSW_CNT3__PTR__SHIFT__VI              0x00000010
#define GDS_PS3_CTXSW_CNT3__UPDN__SHIFT__VI             0x00000000
#define GDS_PS4_CTXSW_CNT0__PTR__SHIFT__VI              0x00000010
#define GDS_PS4_CTXSW_CNT0__UPDN__SHIFT__VI             0x00000000
#define GDS_PS4_CTXSW_CNT1__PTR__SHIFT__VI              0x00000010
#define GDS_PS4_CTXSW_CNT1__UPDN__SHIFT__VI             0x00000000
#define GDS_PS4_CTXSW_CNT2__PTR__SHIFT__VI              0x00000010
#define GDS_PS4_CTXSW_CNT2__UPDN__SHIFT__VI             0x00000000
#define GDS_PS4_CTXSW_CNT3__PTR__SHIFT__VI              0x00000010
#define GDS_PS4_CTXSW_CNT3__UPDN__SHIFT__VI             0x00000000
#define GDS_PS5_CTXSW_CNT0__PTR__SHIFT__VI              0x00000010
#define GDS_PS5_CTXSW_CNT0__UPDN__SHIFT__VI             0x00000000
#define GDS_PS5_CTXSW_CNT1__PTR__SHIFT__VI              0x00000010
#define GDS_PS5_CTXSW_CNT1__UPDN__SHIFT__VI             0x00000000
#define GDS_PS5_CTXSW_CNT2__PTR__SHIFT__VI              0x00000010
#define GDS_PS5_CTXSW_CNT2__UPDN__SHIFT__VI             0x00000000
#define GDS_PS5_CTXSW_CNT3__PTR__SHIFT__VI              0x00000010
#define GDS_PS5_CTXSW_CNT3__UPDN__SHIFT__VI             0x00000000
#define GDS_PS6_CTXSW_CNT0__PTR__SHIFT__VI              0x00000010
#define GDS_PS6_CTXSW_CNT0__UPDN__SHIFT__VI             0x00000000
#define GDS_PS6_CTXSW_CNT1__PTR__SHIFT__VI              0x00000010
#define GDS_PS6_CTXSW_CNT1__UPDN__SHIFT__VI             0x00000000
#define GDS_PS6_CTXSW_CNT2__PTR__SHIFT__VI              0x00000010
#define GDS_PS6_CTXSW_CNT2__UPDN__SHIFT__VI             0x00000000
#define GDS_PS6_CTXSW_CNT3__PTR__SHIFT__VI              0x00000010
#define GDS_PS6_CTXSW_CNT3__UPDN__SHIFT__VI             0x00000000
#define GDS_PS7_CTXSW_CNT0__PTR__SHIFT__VI              0x00000010
#define GDS_PS7_CTXSW_CNT0__UPDN__SHIFT__VI             0x00000000
#define GDS_PS7_CTXSW_CNT1__PTR__SHIFT__VI              0x00000010
#define GDS_PS7_CTXSW_CNT1__UPDN__SHIFT__VI             0x00000000
#define GDS_PS7_CTXSW_CNT2__PTR__SHIFT__VI              0x00000010
#define GDS_PS7_CTXSW_CNT2__UPDN__SHIFT__VI             0x00000000
#define GDS_PS7_CTXSW_CNT3__PTR__SHIFT__VI              0x00000010
#define GDS_PS7_CTXSW_CNT3__UPDN__SHIFT__VI             0x00000000
#define GDS_VS_CTXSW_CNT0__PTR__SHIFT__VI               0x00000010
#define GDS_VS_CTXSW_CNT0__UPDN__SHIFT__VI              0x00000000
#define GDS_VS_CTXSW_CNT1__PTR__SHIFT__VI               0x00000010
#define GDS_VS_CTXSW_CNT1__UPDN__SHIFT__VI              0x00000000
#define GDS_VS_CTXSW_CNT2__PTR__SHIFT__VI               0x00000010
#define GDS_VS_CTXSW_CNT2__UPDN__SHIFT__VI              0x00000000
#define GDS_VS_CTXSW_CNT3__PTR__SHIFT__VI               0x00000010
#define GDS_VS_CTXSW_CNT3__UPDN__SHIFT__VI              0x00000000
#define GENERIC_I2C_CONTROL__GENERIC_I2C_ENABLE__SHIFT__VI 0x00000003
#define GMCON_DEBUG__GMCON_DEBUG_RESERVED0__SHIFT__VI   0x00000002
#define GMCON_DEBUG__MISC_FLAGS__SHIFT__VI              0x00000008
#define GMCON_DEBUG__SR_COMMIT_STATE__SHIFT__VI         0x00000003
#define GMCON_DEBUG__STCTRL_ST__SHIFT__VI               0x00000004
#define GMCON_LPT_TARGET__STCTRL_LPT_TARGET__SHIFT__VI  0x00000000
#define GMCON_MISC2__GMCON_MISC2_RESERVED0__SHIFT__VI   0x00000000
#define GMCON_MISC2__GMCON_MISC2_RESERVED1__SHIFT__VI   0x00000011
#define GMCON_MISC3__RENG_DISABLE_MCD__SHIFT__VI        0x00000008
#define GMCON_MISC3__RENG_MEM_LS_ENABLE__SHIFT__VI      0x0000001d
#define GMCON_MISC3__STCTRL_EXCLUDE_NONMEM_CLIENTS__SHIFT__VI 0x0000001e
#define GMCON_MISC3__STCTRL_FORCE_PGFSM_CMD_DONE__SHIFT__VI 0x00000010
#define GMCON_MISC3__STCTRL_IGNORE_ALLOW_STUTTER__SHIFT__VI 0x0000001c
#define GMCON_PERF_MON_CNTL0__START_TRIG_ID_EXT__SHIFT__VI 0x0000001e
#define GMCON_PERF_MON_CNTL0__STOP_TRIG_ID_EXT__SHIFT__VI 0x0000001f
#define GMCON_PERF_MON_CNTL0__THRESH_CNTR_ID_EXT__SHIFT__VI 0x0000001d
#define GMCON_PERF_MON_CNTL1__MON1_ID__SHIFT__VI        0x00000019
#define GPU_BIST_CONTROL__CU_HARV_LOOP_COUNT__SHIFT__VI 0x00000002
#define GPU_BIST_CONTROL__GLOBAL_LOOP_COUNT__SHIFT__VI  0x00000018
#define GPU_BIST_CONTROL__RESERVED__SHIFT__VI           0x00000007
#define GPU_BIST_CONTROL__STOP_ON_FAIL_CU_HARV__SHIFT__VI 0x00000001
#define GPU_BIST_CONTROL__STOP_ON_FAIL_HW__SHIFT__VI    0x00000000
#define GPU_GARLIC_FLUSH_DONE__SDMA2__SHIFT__VI         0x0000000c
#define GPU_GARLIC_FLUSH_DONE__SDMA3__SHIFT__VI         0x0000000d
#define GPU_GARLIC_FLUSH_REQ__SDMA2__SHIFT__VI          0x0000000c
#define GPU_GARLIC_FLUSH_REQ__SDMA3__SHIFT__VI          0x0000000d
#define GRBM_CNTL__REPORT_LAST_RDERR__SHIFT__VI         0x0000001f
#define GRBM_DEBUG__DEBUG_BUS_FGCG_EN__SHIFT__VI        0x0000001f
#define GRBM_DEBUG__GRBM_TRAP_ENABLE__SHIFT__VI         0x0000000d
#define GRBM_DSM_BYPASS__BYPASS_BITS__SHIFT__VI         0x00000000
#define GRBM_DSM_BYPASS__BYPASS_EN__SHIFT__VI           0x00000002
#define GRBM_HYP_CAM_DATA__CAM_ADDR__SHIFT__VI          0x00000000
#define GRBM_HYP_CAM_DATA__CAM_REMAPADDR__SHIFT__VI     0x00000010
#define GRBM_HYP_CAM_INDEX__CAM_INDEX__SHIFT__VI        0x00000000
#define GRBM_PWR_CNTL__ALL_REQ_EN__SHIFT__VI            0x0000000f
#define GRBM_PWR_CNTL__ALL_REQ_TYPE__SHIFT__VI          0x00000000
#define GRBM_PWR_CNTL__ALL_RSP_TYPE__SHIFT__VI          0x00000004
#define GRBM_PWR_CNTL__GFX_REQ_EN__SHIFT__VI            0x0000000e
#define GRBM_PWR_CNTL__GFX_REQ_TYPE__SHIFT__VI          0x00000002
#define GRBM_PWR_CNTL__GFX_RSP_TYPE__SHIFT__VI          0x00000006
#define GRBM_SOFT_RESET__SOFT_RESET_CAC__SHIFT__VI      0x00000014
#define GRBM_STATUS2__TCC_CC_RESIDENT__SHIFT__VI        0x0000001a
#define GRBM_TRAP_ADDR_MSK__DATA__SHIFT__VI             0x00000000
#define GRBM_TRAP_ADDR__DATA__SHIFT__VI                 0x00000000
#define GRBM_TRAP_OP__RW__SHIFT__VI                     0x00000000
#define GRBM_TRAP_WD_MSK__DATA__SHIFT__VI               0x00000000
#define GRBM_TRAP_WD__DATA__SHIFT__VI                   0x00000000
#define GRBM_WRITE_ERROR__WRITE_ERROR__SHIFT__VI        0x0000001f
#define GRBM_WRITE_ERROR__WRITE_MEID__SHIFT__VI         0x00000016
#define GRBM_WRITE_ERROR__WRITE_PIPEID__SHIFT__VI       0x00000014
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC__SHIFT__VI 0x00000000
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_SRBM__SHIFT__VI 0x00000001
#define GRBM_WRITE_ERROR__WRITE_SSRCID__SHIFT__VI       0x00000002
#define GRBM_WRITE_ERROR__WRITE_VFID__SHIFT__VI         0x00000005
#define GRBM_WRITE_ERROR__WRITE_VF__SHIFT__VI           0x0000000c
#define GRBM_WRITE_ERROR__WRITE_VMID__SHIFT__VI         0x0000000d
#define GRPH_CONTROL__GRPH_BANK_HEIGHT__SHIFT__VI       0x0000000b
#define GRPH_CONTROL__GRPH_BANK_WIDTH__SHIFT__VI        0x00000006
#define GRPH_CONTROL__GRPH_COLOR_EXPANSION_MODE__SHIFT__VI 0x0000001f
#define GRPH_CONTROL__GRPH_MACRO_TILE_ASPECT__SHIFT__VI 0x00000012
#define GRPH_CONTROL__GRPH_MICRO_TILE_MODE__SHIFT__VI   0x0000001d
#define GRPH_CONTROL__GRPH_NUM_BANKS__SHIFT__VI         0x00000002
#define GRPH_CONTROL__GRPH_PIPE_CONFIG__SHIFT__VI       0x00000018
#define GRPH_CONTROL__GRPH_TILE_SPLIT__SHIFT__VI        0x0000000d
#define GRPH_FLIP_CONTROL__GRPH_XDMA_SUPER_AA_EN__SHIFT__VI 0x00000001
#define GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE_ENABLE__SHIFT__VI 0x00000003
#define GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE__SHIFT__VI  0x00000000
#define GRPH_STEREOSYNC_FLIP__GRPH_PRIMARY_SURFACE_PENDING__SHIFT__VI 0x00000010
#define GRPH_STEREOSYNC_FLIP__GRPH_SECONDARY_SURFACE_PENDING__SHIFT__VI 0x00000011
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_EN__SHIFT__VI 0x00000000
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_MODE__SHIFT__VI 0x00000008
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_SELECT_DISABLE__SHIFT__VI 0x0000001c
#define GRPH_UPDATE__GRPH_SURFACE_IGNORE_UPDATE_LOCK__SHIFT__VI 0x00000014
#define GRPH_UPDATE__GRPH_SURFACE_XDMA_PENDING_ENABLE__SHIFT__VI 0x00000008
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN__SHIFT__VI 0x00000000
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE__SHIFT__VI 0x00000001
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_CNT__SHIFT__VI 0x00000004
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_CNT_STATUS__SHIFT__VI 0x00000018
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_CNT__SHIFT__VI 0x00000000
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK__SHIFT__VI 0x0000001a
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK__SHIFT__VI 0x00000019
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK__SHIFT__VI 0x0000001e
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK__SHIFT__VI 0x0000001d
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT__SHIFT__VI 0x0000001c
#define GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__SHIFT__VI 0x00000000
#define GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__SHIFT__VI 0x00000008
#define GSKT_CONTROL__GSKT_SpareRegs__SHIFT__VI         0x00000003
#define GSKT_CONTROL__GSKT_TxFifoBypass__SHIFT__VI      0x00000000
#define GSKT_CONTROL__GSKT_TxFifoDelay2__SHIFT__VI      0x00000002
#define GSKT_CONTROL__GSKT_TxFifoDelay__SHIFT__VI       0x00000001
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_CONT__SHIFT__VI 0x00000001
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_LINE__SHIFT__VI 0x00000010
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_SEND__SHIFT__VI 0x00000000
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_CONT__SHIFT__VI 0x00000005
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_LINE__SHIFT__VI 0x00000018
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_SEND__SHIFT__VI 0x00000004
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_CONT__SHIFT__VI 0x00000001
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_LINE__SHIFT__VI 0x00000010
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_SEND__SHIFT__VI 0x00000000
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_CONT__SHIFT__VI 0x00000005
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_LINE__SHIFT__VI 0x00000018
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_SEND__SHIFT__VI 0x00000004
#define HDP_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__VI 0x00000008
#define HDP_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT__VI 0x00000018
#define HDP_ADDR_CONFIG__NUM_GPUS__SHIFT__VI            0x00000014
#define HDP_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__VI     0x0000001e
#define HDP_ADDR_CONFIG__NUM_PIPES__SHIFT__VI           0x00000000
#define HDP_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT__VI  0x0000000c
#define HDP_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define HDP_ADDR_CONFIG__ROW_SIZE__SHIFT__VI            0x0000001c
#define HDP_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__VI 0x00000010
#define HDP_MEMIO_ADDR__MEMIO_ADDR_LOWER__SHIFT__VI     0x00000000
#define HDP_MEMIO_CNTL__MEMIO_ADDR_UPPER__SHIFT__VI     0x00000008
#define HDP_MEMIO_CNTL__MEMIO_BE__SHIFT__VI             0x00000002
#define HDP_MEMIO_CNTL__MEMIO_CLR_RD_ERROR__SHIFT__VI   0x0000000f
#define HDP_MEMIO_CNTL__MEMIO_CLR_WR_ERROR__SHIFT__VI   0x0000000e
#define HDP_MEMIO_CNTL__MEMIO_OP__SHIFT__VI             0x00000001
#define HDP_MEMIO_CNTL__MEMIO_RD_STROBE__SHIFT__VI      0x00000007
#define HDP_MEMIO_CNTL__MEMIO_SEND__SHIFT__VI           0x00000000
#define HDP_MEMIO_CNTL__MEMIO_VFID__SHIFT__VI           0x00000011
#define HDP_MEMIO_CNTL__MEMIO_VF__SHIFT__VI             0x00000010
#define HDP_MEMIO_CNTL__MEMIO_WR_STROBE__SHIFT__VI      0x00000006
#define HDP_MEMIO_RD_DATA__MEMIO_RD_DATA__SHIFT__VI     0x00000000
#define HDP_MEMIO_STATUS__MEMIO_RD_ERROR__SHIFT__VI     0x00000003
#define HDP_MEMIO_STATUS__MEMIO_RD_STATUS__SHIFT__VI    0x00000001
#define HDP_MEMIO_STATUS__MEMIO_WR_ERROR__SHIFT__VI     0x00000002
#define HDP_MEMIO_STATUS__MEMIO_WR_STATUS__SHIFT__VI    0x00000000
#define HDP_MEMIO_WR_DATA__MEMIO_WR_DATA__SHIFT__VI     0x00000000
#define HDP_MEM_POWER_LS__LS_ENABLE__SHIFT__VI          0x00000000
#define HDP_MEM_POWER_LS__LS_HOLD__SHIFT__VI            0x00000007
#define HDP_MEM_POWER_LS__LS_SETUP__SHIFT__VI           0x00000001
#define HDP_MISC_CNTL__ADDRLIB_LINEAR_BYPASS__SHIFT__VI 0x00000014
#define HDP_MISC_CNTL__FED_ENABLE__SHIFT__VI            0x00000015
#define HDP_MISC_CNTL__FLUSH_INVALIDATE_CACHE__SHIFT__VI 0x00000000
#define HDP_MISC_CNTL__HDP_BIF_RDRET_CREDIT__SHIFT__VI  0x00000007
#define HDP_MISC_CNTL__LEGACY_SURFACES_ENABLE__SHIFT__VI 0x00000017
#define HDP_MISC_CNTL__LEGACY_TILING_ENABLE__SHIFT__VI  0x00000016
#define HDP_MISC_CNTL__MC_RDREQ_CREDIT__SHIFT__VI       0x0000000d
#define HDP_MISC_CNTL__MULTIPLE_READS__SHIFT__VI        0x00000006
#define HDP_MISC_CNTL__NO_SPLIT_ARRAY_LINEAR__SHIFT__VI 0x0000000c
#define HDP_MISC_CNTL__OUTSTANDING_WRITE_COUNT_1024__SHIFT__VI 0x00000005
#define HDP_MISC_CNTL__READ_CACHE_INVALIDATE__SHIFT__VI 0x00000013
#define HDP_MISC_CNTL__SIMULTANEOUS_READS_WRITES__SHIFT__VI 0x0000000b
#define HDP_MISC_CNTL__VM_ID__SHIFT__VI                 0x00000001
#define HDP_NONSURFACE_INFO__NONSURF_BANK_HEIGHT__SHIFT__VI 0x00000018
#define HDP_NONSURFACE_INFO__NONSURF_BANK_WIDTH__SHIFT__VI 0x00000016
#define HDP_NONSURFACE_INFO__NONSURF_MACRO_TILE_ASPECT__SHIFT__VI 0x0000001a
#define HDP_NONSURFACE_INFO__NONSURF_MICRO_TILE_MODE__SHIFT__VI 0x0000001c
#define HDP_NONSURFACE_INFO__NONSURF_NUM_BANKS__SHIFT__VI 0x00000014
#define HDP_NONSURFACE_INFO__NONSURF_SLICE_TILE_MAX_MSB__SHIFT__VI 0x0000001f
#define HDP_NONSURFACE_INFO__NONSURF_TILE_SPLIT__SHIFT__VI 0x00000011
#define HDP_NONSURFACE_PREFETCH__NONSURF_PIPE_CONFIG__SHIFT__VI 0x0000001b
#define HDP_NONSURFACE_PREFETCH__NONSURF_PREFETCH_DIR__SHIFT__VI 0x00000003
#define HDP_NONSURFACE_PREFETCH__NONSURF_PREFETCH_MAX_Z__SHIFT__VI 0x00000009
#define HDP_NONSURFACE_PREFETCH__NONSURF_PREFETCH_NUM__SHIFT__VI 0x00000006
#define HDP_NONSURFACE_PREFETCH__NONSURF_PREFETCH_PRI__SHIFT__VI 0x00000000
#define HDP_VF_ENABLE__VF_EN__SHIFT__VI                 0x00000000
#define HDP_VF_ENABLE__VF_NUM__SHIFT__VI                0x00000010
#define HDP_XDP_BARS_ADDR_39_36__BAR0_ADDR_39_36__SHIFT__VI 0x00000000
#define HDP_XDP_BARS_ADDR_39_36__BAR1_ADDR_39_36__SHIFT__VI 0x00000004
#define HDP_XDP_BARS_ADDR_39_36__BAR2_ADDR_39_36__SHIFT__VI 0x00000008
#define HDP_XDP_BARS_ADDR_39_36__BAR3_ADDR_39_36__SHIFT__VI 0x0000000c
#define HDP_XDP_BARS_ADDR_39_36__BAR4_ADDR_39_36__SHIFT__VI 0x00000010
#define HDP_XDP_BARS_ADDR_39_36__BAR5_ADDR_39_36__SHIFT__VI 0x00000014
#define HDP_XDP_BARS_ADDR_39_36__BAR6_ADDR_39_36__SHIFT__VI 0x00000018
#define HDP_XDP_BARS_ADDR_39_36__BAR7_ADDR_39_36__SHIFT__VI 0x0000001c
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_P2P_RD_EN__SHIFT__VI 0x0000000d
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_VMID__SHIFT__VI 0x00000004
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_VMID__SHIFT__VI 0x00000017
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_VMID__SHIFT__VI 0x0000001b
#define HDP_XDP_P2P_MBX_ADDR0__ADDR_39_36__SHIFT__VI    0x00000015
#define HDP_XDP_P2P_MBX_ADDR1__ADDR_39_36__SHIFT__VI    0x00000015
#define HDP_XDP_P2P_MBX_ADDR2__ADDR_39_36__SHIFT__VI    0x00000015
#define HDP_XDP_P2P_MBX_ADDR3__ADDR_39_36__SHIFT__VI    0x00000015
#define HDP_XDP_P2P_MBX_ADDR4__ADDR_39_36__SHIFT__VI    0x00000015
#define HDP_XDP_P2P_MBX_ADDR5__ADDR_39_36__SHIFT__VI    0x00000015
#define HDP_XDP_P2P_MBX_ADDR6__ADDR_39_36__SHIFT__VI    0x00000015
#define HW_ROTATION__GRPH_ROTATION_ANGLE__SHIFT__VI     0x00000000
#define IA_MULTI_VGT_PARAM__MAX_PRIMGRP_IN_WAVE__SHIFT__VI 0x0000001c
#define IH_ACTIVE_FCN_ID__PF_VF__SHIFT__VI              0x0000001f
#define IH_ACTIVE_FCN_ID__RESERVED__SHIFT__VI           0x00000004
#define IH_ACTIVE_FCN_ID__VF_ID__SHIFT__VI              0x00000000
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__ACP__SHIFT__VI 0x00000011
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__ATC__SHIFT__VI 0x0000000f
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__BIF__SHIFT__VI 0x00000009
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__CG__SHIFT__VI 0x00000000
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__DC__SHIFT__VI 0x00000001
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__ISP__SHIFT__VI 0x0000000c
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__RLC__SHIFT__VI 0x00000004
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__ROM__SHIFT__VI 0x00000005
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SAMMSP__SHIFT__VI 0x00000003
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SDMA0__SHIFT__VI 0x0000000a
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SDMA1__SHIFT__VI 0x0000000b
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SH1__SHIFT__VI 0x00000013
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SH2__SHIFT__VI 0x00000014
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SH3__SHIFT__VI 0x00000015
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SH__SHIFT__VI 0x00000012
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SRBM__SHIFT__VI 0x00000006
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__UVD__SHIFT__VI 0x00000008
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__VCE0__SHIFT__VI 0x0000000d
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__VCE1__SHIFT__VI 0x0000000e
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__VMC__SHIFT__VI 0x00000007
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__XDMA__SHIFT__VI 0x00000010
#define IH_CNTL__WPTR_WRITEBACK_TIMER__SHIFT__VI        0x00000000
#define IH_DEBUG__MC_WR_FIFO_BLOCK_ENABLE__SHIFT__VI    0x00000002
#define IH_DEBUG__RB_FULL_DRAIN_ENABLE__SHIFT__VI       0x00000000
#define IH_DEBUG__WPTR_OVERFLOW_ENABLE__SHIFT__VI       0x00000001
#define IH_DOORBELL_RPTR__CAPTURED__SHIFT__VI           0x0000001e
#define IH_DOORBELL_RPTR__ENABLE__SHIFT__VI             0x0000001c
#define IH_DOORBELL_RPTR__OFFSET__SHIFT__VI             0x00000000
#define IH_DSM_MATCH_DATA_CONTROL__VALUE__SHIFT__VI     0x00000000
#define IH_DSM_MATCH_FIELD_CONTROL__FCNID_EN__SHIFT__VI 0x00000001
#define IH_DSM_MATCH_FIELD_CONTROL__PASID_EN__SHIFT__VI 0x00000005
#define IH_DSM_MATCH_FIELD_CONTROL__RINGID_EN__SHIFT__VI 0x00000003
#define IH_DSM_MATCH_FIELD_CONTROL__SRC_EN__SHIFT__VI   0x00000000
#define IH_DSM_MATCH_FIELD_CONTROL__TIMESTAMP_EN__SHIFT__VI 0x00000002
#define IH_DSM_MATCH_FIELD_CONTROL__VMID_EN__SHIFT__VI  0x00000004
#define IH_DSM_MATCH_VALUE_BIT_31_0__VALUE__SHIFT__VI   0x00000000
#define IH_DSM_MATCH_VALUE_BIT_63_32__VALUE__SHIFT__VI  0x00000000
#define IH_DSM_MATCH_VALUE_BIT_95_64__VALUE__SHIFT__VI  0x00000000
#define IH_LEVEL_INTR_MASK__MASK__SHIFT__VI             0x00000000
#define IH_RB_CNTL__ENABLE_INTR__SHIFT__VI              0x00000011
#define IH_RB_CNTL__MC_SWAP__SHIFT__VI                  0x00000012
#define IH_RB_CNTL__MC_VMID__SHIFT__VI                  0x00000018
#define IH_RB_CNTL__RPTR_REARM__SHIFT__VI               0x00000015
#define IH_RB_WPTR__RB_LEFT_NONE__SHIFT__VI             0x00000012
#define IH_RB_WPTR__RB_MAY_OVERFLOW__SHIFT__VI          0x00000013
#define IH_RESET_INCOMPLETE_INT_CNTL__ACP__SHIFT__VI    0x00000011
#define IH_RESET_INCOMPLETE_INT_CNTL__ATC__SHIFT__VI    0x0000000f
#define IH_RESET_INCOMPLETE_INT_CNTL__BIF__SHIFT__VI    0x00000009
#define IH_RESET_INCOMPLETE_INT_CNTL__CG__SHIFT__VI     0x00000000
#define IH_RESET_INCOMPLETE_INT_CNTL__DC__SHIFT__VI     0x00000001
#define IH_RESET_INCOMPLETE_INT_CNTL__INCOMPLETE_CNT__SHIFT__VI 0x00000018
#define IH_RESET_INCOMPLETE_INT_CNTL__ISP__SHIFT__VI    0x0000000c
#define IH_RESET_INCOMPLETE_INT_CNTL__RESET_ENABLE__SHIFT__VI 0x00000016
#define IH_RESET_INCOMPLETE_INT_CNTL__RLC__SHIFT__VI    0x00000004
#define IH_RESET_INCOMPLETE_INT_CNTL__ROM__SHIFT__VI    0x00000005
#define IH_RESET_INCOMPLETE_INT_CNTL__SAMMSP__SHIFT__VI 0x00000003
#define IH_RESET_INCOMPLETE_INT_CNTL__SDMA0__SHIFT__VI  0x0000000a
#define IH_RESET_INCOMPLETE_INT_CNTL__SDMA1__SHIFT__VI  0x0000000b
#define IH_RESET_INCOMPLETE_INT_CNTL__SH1__SHIFT__VI    0x00000013
#define IH_RESET_INCOMPLETE_INT_CNTL__SH2__SHIFT__VI    0x00000014
#define IH_RESET_INCOMPLETE_INT_CNTL__SH3__SHIFT__VI    0x00000015
#define IH_RESET_INCOMPLETE_INT_CNTL__SH__SHIFT__VI     0x00000012
#define IH_RESET_INCOMPLETE_INT_CNTL__SRBM__SHIFT__VI   0x00000006
#define IH_RESET_INCOMPLETE_INT_CNTL__UVD__SHIFT__VI    0x00000008
#define IH_RESET_INCOMPLETE_INT_CNTL__VCE0__SHIFT__VI   0x0000000d
#define IH_RESET_INCOMPLETE_INT_CNTL__VCE1__SHIFT__VI   0x0000000e
#define IH_RESET_INCOMPLETE_INT_CNTL__VMC__SHIFT__VI    0x00000007
#define IH_RESET_INCOMPLETE_INT_CNTL__XDMA__SHIFT__VI   0x00000010
#define IH_STATUS__SWITCH_READY__SHIFT__VI              0x0000000b
#define IH_VERSION__VALUE__SHIFT__VI                    0x00000000
#define IH_VF_ENABLE__VALUE__SHIFT__VI                  0x00000000
#define IH_VF_RB_BIF_STATUS__BIF_INTERRUPT_LINE_VF__SHIFT__VI 0x00000010
#define IH_VF_RB_BIF_STATUS__RB_FULL_VF__SHIFT__VI      0x00000000
#define IH_VF_RB_STATUS__RB_FULL_DRAIN_VF__SHIFT__VI    0x00000000
#define IH_VF_RB_STATUS__RB_OVERFLOW_VF__SHIFT__VI      0x00000010
#define IH_VIRT_RESET_REQ__PF__SHIFT__VI                0x0000001f
#define IH_VIRT_RESET_REQ__VF__SHIFT__VI                0x00000000
#define INPUT_CSC_C11_C12_A__INPUT_CSC_C11_A__SHIFT__VI 0x00000000
#define INPUT_CSC_C11_C12_A__INPUT_CSC_C12_A__SHIFT__VI 0x00000010
#define INPUT_CSC_C11_C12_B__INPUT_CSC_C11_B__SHIFT__VI 0x00000000
#define INPUT_CSC_C11_C12_B__INPUT_CSC_C12_B__SHIFT__VI 0x00000010
#define INPUT_CSC_C11_C12__INPUT_CSC_C11__SHIFT__VI     0x00000000
#define INPUT_CSC_C11_C12__INPUT_CSC_C12__SHIFT__VI     0x00000010
#define INPUT_CSC_C13_C14_A__INPUT_CSC_C13_A__SHIFT__VI 0x00000000
#define INPUT_CSC_C13_C14_A__INPUT_CSC_C14_A__SHIFT__VI 0x00000010
#define INPUT_CSC_C13_C14_B__INPUT_CSC_C13_B__SHIFT__VI 0x00000000
#define INPUT_CSC_C13_C14_B__INPUT_CSC_C14_B__SHIFT__VI 0x00000010
#define INPUT_CSC_C13_C14__INPUT_CSC_C13__SHIFT__VI     0x00000000
#define INPUT_CSC_C13_C14__INPUT_CSC_C14__SHIFT__VI     0x00000010
#define INPUT_CSC_C21_C22_A__INPUT_CSC_C21_A__SHIFT__VI 0x00000000
#define INPUT_CSC_C21_C22_A__INPUT_CSC_C22_A__SHIFT__VI 0x00000010
#define INPUT_CSC_C21_C22_B__INPUT_CSC_C21_B__SHIFT__VI 0x00000000
#define INPUT_CSC_C21_C22_B__INPUT_CSC_C22_B__SHIFT__VI 0x00000010
#define INPUT_CSC_C21_C22__INPUT_CSC_C21__SHIFT__VI     0x00000000
#define INPUT_CSC_C21_C22__INPUT_CSC_C22__SHIFT__VI     0x00000010
#define INPUT_CSC_C23_C24_A__INPUT_CSC_C23_A__SHIFT__VI 0x00000000
#define INPUT_CSC_C23_C24_A__INPUT_CSC_C24_A__SHIFT__VI 0x00000010
#define INPUT_CSC_C23_C24_B__INPUT_CSC_C23_B__SHIFT__VI 0x00000000
#define INPUT_CSC_C23_C24_B__INPUT_CSC_C24_B__SHIFT__VI 0x00000010
#define INPUT_CSC_C23_C24__INPUT_CSC_C23__SHIFT__VI     0x00000000
#define INPUT_CSC_C23_C24__INPUT_CSC_C24__SHIFT__VI     0x00000010
#define INPUT_CSC_C31_C32_A__INPUT_CSC_C31_A__SHIFT__VI 0x00000000
#define INPUT_CSC_C31_C32_A__INPUT_CSC_C32_A__SHIFT__VI 0x00000010
#define INPUT_CSC_C31_C32_B__INPUT_CSC_C31_B__SHIFT__VI 0x00000000
#define INPUT_CSC_C31_C32_B__INPUT_CSC_C32_B__SHIFT__VI 0x00000010
#define INPUT_CSC_C31_C32__INPUT_CSC_C31__SHIFT__VI     0x00000000
#define INPUT_CSC_C31_C32__INPUT_CSC_C32__SHIFT__VI     0x00000010
#define INPUT_CSC_C33_C34_A__INPUT_CSC_C33_A__SHIFT__VI 0x00000000
#define INPUT_CSC_C33_C34_A__INPUT_CSC_C34_A__SHIFT__VI 0x00000010
#define INPUT_CSC_C33_C34_B__INPUT_CSC_C33_B__SHIFT__VI 0x00000000
#define INPUT_CSC_C33_C34_B__INPUT_CSC_C34_B__SHIFT__VI 0x00000010
#define INPUT_CSC_C33_C34__INPUT_CSC_C33__SHIFT__VI     0x00000000
#define INPUT_CSC_C33_C34__INPUT_CSC_C34__SHIFT__VI     0x00000010
#define INPUT_CSC_CONTROL__INPUT_CSC_GRPH_MODE__SHIFT__VI 0x00000000
#define INPUT_CSC_CONTROL__INPUT_CSC_OVL_MODE__SHIFT__VI 0x00000004
#define INPUT_GAMMA_CONTROL__GRPH_INPUT_GAMMA_MODE__SHIFT__VI 0x00000000
#define INPUT_GAMMA_CONTROL__OVL_INPUT_GAMMA_MODE__SHIFT__VI 0x00000004
#define INPUT_STREAM_PAYLOAD_CAPABILITY__INSTRMPAY__SHIFT__VI 0x00000000
#define INTERRUPT_CNTL__BIF_RB_REQ_NONSNOOP_EN__SHIFT__VI 0x0000000f
#define INTERRUPT_CONTROL__STREAM_0_INTERRUPT_ENABLE__SHIFT__VI 0x00000000
#define INTERRUPT_CONTROL__STREAM_10_INTERRUPT_ENABLE__SHIFT__VI 0x0000000a
#define INTERRUPT_CONTROL__STREAM_11_INTERRUPT_ENABLE__SHIFT__VI 0x0000000b
#define INTERRUPT_CONTROL__STREAM_12_INTERRUPT_ENABLE__SHIFT__VI 0x0000000c
#define INTERRUPT_CONTROL__STREAM_13_INTERRUPT_ENABLE__SHIFT__VI 0x0000000d
#define INTERRUPT_CONTROL__STREAM_14_INTERRUPT_ENABLE__SHIFT__VI 0x0000000e
#define INTERRUPT_CONTROL__STREAM_15_INTERRUPT_ENABLE__SHIFT__VI 0x0000000f
#define INTERRUPT_CONTROL__STREAM_1_INTERRUPT_ENABLE__SHIFT__VI 0x00000001
#define INTERRUPT_CONTROL__STREAM_2_INTERRUPT_ENABLE__SHIFT__VI 0x00000002
#define INTERRUPT_CONTROL__STREAM_3_INTERRUPT_ENABLE__SHIFT__VI 0x00000003
#define INTERRUPT_CONTROL__STREAM_4_INTERRUPT_ENABLE__SHIFT__VI 0x00000004
#define INTERRUPT_CONTROL__STREAM_5_INTERRUPT_ENABLE__SHIFT__VI 0x00000005
#define INTERRUPT_CONTROL__STREAM_6_INTERRUPT_ENABLE__SHIFT__VI 0x00000006
#define INTERRUPT_CONTROL__STREAM_7_INTERRUPT_ENABLE__SHIFT__VI 0x00000007
#define INTERRUPT_CONTROL__STREAM_8_INTERRUPT_ENABLE__SHIFT__VI 0x00000008
#define INTERRUPT_CONTROL__STREAM_9_INTERRUPT_ENABLE__SHIFT__VI 0x00000009
#define INTERRUPT_STATUS__STREAM_0_INTERRUPT_STATUS__SHIFT__VI 0x00000000
#define INTERRUPT_STATUS__STREAM_10_INTERRUPT_STATUS__SHIFT__VI 0x0000000a
#define INTERRUPT_STATUS__STREAM_11_INTERRUPT_STATUS__SHIFT__VI 0x0000000b
#define INTERRUPT_STATUS__STREAM_12_INTERRUPT_STATUS__SHIFT__VI 0x0000000c
#define INTERRUPT_STATUS__STREAM_13_INTERRUPT_STATUS__SHIFT__VI 0x0000000d
#define INTERRUPT_STATUS__STREAM_14_INTERRUPT_STATUS__SHIFT__VI 0x0000000e
#define INTERRUPT_STATUS__STREAM_15_INTERRUPT_STATUS__SHIFT__VI 0x0000000f
#define INTERRUPT_STATUS__STREAM_1_INTERRUPT_STATUS__SHIFT__VI 0x00000001
#define INTERRUPT_STATUS__STREAM_2_INTERRUPT_STATUS__SHIFT__VI 0x00000002
#define INTERRUPT_STATUS__STREAM_3_INTERRUPT_STATUS__SHIFT__VI 0x00000003
#define INTERRUPT_STATUS__STREAM_4_INTERRUPT_STATUS__SHIFT__VI 0x00000004
#define INTERRUPT_STATUS__STREAM_5_INTERRUPT_STATUS__SHIFT__VI 0x00000005
#define INTERRUPT_STATUS__STREAM_6_INTERRUPT_STATUS__SHIFT__VI 0x00000006
#define INTERRUPT_STATUS__STREAM_7_INTERRUPT_STATUS__SHIFT__VI 0x00000007
#define INTERRUPT_STATUS__STREAM_8_INTERRUPT_STATUS__SHIFT__VI 0x00000008
#define INTERRUPT_STATUS__STREAM_9_INTERRUPT_STATUS__SHIFT__VI 0x00000009
#define KEY_CONTROL__GRPH_OVL_HALF_BLEND__SHIFT__VI     0x0000001c
#define KEY_CONTROL__KEY_MODE__SHIFT__VI                0x00000001
#define KEY_CONTROL__KEY_SELECT__SHIFT__VI              0x00000000
#define KEY_RANGE_ALPHA__KEY_ALPHA_HIGH__SHIFT__VI      0x00000010
#define KEY_RANGE_ALPHA__KEY_ALPHA_LOW__SHIFT__VI       0x00000000
#define KEY_RANGE_BLUE__KEY_BLUE_HIGH__SHIFT__VI        0x00000010
#define KEY_RANGE_BLUE__KEY_BLUE_LOW__SHIFT__VI         0x00000000
#define KEY_RANGE_GREEN__KEY_GREEN_HIGH__SHIFT__VI      0x00000010
#define KEY_RANGE_GREEN__KEY_GREEN_LOW__SHIFT__VI       0x00000000
#define KEY_RANGE_RED__KEY_RED_HIGH__SHIFT__VI          0x00000010
#define KEY_RANGE_RED__KEY_RED_LOW__SHIFT__VI           0x00000000
#define LBV_BLACK_KEYER_B_CB__LB_BLACK_KEYER_B_CB__SHIFT__VI 0x00000004
#define LBV_BLACK_KEYER_G_Y__LB_BLACK_KEYER_G_Y__SHIFT__VI 0x00000004
#define LBV_BLACK_KEYER_R_CR__LB_BLACK_KEYER_R_CR__SHIFT__VI 0x00000004
#define LBV_BUFFER_LEVEL_STATUS__DATA_BUFFER_LEVEL__SHIFT__VI 0x00000010
#define LBV_BUFFER_LEVEL_STATUS__DATA_FIFO_FULL_CNTL__SHIFT__VI 0x0000001c
#define LBV_BUFFER_LEVEL_STATUS__REQ_FIFO_FULL_CNTL__SHIFT__VI 0x0000000a
#define LBV_BUFFER_LEVEL_STATUS__REQ_FIFO_LEVEL__SHIFT__VI 0x00000000
#define LBV_BUFFER_STATUS__LB_BUFFER_EMPTY_ACK__SHIFT__VI 0x0000000c
#define LBV_BUFFER_STATUS__LB_BUFFER_EMPTY_MARGIN__SHIFT__VI 0x00000000
#define LBV_BUFFER_STATUS__LB_BUFFER_EMPTY_OCCURRED__SHIFT__VI 0x00000008
#define LBV_BUFFER_STATUS__LB_BUFFER_EMPTY_STAT__SHIFT__VI 0x00000004
#define LBV_BUFFER_STATUS__LB_BUFFER_FULL_ACK__SHIFT__VI 0x00000018
#define LBV_BUFFER_STATUS__LB_BUFFER_FULL_OCCURRED__SHIFT__VI 0x00000014
#define LBV_BUFFER_STATUS__LB_BUFFER_FULL_STAT__SHIFT__VI 0x00000010
#define LBV_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_OFF__SHIFT__VI 0x00000010
#define LBV_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_ON__SHIFT__VI 0x00000000
#define LBV_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_LEVEL__SHIFT__VI 0x00000000
#define LBV_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_STAT__SHIFT__VI 0x00000010
#define LBV_DATA_FORMAT__ALPHA_EN__SHIFT__VI            0x0000001f
#define LBV_DATA_FORMAT__DITHER_EN__SHIFT__VI           0x00000006
#define LBV_DATA_FORMAT__DOWNSCALE_PREFETCH_EN__SHIFT__VI 0x00000007
#define LBV_DATA_FORMAT__DYNAMIC_PIXEL_DEPTH__SHIFT__VI 0x00000005
#define LBV_DATA_FORMAT__INTERLEAVE_EN__SHIFT__VI       0x00000003
#define LBV_DATA_FORMAT__PIXEL_DEPTH__SHIFT__VI         0x00000000
#define LBV_DATA_FORMAT__PIXEL_EXPAN_MODE__SHIFT__VI    0x00000002
#define LBV_DATA_FORMAT__PIXEL_REDUCE_MODE__SHIFT__VI   0x00000004
#define LBV_DATA_FORMAT__PREFETCH__SHIFT__VI            0x0000000c
#define LBV_DATA_FORMAT__REQUEST_MODE__SHIFT__VI        0x00000018
#define LBV_DEBUG2__LB_DEBUG2__SHIFT__VI                0x00000000
#define LBV_DEBUG3__LB_DEBUG3__SHIFT__VI                0x00000000
#define LBV_DEBUG__LB_DEBUG__SHIFT__VI                  0x00000000
#define LBV_DESKTOP_HEIGHT__DESKTOP_HEIGHT__SHIFT__VI   0x00000000
#define LBV_INTERRUPT_MASK__VBLANK_INTERRUPT_MASK__SHIFT__VI 0x00000000
#define LBV_INTERRUPT_MASK__VLINE2_INTERRUPT_MASK__SHIFT__VI 0x00000008
#define LBV_INTERRUPT_MASK__VLINE_INTERRUPT_MASK__SHIFT__VI 0x00000004
#define LBV_KEYER_COLOR_B_CB__LB_KEYER_COLOR_B_CB__SHIFT__VI 0x00000004
#define LBV_KEYER_COLOR_CTRL__LB_KEYER_COLOR_EN__SHIFT__VI 0x00000000
#define LBV_KEYER_COLOR_CTRL__LB_KEYER_COLOR_REP_EN__SHIFT__VI 0x00000008
#define LBV_KEYER_COLOR_G_Y__LB_KEYER_COLOR_G_Y__SHIFT__VI 0x00000004
#define LBV_KEYER_COLOR_REP_B_CB__LB_KEYER_COLOR_REP_B_CB__SHIFT__VI 0x00000004
#define LBV_KEYER_COLOR_REP_G_Y__LB_KEYER_COLOR_REP_G_Y__SHIFT__VI 0x00000004
#define LBV_KEYER_COLOR_REP_R_CR__LB_KEYER_COLOR_REP_R_CR__SHIFT__VI 0x00000004
#define LBV_KEYER_COLOR_R_CR__LB_KEYER_COLOR_R_CR__SHIFT__VI 0x00000004
#define LBV_MEMORY_CTRL__LB_MEMORY_CONFIG__SHIFT__VI    0x00000014
#define LBV_MEMORY_CTRL__LB_MEMORY_SIZE__SHIFT__VI      0x00000000
#define LBV_MEMORY_CTRL__LB_NUM_PARTITIONS__SHIFT__VI   0x00000010
#define LBV_MEMORY_SIZE_STATUS__LB_MEMORY_SIZE_STATUS__SHIFT__VI 0x00000000
#define LBV_NO_OUTSTANDING_REQ_STATUS__LB_NO_OUTSTANDING_REQ_STAT__SHIFT__VI 0x00000000
#define LBV_SNAPSHOT_V_COUNTER_CHROMA__SNAPSHOT_V_COUNTER_CHROMA__SHIFT__VI 0x00000000
#define LBV_SNAPSHOT_V_COUNTER__SNAPSHOT_V_COUNTER__SHIFT__VI 0x00000000
#define LBV_SYNC_RESET_SEL__LB_SYNC_DURATION__SHIFT__VI 0x00000016
#define LBV_SYNC_RESET_SEL__LB_SYNC_RESET_DELAY__SHIFT__VI 0x00000008
#define LBV_SYNC_RESET_SEL__LB_SYNC_RESET_SEL2__SHIFT__VI 0x00000004
#define LBV_SYNC_RESET_SEL__LB_SYNC_RESET_SEL__SHIFT__VI 0x00000000
#define LBV_TEST_DEBUG_DATA__LB_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define LBV_TEST_DEBUG_INDEX__LB_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define LBV_TEST_DEBUG_INDEX__LB_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define LBV_VBLANK_STATUS__VBLANK_ACK__SHIFT__VI        0x00000004
#define LBV_VBLANK_STATUS__VBLANK_INTERRUPT_TYPE__SHIFT__VI 0x00000011
#define LBV_VBLANK_STATUS__VBLANK_INTERRUPT__SHIFT__VI  0x00000010
#define LBV_VBLANK_STATUS__VBLANK_OCCURRED__SHIFT__VI   0x00000000
#define LBV_VBLANK_STATUS__VBLANK_STAT__SHIFT__VI       0x0000000c
#define LBV_VLINE2_START_END__VLINE2_END__SHIFT__VI     0x00000010
#define LBV_VLINE2_START_END__VLINE2_INV__SHIFT__VI     0x0000001f
#define LBV_VLINE2_START_END__VLINE2_START__SHIFT__VI   0x00000000
#define LBV_VLINE2_STATUS__VLINE2_ACK__SHIFT__VI        0x00000004
#define LBV_VLINE2_STATUS__VLINE2_INTERRUPT_TYPE__SHIFT__VI 0x00000011
#define LBV_VLINE2_STATUS__VLINE2_INTERRUPT__SHIFT__VI  0x00000010
#define LBV_VLINE2_STATUS__VLINE2_OCCURRED__SHIFT__VI   0x00000000
#define LBV_VLINE2_STATUS__VLINE2_STAT__SHIFT__VI       0x0000000c
#define LBV_VLINE_START_END__VLINE_END__SHIFT__VI       0x00000010
#define LBV_VLINE_START_END__VLINE_INV__SHIFT__VI       0x0000001f
#define LBV_VLINE_START_END__VLINE_START__SHIFT__VI     0x00000000
#define LBV_VLINE_STATUS__VLINE_ACK__SHIFT__VI          0x00000004
#define LBV_VLINE_STATUS__VLINE_INTERRUPT_TYPE__SHIFT__VI 0x00000011
#define LBV_VLINE_STATUS__VLINE_INTERRUPT__SHIFT__VI    0x00000010
#define LBV_VLINE_STATUS__VLINE_OCCURRED__SHIFT__VI     0x00000000
#define LBV_VLINE_STATUS__VLINE_STAT__SHIFT__VI         0x0000000c
#define LBV_V_COUNTER_CHROMA__V_COUNTER_CHROMA__SHIFT__VI 0x00000000
#define LBV_V_COUNTER__V_COUNTER__SHIFT__VI             0x00000000
#define LB_BLACK_KEYER_B_CB__LB_BLACK_KEYER_B_CB__SHIFT__VI 0x00000004
#define LB_BLACK_KEYER_G_Y__LB_BLACK_KEYER_G_Y__SHIFT__VI 0x00000004
#define LB_BLACK_KEYER_R_CR__LB_BLACK_KEYER_R_CR__SHIFT__VI 0x00000004
#define LB_BUFFER_LEVEL_STATUS__DATA_BUFFER_LEVEL__SHIFT__VI 0x00000010
#define LB_BUFFER_LEVEL_STATUS__DATA_FIFO_FULL_CNTL__SHIFT__VI 0x0000001c
#define LB_BUFFER_LEVEL_STATUS__REQ_FIFO_FULL_CNTL__SHIFT__VI 0x0000000a
#define LB_BUFFER_LEVEL_STATUS__REQ_FIFO_LEVEL__SHIFT__VI 0x00000000
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_ACK__SHIFT__VI 0x0000000c
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_MARGIN__SHIFT__VI 0x00000000
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_OCCURRED__SHIFT__VI 0x00000008
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_STAT__SHIFT__VI 0x00000004
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_ACK__SHIFT__VI 0x00000018
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_OCCURRED__SHIFT__VI 0x00000014
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_STAT__SHIFT__VI 0x00000010
#define LB_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_OFF__SHIFT__VI 0x00000010
#define LB_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_ON__SHIFT__VI 0x00000000
#define LB_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_LEVEL__SHIFT__VI 0x00000000
#define LB_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_STAT__SHIFT__VI 0x00000010
#define LB_DATA_FORMAT__ALPHA_EN__SHIFT__VI             0x0000001f
#define LB_DATA_FORMAT__DYNAMIC_PIXEL_DEPTH__SHIFT__VI  0x00000005
#define LB_DATA_FORMAT__INTERLEAVE_EN__SHIFT__VI        0x00000003
#define LB_DATA_FORMAT__PIXEL_DEPTH__SHIFT__VI          0x00000000
#define LB_DATA_FORMAT__PIXEL_EXPAN_MODE__SHIFT__VI     0x00000002
#define LB_DATA_FORMAT__PIXEL_REDUCE_MODE__SHIFT__VI    0x00000004
#define LB_DATA_FORMAT__PREFETCH__SHIFT__VI             0x0000000c
#define LB_DATA_FORMAT__REQUEST_MODE__SHIFT__VI         0x00000018
#define LB_DEBUG2__LB_DEBUG2__SHIFT__VI                 0x00000000
#define LB_DEBUG3__LB_DEBUG3__SHIFT__VI                 0x00000000
#define LB_DESKTOP_HEIGHT__DESKTOP_HEIGHT__SHIFT__VI    0x00000000
#define LB_INTERRUPT_MASK__VBLANK_INTERRUPT_MASK__SHIFT__VI 0x00000000
#define LB_INTERRUPT_MASK__VLINE2_INTERRUPT_MASK__SHIFT__VI 0x00000008
#define LB_INTERRUPT_MASK__VLINE_INTERRUPT_MASK__SHIFT__VI 0x00000004
#define LB_KEYER_COLOR_B_CB__LB_KEYER_COLOR_B_CB__SHIFT__VI 0x00000004
#define LB_KEYER_COLOR_CTRL__LB_KEYER_COLOR_EN__SHIFT__VI 0x00000000
#define LB_KEYER_COLOR_CTRL__LB_KEYER_COLOR_REP_EN__SHIFT__VI 0x00000008
#define LB_KEYER_COLOR_G_Y__LB_KEYER_COLOR_G_Y__SHIFT__VI 0x00000004
#define LB_KEYER_COLOR_REP_B_CB__LB_KEYER_COLOR_REP_B_CB__SHIFT__VI 0x00000004
#define LB_KEYER_COLOR_REP_G_Y__LB_KEYER_COLOR_REP_G_Y__SHIFT__VI 0x00000004
#define LB_KEYER_COLOR_REP_R_CR__LB_KEYER_COLOR_REP_R_CR__SHIFT__VI 0x00000004
#define LB_KEYER_COLOR_R_CR__LB_KEYER_COLOR_R_CR__SHIFT__VI 0x00000004
#define LB_MEMORY_CTRL__LB_MEMORY_CONFIG__SHIFT__VI     0x00000014
#define LB_MEMORY_CTRL__LB_MEMORY_SIZE__SHIFT__VI       0x00000000
#define LB_MEMORY_CTRL__LB_NUM_PARTITIONS__SHIFT__VI    0x00000010
#define LB_MEMORY_SIZE_STATUS__LB_MEMORY_SIZE_STATUS__SHIFT__VI 0x00000000
#define LB_NO_OUTSTANDING_REQ_STATUS__LB_NO_OUTSTANDING_REQ_STAT__SHIFT__VI 0x00000000
#define LB_SNAPSHOT_V_COUNTER__SNAPSHOT_V_COUNTER__SHIFT__VI 0x00000000
#define LB_SYNC_RESET_SEL__LB_SYNC_DURATION__SHIFT__VI  0x00000016
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_DELAY__SHIFT__VI 0x00000008
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_SEL2__SHIFT__VI 0x00000004
#define LB_VBLANK_STATUS__VBLANK_ACK__SHIFT__VI         0x00000004
#define LB_VBLANK_STATUS__VBLANK_INTERRUPT_TYPE__SHIFT__VI 0x00000011
#define LB_VBLANK_STATUS__VBLANK_INTERRUPT__SHIFT__VI   0x00000010
#define LB_VBLANK_STATUS__VBLANK_OCCURRED__SHIFT__VI    0x00000000
#define LB_VBLANK_STATUS__VBLANK_STAT__SHIFT__VI        0x0000000c
#define LB_VLINE2_START_END__VLINE2_END__SHIFT__VI      0x00000010
#define LB_VLINE2_START_END__VLINE2_INV__SHIFT__VI      0x0000001f
#define LB_VLINE2_START_END__VLINE2_START__SHIFT__VI    0x00000000
#define LB_VLINE2_STATUS__VLINE2_ACK__SHIFT__VI         0x00000004
#define LB_VLINE2_STATUS__VLINE2_INTERRUPT_TYPE__SHIFT__VI 0x00000011
#define LB_VLINE2_STATUS__VLINE2_INTERRUPT__SHIFT__VI   0x00000010
#define LB_VLINE2_STATUS__VLINE2_OCCURRED__SHIFT__VI    0x00000000
#define LB_VLINE2_STATUS__VLINE2_STAT__SHIFT__VI        0x0000000c
#define LB_VLINE_START_END__VLINE_END__SHIFT__VI        0x00000010
#define LB_VLINE_START_END__VLINE_INV__SHIFT__VI        0x0000001f
#define LB_VLINE_START_END__VLINE_START__SHIFT__VI      0x00000000
#define LB_VLINE_STATUS__VLINE_ACK__SHIFT__VI           0x00000004
#define LB_VLINE_STATUS__VLINE_INTERRUPT_TYPE__SHIFT__VI 0x00000011
#define LB_VLINE_STATUS__VLINE_INTERRUPT__SHIFT__VI     0x00000010
#define LB_VLINE_STATUS__VLINE_OCCURRED__SHIFT__VI      0x00000000
#define LB_VLINE_STATUS__VLINE_STAT__SHIFT__VI          0x0000000c
#define LB_V_COUNTER__V_COUNTER__SHIFT__VI              0x00000000
#define LCAC_MC4_CNTL__MC4_BLOCK_ID__SHIFT__VI          0x00000011
#define LCAC_MC4_CNTL__MC4_SIGNAL_ID__SHIFT__VI         0x00000016
#define LCAC_MC5_CNTL__MC5_BLOCK_ID__SHIFT__VI          0x00000011
#define LCAC_MC5_CNTL__MC5_SIGNAL_ID__SHIFT__VI         0x00000016
#define LCAC_MC6_CNTL__MC6_BLOCK_ID__SHIFT__VI          0x00000011
#define LCAC_MC6_CNTL__MC6_ENABLE__SHIFT__VI            0x00000000
#define LCAC_MC6_CNTL__MC6_SIGNAL_ID__SHIFT__VI         0x00000016
#define LCAC_MC6_CNTL__MC6_THRESHOLD__SHIFT__VI         0x00000001
#define LCAC_MC6_OVR_SEL__MC6_OVR_SEL__SHIFT__VI        0x00000000
#define LCAC_MC6_OVR_VAL__MC6_OVR_VAL__SHIFT__VI        0x00000000
#define LCAC_MC7_CNTL__MC7_BLOCK_ID__SHIFT__VI          0x00000011
#define LCAC_MC7_CNTL__MC7_ENABLE__SHIFT__VI            0x00000000
#define LCAC_MC7_CNTL__MC7_SIGNAL_ID__SHIFT__VI         0x00000016
#define LCAC_MC7_CNTL__MC7_THRESHOLD__SHIFT__VI         0x00000001
#define LCAC_MC7_OVR_SEL__MC7_OVR_SEL__SHIFT__VI        0x00000000
#define LCAC_MC7_OVR_VAL__MC7_OVR_VAL__SHIFT__VI        0x00000000
#define LCLK_DEEP_SLEEP_CNTL2__RESERVED_BIT3__SHIFT__VI 0x00000003
#define LCLK_DEEP_SLEEP_CNTL2__RESERVED__SHIFT__VI      0x00000016
#define LCLK_DEEP_SLEEP_CNTL2__RLC_SMU_GFXCLK_OFF_MASK__SHIFT__VI 0x00000015
#define LCLK_DEEP_SLEEP_CNTL__RESERVED__SHIFT__VI       0x00000010
#define LM_CONTROL__LoopbackFifoPtr__SHIFT__VI          0x00000008
#define LM_CONTROL__LoopbackHalfRate__SHIFT__VI         0x00000006
#define LM_CONTROL__LoopbackSelect__SHIFT__VI           0x00000001
#define LM_CONTROL__PRBSPCIeLbSelect__SHIFT__VI         0x00000005
#define LM_LANEENABLE__LANE_enable__SHIFT__VI           0x00000000
#define LM_PCIERXMUX0__RXLANE0__SHIFT__VI               0x00000000
#define LM_PCIERXMUX0__RXLANE1__SHIFT__VI               0x00000008
#define LM_PCIERXMUX0__RXLANE2__SHIFT__VI               0x00000010
#define LM_PCIERXMUX0__RXLANE3__SHIFT__VI               0x00000018
#define LM_PCIERXMUX1__RXLANE4__SHIFT__VI               0x00000000
#define LM_PCIERXMUX1__RXLANE5__SHIFT__VI               0x00000008
#define LM_PCIERXMUX1__RXLANE6__SHIFT__VI               0x00000010
#define LM_PCIERXMUX1__RXLANE7__SHIFT__VI               0x00000018
#define LM_PCIERXMUX2__RXLANE10__SHIFT__VI              0x00000010
#define LM_PCIERXMUX2__RXLANE11__SHIFT__VI              0x00000018
#define LM_PCIERXMUX2__RXLANE8__SHIFT__VI               0x00000000
#define LM_PCIERXMUX2__RXLANE9__SHIFT__VI               0x00000008
#define LM_PCIERXMUX3__RXLANE12__SHIFT__VI              0x00000000
#define LM_PCIERXMUX3__RXLANE13__SHIFT__VI              0x00000008
#define LM_PCIERXMUX3__RXLANE14__SHIFT__VI              0x00000010
#define LM_PCIERXMUX3__RXLANE15__SHIFT__VI              0x00000018
#define LM_PCIETXMUX0__TXLANE0__SHIFT__VI               0x00000000
#define LM_PCIETXMUX0__TXLANE1__SHIFT__VI               0x00000008
#define LM_PCIETXMUX0__TXLANE2__SHIFT__VI               0x00000010
#define LM_PCIETXMUX0__TXLANE3__SHIFT__VI               0x00000018
#define LM_PCIETXMUX1__TXLANE4__SHIFT__VI               0x00000000
#define LM_PCIETXMUX1__TXLANE5__SHIFT__VI               0x00000008
#define LM_PCIETXMUX1__TXLANE6__SHIFT__VI               0x00000010
#define LM_PCIETXMUX1__TXLANE7__SHIFT__VI               0x00000018
#define LM_PCIETXMUX2__TXLANE10__SHIFT__VI              0x00000010
#define LM_PCIETXMUX2__TXLANE11__SHIFT__VI              0x00000018
#define LM_PCIETXMUX2__TXLANE8__SHIFT__VI               0x00000000
#define LM_PCIETXMUX2__TXLANE9__SHIFT__VI               0x00000008
#define LM_PCIETXMUX3__TXLANE12__SHIFT__VI              0x00000000
#define LM_PCIETXMUX3__TXLANE13__SHIFT__VI              0x00000008
#define LM_PCIETXMUX3__TXLANE14__SHIFT__VI              0x00000010
#define LM_PCIETXMUX3__TXLANE15__SHIFT__VI              0x00000018
#define LM_POWERCONTROL1__LMDeemph0__SHIFT__VI          0x00000008
#define LM_POWERCONTROL1__LMDeemph1__SHIFT__VI          0x00000011
#define LM_POWERCONTROL1__LMDeemph2__SHIFT__VI          0x0000001a
#define LM_POWERCONTROL1__LMLaneUnused0__SHIFT__VI      0x00000006
#define LM_POWERCONTROL1__LMLaneUnused1__SHIFT__VI      0x0000000f
#define LM_POWERCONTROL1__LMLaneUnused2__SHIFT__VI      0x00000018
#define LM_POWERCONTROL1__LMSkipBit0__SHIFT__VI         0x00000005
#define LM_POWERCONTROL1__LMSkipBit1__SHIFT__VI         0x0000000e
#define LM_POWERCONTROL1__LMSkipBit2__SHIFT__VI         0x00000017
#define LM_POWERCONTROL1__LMTxClkEn0__SHIFT__VI         0x00000001
#define LM_POWERCONTROL1__LMTxClkEn1__SHIFT__VI         0x0000000a
#define LM_POWERCONTROL1__LMTxClkEn2__SHIFT__VI         0x00000013
#define LM_POWERCONTROL1__LMTxEn0__SHIFT__VI            0x00000000
#define LM_POWERCONTROL1__LMTxEn1__SHIFT__VI            0x00000009
#define LM_POWERCONTROL1__LMTxEn2__SHIFT__VI            0x00000012
#define LM_POWERCONTROL1__LMTxMargin0__SHIFT__VI        0x00000002
#define LM_POWERCONTROL1__LMTxMargin1__SHIFT__VI        0x0000000b
#define LM_POWERCONTROL1__LMTxMargin2__SHIFT__VI        0x00000014
#define LM_POWERCONTROL1__LMTxMarginEn0__SHIFT__VI      0x00000007
#define LM_POWERCONTROL1__LMTxMarginEn1__SHIFT__VI      0x00000010
#define LM_POWERCONTROL1__LMTxMarginEn2__SHIFT__VI      0x00000019
#define LM_POWERCONTROL1__TxCoeffID0__SHIFT__VI         0x0000001b
#define LM_POWERCONTROL1__TxCoeffID1__SHIFT__VI         0x0000001d
#define LM_POWERCONTROL2__LMDeemph3__SHIFT__VI          0x00000008
#define LM_POWERCONTROL2__LMLaneUnused3__SHIFT__VI      0x00000006
#define LM_POWERCONTROL2__LMSkipBit3__SHIFT__VI         0x00000005
#define LM_POWERCONTROL2__LMTxClkEn3__SHIFT__VI         0x00000001
#define LM_POWERCONTROL2__LMTxEn3__SHIFT__VI            0x00000000
#define LM_POWERCONTROL2__LMTxMargin3__SHIFT__VI        0x00000002
#define LM_POWERCONTROL2__LMTxMarginEn3__SHIFT__VI      0x00000007
#define LM_POWERCONTROL2__TxCoeff0__SHIFT__VI           0x0000000d
#define LM_POWERCONTROL2__TxCoeff1__SHIFT__VI           0x00000013
#define LM_POWERCONTROL2__TxCoeff2__SHIFT__VI           0x00000019
#define LM_POWERCONTROL2__TxCoeffID2__SHIFT__VI         0x00000009
#define LM_POWERCONTROL2__TxCoeffID3__SHIFT__VI         0x0000000b
#define LM_POWERCONTROL3__RxEqCtl0__SHIFT__VI           0x00000006
#define LM_POWERCONTROL3__RxEqCtl1__SHIFT__VI           0x0000000c
#define LM_POWERCONTROL3__RxEqCtl2__SHIFT__VI           0x00000012
#define LM_POWERCONTROL3__RxEqCtl3__SHIFT__VI           0x00000018
#define LM_POWERCONTROL3__TxCoeff3__SHIFT__VI           0x00000000
#define LM_POWERCONTROL4__LaneNum0__SHIFT__VI           0x0000000c
#define LM_POWERCONTROL4__LaneNum1__SHIFT__VI           0x00000010
#define LM_POWERCONTROL4__LaneNum2__SHIFT__VI           0x00000014
#define LM_POWERCONTROL4__LaneNum3__SHIFT__VI           0x00000018
#define LM_POWERCONTROL4__LinkNum0__SHIFT__VI           0x00000000
#define LM_POWERCONTROL4__LinkNum1__SHIFT__VI           0x00000003
#define LM_POWERCONTROL4__LinkNum2__SHIFT__VI           0x00000006
#define LM_POWERCONTROL4__LinkNum3__SHIFT__VI           0x00000009
#define LM_POWERCONTROL4__SpcMode0__SHIFT__VI           0x0000001c
#define LM_POWERCONTROL4__SpcMode1__SHIFT__VI           0x0000001d
#define LM_POWERCONTROL4__SpcMode2__SHIFT__VI           0x0000001e
#define LM_POWERCONTROL4__SpcMode3__SHIFT__VI           0x0000001f
#define LM_POWERCONTROL__LMLinkSpeed0__SHIFT__VI        0x00000006
#define LM_POWERCONTROL__LMLinkSpeed1__SHIFT__VI        0x0000000e
#define LM_POWERCONTROL__LMLinkSpeed2__SHIFT__VI        0x00000016
#define LM_POWERCONTROL__LMLinkSpeed3__SHIFT__VI        0x0000001e
#define LM_POWERCONTROL__LMRxPhyCmd0__SHIFT__VI         0x00000003
#define LM_POWERCONTROL__LMRxPhyCmd1__SHIFT__VI         0x0000000b
#define LM_POWERCONTROL__LMRxPhyCmd2__SHIFT__VI         0x00000013
#define LM_POWERCONTROL__LMRxPhyCmd3__SHIFT__VI         0x0000001b
#define LM_POWERCONTROL__LMTxPhyCmd0__SHIFT__VI         0x00000000
#define LM_POWERCONTROL__LMTxPhyCmd1__SHIFT__VI         0x00000008
#define LM_POWERCONTROL__LMTxPhyCmd2__SHIFT__VI         0x00000010
#define LM_POWERCONTROL__LMTxPhyCmd3__SHIFT__VI         0x00000018
#define LM_PRBSCONTROL__LMLaneDegrade0__SHIFT__VI       0x0000001c
#define LM_PRBSCONTROL__LMLaneDegrade1__SHIFT__VI       0x0000001d
#define LM_PRBSCONTROL__LMLaneDegrade2__SHIFT__VI       0x0000001e
#define LM_PRBSCONTROL__LMLaneDegrade3__SHIFT__VI       0x0000001f
#define LM_PRBSCONTROL__PRBSPCIeSelect__SHIFT__VI       0x00000000
#define LNCNT_CONTROL__CFG_LNC_BW_CNT_EN1__SHIFT__VI    0x00000001
#define LNCNT_CONTROL__CFG_LNC_CMN_CNT_EN2__SHIFT__VI   0x00000002
#define LNCNT_CONTROL__CFG_LNC_OVRD_EN3__SHIFT__VI      0x00000003
#define LNCNT_CONTROL__CFG_LNC_OVRD_VAL4__SHIFT__VI     0x00000004
#define LNCNT_CONTROL__CFG_LNC_WINDOW_EN0__SHIFT__VI    0x00000000
#define LNCNT_QUAN_THRD__CFG_LNC_BW_QUAN_THRD0__SHIFT__VI 0x00000000
#define LNCNT_QUAN_THRD__CFG_LNC_CMN_QUAN_THRD4__SHIFT__VI 0x00000004
#define LNCNT_WEIGHT__CFG_LNC_BW_WEIGHT0__SHIFT__VI     0x00000000
#define LNCNT_WEIGHT__CFG_LNC_CMN_WEIGHT16__SHIFT__VI   0x00000010
#define LNC_BW_WACC__LNC_BW_WACC__SHIFT__VI             0x00000000
#define LNC_CMN_WACC__LNC_CMN_WACC__SHIFT__VI           0x00000000
#define LNC_TOTAL_WACC__LNC_TOTAL_WACC__SHIFT__VI       0x00000000
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ENABLE__SHIFT__VI 0x00000000
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_MODE__SHIFT__VI 0x00000003
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_NUM_BANKS__SHIFT__VI 0x00000008
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_NUM_PIPES__SHIFT__VI 0x00000005
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x0000000b
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ROWS_PER_CHAN__SHIFT__VI 0x00000010
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ROW_SIZE__SHIFT__VI 0x0000000c
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRDN_DELAY3__SHIFT__VI 0x00000010
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRUP_DELAY3__SHIFT__VI 0x00000008
#define LVTMA_PWRSEQ_DELAY2__LVTMA_VARY_BL_OVERRIDE_EN__SHIFT__VI 0x00000018
#define MAILBOX_CONTROL__RCV_MSG_ACK__SHIFT__VI         0x00000003
#define MAILBOX_CONTROL__RCV_MSG_VALID__SHIFT__VI       0x00000002
#define MAILBOX_CONTROL__TRN_MSG_ACK__SHIFT__VI         0x00000001
#define MAILBOX_CONTROL__TRN_MSG_VALID__SHIFT__VI       0x00000000
#define MAILBOX_INDEX__MAILBOX_INDEX__SHIFT__VI         0x00000000
#define MAILBOX_INT_CNTL__ACK_INT_EN__SHIFT__VI         0x00000001
#define MAILBOX_INT_CNTL__VALID_INT_EN__SHIFT__VI       0x00000000
#define MAILBOX_MSGBUF_RCV_DW0__MSGBUF_DATA__SHIFT__VI  0x00000000
#define MAILBOX_MSGBUF_RCV_DW1__MSGBUF_DATA__SHIFT__VI  0x00000000
#define MAILBOX_MSGBUF_RCV_DW2__MSGBUF_DATA__SHIFT__VI  0x00000000
#define MAILBOX_MSGBUF_RCV_DW3__MSGBUF_DATA__SHIFT__VI  0x00000000
#define MAILBOX_MSGBUF_TRN_DW0__MSGBUF_DATA__SHIFT__VI  0x00000000
#define MAILBOX_MSGBUF_TRN_DW1__MSGBUF_DATA__SHIFT__VI  0x00000000
#define MAILBOX_MSGBUF_TRN_DW2__MSGBUF_DATA__SHIFT__VI  0x00000000
#define MAILBOX_MSGBUF_TRN_DW3__MSGBUF_DATA__SHIFT__VI  0x00000000
#define MASTER_UPDATE_LOCK__GSL_CONTROL_MASTER_UPDATE_LOCK__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_10__entries_0_3_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_11__entries_0_3_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_12__entries_0_3_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_12__entries_0_3_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_12__entries_0_3_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_12__entries_0_3_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_13__entries_1_0_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_14__entries_1_0_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_15__entries_1_0_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_15__entries_1_0_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_15__entries_1_0_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_15__entries_1_0_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_16__entries_1_1_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_17__entries_1_1_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_18__entries_1_1_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_18__entries_1_1_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_18__entries_1_1_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_18__entries_1_1_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_19__entries_1_2_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_1__entries_0_0_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_20__entries_1_2_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_21__entries_1_2_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_21__entries_1_2_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_21__entries_1_2_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_21__entries_1_2_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_22__entries_1_3_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_23__entries_1_3_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_24__entries_1_3_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_24__entries_1_3_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_24__entries_1_3_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_24__entries_1_3_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_25__entries_2_0_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_26__entries_2_0_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_27__entries_2_0_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_27__entries_2_0_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_27__entries_2_0_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_27__entries_2_0_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_28__entries_2_1_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_29__entries_2_1_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_2__entries_0_0_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_30__entries_2_1_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_30__entries_2_1_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_30__entries_2_1_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_30__entries_2_1_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_31__entries_2_2_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_32__entries_2_2_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_33__entries_2_2_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_33__entries_2_2_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_33__entries_2_2_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_33__entries_2_2_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_34__entries_2_3_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_35__entries_2_3_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_36__entries_2_3_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_36__entries_2_3_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_36__entries_2_3_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_36__entries_2_3_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_37__entries_3_0_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_38__entries_3_0_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_39__entries_3_0_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_39__entries_3_0_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_39__entries_3_0_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_39__entries_3_0_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_3__entries_0_0_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_3__entries_0_0_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_3__entries_0_0_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_3__entries_0_0_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_40__entries_3_1_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_41__entries_3_1_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_42__entries_3_1_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_42__entries_3_1_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_42__entries_3_1_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_42__entries_3_1_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_43__entries_3_2_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_44__entries_3_2_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_45__entries_3_2_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_45__entries_3_2_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_45__entries_3_2_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_45__entries_3_2_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_46__entries_3_3_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_47__entries_3_3_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_48__entries_3_3_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_48__entries_3_3_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_48__entries_3_3_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_48__entries_3_3_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_49__entries_4_0_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_4__entries_0_1_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_50__entries_4_0_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_51__entries_4_0_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_51__entries_4_0_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_51__entries_4_0_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_51__entries_4_0_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_52__entries_4_1_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_53__entries_4_1_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_54__entries_4_1_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_54__entries_4_1_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_54__entries_4_1_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_54__entries_4_1_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_55__entries_4_2_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_56__entries_4_2_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_57__entries_4_2_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_57__entries_4_2_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_57__entries_4_2_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_57__entries_4_2_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_58__entries_4_3_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_59__entries_4_3_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_5__entries_0_1_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_60__entries_4_3_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_60__entries_4_3_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_60__entries_4_3_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_60__entries_4_3_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_61__entries_5_0_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_62__entries_5_0_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_63__entries_5_0_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_63__entries_5_0_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_63__entries_5_0_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_63__entries_5_0_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_64__entries_5_1_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_65__entries_5_1_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_66__entries_5_1_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_66__entries_5_1_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_66__entries_5_1_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_66__entries_5_1_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_67__entries_5_2_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_68__entries_5_2_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_69__entries_5_2_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_69__entries_5_2_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_69__entries_5_2_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_69__entries_5_2_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_6__entries_0_1_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_6__entries_0_1_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_6__entries_0_1_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_6__entries_0_1_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_70__entries_5_3_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_71__entries_5_3_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_72__entries_5_3_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_72__entries_5_3_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_72__entries_5_3_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_72__entries_5_3_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_73__entries_6_0_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_74__entries_6_0_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_75__entries_6_0_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_75__entries_6_0_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_75__entries_6_0_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_75__entries_6_0_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_76__entries_6_1_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_77__entries_6_1_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_78__entries_6_1_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_78__entries_6_1_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_78__entries_6_1_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_78__entries_6_1_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_79__entries_6_2_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_7__entries_0_2_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_80__entries_6_2_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_81__entries_6_2_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_81__entries_6_2_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_81__entries_6_2_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_81__entries_6_2_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_82__entries_6_3_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_83__entries_6_3_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_84__entries_6_3_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_84__entries_6_3_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_84__entries_6_3_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_84__entries_6_3_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_85__entries_7_0_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_86__entries_7_0_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_87__entries_7_0_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_87__entries_7_0_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_87__entries_7_0_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_87__entries_7_0_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_88__entries_7_1_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_89__entries_7_1_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_8__entries_0_2_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_90__entries_7_1_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_90__entries_7_1_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_90__entries_7_1_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_90__entries_7_1_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_91__entries_7_2_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_92__entries_7_2_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_93__entries_7_2_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_93__entries_7_2_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_93__entries_7_2_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_93__entries_7_2_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_94__entries_7_3_McArbDramTiming__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_95__entries_7_3_McArbDramTiming2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_96__entries_7_3_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_96__entries_7_3_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_96__entries_7_3_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_96__entries_7_3_padding_2__SHIFT__VI 0x00000000
#define MCARB_DRAM_TIMING_TABLE_9__entries_0_2_McArbBurstTime__SHIFT__VI 0x00000018
#define MCARB_DRAM_TIMING_TABLE_9__entries_0_2_padding_0__SHIFT__VI 0x00000010
#define MCARB_DRAM_TIMING_TABLE_9__entries_0_2_padding_1__SHIFT__VI 0x00000008
#define MCARB_DRAM_TIMING_TABLE_9__entries_0_2_padding_2__SHIFT__VI 0x00000000
#define MCIF_CONTROL__MCIF_SLOW_REQ_INTERVAL__SHIFT__VI 0x0000000c
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_MODE_DIS__SHIFT__VI 0x00000000
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_MODE__SHIFT__VI 0x00000004
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_PIPE__SHIFT__VI 0x00000010
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_SIZE__SHIFT__VI 0x00000008
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_TYPE__SHIFT__VI 0x00000013
#define MCIF_VMID__MCIF_WR_VMID__SHIFT__VI              0x00000000
#define MCIF_VMID__VIP_WR_VMID__SHIFT__VI               0x00000004
#define MCIF_WB_ARBITRATION_CONTROL__MCIF_WB_CLIENT_ARBITRATION_SLICE__SHIFT__VI 0x00000000
#define MCIF_WB_ARBITRATION_CONTROL__MCIF_WB_TIME_PER_PIXEL__SHIFT__VI 0x0000001a
#define MCIF_WB_BUFMGR_CUR_LINE_R__MCIF_WB_BUFMGR_CUR_LINE_R__SHIFT__VI 0x00000000
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_BUFTAG__SHIFT__VI 0x00000008
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_CUR_BUF__SHIFT__VI 0x00000004
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_CUR_LINE_L__SHIFT__VI 0x0000000c
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_NEXT_BUF__SHIFT__VI 0x0000001c
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_SW_INT_STATUS__SHIFT__VI 0x00000001
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_VCE_INT_STATUS__SHIFT__VI 0x00000000
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUF_DUALSIZE_STATUS__SHIFT__VI 0x00000007
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUFMGR_ENABLE__SHIFT__VI 0x00000000
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUFMGR_SW_INT_ACK__SHIFT__VI 0x00000005
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUFMGR_SW_INT_EN__SHIFT__VI 0x00000004
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUFMGR_SW_LOCK__SHIFT__VI 0x00000008
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUFMGR_SW_SLICE_INT_EN__SHIFT__VI 0x00000006
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUF_DUALSIZE_REQ__SHIFT__VI 0x00000001
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_P_VMID__SHIFT__VI 0x00000010
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_SLICE_SIZE__SHIFT__VI 0x00000010
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_VCE_INT_ACK__SHIFT__VI 0x00000005
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_VCE_INT_EN__SHIFT__VI 0x00000004
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_VCE_LOCK_IGNORE__SHIFT__VI 0x00000000
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_VCE_LOCK__SHIFT__VI 0x00000008
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_VCE_SLICE_INT_EN__SHIFT__VI 0x00000006
#define MCIF_WB_BUF_1_ADDR_C_OFFSET__MCIF_WB_BUF_1_ADDR_C_OFFSET__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_1_ADDR_C__MCIF_WB_BUF_1_ADDR_C__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_1_ADDR_Y_OFFSET__MCIF_WB_BUF_1_ADDR_Y_OFFSET__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_1_ADDR_Y__MCIF_WB_BUF_1_ADDR_Y__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_1_STATUS2__MCIF_WB_BUF_1_COLOR_DEPTH__SHIFT__VI 0x0000000e
#define MCIF_WB_BUF_1_STATUS2__MCIF_WB_BUF_1_CUR_LINE_R__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_1_STATUS2__MCIF_WB_BUF_1_NEW_CONTENT__SHIFT__VI 0x0000000d
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_ACTIVE__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_BUFTAG__SHIFT__VI 0x00000008
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_CUR_LINE_L__SHIFT__VI 0x00000010
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_DISABLE__SHIFT__VI 0x00000004
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_FIELD__SHIFT__VI 0x0000000f
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_FRAME_LENGTH_ERROR__SHIFT__VI 0x0000001f
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_LONG_LINE_ERROR__SHIFT__VI 0x0000001d
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_MODE__SHIFT__VI 0x00000005
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_NXT_BUF__SHIFT__VI 0x0000000c
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_OVERFLOW__SHIFT__VI 0x00000003
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_SHORT_LINE_ERROR__SHIFT__VI 0x0000001e
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_SW_LOCKED__SHIFT__VI 0x00000001
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_VCE_LOCKED__SHIFT__VI 0x00000002
#define MCIF_WB_BUF_2_ADDR_C_OFFSET__MCIF_WB_BUF_2_ADDR_C_OFFSET__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_2_ADDR_C__MCIF_WB_BUF_2_ADDR_C__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_2_ADDR_Y_OFFSET__MCIF_WB_BUF_2_ADDR_Y_OFFSET__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_2_ADDR_Y__MCIF_WB_BUF_2_ADDR_Y__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_2_STATUS2__MCIF_WB_BUF_2_COLOR_DEPTH__SHIFT__VI 0x0000000e
#define MCIF_WB_BUF_2_STATUS2__MCIF_WB_BUF_2_CUR_LINE_R__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_2_STATUS2__MCIF_WB_BUF_2_NEW_CONTENT__SHIFT__VI 0x0000000d
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_ACTIVE__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_BUFTAG__SHIFT__VI 0x00000008
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_CUR_LINE_L__SHIFT__VI 0x00000010
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_DISABLE__SHIFT__VI 0x00000004
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_FIELD__SHIFT__VI 0x0000000f
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_FRAME_LENGTH_ERROR__SHIFT__VI 0x0000001f
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_LONG_LINE_ERROR__SHIFT__VI 0x0000001d
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_MODE__SHIFT__VI 0x00000005
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_NXT_BUF__SHIFT__VI 0x0000000c
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_OVERFLOW__SHIFT__VI 0x00000003
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_SHORT_LINE_ERROR__SHIFT__VI 0x0000001e
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_SW_LOCKED__SHIFT__VI 0x00000001
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_VCE_LOCKED__SHIFT__VI 0x00000002
#define MCIF_WB_BUF_3_ADDR_C_OFFSET__MCIF_WB_BUF_3_ADDR_C_OFFSET__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_3_ADDR_C__MCIF_WB_BUF_3_ADDR_C__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_3_ADDR_Y_OFFSET__MCIF_WB_BUF_3_ADDR_Y_OFFSET__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_3_ADDR_Y__MCIF_WB_BUF_3_ADDR_Y__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_3_STATUS2__MCIF_WB_BUF_3_COLOR_DEPTH__SHIFT__VI 0x0000000e
#define MCIF_WB_BUF_3_STATUS2__MCIF_WB_BUF_3_CUR_LINE_R__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_3_STATUS2__MCIF_WB_BUF_3_NEW_CONTENT__SHIFT__VI 0x0000000d
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_ACTIVE__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_BUFTAG__SHIFT__VI 0x00000008
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_CUR_LINE_L__SHIFT__VI 0x00000010
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_DISABLE__SHIFT__VI 0x00000004
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_FIELD__SHIFT__VI 0x0000000f
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_FRAME_LENGTH_ERROR__SHIFT__VI 0x0000001f
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_LONG_LINE_ERROR__SHIFT__VI 0x0000001d
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_MODE__SHIFT__VI 0x00000005
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_NXT_BUF__SHIFT__VI 0x0000000c
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_OVERFLOW__SHIFT__VI 0x00000003
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_SHORT_LINE_ERROR__SHIFT__VI 0x0000001e
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_SW_LOCKED__SHIFT__VI 0x00000001
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_VCE_LOCKED__SHIFT__VI 0x00000002
#define MCIF_WB_BUF_4_ADDR_C_OFFSET__MCIF_WB_BUF_4_ADDR_C_OFFSET__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_4_ADDR_C__MCIF_WB_BUF_4_ADDR_C__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_4_ADDR_Y_OFFSET__MCIF_WB_BUF_4_ADDR_Y_OFFSET__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_4_ADDR_Y__MCIF_WB_BUF_4_ADDR_Y__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_4_STATUS2__MCIF_WB_BUF_4_COLOR_DEPTH__SHIFT__VI 0x0000000e
#define MCIF_WB_BUF_4_STATUS2__MCIF_WB_BUF_4_CUR_LINE_R__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_4_STATUS2__MCIF_WB_BUF_4_NEW_CONTENT__SHIFT__VI 0x0000000d
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_ACTIVE__SHIFT__VI 0x00000000
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_BUFTAG__SHIFT__VI 0x00000008
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_CUR_LINE_L__SHIFT__VI 0x00000010
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_DISABLE__SHIFT__VI 0x00000004
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_FIELD__SHIFT__VI 0x0000000f
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_FRAME_LENGTH_ERROR__SHIFT__VI 0x0000001f
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_LONG_LINE_ERROR__SHIFT__VI 0x0000001d
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_MODE__SHIFT__VI 0x00000005
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_NXT_BUF__SHIFT__VI 0x0000000c
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_OVERFLOW__SHIFT__VI 0x00000003
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_SHORT_LINE_ERROR__SHIFT__VI 0x0000001e
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_SW_LOCKED__SHIFT__VI 0x00000001
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_VCE_LOCKED__SHIFT__VI 0x00000002
#define MCIF_WB_BUF_PITCH__MCIF_WB_BUF_CHROMA_PITCH__SHIFT__VI 0x00000018
#define MCIF_WB_BUF_PITCH__MCIF_WB_BUF_LUMA_PITCH__SHIFT__VI 0x00000008
#define MCIF_WB_HVVMID_CONTROL__MCIF_WB_ALLOWED_VMID_MASK__SHIFT__VI 0x00000010
#define MCIF_WB_HVVMID_CONTROL__MCIF_WB_DEFAULT_VMID__SHIFT__VI 0x00000008
#define MCIF_WB_TEST_DEBUG_DATA__MCIF_WB_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define MCIF_WB_TEST_DEBUG_INDEX__MCIF_WB_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define MCIF_WB_TEST_DEBUG_INDEX__MCIF_WB_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define MCIF_WB_URGENCY_WATERMARK__MCIF_WB_CLIENT0_URGENCY_WATERMARK__SHIFT__VI 0x00000000
#define MCIF_WB_URGENCY_WATERMARK__MCIF_WB_CLIENT1_URGENCY_WATERMARK__SHIFT__VI 0x00000010
#define MC_ARB_AGE_CNTL__EXTEND_WEIGHT_RD__SHIFT__VI    0x00000018
#define MC_ARB_AGE_CNTL__EXTEND_WEIGHT_WR__SHIFT__VI    0x00000019
#define MC_ARB_AGE_CNTL__TIMER_STALL_RD__SHIFT__VI      0x00000016
#define MC_ARB_AGE_CNTL__TIMER_STALL_WR__SHIFT__VI      0x00000017
#define MC_ARB_ATOMIC__ATOMIC_RTN_GRP__SHIFT__VI        0x00000010
#define MC_ARB_ATOMIC__OUTSTANDING__SHIFT__VI           0x00000008
#define MC_ARB_ATOMIC__SDMA_GRP_EN__SHIFT__VI           0x00000007
#define MC_ARB_ATOMIC__SDMA_GRP__SHIFT__VI              0x00000004
#define MC_ARB_ATOMIC__TC_GRP_EN__SHIFT__VI             0x00000003
#define MC_ARB_ATOMIC__TC_GRP__SHIFT__VI                0x00000000
#define MC_ARB_BURST_TIME__TRRDL0__SHIFT__VI            0x00000014
#define MC_ARB_BURST_TIME__TRRDL1__SHIFT__VI            0x00000019
#define MC_ARB_BURST_TIME__TRRDS0__SHIFT__VI            0x0000000a
#define MC_ARB_BURST_TIME__TRRDS1__SHIFT__VI            0x0000000f
#define MC_ARB_BUSY_STATUS__WRRET0__SHIFT__VI           0x00000018
#define MC_ARB_BUSY_STATUS__WRRET1__SHIFT__VI           0x00000019
#define MC_ARB_GECC2_MISC__ALLOW_RMW_ERR_AFTER_REPLAY__SHIFT__VI 0x0000000c
#define MC_ARB_GECC2_MISC__CWRD_REPLAY_AGAIN__SHIFT__VI 0x0000000a
#define MC_ARB_GECC2_MISC__DEBUG_RSV__SHIFT__VI         0x0000000d
#define MC_ARB_GECC2_MISC__RMW_LM_WR_STALL__SHIFT__VI   0x00000007
#define MC_ARB_GECC2_MISC__RMW_STALL_RELEASE__SHIFT__VI 0x00000008
#define MC_ARB_GECC2_MISC__WRRDWR_REPLAY_AGAIN__SHIFT__VI 0x0000000b
#define MC_ARB_GECC2_MISC__WR_EDC_MASK_REPLAY__SHIFT__VI 0x00000009
#define MC_ARB_GRUB2__ACP_RD_STALL_EN__SHIFT__VI        0x00000011
#define MC_ARB_GRUB2__DISP_RD_STALL_EN__SHIFT__VI       0x00000010
#define MC_ARB_GRUB2__PRIORITY_PROMOTE_OUTSTANDING_ONLY_RD__SHIFT__VI 0x0000001a
#define MC_ARB_GRUB2__PRIORITY_PROMOTE_OUTSTANDING_ONLY_WR__SHIFT__VI 0x0000001c
#define MC_ARB_GRUB2__PRIORITY_URGENT_OUTSTANDING_ONLY_RD__SHIFT__VI 0x00000019
#define MC_ARB_GRUB2__PRIORITY_URGENT_OUTSTANDING_ONLY_WR__SHIFT__VI 0x0000001b
#define MC_ARB_GRUB2__PROMOTE_BY_DMIF_URG__SHIFT__VI    0x00000018
#define MC_ARB_GRUB2__REALTIME_GRP_RD__SHIFT__VI        0x00000000
#define MC_ARB_GRUB2__REALTIME_GRP_WR__SHIFT__VI        0x00000008
#define MC_ARB_GRUB2__REALTIME_RD_WTS__SHIFT__VI        0x00000015
#define MC_ARB_GRUB2__REALTIME_WR_WTS__SHIFT__VI        0x00000016
#define MC_ARB_GRUB2__URGENT_BY_DISP_STALL__SHIFT__VI   0x00000017
#define MC_ARB_GRUB2__UVD_RD_STALL_EN__SHIFT__VI        0x00000012
#define MC_ARB_GRUB2__VCE0_RD_STALL_EN__SHIFT__VI       0x00000013
#define MC_ARB_GRUB2__VCE1_RD_STALL_EN__SHIFT__VI       0x00000014
#define MC_ARB_GRUB_PRIORITY1_RD__ACPG__SHIFT__VI       0x0000000e
#define MC_ARB_GRUB_PRIORITY1_RD__ACPO__SHIFT__VI       0x00000010
#define MC_ARB_GRUB_PRIORITY1_RD__CB0__SHIFT__VI        0x00000000
#define MC_ARB_GRUB_PRIORITY1_RD__CBCMASK0__SHIFT__VI   0x00000002
#define MC_ARB_GRUB_PRIORITY1_RD__CBFMASK0__SHIFT__VI   0x00000004
#define MC_ARB_GRUB_PRIORITY1_RD__DB0__SHIFT__VI        0x00000006
#define MC_ARB_GRUB_PRIORITY1_RD__DBHTILE0__SHIFT__VI   0x00000008
#define MC_ARB_GRUB_PRIORITY1_RD__DBSTEN0__SHIFT__VI    0x0000000a
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_EXT0__SHIFT__VI  0x00000014
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_EXT1__SHIFT__VI  0x00000016
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_TW__SHIFT__VI    0x00000018
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF__SHIFT__VI       0x00000012
#define MC_ARB_GRUB_PRIORITY1_RD__MCIF__SHIFT__VI       0x0000001a
#define MC_ARB_GRUB_PRIORITY1_RD__RLC__SHIFT__VI        0x0000001c
#define MC_ARB_GRUB_PRIORITY1_RD__TC0__SHIFT__VI        0x0000000c
#define MC_ARB_GRUB_PRIORITY1_RD__VMC__SHIFT__VI        0x0000001e
#define MC_ARB_GRUB_PRIORITY1_WR__ACPG__SHIFT__VI       0x00000012
#define MC_ARB_GRUB_PRIORITY1_WR__ACPO__SHIFT__VI       0x00000014
#define MC_ARB_GRUB_PRIORITY1_WR__CB0__SHIFT__VI        0x00000000
#define MC_ARB_GRUB_PRIORITY1_WR__CBCMASK0__SHIFT__VI   0x00000002
#define MC_ARB_GRUB_PRIORITY1_WR__CBFMASK0__SHIFT__VI   0x00000004
#define MC_ARB_GRUB_PRIORITY1_WR__CBIMMED0__SHIFT__VI   0x00000006
#define MC_ARB_GRUB_PRIORITY1_WR__DB0__SHIFT__VI        0x00000008
#define MC_ARB_GRUB_PRIORITY1_WR__DBHTILE0__SHIFT__VI   0x0000000a
#define MC_ARB_GRUB_PRIORITY1_WR__DBSTEN0__SHIFT__VI    0x0000000c
#define MC_ARB_GRUB_PRIORITY1_WR__MCIF__SHIFT__VI       0x00000016
#define MC_ARB_GRUB_PRIORITY1_WR__RLC__SHIFT__VI        0x00000018
#define MC_ARB_GRUB_PRIORITY1_WR__SDMA1__SHIFT__VI      0x0000001a
#define MC_ARB_GRUB_PRIORITY1_WR__SH__SHIFT__VI         0x00000010
#define MC_ARB_GRUB_PRIORITY1_WR__SMU__SHIFT__VI        0x0000001c
#define MC_ARB_GRUB_PRIORITY1_WR__TC0__SHIFT__VI        0x0000000e
#define MC_ARB_GRUB_PRIORITY1_WR__VCE0__SHIFT__VI       0x0000001e
#define MC_ARB_GRUB_PRIORITY2_RD__HDP__SHIFT__VI        0x0000000c
#define MC_ARB_GRUB_PRIORITY2_RD__ISP__SHIFT__VI        0x0000001c
#define MC_ARB_GRUB_PRIORITY2_RD__RSV2__SHIFT__VI       0x0000001e
#define MC_ARB_GRUB_PRIORITY2_RD__SAMMSP__SHIFT__VI     0x00000018
#define MC_ARB_GRUB_PRIORITY2_RD__SDMA0__SHIFT__VI      0x0000000a
#define MC_ARB_GRUB_PRIORITY2_RD__SDMA1__SHIFT__VI      0x00000000
#define MC_ARB_GRUB_PRIORITY2_RD__SEM__SHIFT__VI        0x00000016
#define MC_ARB_GRUB_PRIORITY2_RD__SMU__SHIFT__VI        0x00000002
#define MC_ARB_GRUB_PRIORITY2_RD__UMC__SHIFT__VI        0x0000000e
#define MC_ARB_GRUB_PRIORITY2_RD__UVD_EXT0__SHIFT__VI   0x00000012
#define MC_ARB_GRUB_PRIORITY2_RD__UVD_EXT1__SHIFT__VI   0x00000014
#define MC_ARB_GRUB_PRIORITY2_RD__UVD__SHIFT__VI        0x00000010
#define MC_ARB_GRUB_PRIORITY2_RD__VCE0__SHIFT__VI       0x00000004
#define MC_ARB_GRUB_PRIORITY2_RD__VCE1__SHIFT__VI       0x00000006
#define MC_ARB_GRUB_PRIORITY2_RD__VP8__SHIFT__VI        0x0000001a
#define MC_ARB_GRUB_PRIORITY2_RD__XDMAM__SHIFT__VI      0x00000008
#define MC_ARB_GRUB_PRIORITY2_WR__HDP__SHIFT__VI        0x0000000a
#define MC_ARB_GRUB_PRIORITY2_WR__IH__SHIFT__VI         0x00000018
#define MC_ARB_GRUB_PRIORITY2_WR__ISP__SHIFT__VI        0x0000001c
#define MC_ARB_GRUB_PRIORITY2_WR__SAMMSP__SHIFT__VI     0x00000002
#define MC_ARB_GRUB_PRIORITY2_WR__SDMA0__SHIFT__VI      0x00000008
#define MC_ARB_GRUB_PRIORITY2_WR__SEM__SHIFT__VI        0x00000016
#define MC_ARB_GRUB_PRIORITY2_WR__UMC__SHIFT__VI        0x0000000c
#define MC_ARB_GRUB_PRIORITY2_WR__UVD_EXT0__SHIFT__VI   0x00000010
#define MC_ARB_GRUB_PRIORITY2_WR__UVD_EXT1__SHIFT__VI   0x00000012
#define MC_ARB_GRUB_PRIORITY2_WR__UVD__SHIFT__VI        0x0000000e
#define MC_ARB_GRUB_PRIORITY2_WR__VCE1__SHIFT__VI       0x00000000
#define MC_ARB_GRUB_PRIORITY2_WR__VIN0__SHIFT__VI       0x0000001e
#define MC_ARB_GRUB_PRIORITY2_WR__VP8__SHIFT__VI        0x0000001a
#define MC_ARB_GRUB_PRIORITY2_WR__XDMAM__SHIFT__VI      0x00000006
#define MC_ARB_GRUB_PRIORITY2_WR__XDMA__SHIFT__VI       0x00000004
#define MC_ARB_GRUB_PRIORITY2_WR__XDP__SHIFT__VI        0x00000014
#define MC_ARB_GRUB_PROMOTE__PROMOTE_RD__SHIFT__VI      0x00000010
#define MC_ARB_GRUB_PROMOTE__PROMOTE_WR__SHIFT__VI      0x00000018
#define MC_ARB_GRUB_PROMOTE__URGENT_RD__SHIFT__VI       0x00000000
#define MC_ARB_GRUB_PROMOTE__URGENT_WR__SHIFT__VI       0x00000008
#define MC_ARB_GRUB_REALTIME_RD__ACPG__SHIFT__VI        0x00000008
#define MC_ARB_GRUB_REALTIME_RD__ACPO__SHIFT__VI        0x00000009
#define MC_ARB_GRUB_REALTIME_RD__CB0__SHIFT__VI         0x00000000
#define MC_ARB_GRUB_REALTIME_RD__CBCMASK0__SHIFT__VI    0x00000001
#define MC_ARB_GRUB_REALTIME_RD__CBFMASK0__SHIFT__VI    0x00000002
#define MC_ARB_GRUB_REALTIME_RD__DB0__SHIFT__VI         0x00000003
#define MC_ARB_GRUB_REALTIME_RD__DBHTILE0__SHIFT__VI    0x00000004
#define MC_ARB_GRUB_REALTIME_RD__DBSTEN0__SHIFT__VI     0x00000005
#define MC_ARB_GRUB_REALTIME_RD__DMIF_EXT0__SHIFT__VI   0x0000000b
#define MC_ARB_GRUB_REALTIME_RD__DMIF_EXT1__SHIFT__VI   0x0000000c
#define MC_ARB_GRUB_REALTIME_RD__DMIF_TW__SHIFT__VI     0x0000000d
#define MC_ARB_GRUB_REALTIME_RD__DMIF__SHIFT__VI        0x0000000a
#define MC_ARB_GRUB_REALTIME_RD__HDP__SHIFT__VI         0x00000017
#define MC_ARB_GRUB_REALTIME_RD__IA__SHIFT__VI          0x00000007
#define MC_ARB_GRUB_REALTIME_RD__ISP__SHIFT__VI         0x0000001f
#define MC_ARB_GRUB_REALTIME_RD__MCIF__SHIFT__VI        0x0000000e
#define MC_ARB_GRUB_REALTIME_RD__RLC__SHIFT__VI         0x0000000f
#define MC_ARB_GRUB_REALTIME_RD__SAMMSP__SHIFT__VI      0x0000001d
#define MC_ARB_GRUB_REALTIME_RD__SDMA0__SHIFT__VI       0x00000016
#define MC_ARB_GRUB_REALTIME_RD__SDMA1__SHIFT__VI       0x00000011
#define MC_ARB_GRUB_REALTIME_RD__SEM__SHIFT__VI         0x0000001c
#define MC_ARB_GRUB_REALTIME_RD__SMU__SHIFT__VI         0x00000012
#define MC_ARB_GRUB_REALTIME_RD__TC0__SHIFT__VI         0x00000006
#define MC_ARB_GRUB_REALTIME_RD__UMC__SHIFT__VI         0x00000018
#define MC_ARB_GRUB_REALTIME_RD__UVD_EXT0__SHIFT__VI    0x0000001a
#define MC_ARB_GRUB_REALTIME_RD__UVD_EXT1__SHIFT__VI    0x0000001b
#define MC_ARB_GRUB_REALTIME_RD__UVD__SHIFT__VI         0x00000019
#define MC_ARB_GRUB_REALTIME_RD__VCE0__SHIFT__VI        0x00000013
#define MC_ARB_GRUB_REALTIME_RD__VCE1__SHIFT__VI        0x00000014
#define MC_ARB_GRUB_REALTIME_RD__VMC__SHIFT__VI         0x00000010
#define MC_ARB_GRUB_REALTIME_RD__VP8__SHIFT__VI         0x0000001e
#define MC_ARB_GRUB_REALTIME_RD__XDMAM__SHIFT__VI       0x00000015
#define MC_ARB_GRUB_REALTIME_WR__ACPG__SHIFT__VI        0x00000009
#define MC_ARB_GRUB_REALTIME_WR__ACPO__SHIFT__VI        0x0000000a
#define MC_ARB_GRUB_REALTIME_WR__CB0__SHIFT__VI         0x00000000
#define MC_ARB_GRUB_REALTIME_WR__CBCMASK0__SHIFT__VI    0x00000001
#define MC_ARB_GRUB_REALTIME_WR__CBFMASK0__SHIFT__VI    0x00000002
#define MC_ARB_GRUB_REALTIME_WR__CBIMMED0__SHIFT__VI    0x00000003
#define MC_ARB_GRUB_REALTIME_WR__DB0__SHIFT__VI         0x00000004
#define MC_ARB_GRUB_REALTIME_WR__DBHTILE0__SHIFT__VI    0x00000005
#define MC_ARB_GRUB_REALTIME_WR__DBSTEN0__SHIFT__VI     0x00000006
#define MC_ARB_GRUB_REALTIME_WR__HDP__SHIFT__VI         0x00000015
#define MC_ARB_GRUB_REALTIME_WR__IH__SHIFT__VI          0x0000001c
#define MC_ARB_GRUB_REALTIME_WR__ISP__SHIFT__VI         0x0000001e
#define MC_ARB_GRUB_REALTIME_WR__MCIF__SHIFT__VI        0x0000000b
#define MC_ARB_GRUB_REALTIME_WR__RLC__SHIFT__VI         0x0000000c
#define MC_ARB_GRUB_REALTIME_WR__SAMMSP__SHIFT__VI      0x00000011
#define MC_ARB_GRUB_REALTIME_WR__SDMA0__SHIFT__VI       0x00000014
#define MC_ARB_GRUB_REALTIME_WR__SDMA1__SHIFT__VI       0x0000000d
#define MC_ARB_GRUB_REALTIME_WR__SEM__SHIFT__VI         0x0000001b
#define MC_ARB_GRUB_REALTIME_WR__SH__SHIFT__VI          0x00000008
#define MC_ARB_GRUB_REALTIME_WR__SMU__SHIFT__VI         0x0000000e
#define MC_ARB_GRUB_REALTIME_WR__TC0__SHIFT__VI         0x00000007
#define MC_ARB_GRUB_REALTIME_WR__UMC__SHIFT__VI         0x00000016
#define MC_ARB_GRUB_REALTIME_WR__UVD_EXT0__SHIFT__VI    0x00000018
#define MC_ARB_GRUB_REALTIME_WR__UVD_EXT1__SHIFT__VI    0x00000019
#define MC_ARB_GRUB_REALTIME_WR__UVD__SHIFT__VI         0x00000017
#define MC_ARB_GRUB_REALTIME_WR__VCE0__SHIFT__VI        0x0000000f
#define MC_ARB_GRUB_REALTIME_WR__VCE1__SHIFT__VI        0x00000010
#define MC_ARB_GRUB_REALTIME_WR__VIN0__SHIFT__VI        0x0000001f
#define MC_ARB_GRUB_REALTIME_WR__VP8__SHIFT__VI         0x0000001d
#define MC_ARB_GRUB_REALTIME_WR__XDMAM__SHIFT__VI       0x00000013
#define MC_ARB_GRUB_REALTIME_WR__XDMA__SHIFT__VI        0x00000012
#define MC_ARB_GRUB_REALTIME_WR__XDP__SHIFT__VI         0x0000001a
#define MC_ARB_GRUB__GRUB_WATERMARK_MED__SHIFT__VI      0x00000010
#define MC_ARB_GRUB__GRUB_WATERMARK_PRI__SHIFT__VI      0x00000008
#define MC_ARB_GRUB__GRUB_WATERMARK__SHIFT__VI          0x00000000
#define MC_ARB_GRUB__REG_RD_SEL__SHIFT__VI              0x0000001a
#define MC_ARB_GRUB__REG_WR_EN__SHIFT__VI               0x00000018
#define MC_ARB_LM_WR__ATOMIC_LM_EOB__SHIFT__VI          0x00000019
#define MC_ARB_LM_WR__ATOMIC_RTN_LM_EOB__SHIFT__VI      0x0000001a
#define MC_ARB_LM_WR__MASKWR_LM_EOB__SHIFT__VI          0x00000018
#define MC_ARB_MISC3__CHAN4_ARB_SEL__SHIFT__VI          0x00000002
#define MC_ARB_MISC3__CHAN4_EN__SHIFT__VI               0x00000001
#define MC_ARB_MISC3__TBD_FIELD__SHIFT__VI              0x00000005
#define MC_ARB_MISC3__UVD_DMIF_HARSH_WT_EN__SHIFT__VI   0x00000004
#define MC_ARB_MISC3__UVD_URG_MODE__SHIFT__VI           0x00000003
#define MC_ARB_PERF_CID__CH0_EN__SHIFT__VI              0x00000010
#define MC_ARB_PERF_CID__CH0__SHIFT__VI                 0x00000000
#define MC_ARB_PERF_CID__CH1_EN__SHIFT__VI              0x00000011
#define MC_ARB_PERF_CID__CH1__SHIFT__VI                 0x00000008
#define MC_ARB_PM_CNTL__OVRR_RD0_BUSY__SHIFT__VI        0x00000010
#define MC_ARB_PM_CNTL__OVRR_RD1_BUSY__SHIFT__VI        0x00000011
#define MC_ARB_PM_CNTL__OVRR_WR0_BUSY__SHIFT__VI        0x00000018
#define MC_ARB_PM_CNTL__OVRR_WR1_BUSY__SHIFT__VI        0x00000019
#define MC_ARB_REMREQ__ENABLE_REMOTE_NACK_REQ__SHIFT__VI 0x00000018
#define MC_ARB_RET_CREDITS2__ACP_RDRET_URG__SHIFT__VI   0x0000000a
#define MC_ARB_RET_CREDITS2__DISABLE_ACP_RDY_WR__SHIFT__VI 0x0000000f
#define MC_ARB_RET_CREDITS2__DISABLE_DISP_RDY_RD__SHIFT__VI 0x0000000e
#define MC_ARB_RET_CREDITS2__HDP_RDRET_URG__SHIFT__VI   0x0000000b
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_EN_RD__SHIFT__VI 0x00000008
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_EN_WR__SHIFT__VI 0x00000009
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_MONITOR_RD__SHIFT__VI 0x0000000c
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_MONITOR_WR__SHIFT__VI 0x0000000d
#define MC_ARB_RET_CREDITS2__RDRET_CREDIT_MED__SHIFT__VI 0x00000010
#define MC_ARB_RET_CREDITS_WR__WRRET_BP__SHIFT__VI      0x0000001c
#define MC_ARB_RFSH_CNTL__PENDING_RATE_SEL__SHIFT__VI   0x0000000e
#define MC_ARB_RFSH_CNTL__PUSH_SINGLE_BANK_REFRESH__SHIFT__VI 0x0000000d
#define MC_ARB_RFSH_CNTL__REFSB_PER_PAGE__SHIFT__VI     0x00000011
#define MC_ARB_RFSH_CNTL__SINGLE_BANK__SHIFT__VI        0x0000000c
#define MC_ARB_SNOOP__OUTSTANDING_RD__SHIFT__VI         0x00000010
#define MC_ARB_SNOOP__OUTSTANDING_WR__SHIFT__VI         0x00000018
#define MC_ARB_SNOOP__SDMA_GRP_RD_EN__SHIFT__VI         0x0000000b
#define MC_ARB_SNOOP__SDMA_GRP_RD__SHIFT__VI            0x00000008
#define MC_ARB_SNOOP__SDMA_GRP_WR_EN__SHIFT__VI         0x0000000f
#define MC_ARB_SNOOP__SDMA_GRP_WR__SHIFT__VI            0x0000000c
#define MC_ARB_SNOOP__TC_GRP_RD_EN__SHIFT__VI           0x00000003
#define MC_ARB_SNOOP__TC_GRP_RD__SHIFT__VI              0x00000000
#define MC_ARB_SNOOP__TC_GRP_WR_EN__SHIFT__VI           0x00000007
#define MC_ARB_SNOOP__TC_GRP_WR__SHIFT__VI              0x00000004
#define MC_BIST_CNTL__LOOP_CNT__SHIFT__SI__CI           0x00000010
#define MC_BIST_CNTL__LOOP_CNT__SHIFT__VI               0x0000000c
#define MC_BIST_MISMATCH_ADDR__ROW__SHIFT__SI__CI       0x0000000a
#define MC_BIST_MISMATCH_ADDR__ROW__SHIFT__VI           0x00000008
#define MC_CG_CONFIG_MCD__MCD6_WR_ENABLE__SHIFT__VI     0x00000006
#define MC_CG_CONFIG_MCD__MCD7_WR_ENABLE__SHIFT__VI     0x00000007
#define MC_CG_CONFIG_MCD__MC_RD_ENABLE_SUB__SHIFT__VI   0x0000000b
#define MC_CITF_CNTL__REMOTE_RB_CONNECT_ENABLE__SHIFT__VI 0x00000009
#define MC_CITF_CREDITS_ARB_RD2__READ_MED__SHIFT__VI    0x00000000
#define MC_CITF_CREDITS_ARB_WR__HUB_PRI__SHIFT__SI__CI  0x00000010
#define MC_CITF_CREDITS_ARB_WR__HUB_PRI__SHIFT__VI      0x00000018
#define MC_CITF_CREDITS_ARB_WR__LCL_PRI__SHIFT__VI      0x00000019
#define MC_CITF_CREDITS_ARB_WR__WRITE_PRI__SHIFT__VI    0x00000010
#define MC_CITF_PERF_MON_RSLT2__CB_ATOM_BUSY__SHIFT__VI 0x00000011
#define MC_CITF_PERF_MON_RSLT2__CB_RD_BUSY__SHIFT__SI__CI 0x00000006
#define MC_CITF_PERF_MON_RSLT2__CB_RD_BUSY__SHIFT__VI   0x00000001
#define MC_CITF_PERF_MON_RSLT2__CB_WR_BUSY__SHIFT__SI__CI 0x0000000c
#define MC_CITF_PERF_MON_RSLT2__CB_WR_BUSY__SHIFT__VI   0x00000007
#define MC_CITF_PERF_MON_RSLT2__DB_ATOM_BUSY__SHIFT__VI 0x00000012
#define MC_CITF_PERF_MON_RSLT2__DB_RD_BUSY__SHIFT__SI__CI 0x00000007
#define MC_CITF_PERF_MON_RSLT2__DB_RD_BUSY__SHIFT__VI   0x00000002
#define MC_CITF_PERF_MON_RSLT2__DB_WR_BUSY__SHIFT__SI__CI 0x0000000d
#define MC_CITF_PERF_MON_RSLT2__DB_WR_BUSY__SHIFT__VI   0x00000008
#define MC_CITF_PERF_MON_RSLT2__SX_WR_BUSY__SHIFT__SI__CI 0x0000000e
#define MC_CITF_PERF_MON_RSLT2__SX_WR_BUSY__SHIFT__VI   0x00000009
#define MC_CITF_PERF_MON_RSLT2__TC0_ATOM_BUSY__SHIFT__VI 0x0000000e
#define MC_CITF_PERF_MON_RSLT2__TC0_RD_BUSY__SHIFT__SI__CI 0x00000008
#define MC_CITF_PERF_MON_RSLT2__TC0_RD_BUSY__SHIFT__VI  0x00000003
#define MC_CITF_PERF_MON_RSLT2__TC0_WR_BUSY__SHIFT__SI__CI 0x00000010
#define MC_CITF_PERF_MON_RSLT2__TC0_WR_BUSY__SHIFT__VI  0x0000000b
#define MC_CITF_PERF_MON_RSLT2__TC1_ATOM_BUSY__SHIFT__VI 0x0000000f
#define MC_CITF_PERF_MON_RSLT2__TC1_RD_BUSY__SHIFT__SI__CI 0x0000000a
#define MC_CITF_PERF_MON_RSLT2__TC1_RD_BUSY__SHIFT__VI  0x00000005
#define MC_CITF_PERF_MON_RSLT2__TC1_WR_BUSY__SHIFT__SI__CI 0x00000011
#define MC_CITF_PERF_MON_RSLT2__TC1_WR_BUSY__SHIFT__VI  0x0000000c
#define MC_CITF_PERF_MON_RSLT2__TC2_ATOM_BUSY__SHIFT__VI 0x00000010
#define MC_CITF_PERF_MON_RSLT2__TC2_RD_BUSY__SHIFT__SI__CI 0x0000000f
#define MC_CITF_PERF_MON_RSLT2__TC2_RD_BUSY__SHIFT__VI  0x0000000a
#define MC_CITF_PERF_MON_RSLT2__TC2_WR_BUSY__SHIFT__SI__CI 0x00000012
#define MC_CITF_PERF_MON_RSLT2__TC2_WR_BUSY__SHIFT__VI  0x0000000d
#define MC_CITF_PERF_MON_RSLT2__VC0_RD_BUSY__SHIFT__SI__CI 0x00000009
#define MC_CITF_PERF_MON_RSLT2__VC0_RD_BUSY__SHIFT__VI  0x00000004
#define MC_CITF_PERF_MON_RSLT2__VC1_RD_BUSY__SHIFT__SI__CI 0x0000000b
#define MC_CITF_PERF_MON_RSLT2__VC1_RD_BUSY__SHIFT__VI  0x00000006
#define MC_CITF_RET_MODE__RDRET_STALL_EN__SHIFT__VI     0x00000006
#define MC_CITF_RET_MODE__RDRET_STALL_THRESHOLD__SHIFT__VI 0x00000007
#define MC_CONFIG_MCD__ARB0_WR_ENABLE__SHIFT__VI        0x0000000c
#define MC_CONFIG_MCD__ARB1_WR_ENABLE__SHIFT__VI        0x0000000d
#define MC_CONFIG_MCD__MCD6_WR_ENABLE__SHIFT__VI        0x00000006
#define MC_CONFIG_MCD__MCD7_WR_ENABLE__SHIFT__VI        0x00000007
#define MC_CONFIG_MCD__MC_RD_ENABLE_SUB__SHIFT__VI      0x0000000b
#define MC_CONFIG__MCDS_WR_ENABLE__SHIFT__VI            0x00000004
#define MC_CONFIG__MCDT_WR_ENABLE__SHIFT__VI            0x00000005
#define MC_CONFIG__MCDU_WR_ENABLE__SHIFT__VI            0x00000006
#define MC_CONFIG__MCDV_WR_ENABLE__SHIFT__VI            0x00000007
#define MC_CONFIG__MC_RD_ENABLE__SHIFT__SI__CI          0x00000004
#define MC_CONFIG__MC_RD_ENABLE__SHIFT__VI              0x00000008
#define MC_FUS_ARB_GARLIC_CNTL__EDC_RESPONSE_ENABLE__SHIFT__VI 0x00000010
#define MC_FUS_ARB_GARLIC_CNTL__EN_64_BYTE_WRITE__SHIFT__VI 0x0000000f
#define MC_FUS_ARB_GARLIC_CNTL__OUTSTANDING_RDRESP_LIMIT__SHIFT__VI 0x00000011
#define MC_FUS_ARB_GARLIC_CNTL__OUTSTANDING_WRRESP_LIMIT__SHIFT__VI 0x0000001a
#define MC_FUS_ARB_GARLIC_CNTL__RX_RDRESP_FIFO_PTR_INIT_VALUE__SHIFT__VI 0x00000000
#define MC_FUS_ARB_GARLIC_CNTL__RX_WRRESP_FIFO_PTR_INIT_VALUE__SHIFT__VI 0x00000008
#define MC_FUS_ARB_GARLIC_ISOC_PRI__ACP_RD_ISOC_EN__SHIFT__VI 0x0000000e
#define MC_FUS_ARB_GARLIC_ISOC_PRI__ACP_RD_PRIURG_EN__SHIFT__VI 0x00000007
#define MC_FUS_ARB_GARLIC_ISOC_PRI__ACP_RD_TOKURG_EN__SHIFT__VI 0x00000003
#define MC_FUS_ARB_GARLIC_ISOC_PRI__DMIF_RD_ISOC_EN__SHIFT__VI 0x00000008
#define MC_FUS_ARB_GARLIC_ISOC_PRI__DMIF_RD_PRIURG_EN__SHIFT__VI 0x00000004
#define MC_FUS_ARB_GARLIC_ISOC_PRI__DMIF_RD_TOKURG_EN__SHIFT__VI 0x00000000
#define MC_FUS_ARB_GARLIC_ISOC_PRI__GARLIC_REQ_CREDITS__SHIFT__VI 0x00000018
#define MC_FUS_ARB_GARLIC_ISOC_PRI__MCIF_RD_ISOC_EN__SHIFT__VI 0x0000000b
#define MC_FUS_ARB_GARLIC_ISOC_PRI__MM_REL_LATE__SHIFT__VI 0x0000001d
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIPRMTE_OVERRIDE_EN__SHIFT__VI 0x00000012
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIPRMTE_OVERRIDE_VAL__SHIFT__VI 0x00000015
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIURG_OVERRIDE_EN__SHIFT__VI 0x00000014
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIURG_OVERRIDE_VAL__SHIFT__VI 0x00000017
#define MC_FUS_ARB_GARLIC_ISOC_PRI__REQPRI_OVERRIDE_EN__SHIFT__VI 0x0000000f
#define MC_FUS_ARB_GARLIC_ISOC_PRI__REQPRI_OVERRIDE_VAL__SHIFT__VI 0x00000010
#define MC_FUS_ARB_GARLIC_ISOC_PRI__TOKURG_OVERRIDE_EN__SHIFT__VI 0x00000013
#define MC_FUS_ARB_GARLIC_ISOC_PRI__TOKURG_OVERRIDE_VAL__SHIFT__VI 0x00000016
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UMC_RD_ISOC_EN__SHIFT__VI 0x0000000c
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UVD_RD_ISOC_EN__SHIFT__VI 0x00000009
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UVD_RD_PRIURG_EN__SHIFT__VI 0x00000005
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UVD_RD_TOKURG_EN__SHIFT__VI 0x00000001
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCEU_RD_ISOC_EN__SHIFT__VI 0x0000000d
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCE_RD_ISOC_EN__SHIFT__VI 0x0000000a
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCE_RD_PRIURG_EN__SHIFT__VI 0x00000006
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCE_RD_TOKURG_EN__SHIFT__VI 0x00000002
#define MC_FUS_ARB_GARLIC_WR_PRI2__ACP_WR_PRI__SHIFT__VI 0x00000004
#define MC_FUS_ARB_GARLIC_WR_PRI2__SAM_WR_PRI__SHIFT__VI 0x00000002
#define MC_FUS_ARB_GARLIC_WR_PRI2__SMU_WR_PRI__SHIFT__VI 0x00000000
#define MC_FUS_ARB_GARLIC_WR_PRI__CB_WR_PRI__SHIFT__VI  0x00000000
#define MC_FUS_ARB_GARLIC_WR_PRI__CP_WR_PRI__SHIFT__VI  0x00000006
#define MC_FUS_ARB_GARLIC_WR_PRI__DB_WR_PRI__SHIFT__VI  0x00000002
#define MC_FUS_ARB_GARLIC_WR_PRI__HDP_WR_PRI__SHIFT__VI 0x00000008
#define MC_FUS_ARB_GARLIC_WR_PRI__IH_WR_PRI__SHIFT__VI  0x00000012
#define MC_FUS_ARB_GARLIC_WR_PRI__MCIF_WR_PRI__SHIFT__VI 0x0000001a
#define MC_FUS_ARB_GARLIC_WR_PRI__RLC_WR_PRI__SHIFT__VI 0x00000010
#define MC_FUS_ARB_GARLIC_WR_PRI__SDMA_WR_PRI__SHIFT__VI 0x00000014
#define MC_FUS_ARB_GARLIC_WR_PRI__SEM_WR_PRI__SHIFT__VI 0x00000016
#define MC_FUS_ARB_GARLIC_WR_PRI__SH_WR_PRI__SHIFT__VI  0x00000018
#define MC_FUS_ARB_GARLIC_WR_PRI__TC_WR_PRI__SHIFT__VI  0x00000004
#define MC_FUS_ARB_GARLIC_WR_PRI__UMC_WR_PRI__SHIFT__VI 0x0000000c
#define MC_FUS_ARB_GARLIC_WR_PRI__UVD_WR_PRI__SHIFT__VI 0x0000000e
#define MC_FUS_ARB_GARLIC_WR_PRI__VCEU_WR_PRI__SHIFT__VI 0x0000001e
#define MC_FUS_ARB_GARLIC_WR_PRI__VCE_WR_PRI__SHIFT__VI 0x0000001c
#define MC_FUS_ARB_GARLIC_WR_PRI__XDP_WR_PRI__SHIFT__VI 0x0000000a
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__BANKSWAP__SHIFT__VI 0x00000009
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__BANKSWIZZLEMODE__SHIFT__VI 0x00000008
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__DIMM0ADDRMAP__SHIFT__VI 0x00000000
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__DIMM1ADDRMAP__SHIFT__VI 0x00000004
#define MC_FUS_DRAM0_CS0_BASE__BASEADDR21_11__SHIFT__VI 0x00000005
#define MC_FUS_DRAM0_CS0_BASE__BASEADDR38_27__SHIFT__VI 0x00000013
#define MC_FUS_DRAM0_CS0_BASE__CSENABLE__SHIFT__VI      0x00000000
#define MC_FUS_DRAM0_CS1_BASE__BASEADDR21_11__SHIFT__VI 0x00000005
#define MC_FUS_DRAM0_CS1_BASE__BASEADDR38_27__SHIFT__VI 0x00000013
#define MC_FUS_DRAM0_CS1_BASE__CSENABLE__SHIFT__VI      0x00000000
#define MC_FUS_DRAM0_CS2_BASE__BASEADDR21_11__SHIFT__VI 0x00000005
#define MC_FUS_DRAM0_CS2_BASE__BASEADDR38_27__SHIFT__VI 0x00000013
#define MC_FUS_DRAM0_CS2_BASE__CSENABLE__SHIFT__VI      0x00000000
#define MC_FUS_DRAM0_CS3_BASE__BASEADDR21_11__SHIFT__VI 0x00000005
#define MC_FUS_DRAM0_CS3_BASE__BASEADDR38_27__SHIFT__VI 0x00000013
#define MC_FUS_DRAM0_CS3_BASE__CSENABLE__SHIFT__VI      0x00000000
#define MC_FUS_DRAM0_CTL_BASE__DCTBASEADDR__SHIFT__VI   0x00000007
#define MC_FUS_DRAM0_CTL_BASE__DCTINTLVEN__SHIFT__VI    0x00000003
#define MC_FUS_DRAM0_CTL_BASE__DCTOFFSETEN__SHIFT__VI   0x0000001c
#define MC_FUS_DRAM0_CTL_BASE__DCTSEL__SHIFT__VI        0x00000000
#define MC_FUS_DRAM0_CTL_LIMIT__DCTLIMITADDR__SHIFT__VI 0x00000000
#define MC_FUS_DRAM0_CTL_LIMIT__DRAMHOLEVALID__SHIFT__VI 0x00000015
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__BANKSWAP__SHIFT__VI 0x00000009
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__BANKSWIZZLEMODE__SHIFT__VI 0x00000008
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__DIMM0ADDRMAP__SHIFT__VI 0x00000000
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__DIMM1ADDRMAP__SHIFT__VI 0x00000004
#define MC_FUS_DRAM1_CS0_BASE__BASEADDR21_11__SHIFT__VI 0x00000005
#define MC_FUS_DRAM1_CS0_BASE__BASEADDR38_27__SHIFT__VI 0x00000013
#define MC_FUS_DRAM1_CS0_BASE__CSENABLE__SHIFT__VI      0x00000000
#define MC_FUS_DRAM1_CS1_BASE__BASEADDR21_11__SHIFT__VI 0x00000005
#define MC_FUS_DRAM1_CS1_BASE__BASEADDR38_27__SHIFT__VI 0x00000013
#define MC_FUS_DRAM1_CS1_BASE__CSENABLE__SHIFT__VI      0x00000000
#define MC_FUS_DRAM1_CS2_BASE__BASEADDR21_11__SHIFT__VI 0x00000005
#define MC_FUS_DRAM1_CS2_BASE__BASEADDR38_27__SHIFT__VI 0x00000013
#define MC_FUS_DRAM1_CS2_BASE__CSENABLE__SHIFT__VI      0x00000000
#define MC_FUS_DRAM1_CS3_BASE__BASEADDR21_11__SHIFT__VI 0x00000005
#define MC_FUS_DRAM1_CS3_BASE__BASEADDR38_27__SHIFT__VI 0x00000013
#define MC_FUS_DRAM1_CS3_BASE__CSENABLE__SHIFT__VI      0x00000000
#define MC_FUS_DRAM1_CTL_BASE__DCTBASEADDR__SHIFT__VI   0x00000007
#define MC_FUS_DRAM1_CTL_BASE__DCTINTLVEN__SHIFT__VI    0x00000003
#define MC_FUS_DRAM1_CTL_BASE__DCTOFFSETEN__SHIFT__VI   0x0000001c
#define MC_FUS_DRAM1_CTL_BASE__DCTSEL__SHIFT__VI        0x00000000
#define MC_FUS_DRAM1_CTL_LIMIT__DCTLIMITADDR__SHIFT__VI 0x00000000
#define MC_FUS_DRAM1_CTL_LIMIT__DRAMHOLEVALID__SHIFT__VI 0x00000015
#define MC_FUS_DRAM_APER_BASE__BASE__SHIFT__VI          0x00000000
#define MC_FUS_DRAM_APER_DEF__DEF__SHIFT__VI            0x00000000
#define MC_FUS_DRAM_APER_DEF__LOCK_MC_FUS_DRAM_REGS__SHIFT__VI 0x0000001c
#define MC_FUS_DRAM_APER_TOP__TOP__SHIFT__VI            0x00000000
#define MC_FUS_DRAM_CTL_HIGH_01__DCTHIGHADDROFF0__SHIFT__VI 0x00000000
#define MC_FUS_DRAM_CTL_HIGH_01__DCTHIGHADDROFF1__SHIFT__VI 0x0000000c
#define MC_FUS_DRAM_CTL_HIGH_23__DCTHIGHADDROFF2__SHIFT__VI 0x00000000
#define MC_FUS_DRAM_CTL_HIGH_23__DCTHIGHADDROFF3__SHIFT__VI 0x0000000c
#define MC_FUS_DRAM_MODE__DCTSELINTLVADDR__SHIFT__VI    0x00000000
#define MC_FUS_DRAM_MODE__DRAMHOLEOFFSET__SHIFT__VI     0x00000006
#define MC_FUS_DRAM_MODE__DRAMTYPE__SHIFT__VI           0x00000003
#define MC_GRUB_FEATURES__ARB_FIXED_PRIORITY__SHIFT__VI 0x00000004
#define MC_GRUB_FEATURES__ARB_NRT_STACK_DISABLE__SHIFT__VI 0x00000003
#define MC_GRUB_FEATURES__ARB_STALL_CLR_SEL__SHIFT__VI  0x0000000e
#define MC_GRUB_FEATURES__ARB_STALL_EN__SHIFT__VI       0x0000000a
#define MC_GRUB_FEATURES__ARB_STALL_SET_SEL__SHIFT__VI  0x0000000c
#define MC_GRUB_FEATURES__CREDIT_STALL_CLR_SEL__SHIFT__VI 0x00000012
#define MC_GRUB_FEATURES__CREDIT_STALL_EN__SHIFT__VI    0x0000000b
#define MC_GRUB_FEATURES__CREDIT_STALL_SET_SEL__SHIFT__VI 0x00000010
#define MC_GRUB_FEATURES__PRB_FILTER_DISABLE__SHIFT__VI 0x00000002
#define MC_GRUB_FEATURES__PRIORITY_UPDATE_DISABLE__SHIFT__VI 0x00000005
#define MC_GRUB_FEATURES__RT_BYPASS_OFF__SHIFT__VI      0x00000006
#define MC_GRUB_FEATURES__SCLK_CG_DISABLE__SHIFT__VI    0x00000001
#define MC_GRUB_FEATURES__SYNC_ON_ERROR_DISABLE__SHIFT__VI 0x00000007
#define MC_GRUB_FEATURES__SYNC_REFLECT_DISABLE__SHIFT__VI 0x00000008
#define MC_GRUB_FEATURES__WR_COMBINE_OFF__SHIFT__VI     0x00000000
#define MC_GRUB_FEATURES__WR_REORDER_OFF__SHIFT__VI     0x00000014
#define MC_GRUB_PERFCOUNTER0_CFG__CLEAR__SHIFT__VI      0x0000001d
#define MC_GRUB_PERFCOUNTER0_CFG__ENABLE__SHIFT__VI     0x0000001c
#define MC_GRUB_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__VI  0x00000018
#define MC_GRUB_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__VI 0x00000008
#define MC_GRUB_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__VI   0x00000000
#define MC_GRUB_PERFCOUNTER1_CFG__CLEAR__SHIFT__VI      0x0000001d
#define MC_GRUB_PERFCOUNTER1_CFG__ENABLE__SHIFT__VI     0x0000001c
#define MC_GRUB_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__VI  0x00000018
#define MC_GRUB_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__VI 0x00000008
#define MC_GRUB_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__VI   0x00000000
#define MC_GRUB_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__VI 0x00000010
#define MC_GRUB_PERFCOUNTER_HI__COUNTER_HI__SHIFT__VI   0x00000000
#define MC_GRUB_PERFCOUNTER_LO__COUNTER_LO__SHIFT__VI   0x00000000
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__VI 0x00000019
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__VI 0x00000018
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__VI 0x00000000
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__VI 0x00000008
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__VI 0x0000001a
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__VI 0x00000010
#define MC_GRUB_POST_PROBE_DELAY__REQLCL_TO_RET_DELAY__SHIFT__VI 0x00000008
#define MC_GRUB_POST_PROBE_DELAY__REQREM_TO_RET_DELAY__SHIFT__VI 0x00000010
#define MC_GRUB_POST_PROBE_DELAY__REQ_TO_RSP_DELAY__SHIFT__VI 0x00000000
#define MC_GRUB_PROBE_CREDITS__CREDITS_LIMIT_HI__SHIFT__VI 0x00000008
#define MC_GRUB_PROBE_CREDITS__CREDITS_LIMIT_LO__SHIFT__VI 0x00000000
#define MC_GRUB_PROBE_CREDITS__INTPRB_FIFO_LEVEL__SHIFT__VI 0x0000000f
#define MC_GRUB_PROBE_CREDITS__INTPRB_TIMEOUT_THRESH__SHIFT__VI 0x00000010
#define MC_GRUB_PROBE_CREDITS__MEM_TIMEOUT_THRESH__SHIFT__VI 0x00000014
#define MC_GRUB_PROBE_MAP__ADDR0_TO_GRUB_MAP__SHIFT__VI 0x00000008
#define MC_GRUB_PROBE_MAP__ADDR0_TO_TC_MAP__SHIFT__VI   0x00000000
#define MC_GRUB_PROBE_MAP__ADDR1_TO_GRUB_MAP__SHIFT__VI 0x00000009
#define MC_GRUB_PROBE_MAP__ADDR1_TO_TC_MAP__SHIFT__VI   0x00000002
#define MC_GRUB_PROBE_MAP__ADDR2_TO_GRUB_MAP__SHIFT__VI 0x0000000a
#define MC_GRUB_PROBE_MAP__ADDR2_TO_TC_MAP__SHIFT__VI   0x00000004
#define MC_GRUB_PROBE_MAP__ADDR3_TO_GRUB_MAP__SHIFT__VI 0x0000000b
#define MC_GRUB_PROBE_MAP__ADDR3_TO_TC_MAP__SHIFT__VI   0x00000006
#define MC_GRUB_TCB_DATA_HI__DATA__SHIFT__VI            0x00000000
#define MC_GRUB_TCB_DATA_LO__DATA__SHIFT__VI            0x00000000
#define MC_GRUB_TCB_INDEX__INDEX__SHIFT__VI             0x00000000
#define MC_GRUB_TCB_INDEX__RD_EN__SHIFT__VI             0x0000000a
#define MC_GRUB_TCB_INDEX__TCB0_WR_EN__SHIFT__VI        0x00000008
#define MC_GRUB_TCB_INDEX__TCB1_WR_EN__SHIFT__VI        0x00000009
#define MC_GRUB_TCB_INDEX__TCB_SEL__SHIFT__VI           0x0000000b
#define MC_GRUB_TX_CREDITS__NPC_RT_RESERVE__SHIFT__VI   0x0000000c
#define MC_GRUB_TX_CREDITS__NPD_RT_RESERVE__SHIFT__VI   0x00000010
#define MC_GRUB_TX_CREDITS__SRCTAG_LIMIT__SHIFT__VI     0x00000000
#define MC_GRUB_TX_CREDITS__SRCTAG_RT_RESERVE__SHIFT__VI 0x00000008
#define MC_GRUB_TX_CREDITS__TX_FIFO_DEPTH__SHIFT__VI    0x00000014
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_ACP_ATOMIC__SHIFT__VI 0x0000000b
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_DISP_ATOMIC__SHIFT__VI 0x00000004
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_GFX_ATOMIC__SHIFT__VI 0x00000000
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_HDP_ATOMIC__SHIFT__VI 0x00000007
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_ISP_ATOMIC__SHIFT__VI 0x0000000e
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_OTH_ATOMIC__SHIFT__VI 0x00000008
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_RLC_ATOMIC__SHIFT__VI 0x00000001
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SAMMSP_ATOMIC__SHIFT__VI 0x0000000c
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SDMA0_ATOMIC__SHIFT__VI 0x00000002
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SDMA1_ATOMIC__SHIFT__VI 0x00000003
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SMU_ATOMIC__SHIFT__VI 0x00000006
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_TLS_ATOMIC__SHIFT__VI 0x00000015
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_TLS_READ__SHIFT__VI 0x00000013
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_TLS_WRITE__SHIFT__VI 0x00000014
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_UVD_ATOMIC__SHIFT__VI 0x00000005
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VCE_ATOMIC__SHIFT__VI 0x0000000a
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VIN0_ATOMIC__SHIFT__VI 0x00000012
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VIN0_READ__SHIFT__VI 0x00000010
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VIN0_WRITE__SHIFT__VI 0x00000011
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VMC_ATOMIC__SHIFT__VI 0x00000009
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VP8_ATOMIC__SHIFT__VI 0x0000000f
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_XDMA_ATOMIC__SHIFT__VI 0x0000000d
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_READ__SHIFT__VI 0x00000016
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_WRITE__SHIFT__VI 0x00000017
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ISP_READ__SHIFT__VI 0x0000001c
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ISP_WRITE__SHIFT__VI 0x0000001d
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SAMMSP_READ__SHIFT__VI 0x00000018
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SAMMSP_WRITE__SHIFT__VI 0x00000019
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_READ__SHIFT__VI 0x00000014
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_WRITE__SHIFT__VI 0x00000015
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VP8_READ__SHIFT__VI 0x0000001e
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VP8_WRITE__SHIFT__VI 0x0000001f
#define MC_HUB_MISC_STATUS__ATOMIC_DEADLOCK_WARNING__SHIFT__VI 0x00000012
#define MC_HUB_MISC_STATUS__GFX_BUSY__SHIFT__SI__CI     0x0000000d
#define MC_HUB_MISC_STATUS__GFX_BUSY__SHIFT__VI         0x00000013
#define MC_HUB_MISC_STATUS__OUTSTANDING_ATOMIC__SHIFT__VI 0x00000002
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_ATOMIC_REQ__SHIFT__VI 0x00000007
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_ATOMIC_RET__SHIFT__VI 0x00000008
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDREQ__SHIFT__SI__CI 0x00000002
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDREQ__SHIFT__VI 0x00000003
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDRET__SHIFT__SI__CI 0x00000003
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDRET__SHIFT__VI 0x00000004
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRREQ__SHIFT__SI__CI 0x00000004
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRREQ__SHIFT__VI 0x00000005
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRRET__SHIFT__SI__CI 0x00000005
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRRET__SHIFT__VI 0x00000006
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_ATOMIC__SHIFT__VI 0x0000000e
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_READ__SHIFT__SI__CI 0x00000008
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_READ__SHIFT__VI 0x0000000c
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_WRITE__SHIFT__SI__CI 0x00000009
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_WRITE__SHIFT__VI 0x0000000d
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_ATOMIC__SHIFT__VI 0x0000000b
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_READ__SHIFT__SI__CI 0x00000006
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_READ__SHIFT__VI 0x00000009
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_WRITE__SHIFT__SI__CI 0x00000007
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_WRITE__SHIFT__VI 0x0000000a
#define MC_HUB_MISC_STATUS__READ_DEADLOCK_WARNING__SHIFT__SI__CI 0x0000000c
#define MC_HUB_MISC_STATUS__READ_DEADLOCK_WARNING__SHIFT__VI 0x00000011
#define MC_HUB_MISC_STATUS__RPB_BUSY__SHIFT__SI__CI     0x0000000a
#define MC_HUB_MISC_STATUS__RPB_BUSY__SHIFT__VI         0x0000000f
#define MC_HUB_MISC_STATUS__WRITE_DEADLOCK_WARNING__SHIFT__SI__CI 0x0000000b
#define MC_HUB_MISC_STATUS__WRITE_DEADLOCK_WARNING__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_BYPASS_GBL0__CID1__SHIFT__VI       0x00000001
#define MC_HUB_RDREQ_BYPASS_GBL0__CID2__SHIFT__VI       0x00000009
#define MC_HUB_RDREQ_BYPASS_GBL0__ENABLE__SHIFT__VI     0x00000000
#define MC_HUB_RDREQ_CNTL__ACPG_HP_TO_MCD_OVERRIDE__SHIFT__VI 0x00000018
#define MC_HUB_RDREQ_CNTL__BREAK_HDP_DEADLOCK__SHIFT__SI__CI 0x00000009
#define MC_HUB_RDREQ_CNTL__BREAK_HDP_DEADLOCK__SHIFT__VI 0x0000000d
#define MC_HUB_RDREQ_CNTL__DEBUG_REG__SHIFT__SI__CI     0x0000000a
#define MC_HUB_RDREQ_CNTL__DEBUG_REG__SHIFT__VI         0x0000000e
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL0__SHIFT__SI__CI 0x00000011
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL0__SHIFT__VI 0x00000015
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL1__SHIFT__SI__CI 0x00000012
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL1__SHIFT__VI 0x00000016
#define MC_HUB_RDREQ_CNTL__DMIF_URG_THRESHOLD__SHIFT__VI 0x0000001b
#define MC_HUB_RDREQ_CNTL__GBL0_PRI_ENABLE__SHIFT__VI   0x00000019
#define MC_HUB_RDREQ_CNTL__MCDS_STALL_MODE__SHIFT__VI   0x00000009
#define MC_HUB_RDREQ_CNTL__MCDT_STALL_MODE__SHIFT__VI   0x0000000a
#define MC_HUB_RDREQ_CNTL__MCDU_STALL_MODE__SHIFT__VI   0x0000000b
#define MC_HUB_RDREQ_CNTL__MCDV_STALL_MODE__SHIFT__VI   0x0000000c
#define MC_HUB_RDREQ_CNTL__PWRXPRESS_MODE__SHIFT__SI__CI 0x00000013
#define MC_HUB_RDREQ_CNTL__PWRXPRESS_MODE__SHIFT__VI    0x00000017
#define MC_HUB_RDREQ_CNTL__UVD_TRANSCODE_ENABLE__SHIFT__VI 0x0000001a
#define MC_HUB_RDREQ_CREDITS2__STOR0_PRI__SHIFT__VI     0x00000000
#define MC_HUB_RDREQ_CREDITS2__STOR1_PRI__SHIFT__SI__CI 0x00000000
#define MC_HUB_RDREQ_CREDITS2__STOR1_PRI__SHIFT__VI     0x00000008
#define MC_HUB_RDREQ_DMIF__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_GBL0__STALL_THRESHOLD_PRI__SHIFT__VI 0x00000008
#define MC_HUB_RDREQ_GBL1__STALL_THRESHOLD_PRI__SHIFT__VI 0x00000008
#define MC_HUB_RDREQ_HDP__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_ISP_CCPU__BLACKOUT_EXEMPT__SHIFT__VI 0x00000003
#define MC_HUB_RDREQ_ISP_CCPU__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_ISP_CCPU__ENABLE__SHIFT__VI        0x00000000
#define MC_HUB_RDREQ_ISP_CCPU__LAZY_TIMER__SHIFT__VI    0x0000000b
#define MC_HUB_RDREQ_ISP_CCPU__MAXBURST__SHIFT__VI      0x00000007
#define MC_HUB_RDREQ_ISP_CCPU__PRESCALE__SHIFT__VI      0x00000001
#define MC_HUB_RDREQ_ISP_CCPU__PRIORITY_DISABLE__SHIFT__VI 0x00000011
#define MC_HUB_RDREQ_ISP_CCPU__STALL_FILTER_ENABLE__SHIFT__VI 0x00000012
#define MC_HUB_RDREQ_ISP_CCPU__STALL_MODE__SHIFT__VI    0x00000004
#define MC_HUB_RDREQ_ISP_CCPU__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_ISP_CCPU__STALL_OVERRIDE__SHIFT__VI 0x00000006
#define MC_HUB_RDREQ_ISP_CCPU__STALL_THRESHOLD__SHIFT__VI 0x00000013
#define MC_HUB_RDREQ_ISP_MPM__BLACKOUT_EXEMPT__SHIFT__VI 0x00000003
#define MC_HUB_RDREQ_ISP_MPM__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_ISP_MPM__ENABLE__SHIFT__VI         0x00000000
#define MC_HUB_RDREQ_ISP_MPM__LAZY_TIMER__SHIFT__VI     0x0000000b
#define MC_HUB_RDREQ_ISP_MPM__MAXBURST__SHIFT__VI       0x00000007
#define MC_HUB_RDREQ_ISP_MPM__PRESCALE__SHIFT__VI       0x00000001
#define MC_HUB_RDREQ_ISP_MPM__PRIORITY_DISABLE__SHIFT__VI 0x00000011
#define MC_HUB_RDREQ_ISP_MPM__STALL_FILTER_ENABLE__SHIFT__VI 0x00000012
#define MC_HUB_RDREQ_ISP_MPM__STALL_MODE__SHIFT__VI     0x00000004
#define MC_HUB_RDREQ_ISP_MPM__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_ISP_MPM__STALL_OVERRIDE__SHIFT__VI 0x00000006
#define MC_HUB_RDREQ_ISP_MPM__STALL_THRESHOLD__SHIFT__VI 0x00000013
#define MC_HUB_RDREQ_ISP_SPM__BLACKOUT_EXEMPT__SHIFT__VI 0x00000003
#define MC_HUB_RDREQ_ISP_SPM__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_ISP_SPM__ENABLE__SHIFT__VI         0x00000000
#define MC_HUB_RDREQ_ISP_SPM__LAZY_TIMER__SHIFT__VI     0x0000000b
#define MC_HUB_RDREQ_ISP_SPM__MAXBURST__SHIFT__VI       0x00000007
#define MC_HUB_RDREQ_ISP_SPM__PRESCALE__SHIFT__VI       0x00000001
#define MC_HUB_RDREQ_ISP_SPM__PRIORITY_DISABLE__SHIFT__VI 0x00000011
#define MC_HUB_RDREQ_ISP_SPM__STALL_FILTER_ENABLE__SHIFT__VI 0x00000012
#define MC_HUB_RDREQ_ISP_SPM__STALL_MODE__SHIFT__VI     0x00000004
#define MC_HUB_RDREQ_ISP_SPM__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_ISP_SPM__STALL_OVERRIDE__SHIFT__VI 0x00000006
#define MC_HUB_RDREQ_ISP_SPM__STALL_THRESHOLD__SHIFT__VI 0x00000013
#define MC_HUB_RDREQ_MCDS__ASK_CREDITS__SHIFT__VI       0x0000000b
#define MC_HUB_RDREQ_MCDS__BLACKOUT_EXEMPT__SHIFT__VI   0x00000001
#define MC_HUB_RDREQ_MCDS__BUS__SHIFT__VI               0x00000002
#define MC_HUB_RDREQ_MCDS__DISPLAY_CREDITS__SHIFT__VI   0x00000012
#define MC_HUB_RDREQ_MCDS__ENABLE__SHIFT__VI            0x00000000
#define MC_HUB_RDREQ_MCDS__LAZY_TIMER__SHIFT__VI        0x00000007
#define MC_HUB_RDREQ_MCDS__MAXBURST__SHIFT__VI          0x00000003
#define MC_HUB_RDREQ_MCDS__MED_CREDITS__SHIFT__VI       0x00000019
#define MC_HUB_RDREQ_MCDS__STALL_THRESHOLD__SHIFT__VI   0x00000019
#define MC_HUB_RDREQ_MCDT__ASK_CREDITS__SHIFT__VI       0x0000000b
#define MC_HUB_RDREQ_MCDT__BLACKOUT_EXEMPT__SHIFT__VI   0x00000001
#define MC_HUB_RDREQ_MCDT__BUS__SHIFT__VI               0x00000002
#define MC_HUB_RDREQ_MCDT__DISPLAY_CREDITS__SHIFT__VI   0x00000012
#define MC_HUB_RDREQ_MCDT__ENABLE__SHIFT__VI            0x00000000
#define MC_HUB_RDREQ_MCDT__LAZY_TIMER__SHIFT__VI        0x00000007
#define MC_HUB_RDREQ_MCDT__MAXBURST__SHIFT__VI          0x00000003
#define MC_HUB_RDREQ_MCDT__MED_CREDITS__SHIFT__VI       0x00000019
#define MC_HUB_RDREQ_MCDT__STALL_THRESHOLD__SHIFT__VI   0x00000019
#define MC_HUB_RDREQ_MCDU__ASK_CREDITS__SHIFT__VI       0x0000000b
#define MC_HUB_RDREQ_MCDU__BLACKOUT_EXEMPT__SHIFT__VI   0x00000001
#define MC_HUB_RDREQ_MCDU__BUS__SHIFT__VI               0x00000002
#define MC_HUB_RDREQ_MCDU__DISPLAY_CREDITS__SHIFT__VI   0x00000012
#define MC_HUB_RDREQ_MCDU__ENABLE__SHIFT__VI            0x00000000
#define MC_HUB_RDREQ_MCDU__LAZY_TIMER__SHIFT__VI        0x00000007
#define MC_HUB_RDREQ_MCDU__MAXBURST__SHIFT__VI          0x00000003
#define MC_HUB_RDREQ_MCDU__MED_CREDITS__SHIFT__VI       0x00000019
#define MC_HUB_RDREQ_MCDU__STALL_THRESHOLD__SHIFT__VI   0x00000019
#define MC_HUB_RDREQ_MCDV__ASK_CREDITS__SHIFT__VI       0x0000000b
#define MC_HUB_RDREQ_MCDV__BLACKOUT_EXEMPT__SHIFT__VI   0x00000001
#define MC_HUB_RDREQ_MCDV__BUS__SHIFT__VI               0x00000002
#define MC_HUB_RDREQ_MCDV__DISPLAY_CREDITS__SHIFT__VI   0x00000012
#define MC_HUB_RDREQ_MCDV__ENABLE__SHIFT__VI            0x00000000
#define MC_HUB_RDREQ_MCDV__LAZY_TIMER__SHIFT__VI        0x00000007
#define MC_HUB_RDREQ_MCDV__MAXBURST__SHIFT__VI          0x00000003
#define MC_HUB_RDREQ_MCDV__MED_CREDITS__SHIFT__VI       0x00000019
#define MC_HUB_RDREQ_MCDV__STALL_THRESHOLD__SHIFT__VI   0x00000019
#define MC_HUB_RDREQ_MCDW__MED_CREDITS__SHIFT__VI       0x00000019
#define MC_HUB_RDREQ_MCDX__MED_CREDITS__SHIFT__VI       0x00000019
#define MC_HUB_RDREQ_MCDY__MED_CREDITS__SHIFT__VI       0x00000019
#define MC_HUB_RDREQ_MCDZ__MED_CREDITS__SHIFT__VI       0x00000019
#define MC_HUB_RDREQ_MCIF__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_RLC__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_SAMMSP__BLACKOUT_EXEMPT__SHIFT__VI 0x00000003
#define MC_HUB_RDREQ_SAMMSP__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_SAMMSP__ENABLE__SHIFT__VI          0x00000000
#define MC_HUB_RDREQ_SAMMSP__LAZY_TIMER__SHIFT__VI      0x0000000b
#define MC_HUB_RDREQ_SAMMSP__MAXBURST__SHIFT__VI        0x00000007
#define MC_HUB_RDREQ_SAMMSP__PRESCALE__SHIFT__VI        0x00000001
#define MC_HUB_RDREQ_SAMMSP__STALL_MODE__SHIFT__VI      0x00000004
#define MC_HUB_RDREQ_SAMMSP__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_SAMMSP__STALL_OVERRIDE__SHIFT__VI  0x00000006
#define MC_HUB_RDREQ_SDMA0__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_SDMA1__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_SEM__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_SIP__MED_CREDIT_SEL__SHIFT__VI     0x00000007
#define MC_HUB_RDREQ_SMU__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_STATUS__GBL0_BYPASS_STOR_FULL__SHIFT__SI__CI 0x00000007
#define MC_HUB_RDREQ_STATUS__GBL0_BYPASS_STOR_FULL__SHIFT__VI 0x0000000b
#define MC_HUB_RDREQ_STATUS__GBL0_STOR_FULL__SHIFT__SI__CI 0x00000006
#define MC_HUB_RDREQ_STATUS__GBL0_STOR_FULL__SHIFT__VI  0x0000000a
#define MC_HUB_RDREQ_STATUS__GBL0_VM_FULL__SHIFT__SI__CI 0x00000005
#define MC_HUB_RDREQ_STATUS__GBL0_VM_FULL__SHIFT__VI    0x00000009
#define MC_HUB_RDREQ_STATUS__GBL1_BYPASS_STOR_FULL__SHIFT__SI__CI 0x0000000a
#define MC_HUB_RDREQ_STATUS__GBL1_BYPASS_STOR_FULL__SHIFT__VI 0x0000000e
#define MC_HUB_RDREQ_STATUS__GBL1_STOR_FULL__SHIFT__SI__CI 0x00000009
#define MC_HUB_RDREQ_STATUS__GBL1_STOR_FULL__SHIFT__VI  0x0000000d
#define MC_HUB_RDREQ_STATUS__GBL1_VM_FULL__SHIFT__SI__CI 0x00000008
#define MC_HUB_RDREQ_STATUS__GBL1_VM_FULL__SHIFT__VI    0x0000000c
#define MC_HUB_RDREQ_STATUS__MCDS_RD_AVAIL__SHIFT__VI   0x00000005
#define MC_HUB_RDREQ_STATUS__MCDT_RD_AVAIL__SHIFT__VI   0x00000006
#define MC_HUB_RDREQ_STATUS__MCDU_RD_AVAIL__SHIFT__VI   0x00000007
#define MC_HUB_RDREQ_STATUS__MCDV_RD_AVAIL__SHIFT__VI   0x00000008
#define MC_HUB_RDREQ_STATUS__PWRXPRESS_ERR__SHIFT__SI__CI 0x0000000b
#define MC_HUB_RDREQ_STATUS__PWRXPRESS_ERR__SHIFT__VI   0x0000000f
#define MC_HUB_RDREQ_TLS__BLACKOUT_EXEMPT__SHIFT__VI    0x00000003
#define MC_HUB_RDREQ_TLS__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_TLS__ENABLE__SHIFT__VI             0x00000000
#define MC_HUB_RDREQ_TLS__LAZY_TIMER__SHIFT__VI         0x0000000b
#define MC_HUB_RDREQ_TLS__MAXBURST__SHIFT__VI           0x00000007
#define MC_HUB_RDREQ_TLS__PRESCALE__SHIFT__VI           0x00000001
#define MC_HUB_RDREQ_TLS__STALL_MODE__SHIFT__VI         0x00000004
#define MC_HUB_RDREQ_TLS__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_TLS__STALL_OVERRIDE__SHIFT__VI     0x00000006
#define MC_HUB_RDREQ_UMC__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_RDREQ_UMC__VM_BYPASS__SHIFT__VI          0x00000010
#define MC_HUB_RDREQ_UVD__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_RDREQ_VCE0__BLACKOUT_EXEMPT__SHIFT__VI   0x00000003
#define MC_HUB_RDREQ_VCE0__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_RDREQ_VCE0__ENABLE__SHIFT__VI            0x00000000
#define MC_HUB_RDREQ_VCE0__LAZY_TIMER__SHIFT__VI        0x0000000b
#define MC_HUB_RDREQ_VCE0__MAXBURST__SHIFT__VI          0x00000007
#define MC_HUB_RDREQ_VCE0__PRESCALE__SHIFT__VI          0x00000001
#define MC_HUB_RDREQ_VCE0__STALL_MODE__SHIFT__VI        0x00000004
#define MC_HUB_RDREQ_VCE0__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_VCE0__STALL_OVERRIDE__SHIFT__VI    0x00000006
#define MC_HUB_RDREQ_VCE0__VM_BYPASS__SHIFT__VI         0x00000010
#define MC_HUB_RDREQ_VCE1__BLACKOUT_EXEMPT__SHIFT__VI   0x00000003
#define MC_HUB_RDREQ_VCE1__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_RDREQ_VCE1__ENABLE__SHIFT__VI            0x00000000
#define MC_HUB_RDREQ_VCE1__LAZY_TIMER__SHIFT__VI        0x0000000b
#define MC_HUB_RDREQ_VCE1__MAXBURST__SHIFT__VI          0x00000007
#define MC_HUB_RDREQ_VCE1__PRESCALE__SHIFT__VI          0x00000001
#define MC_HUB_RDREQ_VCE1__STALL_MODE__SHIFT__VI        0x00000004
#define MC_HUB_RDREQ_VCE1__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_VCE1__STALL_OVERRIDE__SHIFT__VI    0x00000006
#define MC_HUB_RDREQ_VCE1__VM_BYPASS__SHIFT__VI         0x00000010
#define MC_HUB_RDREQ_VCEU0__BLACKOUT_EXEMPT__SHIFT__VI  0x00000003
#define MC_HUB_RDREQ_VCEU0__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_VCEU0__ENABLE__SHIFT__VI           0x00000000
#define MC_HUB_RDREQ_VCEU0__LAZY_TIMER__SHIFT__VI       0x0000000b
#define MC_HUB_RDREQ_VCEU0__MAXBURST__SHIFT__VI         0x00000007
#define MC_HUB_RDREQ_VCEU0__PRESCALE__SHIFT__VI         0x00000001
#define MC_HUB_RDREQ_VCEU0__STALL_MODE__SHIFT__VI       0x00000004
#define MC_HUB_RDREQ_VCEU0__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_VCEU0__STALL_OVERRIDE__SHIFT__VI   0x00000006
#define MC_HUB_RDREQ_VCEU1__BLACKOUT_EXEMPT__SHIFT__VI  0x00000003
#define MC_HUB_RDREQ_VCEU1__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_VCEU1__ENABLE__SHIFT__VI           0x00000000
#define MC_HUB_RDREQ_VCEU1__LAZY_TIMER__SHIFT__VI       0x0000000b
#define MC_HUB_RDREQ_VCEU1__MAXBURST__SHIFT__VI         0x00000007
#define MC_HUB_RDREQ_VCEU1__PRESCALE__SHIFT__VI         0x00000001
#define MC_HUB_RDREQ_VCEU1__STALL_MODE__SHIFT__VI       0x00000004
#define MC_HUB_RDREQ_VCEU1__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_VCEU1__STALL_OVERRIDE__SHIFT__VI   0x00000006
#define MC_HUB_RDREQ_VMC__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_VP8U__BLACKOUT_EXEMPT__SHIFT__VI   0x00000003
#define MC_HUB_RDREQ_VP8U__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_VP8U__ENABLE__SHIFT__VI            0x00000000
#define MC_HUB_RDREQ_VP8U__LAZY_TIMER__SHIFT__VI        0x0000000b
#define MC_HUB_RDREQ_VP8U__MAXBURST__SHIFT__VI          0x00000007
#define MC_HUB_RDREQ_VP8U__PRESCALE__SHIFT__VI          0x00000001
#define MC_HUB_RDREQ_VP8U__STALL_MODE__SHIFT__VI        0x00000004
#define MC_HUB_RDREQ_VP8U__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_VP8U__STALL_OVERRIDE__SHIFT__VI    0x00000006
#define MC_HUB_RDREQ_VP8__BLACKOUT_EXEMPT__SHIFT__VI    0x00000003
#define MC_HUB_RDREQ_VP8__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_RDREQ_VP8__ENABLE__SHIFT__VI             0x00000000
#define MC_HUB_RDREQ_VP8__LAZY_TIMER__SHIFT__VI         0x0000000b
#define MC_HUB_RDREQ_VP8__MAXBURST__SHIFT__VI           0x00000007
#define MC_HUB_RDREQ_VP8__PRESCALE__SHIFT__VI           0x00000001
#define MC_HUB_RDREQ_VP8__STALL_MODE__SHIFT__VI         0x00000004
#define MC_HUB_RDREQ_VP8__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_RDREQ_VP8__STALL_OVERRIDE__SHIFT__VI     0x00000006
#define MC_HUB_RDREQ_XDMAM__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_ACPG__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_ACPO__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_BP2__RDRET__SHIFT__VI                0x00000000
#define MC_HUB_WDP_BYPASS_GBL0__CID1__SHIFT__VI         0x00000001
#define MC_HUB_WDP_BYPASS_GBL0__CID2__SHIFT__VI         0x00000009
#define MC_HUB_WDP_BYPASS_GBL0__ENABLE__SHIFT__VI       0x00000000
#define MC_HUB_WDP_BYPASS_GBL0__HDP_PRIORITY_TIME__SHIFT__VI 0x00000011
#define MC_HUB_WDP_BYPASS_GBL0__OTH_PRIORITY_TIME__SHIFT__VI 0x00000018
#define MC_HUB_WDP_BYPASS_GBL1__CID1__SHIFT__VI         0x00000001
#define MC_HUB_WDP_BYPASS_GBL1__CID2__SHIFT__VI         0x00000009
#define MC_HUB_WDP_BYPASS_GBL1__ENABLE__SHIFT__VI       0x00000000
#define MC_HUB_WDP_BYPASS_GBL1__HDP_PRIORITY_TIME__SHIFT__VI 0x00000011
#define MC_HUB_WDP_BYPASS_GBL1__OTH_PRIORITY_TIME__SHIFT__VI 0x00000018
#define MC_HUB_WDP_CNTL__IH_PHYSADDR_ENABLE__SHIFT__VI  0x00000017
#define MC_HUB_WDP_CNTL__UVD_VCE_WRITE_PRI_EN__SHIFT__VI 0x00000015
#define MC_HUB_WDP_CNTL__WRITE_PRI_EN__SHIFT__VI        0x00000016
#define MC_HUB_WDP_CREDITS2__STOR0_PRI__SHIFT__VI       0x00000000
#define MC_HUB_WDP_CREDITS2__STOR1_PRI__SHIFT__VI       0x00000008
#define MC_HUB_WDP_CREDITS2__VM2__SHIFT__VI             0x00000010
#define MC_HUB_WDP_CREDITS2__VM3__SHIFT__VI             0x00000018
#define MC_HUB_WDP_CREDITS3__STOR0_URG__SHIFT__VI       0x00000000
#define MC_HUB_WDP_CREDITS3__STOR1_URG__SHIFT__VI       0x00000008
#define MC_HUB_WDP_CREDITS_MCDS__WR_PRI_STALL_THRESHOLD__SHIFT__VI 0x00000007
#define MC_HUB_WDP_CREDITS_MCDS__WR_PRI__SHIFT__VI      0x00000000
#define MC_HUB_WDP_CREDITS_MCDS__WR_URG_STALL_THRESHOLD__SHIFT__VI 0x00000015
#define MC_HUB_WDP_CREDITS_MCDS__WR_URG__SHIFT__VI      0x0000000e
#define MC_HUB_WDP_CREDITS_MCDT__WR_PRI_STALL_THRESHOLD__SHIFT__VI 0x00000007
#define MC_HUB_WDP_CREDITS_MCDT__WR_PRI__SHIFT__VI      0x00000000
#define MC_HUB_WDP_CREDITS_MCDT__WR_URG_STALL_THRESHOLD__SHIFT__VI 0x00000015
#define MC_HUB_WDP_CREDITS_MCDT__WR_URG__SHIFT__VI      0x0000000e
#define MC_HUB_WDP_CREDITS_MCDU__WR_PRI_STALL_THRESHOLD__SHIFT__VI 0x00000007
#define MC_HUB_WDP_CREDITS_MCDU__WR_PRI__SHIFT__VI      0x00000000
#define MC_HUB_WDP_CREDITS_MCDU__WR_URG_STALL_THRESHOLD__SHIFT__VI 0x00000015
#define MC_HUB_WDP_CREDITS_MCDU__WR_URG__SHIFT__VI      0x0000000e
#define MC_HUB_WDP_CREDITS_MCDV__WR_PRI_STALL_THRESHOLD__SHIFT__VI 0x00000007
#define MC_HUB_WDP_CREDITS_MCDV__WR_PRI__SHIFT__VI      0x00000000
#define MC_HUB_WDP_CREDITS_MCDV__WR_URG_STALL_THRESHOLD__SHIFT__VI 0x00000015
#define MC_HUB_WDP_CREDITS_MCDV__WR_URG__SHIFT__VI      0x0000000e
#define MC_HUB_WDP_CREDITS_MCDW__WR_PRI_STALL_THRESHOLD__SHIFT__VI 0x00000007
#define MC_HUB_WDP_CREDITS_MCDW__WR_PRI__SHIFT__VI      0x00000000
#define MC_HUB_WDP_CREDITS_MCDW__WR_URG_STALL_THRESHOLD__SHIFT__VI 0x00000015
#define MC_HUB_WDP_CREDITS_MCDW__WR_URG__SHIFT__VI      0x0000000e
#define MC_HUB_WDP_CREDITS_MCDX__WR_PRI_STALL_THRESHOLD__SHIFT__VI 0x00000007
#define MC_HUB_WDP_CREDITS_MCDX__WR_PRI__SHIFT__VI      0x00000000
#define MC_HUB_WDP_CREDITS_MCDX__WR_URG_STALL_THRESHOLD__SHIFT__VI 0x00000015
#define MC_HUB_WDP_CREDITS_MCDX__WR_URG__SHIFT__VI      0x0000000e
#define MC_HUB_WDP_CREDITS_MCDY__WR_PRI_STALL_THRESHOLD__SHIFT__VI 0x00000007
#define MC_HUB_WDP_CREDITS_MCDY__WR_PRI__SHIFT__VI      0x00000000
#define MC_HUB_WDP_CREDITS_MCDY__WR_URG_STALL_THRESHOLD__SHIFT__VI 0x00000015
#define MC_HUB_WDP_CREDITS_MCDY__WR_URG__SHIFT__VI      0x0000000e
#define MC_HUB_WDP_CREDITS_MCDZ__WR_PRI_STALL_THRESHOLD__SHIFT__VI 0x00000007
#define MC_HUB_WDP_CREDITS_MCDZ__WR_PRI__SHIFT__VI      0x00000000
#define MC_HUB_WDP_CREDITS_MCDZ__WR_URG_STALL_THRESHOLD__SHIFT__VI 0x00000015
#define MC_HUB_WDP_CREDITS_MCDZ__WR_URG__SHIFT__VI      0x0000000e
#define MC_HUB_WDP_GBL0__STALL_THRESHOLD_PRI__SHIFT__VI 0x00000011
#define MC_HUB_WDP_GBL0__STALL_THRESHOLD_URG__SHIFT__VI 0x00000019
#define MC_HUB_WDP_GBL1__STALL_THRESHOLD_PRI__SHIFT__VI 0x00000011
#define MC_HUB_WDP_GBL1__STALL_THRESHOLD_URG__SHIFT__VI 0x00000019
#define MC_HUB_WDP_HDP__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_HDP__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_IH__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_IH__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_ISP_CCPU__BLACKOUT_EXEMPT__SHIFT__VI 0x00000003
#define MC_HUB_WDP_ISP_CCPU__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_ISP_CCPU__ENABLE__SHIFT__VI          0x00000000
#define MC_HUB_WDP_ISP_CCPU__LAZY_TIMER__SHIFT__VI      0x0000000b
#define MC_HUB_WDP_ISP_CCPU__MAXBURST__SHIFT__VI        0x00000007
#define MC_HUB_WDP_ISP_CCPU__PRESCALE__SHIFT__VI        0x00000001
#define MC_HUB_WDP_ISP_CCPU__PRIORITY_DISABLE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_ISP_CCPU__STALL_FILTER_ENABLE__SHIFT__VI 0x00000012
#define MC_HUB_WDP_ISP_CCPU__STALL_MODE__SHIFT__VI      0x00000004
#define MC_HUB_WDP_ISP_CCPU__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_WDP_ISP_CCPU__STALL_OVERRIDE__SHIFT__VI  0x00000006
#define MC_HUB_WDP_ISP_CCPU__STALL_THRESHOLD__SHIFT__VI 0x00000013
#define MC_HUB_WDP_ISP_CCPU__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_ISP_MPM__BLACKOUT_EXEMPT__SHIFT__VI  0x00000003
#define MC_HUB_WDP_ISP_MPM__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_ISP_MPM__ENABLE__SHIFT__VI           0x00000000
#define MC_HUB_WDP_ISP_MPM__LAZY_TIMER__SHIFT__VI       0x0000000b
#define MC_HUB_WDP_ISP_MPM__MAXBURST__SHIFT__VI         0x00000007
#define MC_HUB_WDP_ISP_MPM__PRESCALE__SHIFT__VI         0x00000001
#define MC_HUB_WDP_ISP_MPM__PRIORITY_DISABLE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_ISP_MPM__STALL_FILTER_ENABLE__SHIFT__VI 0x00000012
#define MC_HUB_WDP_ISP_MPM__STALL_MODE__SHIFT__VI       0x00000004
#define MC_HUB_WDP_ISP_MPM__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_WDP_ISP_MPM__STALL_OVERRIDE__SHIFT__VI   0x00000006
#define MC_HUB_WDP_ISP_MPM__STALL_THRESHOLD__SHIFT__VI  0x00000013
#define MC_HUB_WDP_ISP_MPM__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_ISP_MPS__BLACKOUT_EXEMPT__SHIFT__VI  0x00000003
#define MC_HUB_WDP_ISP_MPS__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_ISP_MPS__ENABLE__SHIFT__VI           0x00000000
#define MC_HUB_WDP_ISP_MPS__LAZY_TIMER__SHIFT__VI       0x0000000b
#define MC_HUB_WDP_ISP_MPS__MAXBURST__SHIFT__VI         0x00000007
#define MC_HUB_WDP_ISP_MPS__PRESCALE__SHIFT__VI         0x00000001
#define MC_HUB_WDP_ISP_MPS__PRIORITY_DISABLE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_ISP_MPS__STALL_FILTER_ENABLE__SHIFT__VI 0x00000012
#define MC_HUB_WDP_ISP_MPS__STALL_MODE__SHIFT__VI       0x00000004
#define MC_HUB_WDP_ISP_MPS__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_WDP_ISP_MPS__STALL_OVERRIDE__SHIFT__VI   0x00000006
#define MC_HUB_WDP_ISP_MPS__STALL_THRESHOLD__SHIFT__VI  0x00000013
#define MC_HUB_WDP_ISP_MPS__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_ISP_SPM__BLACKOUT_EXEMPT__SHIFT__VI  0x00000003
#define MC_HUB_WDP_ISP_SPM__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_ISP_SPM__ENABLE__SHIFT__VI           0x00000000
#define MC_HUB_WDP_ISP_SPM__LAZY_TIMER__SHIFT__VI       0x0000000b
#define MC_HUB_WDP_ISP_SPM__MAXBURST__SHIFT__VI         0x00000007
#define MC_HUB_WDP_ISP_SPM__PRESCALE__SHIFT__VI         0x00000001
#define MC_HUB_WDP_ISP_SPM__PRIORITY_DISABLE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_ISP_SPM__STALL_FILTER_ENABLE__SHIFT__VI 0x00000012
#define MC_HUB_WDP_ISP_SPM__STALL_MODE__SHIFT__VI       0x00000004
#define MC_HUB_WDP_ISP_SPM__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_WDP_ISP_SPM__STALL_OVERRIDE__SHIFT__VI   0x00000006
#define MC_HUB_WDP_ISP_SPM__STALL_THRESHOLD__SHIFT__VI  0x00000013
#define MC_HUB_WDP_ISP_SPM__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_MCDS__ASK_CREDITS_W__SHIFT__VI       0x00000018
#define MC_HUB_WDP_MCDS__ASK_CREDITS__SHIFT__VI         0x00000007
#define MC_HUB_WDP_MCDS__BLACKOUT_EXEMPT__SHIFT__VI     0x00000001
#define MC_HUB_WDP_MCDS__ENABLE__SHIFT__VI              0x00000000
#define MC_HUB_WDP_MCDS__LAZY_TIMER__SHIFT__VI          0x0000000d
#define MC_HUB_WDP_MCDS__MAXBURST__SHIFT__VI            0x00000003
#define MC_HUB_WDP_MCDS__STALL_MODE__SHIFT__VI          0x00000002
#define MC_HUB_WDP_MCDS__STALL_THRESHOLD__SHIFT__VI     0x00000011
#define MC_HUB_WDP_MCDT__ASK_CREDITS_W__SHIFT__VI       0x00000018
#define MC_HUB_WDP_MCDT__ASK_CREDITS__SHIFT__VI         0x00000007
#define MC_HUB_WDP_MCDT__BLACKOUT_EXEMPT__SHIFT__VI     0x00000001
#define MC_HUB_WDP_MCDT__ENABLE__SHIFT__VI              0x00000000
#define MC_HUB_WDP_MCDT__LAZY_TIMER__SHIFT__VI          0x0000000d
#define MC_HUB_WDP_MCDT__MAXBURST__SHIFT__VI            0x00000003
#define MC_HUB_WDP_MCDT__STALL_MODE__SHIFT__VI          0x00000002
#define MC_HUB_WDP_MCDT__STALL_THRESHOLD__SHIFT__VI     0x00000011
#define MC_HUB_WDP_MCDU__ASK_CREDITS_W__SHIFT__VI       0x00000018
#define MC_HUB_WDP_MCDU__ASK_CREDITS__SHIFT__VI         0x00000007
#define MC_HUB_WDP_MCDU__BLACKOUT_EXEMPT__SHIFT__VI     0x00000001
#define MC_HUB_WDP_MCDU__ENABLE__SHIFT__VI              0x00000000
#define MC_HUB_WDP_MCDU__LAZY_TIMER__SHIFT__VI          0x0000000d
#define MC_HUB_WDP_MCDU__MAXBURST__SHIFT__VI            0x00000003
#define MC_HUB_WDP_MCDU__STALL_MODE__SHIFT__VI          0x00000002
#define MC_HUB_WDP_MCDU__STALL_THRESHOLD__SHIFT__VI     0x00000011
#define MC_HUB_WDP_MCDV__ASK_CREDITS_W__SHIFT__VI       0x00000018
#define MC_HUB_WDP_MCDV__ASK_CREDITS__SHIFT__VI         0x00000007
#define MC_HUB_WDP_MCDV__BLACKOUT_EXEMPT__SHIFT__VI     0x00000001
#define MC_HUB_WDP_MCDV__ENABLE__SHIFT__VI              0x00000000
#define MC_HUB_WDP_MCDV__LAZY_TIMER__SHIFT__VI          0x0000000d
#define MC_HUB_WDP_MCDV__MAXBURST__SHIFT__VI            0x00000003
#define MC_HUB_WDP_MCDV__STALL_MODE__SHIFT__VI          0x00000002
#define MC_HUB_WDP_MCDV__STALL_THRESHOLD__SHIFT__VI     0x00000011
#define MC_HUB_WDP_MCIF__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_MCIF__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_RLC__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_RLC__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_SAMMSP__BLACKOUT_EXEMPT__SHIFT__VI   0x00000003
#define MC_HUB_WDP_SAMMSP__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_SAMMSP__ENABLE__SHIFT__VI            0x00000000
#define MC_HUB_WDP_SAMMSP__LAZY_TIMER__SHIFT__VI        0x0000000b
#define MC_HUB_WDP_SAMMSP__MAXBURST__SHIFT__VI          0x00000007
#define MC_HUB_WDP_SAMMSP__PRESCALE__SHIFT__VI          0x00000001
#define MC_HUB_WDP_SAMMSP__STALL_MODE__SHIFT__VI        0x00000004
#define MC_HUB_WDP_SAMMSP__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_WDP_SAMMSP__STALL_OVERRIDE__SHIFT__VI    0x00000006
#define MC_HUB_WDP_SAMMSP__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_SDMA0__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_SDMA0__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_SDMA1__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_SDMA1__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_SEM__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_SEM__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_SH0__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_SH0__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_SH1__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_SH1__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_SH2__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_SH2__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_SH3__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_SH3__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_SMU__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_SMU__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_STATUS__GBL0_BYPASS_STOR_FULL__SHIFT__SI__CI 0x00000007
#define MC_HUB_WDP_STATUS__GBL0_BYPASS_STOR_FULL__SHIFT__VI 0x00000013
#define MC_HUB_WDP_STATUS__GBL0_STOR_FULL__SHIFT__SI__CI 0x00000006
#define MC_HUB_WDP_STATUS__GBL0_STOR_FULL__SHIFT__VI    0x00000012
#define MC_HUB_WDP_STATUS__GBL0_VM_FULL__SHIFT__SI__CI  0x00000005
#define MC_HUB_WDP_STATUS__GBL0_VM_FULL__SHIFT__VI      0x00000011
#define MC_HUB_WDP_STATUS__GBL1_BYPASS_STOR_FULL__SHIFT__SI__CI 0x0000000a
#define MC_HUB_WDP_STATUS__GBL1_BYPASS_STOR_FULL__SHIFT__VI 0x00000016
#define MC_HUB_WDP_STATUS__GBL1_STOR_FULL__SHIFT__SI__CI 0x00000009
#define MC_HUB_WDP_STATUS__GBL1_STOR_FULL__SHIFT__VI    0x00000015
#define MC_HUB_WDP_STATUS__GBL1_VM_FULL__SHIFT__SI__CI  0x00000008
#define MC_HUB_WDP_STATUS__GBL1_VM_FULL__SHIFT__VI      0x00000014
#define MC_HUB_WDP_STATUS__MCDS_RD_AVAIL__SHIFT__VI     0x00000005
#define MC_HUB_WDP_STATUS__MCDS_WR_AVAIL__SHIFT__VI     0x0000000d
#define MC_HUB_WDP_STATUS__MCDT_RD_AVAIL__SHIFT__VI     0x00000006
#define MC_HUB_WDP_STATUS__MCDT_WR_AVAIL__SHIFT__VI     0x0000000e
#define MC_HUB_WDP_STATUS__MCDU_RD_AVAIL__SHIFT__VI     0x00000007
#define MC_HUB_WDP_STATUS__MCDU_WR_AVAIL__SHIFT__VI     0x0000000f
#define MC_HUB_WDP_STATUS__MCDV_RD_AVAIL__SHIFT__VI     0x00000008
#define MC_HUB_WDP_STATUS__MCDV_WR_AVAIL__SHIFT__VI     0x00000010
#define MC_HUB_WDP_STATUS__MCDW_WR_AVAIL__SHIFT__VI     0x00000009
#define MC_HUB_WDP_STATUS__MCDX_WR_AVAIL__SHIFT__VI     0x0000000a
#define MC_HUB_WDP_STATUS__MCDY_WR_AVAIL__SHIFT__VI     0x0000000b
#define MC_HUB_WDP_STATUS__MCDZ_WR_AVAIL__SHIFT__VI     0x0000000c
#define MC_HUB_WDP_UMC__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_UMC__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_UVD__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_UVD__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000012
#define MC_HUB_WDP_VCE0__BLACKOUT_EXEMPT__SHIFT__VI     0x00000003
#define MC_HUB_WDP_VCE0__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_VCE0__ENABLE__SHIFT__VI              0x00000000
#define MC_HUB_WDP_VCE0__LAZY_TIMER__SHIFT__VI          0x0000000b
#define MC_HUB_WDP_VCE0__MAXBURST__SHIFT__VI            0x00000007
#define MC_HUB_WDP_VCE0__PRESCALE__SHIFT__VI            0x00000001
#define MC_HUB_WDP_VCE0__STALL_MODE__SHIFT__VI          0x00000004
#define MC_HUB_WDP_VCE0__STALL_OVERRIDE_WTM__SHIFT__VI  0x0000000f
#define MC_HUB_WDP_VCE0__STALL_OVERRIDE__SHIFT__VI      0x00000006
#define MC_HUB_WDP_VCE0__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000012
#define MC_HUB_WDP_VCE0__VM_BYPASS__SHIFT__VI           0x00000010
#define MC_HUB_WDP_VCE1__BLACKOUT_EXEMPT__SHIFT__VI     0x00000003
#define MC_HUB_WDP_VCE1__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_VCE1__ENABLE__SHIFT__VI              0x00000000
#define MC_HUB_WDP_VCE1__LAZY_TIMER__SHIFT__VI          0x0000000b
#define MC_HUB_WDP_VCE1__MAXBURST__SHIFT__VI            0x00000007
#define MC_HUB_WDP_VCE1__PRESCALE__SHIFT__VI            0x00000001
#define MC_HUB_WDP_VCE1__STALL_MODE__SHIFT__VI          0x00000004
#define MC_HUB_WDP_VCE1__STALL_OVERRIDE_WTM__SHIFT__VI  0x0000000f
#define MC_HUB_WDP_VCE1__STALL_OVERRIDE__SHIFT__VI      0x00000006
#define MC_HUB_WDP_VCE1__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000012
#define MC_HUB_WDP_VCE1__VM_BYPASS__SHIFT__VI           0x00000010
#define MC_HUB_WDP_VCEU0__BLACKOUT_EXEMPT__SHIFT__VI    0x00000003
#define MC_HUB_WDP_VCEU0__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_VCEU0__ENABLE__SHIFT__VI             0x00000000
#define MC_HUB_WDP_VCEU0__LAZY_TIMER__SHIFT__VI         0x0000000b
#define MC_HUB_WDP_VCEU0__MAXBURST__SHIFT__VI           0x00000007
#define MC_HUB_WDP_VCEU0__PRESCALE__SHIFT__VI           0x00000001
#define MC_HUB_WDP_VCEU0__STALL_MODE__SHIFT__VI         0x00000004
#define MC_HUB_WDP_VCEU0__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_WDP_VCEU0__STALL_OVERRIDE__SHIFT__VI     0x00000006
#define MC_HUB_WDP_VCEU0__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_VCEU1__BLACKOUT_EXEMPT__SHIFT__VI    0x00000003
#define MC_HUB_WDP_VCEU1__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_VCEU1__ENABLE__SHIFT__VI             0x00000000
#define MC_HUB_WDP_VCEU1__LAZY_TIMER__SHIFT__VI         0x0000000b
#define MC_HUB_WDP_VCEU1__MAXBURST__SHIFT__VI           0x00000007
#define MC_HUB_WDP_VCEU1__PRESCALE__SHIFT__VI           0x00000001
#define MC_HUB_WDP_VCEU1__STALL_MODE__SHIFT__VI         0x00000004
#define MC_HUB_WDP_VCEU1__STALL_OVERRIDE_WTM__SHIFT__VI 0x0000000f
#define MC_HUB_WDP_VCEU1__STALL_OVERRIDE__SHIFT__VI     0x00000006
#define MC_HUB_WDP_VCEU1__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_VIN0__BLACKOUT_EXEMPT__SHIFT__VI     0x00000003
#define MC_HUB_WDP_VIN0__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_VIN0__ENABLE__SHIFT__VI              0x00000000
#define MC_HUB_WDP_VIN0__LAZY_TIMER__SHIFT__VI          0x0000000b
#define MC_HUB_WDP_VIN0__MAXBURST__SHIFT__VI            0x00000007
#define MC_HUB_WDP_VIN0__PRESCALE__SHIFT__VI            0x00000001
#define MC_HUB_WDP_VIN0__STALL_MODE__SHIFT__VI          0x00000004
#define MC_HUB_WDP_VIN0__STALL_OVERRIDE_WTM__SHIFT__VI  0x0000000f
#define MC_HUB_WDP_VIN0__STALL_OVERRIDE__SHIFT__VI      0x00000006
#define MC_HUB_WDP_VIN0__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_VP8U__BLACKOUT_EXEMPT__SHIFT__VI     0x00000003
#define MC_HUB_WDP_VP8U__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_VP8U__ENABLE__SHIFT__VI              0x00000000
#define MC_HUB_WDP_VP8U__LAZY_TIMER__SHIFT__VI          0x0000000b
#define MC_HUB_WDP_VP8U__MAXBURST__SHIFT__VI            0x00000007
#define MC_HUB_WDP_VP8U__PRESCALE__SHIFT__VI            0x00000001
#define MC_HUB_WDP_VP8U__STALL_MODE__SHIFT__VI          0x00000004
#define MC_HUB_WDP_VP8U__STALL_OVERRIDE_WTM__SHIFT__VI  0x0000000f
#define MC_HUB_WDP_VP8U__STALL_OVERRIDE__SHIFT__VI      0x00000006
#define MC_HUB_WDP_VP8U__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_VP8__BLACKOUT_EXEMPT__SHIFT__VI      0x00000003
#define MC_HUB_WDP_VP8__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_VP8__ENABLE__SHIFT__VI               0x00000000
#define MC_HUB_WDP_VP8__LAZY_TIMER__SHIFT__VI           0x0000000b
#define MC_HUB_WDP_VP8__MAXBURST__SHIFT__VI             0x00000007
#define MC_HUB_WDP_VP8__PRESCALE__SHIFT__VI             0x00000001
#define MC_HUB_WDP_VP8__STALL_MODE__SHIFT__VI           0x00000004
#define MC_HUB_WDP_VP8__STALL_OVERRIDE_WTM__SHIFT__VI   0x0000000f
#define MC_HUB_WDP_VP8__STALL_OVERRIDE__SHIFT__VI       0x00000006
#define MC_HUB_WDP_VP8__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_XDMAM__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_XDMA__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WDP_XDP__BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000010
#define MC_HUB_WDP_XDP__URG_BYPASS_AVAIL_OVERRIDE__SHIFT__VI 0x00000011
#define MC_HUB_WRRET_MCDS__CREDIT_COUNT__SHIFT__VI      0x00000001
#define MC_HUB_WRRET_MCDS__STALL_MODE__SHIFT__VI        0x00000000
#define MC_HUB_WRRET_MCDT__CREDIT_COUNT__SHIFT__VI      0x00000001
#define MC_HUB_WRRET_MCDT__STALL_MODE__SHIFT__VI        0x00000000
#define MC_HUB_WRRET_MCDU__CREDIT_COUNT__SHIFT__VI      0x00000001
#define MC_HUB_WRRET_MCDU__STALL_MODE__SHIFT__VI        0x00000000
#define MC_HUB_WRRET_MCDV__CREDIT_COUNT__SHIFT__VI      0x00000001
#define MC_HUB_WRRET_MCDV__STALL_MODE__SHIFT__VI        0x00000000
#define MC_HUB_WRRET_STATUS__MCDS_AVAIL__SHIFT__VI      0x00000004
#define MC_HUB_WRRET_STATUS__MCDT_AVAIL__SHIFT__VI      0x00000005
#define MC_HUB_WRRET_STATUS__MCDU_AVAIL__SHIFT__VI      0x00000006
#define MC_HUB_WRRET_STATUS__MCDV_AVAIL__SHIFT__VI      0x00000007
#define MC_PMG_CFG__EARLY_ACK_ACPI__SHIFT__SI__CI       0x00000016
#define MC_PMG_CFG__EARLY_ACK_ACPI__SHIFT__VI           0x00000018
#define MC_PMG_CFG__WRITE_DURING_DLOCK__SHIFT__SI__CI   0x00000014
#define MC_PMG_CFG__WRITE_DURING_DLOCK__SHIFT__VI       0x00000012
#define MC_PMG_CMD_EMRS__END__SHIFT__SI__CI             0x00000014
#define MC_PMG_CMD_EMRS__END__SHIFT__VI                 0x00000018
#define MC_PMG_CMD_EMRS__MOP__SHIFT__SI__CI             0x00000010
#define MC_PMG_CMD_EMRS__MOP__SHIFT__VI                 0x00000014
#define MC_PMG_CMD_MRS1__END__SHIFT__SI__CI             0x00000014
#define MC_PMG_CMD_MRS1__END__SHIFT__VI                 0x00000018
#define MC_PMG_CMD_MRS1__MOP__SHIFT__SI__CI             0x00000010
#define MC_PMG_CMD_MRS1__MOP__SHIFT__VI                 0x00000014
#define MC_PMG_CMD_MRS2__END__SHIFT__SI__CI             0x00000014
#define MC_PMG_CMD_MRS2__END__SHIFT__VI                 0x00000018
#define MC_PMG_CMD_MRS2__MOP__SHIFT__SI__CI             0x00000010
#define MC_PMG_CMD_MRS2__MOP__SHIFT__VI                 0x00000014
#define MC_PMG_CMD_MRS__END__SHIFT__SI__CI              0x00000014
#define MC_PMG_CMD_MRS__END__SHIFT__VI                  0x00000018
#define MC_PMG_CMD_MRS__MOP__SHIFT__SI__CI              0x00000010
#define MC_PMG_CMD_MRS__MOP__SHIFT__VI                  0x00000014
#define MC_RD_GRP_GFX__ISP__SHIFT__VI                   0x00000014
#define MC_RD_GRP_GFX__TLS__SHIFT__VI                   0x00000008
#define MC_RD_GRP_GFX__VP8__SHIFT__VI                   0x00000018
#define MC_RD_GRP_GFX__XDMAM__SHIFT__VI                 0x0000001c
#define MC_RD_GRP_OTH__SAMMSP__SHIFT__VI                0x0000001c
#define MC_RD_GRP_SYS__VCE0__SHIFT__VI                  0x00000018
#define MC_RD_GRP_SYS__VCE1__SHIFT__VI                  0x0000001c
#define MC_RPB_TCI_CNTL2__TCI_EXE__SHIFT__VI            0x00000006
#define MC_RPB_TCI_CNTL2__TCI_MTYPE__SHIFT__VI          0x00000001
#define MC_RPB_TCI_CNTL2__TCI_PERF_CNTR_EN__SHIFT__VI   0x00000005
#define MC_RPB_TCI_CNTL2__TCI_PHYSICAL__SHIFT__VI       0x00000004
#define MC_RPB_TCI_CNTL2__TCI_POLICY__SHIFT__VI         0x00000000
#define MC_RPB_TCI_CNTL2__TCI_SNOOP__SHIFT__VI          0x00000003
#define MC_RPB_TCI_CNTL__TCI_ENABLE__SHIFT__VI          0x00000000
#define MC_RPB_TCI_CNTL__TCI_MAX_READS__SHIFT__VI       0x00000018
#define MC_RPB_TCI_CNTL__TCI_MAX_WRITES__SHIFT__VI      0x00000010
#define MC_RPB_TCI_CNTL__TCI_POLICY__SHIFT__VI          0x00000001
#define MC_RPB_TCI_CNTL__TCI_REQ_CREDITS__SHIFT__VI     0x00000008
#define MC_RPB_TCI_CNTL__TCI_VMID__SHIFT__VI            0x00000004
#define MC_RPB_TCI_CNTL__TCI_VOL__SHIFT__VI             0x00000003
#define MC_SEQ_CAS_TIMING_LP__TCL__SHIFT__SI__CI        0x00000018
#define MC_SEQ_CAS_TIMING_LP__TCL__SHIFT__VI            0x00000015
#define MC_SEQ_CAS_TIMING__TCL__SHIFT__SI__CI           0x00000018
#define MC_SEQ_CAS_TIMING__TCL__SHIFT__VI               0x00000015
#define MC_SEQ_CMD__CHAN0__SHIFT__SI__CI                0x00000018
#define MC_SEQ_CMD__CHAN0__SHIFT__VI                    0x0000001c
#define MC_SEQ_CMD__CHAN1__SHIFT__SI__CI                0x00000019
#define MC_SEQ_CMD__CHAN1__SHIFT__VI                    0x0000001d
#define MC_SEQ_CMD__END__SHIFT__SI__CI                  0x00000014
#define MC_SEQ_CMD__END__SHIFT__VI                      0x00000018
#define MC_SEQ_CMD__MOP__SHIFT__SI__CI                  0x00000010
#define MC_SEQ_CMD__MOP__SHIFT__VI                      0x00000014
#define MC_SEQ_CNTL__ARB_REQCMD_WMK__SHIFT__SI__CI      0x00000014
#define MC_SEQ_CNTL__ARB_REQCMD_WMK__SHIFT__VI          0x0000000c
#define MC_SEQ_CNTL__ARB_REQDAT_WMK__SHIFT__SI__CI      0x00000018
#define MC_SEQ_CNTL__ARB_REQDAT_WMK__SHIFT__VI          0x00000010
#define MC_SEQ_CNTL__ARB_RTDAT_WMK__SHIFT__SI__CI       0x0000001c
#define MC_SEQ_CNTL__ARB_RTDAT_WMK__SHIFT__VI           0x00000014
#define MC_SEQ_CNTL__BANKGROUP_ENB__SHIFT__SI__CI       0x00000012
#define MC_SEQ_CNTL__BANKGROUP_ENB__SHIFT__VI           0x00000009
#define MC_SEQ_CNTL__BANKGROUP_SIZE__SHIFT__SI__CI      0x00000011
#define MC_SEQ_CNTL__BANKGROUP_SIZE__SHIFT__VI          0x00000008
#define MC_SEQ_CNTL__CHANNEL_DISABLE__SHIFT__SI__CI     0x00000008
#define MC_SEQ_CNTL__CHANNEL_DISABLE__SHIFT__VI         0x00000000
#define MC_SEQ_CNTL__MSKOFF_DAT_TH__SHIFT__SI__CI       0x0000000f
#define MC_SEQ_CNTL__MSKOFF_DAT_TH__SHIFT__VI           0x0000000b
#define MC_SEQ_CNTL__MSKOFF_DAT_TL__SHIFT__SI__CI       0x0000000e
#define MC_SEQ_CNTL__MSKOFF_DAT_TL__SHIFT__VI           0x0000000a
#define MC_SEQ_CNTL__RET_HOLD_EOP__SHIFT__SI__CI        0x00000010
#define MC_SEQ_CNTL__RET_HOLD_EOP__SHIFT__VI            0x00000007
#define MC_SEQ_CNTL__RTR_OVERRIDE__SHIFT__SI__CI        0x00000013
#define MC_SEQ_CNTL__RTR_OVERRIDE__SHIFT__VI            0x0000001f
#define MC_SEQ_DRAM_2__DLL_EST__SHIFT__SI__CI           0x0000000c
#define MC_SEQ_DRAM_2__DLL_EST__SHIFT__VI               0x0000000e
#define MC_SEQ_DRAM_2__PCH_BNK__SHIFT__SI__CI           0x00000018
#define MC_SEQ_DRAM_2__PCH_BNK__SHIFT__VI               0x00000002
#define MC_SEQ_DRAM_2__RDAT_EDC__SHIFT__SI__CI          0x00000006
#define MC_SEQ_DRAM_2__RDAT_EDC__SHIFT__VI              0x00000009
#define MC_SEQ_DRAM_2__WDAT_EDC__SHIFT__SI__CI          0x00000005
#define MC_SEQ_DRAM_2__WDAT_EDC__SHIFT__VI              0x00000008
#define MC_SEQ_DRAM__CKE_ACT__SHIFT__SI__CI             0x0000000d
#define MC_SEQ_DRAM__CKE_ACT__SHIFT__VI                 0x00000005
#define MC_SEQ_DRAM__CKE_DYN__SHIFT__SI__CI             0x0000000c
#define MC_SEQ_DRAM__CKE_DYN__SHIFT__VI                 0x00000004
#define MC_SEQ_DRAM__DAT_INV__SHIFT__SI__CI             0x00000018
#define MC_SEQ_DRAM__DAT_INV__SHIFT__VI                 0x00000006
#define MC_SEQ_DRAM__DQM_ACT__SHIFT__SI__CI             0x00000007
#define MC_SEQ_DRAM__DQM_ACT__SHIFT__VI                 0x0000000c
#define MC_SEQ_DRAM__INV_ACM__SHIFT__SI__CI             0x00000019
#define MC_SEQ_DRAM__INV_ACM__SHIFT__VI                 0x00000007
#define MC_SEQ_DRAM__RST_CTL__SHIFT__SI__CI             0x0000001c
#define MC_SEQ_DRAM__RST_CTL__SHIFT__VI                 0x00000008
#define MC_SEQ_DRAM__STB_CNT__SHIFT__SI__CI             0x00000008
#define MC_SEQ_DRAM__STB_CNT__SHIFT__VI                 0x00000000
#define MC_SEQ_MISC_TIMING2_LP__FAW__SHIFT__SI__CI      0x00000008
#define MC_SEQ_MISC_TIMING2_LP__FAW__SHIFT__VI          0x00000006
#define MC_SEQ_MISC_TIMING2_LP__PA2WDATA__SHIFT__SI__CI 0x00000004
#define MC_SEQ_MISC_TIMING2_LP__PA2WDATA__SHIFT__VI     0x00000003
#define MC_SEQ_MISC_TIMING2_LP__TWDATATR__SHIFT__SI__CI 0x0000001c
#define MC_SEQ_MISC_TIMING2_LP__TWDATATR__SHIFT__VI     0x00000015
#define MC_SEQ_MISC_TIMING2__FAW__SHIFT__SI__CI         0x00000008
#define MC_SEQ_MISC_TIMING2__FAW__SHIFT__VI             0x00000006
#define MC_SEQ_MISC_TIMING2__PA2WDATA__SHIFT__SI__CI    0x00000004
#define MC_SEQ_MISC_TIMING2__PA2WDATA__SHIFT__VI        0x00000003
#define MC_SEQ_MISC_TIMING2__T32AW__SHIFT__SI__CI       0x00000015
#define MC_SEQ_MISC_TIMING2__T32AW__SHIFT__VI           0x00000011
#define MC_SEQ_MISC_TIMING2__TWDATATR__SHIFT__SI__CI    0x0000001c
#define MC_SEQ_MISC_TIMING2__TWDATATR__SHIFT__VI        0x00000015
#define MC_SEQ_MISC_TIMING_LP__TRFC__SHIFT__SI__CI      0x00000014
#define MC_SEQ_MISC_TIMING_LP__TRFC__SHIFT__VI          0x00000011
#define MC_SEQ_MISC_TIMING_LP__TRP_RDA__SHIFT__SI__CI   0x00000008
#define MC_SEQ_MISC_TIMING_LP__TRP_RDA__SHIFT__VI       0x00000006
#define MC_SEQ_MISC_TIMING_LP__TRP__SHIFT__SI__CI       0x0000000f
#define MC_SEQ_MISC_TIMING_LP__TRP__SHIFT__VI           0x0000000c
#define MC_SEQ_MISC_TIMING__TRFC__SHIFT__SI__CI         0x00000014
#define MC_SEQ_MISC_TIMING__TRFC__SHIFT__VI             0x00000011
#define MC_SEQ_MISC_TIMING__TRP_RDA__SHIFT__SI__CI      0x00000008
#define MC_SEQ_MISC_TIMING__TRP_RDA__SHIFT__VI          0x00000006
#define MC_SEQ_MISC_TIMING__TRP__SHIFT__SI__CI          0x0000000f
#define MC_SEQ_MISC_TIMING__TRP__SHIFT__VI              0x0000000c
#define MC_SEQ_PMG_TIMING_LP__SEQ_IDLE_SS__SHIFT__VI    0x00000016
#define MC_SEQ_PMG_TIMING_LP__SEQ_IDLE__SHIFT__SI__CI   0x00000012
#define MC_SEQ_PMG_TIMING_LP__SEQ_IDLE__SHIFT__VI       0x00000013
#define MC_SEQ_PMG_TIMING_LP__TCKE_PULSE__SHIFT__SI__CI 0x00000008
#define MC_SEQ_PMG_TIMING_LP__TCKE_PULSE__SHIFT__VI     0x00000006
#define MC_SEQ_PMG_TIMING_LP__TCKE__SHIFT__SI__CI       0x0000000c
#define MC_SEQ_PMG_TIMING_LP__TCKE__SHIFT__VI           0x0000000b
#define MC_SEQ_PMG_TIMING_LP__TCKSRX__SHIFT__SI__CI     0x00000004
#define MC_SEQ_PMG_TIMING_LP__TCKSRX__SHIFT__VI         0x00000003
#define MC_SEQ_PMG_TIMING__SEQ_IDLE_SS__SHIFT__VI       0x00000016
#define MC_SEQ_PMG_TIMING__SEQ_IDLE__SHIFT__SI__CI      0x00000012
#define MC_SEQ_PMG_TIMING__SEQ_IDLE__SHIFT__VI          0x00000013
#define MC_SEQ_PMG_TIMING__TCKE_PULSE__SHIFT__SI__CI    0x00000008
#define MC_SEQ_PMG_TIMING__TCKE_PULSE__SHIFT__VI        0x00000006
#define MC_SEQ_PMG_TIMING__TCKE__SHIFT__SI__CI          0x0000000c
#define MC_SEQ_PMG_TIMING__TCKE__SHIFT__VI              0x0000000b
#define MC_SEQ_PMG_TIMING__TCKSRX__SHIFT__SI__CI        0x00000004
#define MC_SEQ_PMG_TIMING__TCKSRX__SHIFT__VI            0x00000003
#define MC_SEQ_RD_CTL_D0_LP__RBS_DLY__SHIFT__SI__CI     0x00000014
#define MC_SEQ_RD_CTL_D0_LP__RBS_DLY__SHIFT__VI         0x00000010
#define MC_SEQ_RD_CTL_D0_LP__RST_HLD__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_RD_CTL_D0_LP__RST_HLD__SHIFT__VI         0x0000000a
#define MC_SEQ_RD_CTL_D0__RBS_DLY__SHIFT__SI__CI        0x00000014
#define MC_SEQ_RD_CTL_D0__RBS_DLY__SHIFT__VI            0x00000010
#define MC_SEQ_RD_CTL_D0__RST_HLD__SHIFT__SI__CI        0x0000000c
#define MC_SEQ_RD_CTL_D0__RST_HLD__SHIFT__VI            0x0000000a
#define MC_SEQ_RD_CTL_D1_LP__RBS_DLY__SHIFT__SI__CI     0x00000014
#define MC_SEQ_RD_CTL_D1_LP__RBS_DLY__SHIFT__VI         0x00000010
#define MC_SEQ_RD_CTL_D1_LP__RST_HLD__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_RD_CTL_D1_LP__RST_HLD__SHIFT__VI         0x0000000a
#define MC_SEQ_RD_CTL_D1__RBS_DLY__SHIFT__SI__CI        0x00000014
#define MC_SEQ_RD_CTL_D1__RBS_DLY__SHIFT__VI            0x00000010
#define MC_SEQ_RD_CTL_D1__RST_HLD__SHIFT__SI__CI        0x0000000c
#define MC_SEQ_RD_CTL_D1__RST_HLD__SHIFT__VI            0x0000000a
#define MC_SEQ_STATUS_M__CMD_RDY_D0__SHIFT__SI__CI      0x00000002
#define MC_SEQ_STATUS_M__CMD_RDY_D0__SHIFT__VI          0x00000004
#define MC_SEQ_STATUS_M__CMD_RDY_D1__SHIFT__SI__CI      0x00000003
#define MC_SEQ_STATUS_M__CMD_RDY_D1__SHIFT__VI          0x00000005
#define MC_SEQ_STATUS_M__SEQ0_BUSY__SHIFT__SI__CI       0x0000000e
#define MC_SEQ_STATUS_M__SEQ0_BUSY__SHIFT__VI           0x00000010
#define MC_SEQ_STATUS_M__SEQ1_BUSY__SHIFT__SI__CI       0x0000000f
#define MC_SEQ_STATUS_M__SEQ1_BUSY__SHIFT__VI           0x00000011
#define MC_SEQ_SUP_CNTL__PGM_CHKSUM__SHIFT__SI__CI      0x00000017
#define MC_SEQ_SUP_CNTL__PGM_CHKSUM__SHIFT__VI          0x00000018
#define MC_SEQ_TRAIN_CAPTURE__D0_IDLEH_WAKEUP__SHIFT__SI__CI 0x00000018
#define MC_SEQ_TRAIN_CAPTURE__D0_IDLEH_WAKEUP__SHIFT__VI 0x00000000
#define MC_SEQ_TRAIN_CAPTURE__D1_IDLEH_WAKEUP__SHIFT__SI__CI 0x00000019
#define MC_SEQ_TRAIN_CAPTURE__D1_IDLEH_WAKEUP__SHIFT__VI 0x00000001
#define MC_SEQ_TRAIN_CAPTURE__SCLK_SRBM_READY_WAKEUP__SHIFT__SI__CI 0x00000007
#define MC_SEQ_TRAIN_CAPTURE__SCLK_SRBM_READY_WAKEUP__SHIFT__VI 0x00000008
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_IDLEH_WAKEUP__SHIFT__SI__CI 0x00000018
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_IDLEH_WAKEUP__SHIFT__VI 0x00000000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_IDLEH_WAKEUP__SHIFT__SI__CI 0x00000019
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_IDLEH_WAKEUP__SHIFT__VI 0x00000001
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SCLK_SRBM_READY_WAKEUP__SHIFT__SI__CI 0x00000007
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SCLK_SRBM_READY_WAKEUP__SHIFT__VI 0x00000008
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WAKEUP_EARLY__SHIFT__SI__CI 0x00000014
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WAKEUP_EARLY__SHIFT__VI 0x00000006
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D0__SHIFT__SI__CI 0x00000018
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D0__SHIFT__VI 0x00000008
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D1__SHIFT__SI__CI 0x0000001a
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D1__SHIFT__VI 0x00000009
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D0__SHIFT__SI__CI 0x00000019
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D0__SHIFT__VI 0x0000000c
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D1__SHIFT__SI__CI 0x0000001b
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D1__SHIFT__VI 0x0000000d
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SW_WAKEUP__SHIFT__SI__CI 0x0000001c
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SW_WAKEUP__SHIFT__VI  0x00000007
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D0__SHIFT__SI__CI 0x0000001e
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D0__SHIFT__VI 0x00000014
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D1__SHIFT__SI__CI 0x0000001f
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D1__SHIFT__VI 0x00000015
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_IDLEH_WAKEUP__SHIFT__SI__CI 0x00000018
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_IDLEH_WAKEUP__SHIFT__VI 0x00000000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_IDLEH_WAKEUP__SHIFT__SI__CI 0x00000019
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_IDLEH_WAKEUP__SHIFT__VI 0x00000001
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SCLK_SRBM_READY_WAKEUP__SHIFT__SI__CI 0x00000007
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SCLK_SRBM_READY_WAKEUP__SHIFT__VI 0x00000008
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_IDLEH_WAKEUP__SHIFT__SI__CI 0x00000018
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_IDLEH_WAKEUP__SHIFT__VI 0x00000000
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_IDLEH_WAKEUP__SHIFT__SI__CI 0x00000019
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_IDLEH_WAKEUP__SHIFT__VI 0x00000001
#define MC_SEQ_TRAIN_WAKEUP_MASK__SCLK_SRBM_READY_WAKEUP__SHIFT__SI__CI 0x00000007
#define MC_SEQ_TRAIN_WAKEUP_MASK__SCLK_SRBM_READY_WAKEUP__SHIFT__VI 0x00000008
#define MC_SEQ_WR_CTL_D0_LP__ADR_DLY__SHIFT__SI__CI     0x0000001d
#define MC_SEQ_WR_CTL_D0_LP__ADR_DLY__SHIFT__VI         0x00000017
#define MC_SEQ_WR_CTL_D0_LP__CMD_DLY__SHIFT__SI__CI     0x0000001e
#define MC_SEQ_WR_CTL_D0_LP__CMD_DLY__SHIFT__VI         0x00000016
#define MC_SEQ_WR_CTL_D0_LP__DQS_DLY__SHIFT__SI__CI     0x00000004
#define MC_SEQ_WR_CTL_D0_LP__DQS_DLY__SHIFT__VI         0x00000005
#define MC_SEQ_WR_CTL_D0_LP__DQS_XTR__SHIFT__SI__CI     0x00000008
#define MC_SEQ_WR_CTL_D0_LP__DQS_XTR__SHIFT__VI         0x0000000a
#define MC_SEQ_WR_CTL_D0_LP__OEN_DLY__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_WR_CTL_D0_LP__OEN_DLY__SHIFT__VI         0x0000000b
#define MC_SEQ_WR_CTL_D0__ADR_DLY__SHIFT__SI__CI        0x0000001d
#define MC_SEQ_WR_CTL_D0__ADR_DLY__SHIFT__VI            0x00000017
#define MC_SEQ_WR_CTL_D0__CMD_DLY__SHIFT__SI__CI        0x0000001e
#define MC_SEQ_WR_CTL_D0__CMD_DLY__SHIFT__VI            0x00000016
#define MC_SEQ_WR_CTL_D0__DQS_DLY__SHIFT__SI__CI        0x00000004
#define MC_SEQ_WR_CTL_D0__DQS_DLY__SHIFT__VI            0x00000005
#define MC_SEQ_WR_CTL_D0__DQS_XTR__SHIFT__SI__CI        0x00000008
#define MC_SEQ_WR_CTL_D0__DQS_XTR__SHIFT__VI            0x0000000a
#define MC_SEQ_WR_CTL_D0__OEN_DLY__SHIFT__SI__CI        0x0000000c
#define MC_SEQ_WR_CTL_D0__OEN_DLY__SHIFT__VI            0x0000000b
#define MC_SEQ_WR_CTL_D1_LP__ADR_DLY__SHIFT__SI__CI     0x0000001d
#define MC_SEQ_WR_CTL_D1_LP__ADR_DLY__SHIFT__VI         0x00000017
#define MC_SEQ_WR_CTL_D1_LP__CMD_DLY__SHIFT__SI__CI     0x0000001e
#define MC_SEQ_WR_CTL_D1_LP__CMD_DLY__SHIFT__VI         0x00000016
#define MC_SEQ_WR_CTL_D1_LP__DQS_DLY__SHIFT__SI__CI     0x00000004
#define MC_SEQ_WR_CTL_D1_LP__DQS_DLY__SHIFT__VI         0x00000005
#define MC_SEQ_WR_CTL_D1_LP__DQS_XTR__SHIFT__SI__CI     0x00000008
#define MC_SEQ_WR_CTL_D1_LP__DQS_XTR__SHIFT__VI         0x0000000a
#define MC_SEQ_WR_CTL_D1_LP__OEN_DLY__SHIFT__SI__CI     0x0000000c
#define MC_SEQ_WR_CTL_D1_LP__OEN_DLY__SHIFT__VI         0x0000000b
#define MC_SEQ_WR_CTL_D1__ADR_DLY__SHIFT__SI__CI        0x0000001d
#define MC_SEQ_WR_CTL_D1__ADR_DLY__SHIFT__VI            0x00000017
#define MC_SEQ_WR_CTL_D1__CMD_DLY__SHIFT__SI__CI        0x0000001e
#define MC_SEQ_WR_CTL_D1__CMD_DLY__SHIFT__VI            0x00000016
#define MC_SEQ_WR_CTL_D1__DQS_DLY__SHIFT__SI__CI        0x00000004
#define MC_SEQ_WR_CTL_D1__DQS_DLY__SHIFT__VI            0x00000005
#define MC_SEQ_WR_CTL_D1__DQS_XTR__SHIFT__SI__CI        0x00000008
#define MC_SEQ_WR_CTL_D1__DQS_XTR__SHIFT__VI            0x0000000a
#define MC_SEQ_WR_CTL_D1__OEN_DLY__SHIFT__SI__CI        0x0000000c
#define MC_SEQ_WR_CTL_D1__OEN_DLY__SHIFT__VI            0x0000000b
#define MC_SHARED_ACTIVE_FCN_ID__VFID__SHIFT__VI        0x00000000
#define MC_SHARED_ACTIVE_FCN_ID__VF__SHIFT__VI          0x0000001f
#define MC_SHARED_BLACKOUT_CNTL__BLACKOUT_MCD_NUM__SHIFT__VI 0x00000004
#define MC_SHARED_BLACKOUT_CNTL__BLACKOUT_SEQ_FREE__SHIFT__VI 0x00000003
#define MC_SHARED_BLACKOUT_CNTL__FREE_TIE_HIGH__SHIFT__VI 0x0000000c
#define MC_SHARED_BLACKOUT_CNTL__SRBM_DUMMY_READ_RETURN__SHIFT__VI 0x0000000d
#define MC_SHARED_CHMAP__CHAN3__SHIFT__VI               0x00000010
#define MC_SHARED_CHMAP__CHAN4__SHIFT__VI               0x00000014
#define MC_SHARED_CHREMAP2__CHAN10__SHIFT__VI           0x00000008
#define MC_SHARED_CHREMAP2__CHAN11__SHIFT__VI           0x0000000c
#define MC_SHARED_CHREMAP2__CHAN12__SHIFT__VI           0x00000010
#define MC_SHARED_CHREMAP2__CHAN13__SHIFT__VI           0x00000014
#define MC_SHARED_CHREMAP2__CHAN14__SHIFT__VI           0x00000018
#define MC_SHARED_CHREMAP2__CHAN15__SHIFT__VI           0x0000001c
#define MC_SHARED_CHREMAP2__CHAN8__SHIFT__VI            0x00000000
#define MC_SHARED_CHREMAP2__CHAN9__SHIFT__VI            0x00000004
#define MC_SHARED_CHREMAP__CHAN1__SHIFT__SI__CI         0x00000003
#define MC_SHARED_CHREMAP__CHAN1__SHIFT__VI             0x00000004
#define MC_SHARED_CHREMAP__CHAN2__SHIFT__SI__CI         0x00000006
#define MC_SHARED_CHREMAP__CHAN2__SHIFT__VI             0x00000008
#define MC_SHARED_CHREMAP__CHAN3__SHIFT__SI__CI         0x00000009
#define MC_SHARED_CHREMAP__CHAN3__SHIFT__VI             0x0000000c
#define MC_SHARED_CHREMAP__CHAN4__SHIFT__SI__CI         0x0000000c
#define MC_SHARED_CHREMAP__CHAN4__SHIFT__VI             0x00000010
#define MC_SHARED_CHREMAP__CHAN5__SHIFT__SI__CI         0x0000000f
#define MC_SHARED_CHREMAP__CHAN5__SHIFT__VI             0x00000014
#define MC_SHARED_CHREMAP__CHAN6__SHIFT__SI__CI         0x00000012
#define MC_SHARED_CHREMAP__CHAN6__SHIFT__VI             0x00000018
#define MC_SHARED_CHREMAP__CHAN7__SHIFT__SI__CI         0x00000015
#define MC_SHARED_CHREMAP__CHAN7__SHIFT__VI             0x0000001c
#define MC_SHARED_VF_ENABLE__VF_ENABLE__SHIFT__VI       0x00000000
#define MC_SHARED_VIRT_RESET_REQ__PF__SHIFT__VI         0x0000001f
#define MC_SHARED_VIRT_RESET_REQ__VF__SHIFT__VI         0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_OFFSET__SHIFT__VI 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_SIZE__SHIFT__VI 0x00000000
#define MC_VM_MARC_BASE_HI_0__MARC_BASE_HI_0__SHIFT__VI 0x00000000
#define MC_VM_MARC_BASE_HI_1__MARC_BASE_HI_1__SHIFT__VI 0x00000000
#define MC_VM_MARC_BASE_HI_2__MARC_BASE_HI_2__SHIFT__VI 0x00000000
#define MC_VM_MARC_BASE_HI_3__MARC_BASE_HI_3__SHIFT__VI 0x00000000
#define MC_VM_MARC_BASE_LO_0__MARC_BASE_LO_0__SHIFT__VI 0x0000000c
#define MC_VM_MARC_BASE_LO_1__MARC_BASE_LO_1__SHIFT__VI 0x0000000c
#define MC_VM_MARC_BASE_LO_2__MARC_BASE_LO_2__SHIFT__VI 0x0000000c
#define MC_VM_MARC_BASE_LO_3__MARC_BASE_LO_3__SHIFT__VI 0x0000000c
#define MC_VM_MARC_CNTL__ENABLE_ALL_CLIENTS__SHIFT__VI  0x00000000
#define MC_VM_MARC_LEN_HI_0__MARC_LEN_HI_0__SHIFT__VI   0x00000000
#define MC_VM_MARC_LEN_HI_1__MARC_LEN_HI_1__SHIFT__VI   0x00000000
#define MC_VM_MARC_LEN_HI_2__MARC_LEN_HI_2__SHIFT__VI   0x00000000
#define MC_VM_MARC_LEN_HI_3__MARC_LEN_HI_3__SHIFT__VI   0x00000000
#define MC_VM_MARC_LEN_LO_0__MARC_LEN_LO_0__SHIFT__VI   0x0000000c
#define MC_VM_MARC_LEN_LO_1__MARC_LEN_LO_1__SHIFT__VI   0x0000000c
#define MC_VM_MARC_LEN_LO_2__MARC_LEN_LO_2__SHIFT__VI   0x0000000c
#define MC_VM_MARC_LEN_LO_3__MARC_LEN_LO_3__SHIFT__VI   0x0000000c
#define MC_VM_MARC_RELOC_HI_0__MARC_RELOC_HI_0__SHIFT__VI 0x00000000
#define MC_VM_MARC_RELOC_HI_1__MARC_RELOC_HI_1__SHIFT__VI 0x00000000
#define MC_VM_MARC_RELOC_HI_2__MARC_RELOC_HI_2__SHIFT__VI 0x00000000
#define MC_VM_MARC_RELOC_HI_3__MARC_RELOC_HI_3__SHIFT__VI 0x00000000
#define MC_VM_MARC_RELOC_LO_0__MARC_ENABLE_0__SHIFT__VI 0x00000000
#define MC_VM_MARC_RELOC_LO_0__MARC_READONLY_0__SHIFT__VI 0x00000001
#define MC_VM_MARC_RELOC_LO_0__MARC_RELOC_LO_0__SHIFT__VI 0x0000000c
#define MC_VM_MARC_RELOC_LO_1__MARC_ENABLE_1__SHIFT__VI 0x00000000
#define MC_VM_MARC_RELOC_LO_1__MARC_READONLY_1__SHIFT__VI 0x00000001
#define MC_VM_MARC_RELOC_LO_1__MARC_RELOC_LO_1__SHIFT__VI 0x0000000c
#define MC_VM_MARC_RELOC_LO_2__MARC_ENABLE_2__SHIFT__VI 0x00000000
#define MC_VM_MARC_RELOC_LO_2__MARC_READONLY_2__SHIFT__VI 0x00000001
#define MC_VM_MARC_RELOC_LO_2__MARC_RELOC_LO_2__SHIFT__VI 0x0000000c
#define MC_VM_MARC_RELOC_LO_3__MARC_ENABLE_3__SHIFT__VI 0x00000000
#define MC_VM_MARC_RELOC_LO_3__MARC_READONLY_3__SHIFT__VI 0x00000001
#define MC_VM_MARC_RELOC_LO_3__MARC_RELOC_LO_3__SHIFT__VI 0x0000000c
#define MC_VM_MB_L1_TLB1_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT__VI 0x0000000c
#define MC_VM_MB_L1_TLB1_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT__VI 0x00000009
#define MC_VM_MB_L1_TLB1_DEBUG__INVALIDATE_L1_TLB__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLB1_DEBUG__L1_TLB_DEBUG__SHIFT__VI 0x0000000f
#define MC_VM_MB_L1_TLB1_DEBUG__L1_TLB_FORCE_MISS__SHIFT__VI 0x00000013
#define MC_VM_MB_L1_TLB1_DEBUG__SEND_FREE_AT_RTN__SHIFT__VI 0x00000008
#define MC_VM_MB_L1_TLS0_CNTL0__EN__SHIFT__VI           0x0000000c
#define MC_VM_MB_L1_TLS0_CNTL0__PREFETCH_DONE__SHIFT__VI 0x0000000d
#define MC_VM_MB_L1_TLS0_CNTL0__REQ_STREAM_ID__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_CNTL1__EN__SHIFT__VI           0x0000000c
#define MC_VM_MB_L1_TLS0_CNTL1__PREFETCH_DONE__SHIFT__VI 0x0000000d
#define MC_VM_MB_L1_TLS0_CNTL1__REQ_STREAM_ID__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_CNTL2__EN__SHIFT__VI           0x0000000c
#define MC_VM_MB_L1_TLS0_CNTL2__PREFETCH_DONE__SHIFT__VI 0x0000000d
#define MC_VM_MB_L1_TLS0_CNTL2__REQ_STREAM_ID__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_CNTL3__EN__SHIFT__VI           0x0000000c
#define MC_VM_MB_L1_TLS0_CNTL3__PREFETCH_DONE__SHIFT__VI 0x0000000d
#define MC_VM_MB_L1_TLS0_CNTL3__REQ_STREAM_ID__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_CNTL4__EN__SHIFT__VI           0x0000000c
#define MC_VM_MB_L1_TLS0_CNTL4__PREFETCH_DONE__SHIFT__VI 0x0000000d
#define MC_VM_MB_L1_TLS0_CNTL4__REQ_STREAM_ID__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_CNTL5__EN__SHIFT__VI           0x0000000c
#define MC_VM_MB_L1_TLS0_CNTL5__PREFETCH_DONE__SHIFT__VI 0x0000000d
#define MC_VM_MB_L1_TLS0_CNTL5__REQ_STREAM_ID__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_CNTL6__EN__SHIFT__VI           0x0000000c
#define MC_VM_MB_L1_TLS0_CNTL6__PREFETCH_DONE__SHIFT__VI 0x0000000d
#define MC_VM_MB_L1_TLS0_CNTL6__REQ_STREAM_ID__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_CNTL7__EN__SHIFT__VI           0x0000000c
#define MC_VM_MB_L1_TLS0_CNTL7__PREFETCH_DONE__SHIFT__VI 0x0000000d
#define MC_VM_MB_L1_TLS0_CNTL7__REQ_STREAM_ID__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_CNTL8__EN__SHIFT__VI           0x0000000c
#define MC_VM_MB_L1_TLS0_CNTL8__PREFETCH_DONE__SHIFT__VI 0x0000000d
#define MC_VM_MB_L1_TLS0_CNTL8__REQ_STREAM_ID__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_END_ADDR0__END_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_END_ADDR1__END_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_END_ADDR2__END_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_END_ADDR3__END_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_END_ADDR4__END_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_END_ADDR5__END_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_END_ADDR6__END_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_END_ADDR7__END_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_END_ADDR8__END_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_ADDR__LOGICAL_PAGE_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__ATOMIC__SHIFT__VI 0x0000001d
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID__SHIFT__VI 0x0000000c
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_RW__SHIFT__VI 0x00000018
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__PROTECTIONS__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__VMID__SHIFT__VI 0x00000019
#define MC_VM_MB_L1_TLS0_START_ADDR0__START_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_START_ADDR1__START_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_START_ADDR2__START_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_START_ADDR3__START_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_START_ADDR4__START_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_START_ADDR5__START_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_START_ADDR6__START_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_START_ADDR7__START_ADDR__SHIFT__VI 0x00000000
#define MC_VM_MB_L1_TLS0_START_ADDR8__START_ADDR__SHIFT__VI 0x00000000
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__ENABLE__SHIFT__VI  0x00000000
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__LOWER_TOM2__SHIFT__VI 0x00000017
#define MC_VM_NB_MMIOBASE__MMIOBASE__SHIFT__VI          0x00000000
#define MC_VM_NB_MMIOLIMIT__MMIOLIMIT__SHIFT__VI        0x00000000
#define MC_VM_NB_PCI_ARB__VGA_HOLE__SHIFT__VI           0x00000003
#define MC_VM_NB_PCI_CTRL__MMIOENABLE__SHIFT__VI        0x00000017
#define MC_VM_NB_TOP_OF_DRAM3__TOM3_ENABLE__SHIFT__VI   0x0000001f
#define MC_VM_NB_TOP_OF_DRAM3__TOM3_LIMIT__SHIFT__VI    0x00000000
#define MC_VM_NB_TOP_OF_DRAM_SLOT1__TOP_OF_DRAM__SHIFT__VI 0x00000017
#define MC_VM_NB_UPPER_TOP_OF_DRAM2__UPPER_TOM2__SHIFT__VI 0x00000000
#define MC_WR_GRP_GFX__ISP__SHIFT__VI                   0x00000010
#define MC_WR_GRP_GFX__VIN0__SHIFT__VI                  0x00000000
#define MC_WR_GRP_GFX__VP8__SHIFT__VI                   0x00000014
#define MC_WR_GRP_GFX__XDMAM__SHIFT__VI                 0x0000001c
#define MC_WR_GRP_GFX__XDMA__SHIFT__VI                  0x00000018
#define MC_WR_GRP_SYS__SAMMSP__SHIFT__VI                0x0000000c
#define MC_WR_GRP_SYS__VCE0__SHIFT__VI                  0x00000018
#define MC_WR_GRP_SYS__VCE1__SHIFT__VI                  0x0000001c
#define MC_XBAR_ARB__ACP_RDRET_URG__SHIFT__VI           0x00000003
#define MC_XBAR_ARB__BREAK_BURST_BY_URG__SHIFT__VI      0x00000005
#define MC_XBAR_ARB__HDP_RDRET_URG__SHIFT__VI           0x00000004
#define MC_XBAR_FIFO_MON_CNTL0__ALLOW_WRAP__SHIFT__VI   0x0000001c
#define MC_XBAR_FIFO_MON_CNTL0__START_MODE__SHIFT__VI   0x00000018
#define MC_XBAR_FIFO_MON_CNTL0__START_THRESH__SHIFT__VI 0x00000000
#define MC_XBAR_FIFO_MON_CNTL0__STOP_MODE__SHIFT__VI    0x0000001a
#define MC_XBAR_FIFO_MON_CNTL0__STOP_THRESH__SHIFT__VI  0x0000000c
#define MC_XBAR_FIFO_MON_CNTL1__START_TRIG_ID__SHIFT__VI 0x00000008
#define MC_XBAR_FIFO_MON_CNTL1__STOP_TRIG_ID__SHIFT__VI 0x00000010
#define MC_XBAR_FIFO_MON_CNTL1__THRESH_CNTR_ID__SHIFT__VI 0x00000000
#define MC_XBAR_FIFO_MON_CNTL2__MON0_ID__SHIFT__VI      0x00000000
#define MC_XBAR_FIFO_MON_CNTL2__MON1_ID__SHIFT__VI      0x00000008
#define MC_XBAR_FIFO_MON_CNTL2__MON2_ID__SHIFT__VI      0x00000010
#define MC_XBAR_FIFO_MON_CNTL2__MON3_ID__SHIFT__VI      0x00000018
#define MC_XBAR_FIFO_MON_MAX_THSH__MON0__SHIFT__VI      0x00000000
#define MC_XBAR_FIFO_MON_MAX_THSH__MON1__SHIFT__VI      0x00000008
#define MC_XBAR_FIFO_MON_MAX_THSH__MON2__SHIFT__VI      0x00000010
#define MC_XBAR_FIFO_MON_MAX_THSH__MON3__SHIFT__VI      0x00000018
#define MC_XBAR_FIFO_MON_RSLT0__COUNT__SHIFT__VI        0x00000000
#define MC_XBAR_FIFO_MON_RSLT1__COUNT__SHIFT__VI        0x00000000
#define MC_XBAR_FIFO_MON_RSLT2__COUNT__SHIFT__VI        0x00000000
#define MC_XBAR_FIFO_MON_RSLT3__COUNT__SHIFT__VI        0x00000000
#define MILLISECOND_TIME_BASE_DIV__MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL__SHIFT__VI 0x00000014
#define MILLISECOND_TIME_BASE_DIV__MILLISECOND_TIME_BASE_DIV__SHIFT__VI 0x00000000
#define MP_FPS_CNT__FPS_CNT__SHIFT__VI                  0x00000000
#define MSI_MASK_64__MSI_MASK_64__SHIFT__VI             0x00000000
#define MSI_MASK__MSI_MASK__SHIFT__VI                   0x00000000
#define MSI_MSG_CNTL__MSI_PERVECTOR_MASKING_CAP__SHIFT__VI 0x00000008
#define MSI_PENDING_64__MSI_PENDING_64__SHIFT__VI       0x00000000
#define MSI_PENDING__MSI_PENDING__SHIFT__VI             0x00000000
#define MVP_DEBUG__MVP_DEBUG_BITS__SHIFT__VI            0x00000008
#define MVP_DEBUG__MVP_DIS_FIX_AFR_AUTO_VSYNC_FLIP__SHIFT__VI 0x00000005
#define MVP_DEBUG__MVP_DIS_FIX_AFR_MANUAL_HSYNC_FLIP__SHIFT__VI 0x00000004
#define MVP_DEBUG__MVP_DIS_READ_POINTER_RESET_DELAY__SHIFT__VI 0x00000007
#define MVP_DEBUG__MVP_EN_FIX_AFR_MANUAL_SWITCH_IN_SFR__SHIFT__VI 0x00000006
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_EN__SHIFT__VI    0x00000001
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_SEL__SHIFT__VI   0x00000003
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_EN__SHIFT__VI       0x00000000
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_SEL__SHIFT__VI      0x00000002
#define OUTPUT_CSC_C11_C12_A__OUTPUT_CSC_C11_A__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C11_C12_A__OUTPUT_CSC_C12_A__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C11_C12_B__OUTPUT_CSC_C11_B__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C11_C12_B__OUTPUT_CSC_C12_B__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C11_C12__OUTPUT_CSC_C11__SHIFT__VI   0x00000000
#define OUTPUT_CSC_C11_C12__OUTPUT_CSC_C12__SHIFT__VI   0x00000010
#define OUTPUT_CSC_C13_C14_A__OUTPUT_CSC_C13_A__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C13_C14_A__OUTPUT_CSC_C14_A__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C13_C14_B__OUTPUT_CSC_C13_B__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C13_C14_B__OUTPUT_CSC_C14_B__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C13_C14__OUTPUT_CSC_C13__SHIFT__VI   0x00000000
#define OUTPUT_CSC_C13_C14__OUTPUT_CSC_C14__SHIFT__VI   0x00000010
#define OUTPUT_CSC_C21_C22_A__OUTPUT_CSC_C21_A__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C21_C22_A__OUTPUT_CSC_C22_A__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C21_C22_B__OUTPUT_CSC_C21_B__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C21_C22_B__OUTPUT_CSC_C22_B__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C21_C22__OUTPUT_CSC_C21__SHIFT__VI   0x00000000
#define OUTPUT_CSC_C21_C22__OUTPUT_CSC_C22__SHIFT__VI   0x00000010
#define OUTPUT_CSC_C23_C24_A__OUTPUT_CSC_C23_A__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C23_C24_A__OUTPUT_CSC_C24_A__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C23_C24_B__OUTPUT_CSC_C23_B__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C23_C24_B__OUTPUT_CSC_C24_B__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C23_C24__OUTPUT_CSC_C23__SHIFT__VI   0x00000000
#define OUTPUT_CSC_C23_C24__OUTPUT_CSC_C24__SHIFT__VI   0x00000010
#define OUTPUT_CSC_C31_C32_A__OUTPUT_CSC_C31_A__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C31_C32_A__OUTPUT_CSC_C32_A__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C31_C32_B__OUTPUT_CSC_C31_B__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C31_C32_B__OUTPUT_CSC_C32_B__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C31_C32__OUTPUT_CSC_C31__SHIFT__VI   0x00000000
#define OUTPUT_CSC_C31_C32__OUTPUT_CSC_C32__SHIFT__VI   0x00000010
#define OUTPUT_CSC_C33_C34_A__OUTPUT_CSC_C33_A__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C33_C34_A__OUTPUT_CSC_C34_A__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C33_C34_B__OUTPUT_CSC_C33_B__SHIFT__VI 0x00000000
#define OUTPUT_CSC_C33_C34_B__OUTPUT_CSC_C34_B__SHIFT__VI 0x00000010
#define OUTPUT_CSC_C33_C34__OUTPUT_CSC_C33__SHIFT__VI   0x00000000
#define OUTPUT_CSC_C33_C34__OUTPUT_CSC_C34__SHIFT__VI   0x00000010
#define OUTPUT_CSC_CONTROL__OUTPUT_CSC_GRPH_MODE__SHIFT__VI 0x00000000
#define OUTPUT_CSC_CONTROL__OUTPUT_CSC_OVL_MODE__SHIFT__VI 0x00000004
#define OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS__BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS__SHIFT__VI 0x00000000
#define OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS__BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS__SHIFT__VI 0x00000007
#define OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS__BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS__SHIFT__VI 0x00000000
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__BUFFER_COMPLETION_INTERRUPT_STATUS__SHIFT__VI 0x0000001a
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__DESCRIPTOR_ERROR_INTERRUPT_ENABLE__SHIFT__VI 0x00000004
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__DESCRIPTOR_ERROR__SHIFT__VI 0x0000001c
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__FIFO_ERROR_INTERRUPT_ENABLE__SHIFT__VI 0x00000003
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__FIFO_ERROR__SHIFT__VI 0x0000001b
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__FIFO_READY__SHIFT__VI 0x0000001d
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__INTERRUPT_ON_COMPLETION_ENABLE__SHIFT__VI 0x00000002
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__STREAM_NUMBER__SHIFT__VI 0x00000014
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__STREAM_RESET__SHIFT__VI 0x00000000
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__STREAM_RUN__SHIFT__VI 0x00000001
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__STRIPE_CONTROL__SHIFT__VI 0x00000010
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__TRAFFIC_PRIORITY__SHIFT__VI 0x00000012
#define OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH__CYCLIC_BUFFER_LENGTH__SHIFT__VI 0x00000000
#define OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE__FIFO_SIZE__SHIFT__VI 0x00000000
#define OUTPUT_STREAM_DESCRIPTOR_FORMAT__BITS_PER_SAMPLE__SHIFT__VI 0x00000004
#define OUTPUT_STREAM_DESCRIPTOR_FORMAT__NUMBER_OF_CHANNELS__SHIFT__VI 0x00000000
#define OUTPUT_STREAM_DESCRIPTOR_FORMAT__SAMPLE_BASE_DIVISOR__SHIFT__VI 0x00000008
#define OUTPUT_STREAM_DESCRIPTOR_FORMAT__SAMPLE_BASE_MULTIPLE__SHIFT__VI 0x0000000b
#define OUTPUT_STREAM_DESCRIPTOR_FORMAT__SAMPLE_BASE_RATE__SHIFT__VI 0x0000000e
#define OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX__LAST_VALID_INDEX__SHIFT__VI 0x00000000
#define OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS__LINK_POSITION_IN_BUFFER_ALIAS__SHIFT__VI 0x00000000
#define OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER__LINK_POSITION_IN_BUFFER__SHIFT__VI 0x00000000
#define OUTPUT_STREAM_PAYLOAD_CAPABILITY__OUTSTRMPAY__SHIFT__VI 0x00000000
#define OUT_CLAMP_CONTROL_B_CB__OUT_CLAMP_MAX_B_CB__SHIFT__VI 0x00000000
#define OUT_CLAMP_CONTROL_B_CB__OUT_CLAMP_MIN_B_CB__SHIFT__VI 0x00000010
#define OUT_CLAMP_CONTROL_G_Y__OUT_CLAMP_MAX_G_Y__SHIFT__VI 0x00000000
#define OUT_CLAMP_CONTROL_G_Y__OUT_CLAMP_MIN_G_Y__SHIFT__VI 0x00000010
#define OUT_CLAMP_CONTROL_R_CR__OUT_CLAMP_MAX_R_CR__SHIFT__VI 0x00000000
#define OUT_CLAMP_CONTROL_R_CR__OUT_CLAMP_MIN_R_CR__SHIFT__VI 0x00000010
#define OUT_ROUND_CONTROL__OUT_ROUND_TRUNC_MODE__SHIFT__VI 0x00000000
#define OVL_CONTROL1__OVL_BANK_HEIGHT__SHIFT__VI        0x0000000b
#define OVL_CONTROL1__OVL_BANK_WIDTH__SHIFT__VI         0x00000006
#define OVL_CONTROL1__OVL_MACRO_TILE_ASPECT__SHIFT__VI  0x00000012
#define OVL_CONTROL1__OVL_MICRO_TILE_MODE__SHIFT__VI    0x0000001e
#define OVL_CONTROL1__OVL_NUM_BANKS__SHIFT__VI          0x00000002
#define OVL_CONTROL1__OVL_PIPE_CONFIG__SHIFT__VI        0x00000019
#define OVL_CONTROL1__OVL_TILE_SPLIT__SHIFT__VI         0x0000000d
#define OVL_DFQ_STATUS__OVL_SECONDARY_DFQ_NUM_ENTRIES__SHIFT__VI 0x00000004
#define OVL_SECONDARY_SURFACE_ADDRESS_HIGH__OVL_SECONDARY_SURFACE_ADDRESS_HIGH__SHIFT__VI 0x00000000
#define OVL_SECONDARY_SURFACE_ADDRESS__OVL_SECONDARY_DFQ_ENABLE__SHIFT__VI 0x00000000
#define OVL_SECONDARY_SURFACE_ADDRESS__OVL_SECONDARY_SURFACE_ADDRESS__SHIFT__VI 0x00000008
#define OVL_STEREOSYNC_FLIP__OVL_PRIMARY_SURFACE_PENDING__SHIFT__VI 0x00000010
#define OVL_STEREOSYNC_FLIP__OVL_SECONDARY_SURFACE_PENDING__SHIFT__VI 0x00000011
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_FLIP_EN__SHIFT__VI 0x00000000
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_FLIP_MODE__SHIFT__VI 0x00000008
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_SELECT_DISABLE__SHIFT__VI 0x0000001c
#define PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH__SHIFT__VI 0x0000001a
#define PB0_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_EN__SHIFT__VI 0x00000002
#define PB0_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_VAL__SHIFT__VI 0x00000003
#define PB0_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_EN__SHIFT__VI 0x00000004
#define PB0_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_VAL__SHIFT__VI 0x00000005
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L0T3__SHIFT__VI 0x00000000
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L12T15__SHIFT__VI 0x00000003
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L4T7__SHIFT__VI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L8T11__SHIFT__VI 0x00000002
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_CBI_UPDT__SHIFT__VI 0x00000004
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_CBI_UPDT_L0T3__SHIFT__VI 0x00000002
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_CBI_UPDT_L0T3__SHIFT__VI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_LINKSPEED_CBI_UPDT_L0T3__SHIFT__VI 0x00000000
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_0__SHIFT__VI 0x00000010
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_1__SHIFT__VI 0x00000014
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_2__SHIFT__VI 0x00000018
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_3__SHIFT__VI 0x0000001c
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_CBI_UPDT_L4T7__SHIFT__VI 0x00000002
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_CBI_UPDT_L4T7__SHIFT__VI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_LINKSPEED_CBI_UPDT_L4T7__SHIFT__VI 0x00000000
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_4__SHIFT__VI 0x00000010
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_5__SHIFT__VI 0x00000014
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_6__SHIFT__VI 0x00000018
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_7__SHIFT__VI 0x0000001c
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_CBI_UPDT_L8T11__SHIFT__VI 0x00000002
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_CBI_UPDT_L8T11__SHIFT__VI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_LINKSPEED_CBI_UPDT_L8T11__SHIFT__VI 0x00000000
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_10__SHIFT__VI 0x00000018
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_11__SHIFT__VI 0x0000001c
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_8__SHIFT__VI 0x00000010
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_9__SHIFT__VI 0x00000014
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_CBI_UPDT_L12T15__SHIFT__VI 0x00000002
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_CBI_UPDT_L12T15__SHIFT__VI 0x00000001
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_LINKSPEED_CBI_UPDT_L12T15__SHIFT__VI 0x00000000
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_12__SHIFT__VI 0x00000010
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_13__SHIFT__VI 0x00000014
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_14__SHIFT__VI 0x00000018
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_15__SHIFT__VI 0x0000001c
#define PB0_HW_DEBUG__HW_00_DEBUG__SHIFT__VI            0x00000000
#define PB0_HW_DEBUG__HW_01_DEBUG__SHIFT__VI            0x00000001
#define PB0_HW_DEBUG__HW_02_DEBUG__SHIFT__VI            0x00000002
#define PB0_HW_DEBUG__HW_03_DEBUG__SHIFT__VI            0x00000003
#define PB0_HW_DEBUG__HW_04_DEBUG__SHIFT__VI            0x00000004
#define PB0_HW_DEBUG__HW_05_DEBUG__SHIFT__VI            0x00000005
#define PB0_HW_DEBUG__HW_06_DEBUG__SHIFT__VI            0x00000006
#define PB0_HW_DEBUG__HW_07_DEBUG__SHIFT__VI            0x00000007
#define PB0_HW_DEBUG__HW_08_DEBUG__SHIFT__VI            0x00000008
#define PB0_HW_DEBUG__HW_09_DEBUG__SHIFT__VI            0x00000009
#define PB0_HW_DEBUG__HW_10_DEBUG__SHIFT__VI            0x0000000a
#define PB0_HW_DEBUG__HW_11_DEBUG__SHIFT__VI            0x0000000b
#define PB0_HW_DEBUG__HW_12_DEBUG__SHIFT__VI            0x0000000c
#define PB0_HW_DEBUG__HW_13_DEBUG__SHIFT__VI            0x0000000d
#define PB0_HW_DEBUG__HW_14_DEBUG__SHIFT__VI            0x0000000e
#define PB0_HW_DEBUG__HW_15_DEBUG__SHIFT__VI            0x0000000f
#define PB0_HW_DEBUG__HW_16_DEBUG__SHIFT__VI            0x00000010
#define PB0_HW_DEBUG__HW_17_DEBUG__SHIFT__VI            0x00000011
#define PB0_HW_DEBUG__HW_18_DEBUG__SHIFT__VI            0x00000012
#define PB0_HW_DEBUG__HW_19_DEBUG__SHIFT__VI            0x00000013
#define PB0_HW_DEBUG__HW_20_DEBUG__SHIFT__VI            0x00000014
#define PB0_HW_DEBUG__HW_21_DEBUG__SHIFT__VI            0x00000015
#define PB0_HW_DEBUG__HW_22_DEBUG__SHIFT__VI            0x00000016
#define PB0_HW_DEBUG__HW_23_DEBUG__SHIFT__VI            0x00000017
#define PB0_HW_DEBUG__HW_24_DEBUG__SHIFT__VI            0x00000018
#define PB0_HW_DEBUG__HW_25_DEBUG__SHIFT__VI            0x00000019
#define PB0_HW_DEBUG__HW_26_DEBUG__SHIFT__VI            0x0000001a
#define PB0_HW_DEBUG__HW_27_DEBUG__SHIFT__VI            0x0000001b
#define PB0_HW_DEBUG__HW_28_DEBUG__SHIFT__VI            0x0000001c
#define PB0_HW_DEBUG__HW_29_DEBUG__SHIFT__VI            0x0000001d
#define PB0_HW_DEBUG__HW_30_DEBUG__SHIFT__VI            0x0000001e
#define PB0_HW_DEBUG__HW_31_DEBUG__SHIFT__VI            0x0000001f
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_0__SHIFT__VI 0x00000010
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_1__SHIFT__VI 0x00000011
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_2__SHIFT__VI 0x00000012
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_3__SHIFT__VI 0x00000013
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_4__SHIFT__VI 0x00000014
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_5__SHIFT__VI 0x00000015
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_6__SHIFT__VI 0x00000016
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_7__SHIFT__VI 0x00000017
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_0__SHIFT__VI 0x00000000
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_1__SHIFT__VI 0x00000001
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_2__SHIFT__VI 0x00000002
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_3__SHIFT__VI 0x00000003
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_4__SHIFT__VI 0x00000004
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_5__SHIFT__VI 0x00000005
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_6__SHIFT__VI 0x00000006
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_7__SHIFT__VI 0x00000007
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_IGNR_PEND_PWR__SHIFT__VI 0x00000007
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_SCHL_MODE__SHIFT__VI 0x00000000
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_SCH_REQ_MODE__SHIFT__VI 0x00000005
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_DIS__SHIFT__VI 0x00000004
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_MODE__SHIFT__VI 0x00000002
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_0__SHIFT__VI 0x00000010
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_1__SHIFT__VI 0x00000011
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_2__SHIFT__VI 0x00000012
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_3__SHIFT__VI 0x00000013
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_4__SHIFT__VI 0x00000014
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_5__SHIFT__VI 0x00000015
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_6__SHIFT__VI 0x00000016
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_7__SHIFT__VI 0x00000017
#define PB0_PIF_CMD_BUS_GLB_OVRD__DEEMPH_OVRD_EN__SHIFT__VI 0x00000001
#define PB0_PIF_CMD_BUS_GLB_OVRD__DEEMPH__SHIFT__VI     0x00000006
#define PB0_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_OVRD_EN__SHIFT__VI 0x00000002
#define PB0_PIF_CMD_BUS_GLB_OVRD__PLLFREQ__SHIFT__VI    0x00000007
#define PB0_PIF_CMD_BUS_GLB_OVRD__RESPONSEMODE_PIF_OVRD__SHIFT__VI 0x00000009
#define PB0_PIF_CMD_BUS_GLB_OVRD__TXMARG_OVRD_EN__SHIFT__VI 0x00000000
#define PB0_PIF_CMD_BUS_GLB_OVRD__TXMARG__SHIFT__VI     0x00000003
#define PB0_PIF_CTRL__DTM_FORCE_FREQDIV_X1__SHIFT__VI   0x00000001
#define PB0_PIF_CTRL__PHY_RST_PWROK_VDD__SHIFT__VI      0x00000004
#define PB0_PIF_CTRL__PIF_PLL_DEGRADE_OFF_VOTE__SHIFT__VI 0x00000008
#define PB0_PIF_CTRL__PIF_PLL_DEGRADE_S2_VOTE__SHIFT__VI 0x0000000a
#define PB0_PIF_CTRL__PIF_PLL_HNDSHK_EARLY_ABORT__SHIFT__VI 0x00000002
#define PB0_PIF_CTRL__PIF_PLL_PWRDN_EARLY_EXIT__SHIFT__VI 0x00000003
#define PB0_PIF_CTRL__PIF_PLL_PWRDN_EN__SHIFT__VI       0x00000000
#define PB0_PIF_CTRL__PIF_PLL_STATUS__SHIFT__VI         0x00000006
#define PB0_PIF_CTRL__PIF_PLL_UNUSED_OFF_VOTE__SHIFT__VI 0x00000009
#define PB0_PIF_GLB_OVRD2__X16_LANE_15_0_OVRD__SHIFT__VI 0x00000014
#define PB0_PIF_GLB_OVRD2__X2_LANE_11_10_OVRD__SHIFT__VI 0x00000005
#define PB0_PIF_GLB_OVRD2__X2_LANE_13_12_OVRD__SHIFT__VI 0x00000006
#define PB0_PIF_GLB_OVRD2__X2_LANE_15_14_OVRD__SHIFT__VI 0x00000007
#define PB0_PIF_GLB_OVRD2__X2_LANE_1_0_OVRD__SHIFT__VI  0x00000000
#define PB0_PIF_GLB_OVRD2__X2_LANE_3_2_OVRD__SHIFT__VI  0x00000001
#define PB0_PIF_GLB_OVRD2__X2_LANE_5_4_OVRD__SHIFT__VI  0x00000002
#define PB0_PIF_GLB_OVRD2__X2_LANE_7_6_OVRD__SHIFT__VI  0x00000003
#define PB0_PIF_GLB_OVRD2__X2_LANE_9_8_OVRD__SHIFT__VI  0x00000004
#define PB0_PIF_GLB_OVRD2__X4_LANE_11_8_OVRD__SHIFT__VI 0x0000000a
#define PB0_PIF_GLB_OVRD2__X4_LANE_15_12_OVRD__SHIFT__VI 0x0000000b
#define PB0_PIF_GLB_OVRD2__X4_LANE_3_0_OVRD__SHIFT__VI  0x00000008
#define PB0_PIF_GLB_OVRD2__X4_LANE_7_4_OVRD__SHIFT__VI  0x00000009
#define PB0_PIF_GLB_OVRD2__X8_LANE_15_8_OVRD__SHIFT__VI 0x00000011
#define PB0_PIF_GLB_OVRD2__X8_LANE_7_0_OVRD__SHIFT__VI  0x00000010
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_EN__SHIFT__VI 0x00000010
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_0__SHIFT__VI 0x00000000
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_1__SHIFT__VI 0x00000001
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_2__SHIFT__VI 0x00000002
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_3__SHIFT__VI 0x00000003
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_4__SHIFT__VI 0x00000004
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_5__SHIFT__VI 0x00000005
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_6__SHIFT__VI 0x00000006
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_7__SHIFT__VI 0x00000007
#define PB0_PIF_HW_DEBUG__HW_00_DEBUG__SHIFT__VI        0x00000000
#define PB0_PIF_HW_DEBUG__HW_01_DEBUG__SHIFT__VI        0x00000001
#define PB0_PIF_HW_DEBUG__HW_02_DEBUG__SHIFT__VI        0x00000002
#define PB0_PIF_HW_DEBUG__HW_03_DEBUG__SHIFT__VI        0x00000003
#define PB0_PIF_HW_DEBUG__HW_04_DEBUG__SHIFT__VI        0x00000004
#define PB0_PIF_HW_DEBUG__HW_05_DEBUG__SHIFT__VI        0x00000005
#define PB0_PIF_HW_DEBUG__HW_06_DEBUG__SHIFT__VI        0x00000006
#define PB0_PIF_HW_DEBUG__HW_07_DEBUG__SHIFT__VI        0x00000007
#define PB0_PIF_HW_DEBUG__HW_08_DEBUG__SHIFT__VI        0x00000008
#define PB0_PIF_HW_DEBUG__HW_09_DEBUG__SHIFT__VI        0x00000009
#define PB0_PIF_HW_DEBUG__HW_10_DEBUG__SHIFT__VI        0x0000000a
#define PB0_PIF_HW_DEBUG__HW_11_DEBUG__SHIFT__VI        0x0000000b
#define PB0_PIF_HW_DEBUG__HW_12_DEBUG__SHIFT__VI        0x0000000c
#define PB0_PIF_HW_DEBUG__HW_13_DEBUG__SHIFT__VI        0x0000000d
#define PB0_PIF_HW_DEBUG__HW_14_DEBUG__SHIFT__VI        0x0000000e
#define PB0_PIF_HW_DEBUG__HW_15_DEBUG__SHIFT__VI        0x0000000f
#define PB0_PIF_LANE0_OVRD2__COEFFICIENTID_0__SHIFT__VI 0x00000018
#define PB0_PIF_LANE0_OVRD2__COEFFICIENT_0__SHIFT__VI   0x0000001a
#define PB0_PIF_LANE0_OVRD2__ELECIDLEDETEN_0__SHIFT__VI 0x00000012
#define PB0_PIF_LANE0_OVRD2__ENABLEFOM_0__SHIFT__VI     0x00000013
#define PB0_PIF_LANE0_OVRD2__FREQDIV_0__SHIFT__VI       0x00000003
#define PB0_PIF_LANE0_OVRD2__GANGMODE_0__SHIFT__VI      0x00000000
#define PB0_PIF_LANE0_OVRD2__LINKSPEED_0__SHIFT__VI     0x00000005
#define PB0_PIF_LANE0_OVRD2__REQUESTFOM_0__SHIFT__VI    0x00000014
#define PB0_PIF_LANE0_OVRD2__REQUESTTRK_0__SHIFT__VI    0x00000016
#define PB0_PIF_LANE0_OVRD2__REQUESTTRN_0__SHIFT__VI    0x00000017
#define PB0_PIF_LANE0_OVRD2__RESPONSEMODE_0__SHIFT__VI  0x00000015
#define PB0_PIF_LANE0_OVRD2__RXPGENABLE_0__SHIFT__VI    0x00000010
#define PB0_PIF_LANE0_OVRD2__RXPWR_0__SHIFT__VI         0x0000000d
#define PB0_PIF_LANE0_OVRD2__TWOSYMENABLE_0__SHIFT__VI  0x00000007
#define PB0_PIF_LANE0_OVRD2__TXPGENABLE_0__SHIFT__VI    0x0000000b
#define PB0_PIF_LANE0_OVRD2__TXPWR_0__SHIFT__VI         0x00000008
#define PB0_PIF_LANE0_OVRD__CDREN_OVRD_EN_0__SHIFT__VI  0x00000010
#define PB0_PIF_LANE0_OVRD__CDREN_OVRD_VAL_0__SHIFT__VI 0x00000011
#define PB0_PIF_LANE0_OVRD__COEFFICIENTID_OVRD_EN_0__SHIFT__VI 0x0000000e
#define PB0_PIF_LANE0_OVRD__COEFFICIENT_OVRD_EN_0__SHIFT__VI 0x0000000f
#define PB0_PIF_LANE0_OVRD__ELECIDLEDETEN_OVRD_EN_0__SHIFT__VI 0x00000008
#define PB0_PIF_LANE0_OVRD__ENABLEFOM_OVRD_EN_0__SHIFT__VI 0x00000009
#define PB0_PIF_LANE0_OVRD__FREQDIV_OVRD_EN_0__SHIFT__VI 0x00000001
#define PB0_PIF_LANE0_OVRD__GANGMODE_OVRD_EN_0__SHIFT__VI 0x00000000
#define PB0_PIF_LANE0_OVRD__LINKSPEED_OVRD_EN_0__SHIFT__VI 0x00000002
#define PB0_PIF_LANE0_OVRD__REQUESTFOM_OVRD_EN_0__SHIFT__VI 0x0000000a
#define PB0_PIF_LANE0_OVRD__REQUESTTRK_OVRD_EN_0__SHIFT__VI 0x0000000c
#define PB0_PIF_LANE0_OVRD__REQUESTTRN_OVRD_EN_0__SHIFT__VI 0x0000000d
#define PB0_PIF_LANE0_OVRD__RESPONSEMODE_OVRD_EN_0__SHIFT__VI 0x0000000b
#define PB0_PIF_LANE0_OVRD__RXPGENABLE_OVRD_EN_0__SHIFT__VI 0x00000007
#define PB0_PIF_LANE0_OVRD__RXPWR_OVRD_EN_0__SHIFT__VI  0x00000006
#define PB0_PIF_LANE0_OVRD__TWOSYMENABLE_OVRD_EN_0__SHIFT__VI 0x00000003
#define PB0_PIF_LANE0_OVRD__TXPGENABLE_OVRD_EN_0__SHIFT__VI 0x00000005
#define PB0_PIF_LANE0_OVRD__TXPWR_OVRD_EN_0__SHIFT__VI  0x00000004
#define PB0_PIF_LANE1_OVRD2__COEFFICIENTID_1__SHIFT__VI 0x00000018
#define PB0_PIF_LANE1_OVRD2__COEFFICIENT_1__SHIFT__VI   0x0000001a
#define PB0_PIF_LANE1_OVRD2__ELECIDLEDETEN_1__SHIFT__VI 0x00000012
#define PB0_PIF_LANE1_OVRD2__ENABLEFOM_1__SHIFT__VI     0x00000013
#define PB0_PIF_LANE1_OVRD2__FREQDIV_1__SHIFT__VI       0x00000003
#define PB0_PIF_LANE1_OVRD2__GANGMODE_1__SHIFT__VI      0x00000000
#define PB0_PIF_LANE1_OVRD2__LINKSPEED_1__SHIFT__VI     0x00000005
#define PB0_PIF_LANE1_OVRD2__REQUESTFOM_1__SHIFT__VI    0x00000014
#define PB0_PIF_LANE1_OVRD2__REQUESTTRK_1__SHIFT__VI    0x00000016
#define PB0_PIF_LANE1_OVRD2__REQUESTTRN_1__SHIFT__VI    0x00000017
#define PB0_PIF_LANE1_OVRD2__RESPONSEMODE_1__SHIFT__VI  0x00000015
#define PB0_PIF_LANE1_OVRD2__RXPGENABLE_1__SHIFT__VI    0x00000010
#define PB0_PIF_LANE1_OVRD2__RXPWR_1__SHIFT__VI         0x0000000d
#define PB0_PIF_LANE1_OVRD2__TWOSYMENABLE_1__SHIFT__VI  0x00000007
#define PB0_PIF_LANE1_OVRD2__TXPGENABLE_1__SHIFT__VI    0x0000000b
#define PB0_PIF_LANE1_OVRD2__TXPWR_1__SHIFT__VI         0x00000008
#define PB0_PIF_LANE1_OVRD__CDREN_OVRD_EN_1__SHIFT__VI  0x00000010
#define PB0_PIF_LANE1_OVRD__CDREN_OVRD_VAL_1__SHIFT__VI 0x00000011
#define PB0_PIF_LANE1_OVRD__COEFFICIENTID_OVRD_EN_1__SHIFT__VI 0x0000000e
#define PB0_PIF_LANE1_OVRD__COEFFICIENT_OVRD_EN_1__SHIFT__VI 0x0000000f
#define PB0_PIF_LANE1_OVRD__ELECIDLEDETEN_OVRD_EN_1__SHIFT__VI 0x00000008
#define PB0_PIF_LANE1_OVRD__ENABLEFOM_OVRD_EN_1__SHIFT__VI 0x00000009
#define PB0_PIF_LANE1_OVRD__FREQDIV_OVRD_EN_1__SHIFT__VI 0x00000001
#define PB0_PIF_LANE1_OVRD__GANGMODE_OVRD_EN_1__SHIFT__VI 0x00000000
#define PB0_PIF_LANE1_OVRD__LINKSPEED_OVRD_EN_1__SHIFT__VI 0x00000002
#define PB0_PIF_LANE1_OVRD__REQUESTFOM_OVRD_EN_1__SHIFT__VI 0x0000000a
#define PB0_PIF_LANE1_OVRD__REQUESTTRK_OVRD_EN_1__SHIFT__VI 0x0000000c
#define PB0_PIF_LANE1_OVRD__REQUESTTRN_OVRD_EN_1__SHIFT__VI 0x0000000d
#define PB0_PIF_LANE1_OVRD__RESPONSEMODE_OVRD_EN_1__SHIFT__VI 0x0000000b
#define PB0_PIF_LANE1_OVRD__RXPGENABLE_OVRD_EN_1__SHIFT__VI 0x00000007
#define PB0_PIF_LANE1_OVRD__RXPWR_OVRD_EN_1__SHIFT__VI  0x00000006
#define PB0_PIF_LANE1_OVRD__TWOSYMENABLE_OVRD_EN_1__SHIFT__VI 0x00000003
#define PB0_PIF_LANE1_OVRD__TXPGENABLE_OVRD_EN_1__SHIFT__VI 0x00000005
#define PB0_PIF_LANE1_OVRD__TXPWR_OVRD_EN_1__SHIFT__VI  0x00000004
#define PB0_PIF_LANE2_OVRD2__COEFFICIENTID_2__SHIFT__VI 0x00000018
#define PB0_PIF_LANE2_OVRD2__COEFFICIENT_2__SHIFT__VI   0x0000001a
#define PB0_PIF_LANE2_OVRD2__ELECIDLEDETEN_2__SHIFT__VI 0x00000012
#define PB0_PIF_LANE2_OVRD2__ENABLEFOM_2__SHIFT__VI     0x00000013
#define PB0_PIF_LANE2_OVRD2__FREQDIV_2__SHIFT__VI       0x00000003
#define PB0_PIF_LANE2_OVRD2__GANGMODE_2__SHIFT__VI      0x00000000
#define PB0_PIF_LANE2_OVRD2__LINKSPEED_2__SHIFT__VI     0x00000005
#define PB0_PIF_LANE2_OVRD2__REQUESTFOM_2__SHIFT__VI    0x00000014
#define PB0_PIF_LANE2_OVRD2__REQUESTTRK_2__SHIFT__VI    0x00000016
#define PB0_PIF_LANE2_OVRD2__REQUESTTRN_2__SHIFT__VI    0x00000017
#define PB0_PIF_LANE2_OVRD2__RESPONSEMODE_2__SHIFT__VI  0x00000015
#define PB0_PIF_LANE2_OVRD2__RXPGENABLE_2__SHIFT__VI    0x00000010
#define PB0_PIF_LANE2_OVRD2__RXPWR_2__SHIFT__VI         0x0000000d
#define PB0_PIF_LANE2_OVRD2__TWOSYMENABLE_2__SHIFT__VI  0x00000007
#define PB0_PIF_LANE2_OVRD2__TXPGENABLE_2__SHIFT__VI    0x0000000b
#define PB0_PIF_LANE2_OVRD2__TXPWR_2__SHIFT__VI         0x00000008
#define PB0_PIF_LANE2_OVRD__CDREN_OVRD_EN_2__SHIFT__VI  0x00000010
#define PB0_PIF_LANE2_OVRD__CDREN_OVRD_VAL_2__SHIFT__VI 0x00000011
#define PB0_PIF_LANE2_OVRD__COEFFICIENTID_OVRD_EN_2__SHIFT__VI 0x0000000e
#define PB0_PIF_LANE2_OVRD__COEFFICIENT_OVRD_EN_2__SHIFT__VI 0x0000000f
#define PB0_PIF_LANE2_OVRD__ELECIDLEDETEN_OVRD_EN_2__SHIFT__VI 0x00000008
#define PB0_PIF_LANE2_OVRD__ENABLEFOM_OVRD_EN_2__SHIFT__VI 0x00000009
#define PB0_PIF_LANE2_OVRD__FREQDIV_OVRD_EN_2__SHIFT__VI 0x00000001
#define PB0_PIF_LANE2_OVRD__GANGMODE_OVRD_EN_2__SHIFT__VI 0x00000000
#define PB0_PIF_LANE2_OVRD__LINKSPEED_OVRD_EN_2__SHIFT__VI 0x00000002
#define PB0_PIF_LANE2_OVRD__REQUESTFOM_OVRD_EN_2__SHIFT__VI 0x0000000a
#define PB0_PIF_LANE2_OVRD__REQUESTTRK_OVRD_EN_2__SHIFT__VI 0x0000000c
#define PB0_PIF_LANE2_OVRD__REQUESTTRN_OVRD_EN_2__SHIFT__VI 0x0000000d
#define PB0_PIF_LANE2_OVRD__RESPONSEMODE_OVRD_EN_2__SHIFT__VI 0x0000000b
#define PB0_PIF_LANE2_OVRD__RXPGENABLE_OVRD_EN_2__SHIFT__VI 0x00000007
#define PB0_PIF_LANE2_OVRD__RXPWR_OVRD_EN_2__SHIFT__VI  0x00000006
#define PB0_PIF_LANE2_OVRD__TWOSYMENABLE_OVRD_EN_2__SHIFT__VI 0x00000003
#define PB0_PIF_LANE2_OVRD__TXPGENABLE_OVRD_EN_2__SHIFT__VI 0x00000005
#define PB0_PIF_LANE2_OVRD__TXPWR_OVRD_EN_2__SHIFT__VI  0x00000004
#define PB0_PIF_LANE3_OVRD2__COEFFICIENTID_3__SHIFT__VI 0x00000018
#define PB0_PIF_LANE3_OVRD2__COEFFICIENT_3__SHIFT__VI   0x0000001a
#define PB0_PIF_LANE3_OVRD2__ELECIDLEDETEN_3__SHIFT__VI 0x00000012
#define PB0_PIF_LANE3_OVRD2__ENABLEFOM_3__SHIFT__VI     0x00000013
#define PB0_PIF_LANE3_OVRD2__FREQDIV_3__SHIFT__VI       0x00000003
#define PB0_PIF_LANE3_OVRD2__GANGMODE_3__SHIFT__VI      0x00000000
#define PB0_PIF_LANE3_OVRD2__LINKSPEED_3__SHIFT__VI     0x00000005
#define PB0_PIF_LANE3_OVRD2__REQUESTFOM_3__SHIFT__VI    0x00000014
#define PB0_PIF_LANE3_OVRD2__REQUESTTRK_3__SHIFT__VI    0x00000016
#define PB0_PIF_LANE3_OVRD2__REQUESTTRN_3__SHIFT__VI    0x00000017
#define PB0_PIF_LANE3_OVRD2__RESPONSEMODE_3__SHIFT__VI  0x00000015
#define PB0_PIF_LANE3_OVRD2__RXPGENABLE_3__SHIFT__VI    0x00000010
#define PB0_PIF_LANE3_OVRD2__RXPWR_3__SHIFT__VI         0x0000000d
#define PB0_PIF_LANE3_OVRD2__TWOSYMENABLE_3__SHIFT__VI  0x00000007
#define PB0_PIF_LANE3_OVRD2__TXPGENABLE_3__SHIFT__VI    0x0000000b
#define PB0_PIF_LANE3_OVRD2__TXPWR_3__SHIFT__VI         0x00000008
#define PB0_PIF_LANE3_OVRD__CDREN_OVRD_EN_3__SHIFT__VI  0x00000010
#define PB0_PIF_LANE3_OVRD__CDREN_OVRD_VAL_3__SHIFT__VI 0x00000011
#define PB0_PIF_LANE3_OVRD__COEFFICIENTID_OVRD_EN_3__SHIFT__VI 0x0000000e
#define PB0_PIF_LANE3_OVRD__COEFFICIENT_OVRD_EN_3__SHIFT__VI 0x0000000f
#define PB0_PIF_LANE3_OVRD__ELECIDLEDETEN_OVRD_EN_3__SHIFT__VI 0x00000008
#define PB0_PIF_LANE3_OVRD__ENABLEFOM_OVRD_EN_3__SHIFT__VI 0x00000009
#define PB0_PIF_LANE3_OVRD__FREQDIV_OVRD_EN_3__SHIFT__VI 0x00000001
#define PB0_PIF_LANE3_OVRD__GANGMODE_OVRD_EN_3__SHIFT__VI 0x00000000
#define PB0_PIF_LANE3_OVRD__LINKSPEED_OVRD_EN_3__SHIFT__VI 0x00000002
#define PB0_PIF_LANE3_OVRD__REQUESTFOM_OVRD_EN_3__SHIFT__VI 0x0000000a
#define PB0_PIF_LANE3_OVRD__REQUESTTRK_OVRD_EN_3__SHIFT__VI 0x0000000c
#define PB0_PIF_LANE3_OVRD__REQUESTTRN_OVRD_EN_3__SHIFT__VI 0x0000000d
#define PB0_PIF_LANE3_OVRD__RESPONSEMODE_OVRD_EN_3__SHIFT__VI 0x0000000b
#define PB0_PIF_LANE3_OVRD__RXPGENABLE_OVRD_EN_3__SHIFT__VI 0x00000007
#define PB0_PIF_LANE3_OVRD__RXPWR_OVRD_EN_3__SHIFT__VI  0x00000006
#define PB0_PIF_LANE3_OVRD__TWOSYMENABLE_OVRD_EN_3__SHIFT__VI 0x00000003
#define PB0_PIF_LANE3_OVRD__TXPGENABLE_OVRD_EN_3__SHIFT__VI 0x00000005
#define PB0_PIF_LANE3_OVRD__TXPWR_OVRD_EN_3__SHIFT__VI  0x00000004
#define PB0_PIF_LANE4_OVRD2__COEFFICIENTID_4__SHIFT__VI 0x00000018
#define PB0_PIF_LANE4_OVRD2__COEFFICIENT_4__SHIFT__VI   0x0000001a
#define PB0_PIF_LANE4_OVRD2__ELECIDLEDETEN_4__SHIFT__VI 0x00000012
#define PB0_PIF_LANE4_OVRD2__ENABLEFOM_4__SHIFT__VI     0x00000013
#define PB0_PIF_LANE4_OVRD2__FREQDIV_4__SHIFT__VI       0x00000003
#define PB0_PIF_LANE4_OVRD2__GANGMODE_4__SHIFT__VI      0x00000000
#define PB0_PIF_LANE4_OVRD2__LINKSPEED_4__SHIFT__VI     0x00000005
#define PB0_PIF_LANE4_OVRD2__REQUESTFOM_4__SHIFT__VI    0x00000014
#define PB0_PIF_LANE4_OVRD2__REQUESTTRK_4__SHIFT__VI    0x00000016
#define PB0_PIF_LANE4_OVRD2__REQUESTTRN_4__SHIFT__VI    0x00000017
#define PB0_PIF_LANE4_OVRD2__RESPONSEMODE_4__SHIFT__VI  0x00000015
#define PB0_PIF_LANE4_OVRD2__RXPGENABLE_4__SHIFT__VI    0x00000010
#define PB0_PIF_LANE4_OVRD2__RXPWR_4__SHIFT__VI         0x0000000d
#define PB0_PIF_LANE4_OVRD2__TWOSYMENABLE_4__SHIFT__VI  0x00000007
#define PB0_PIF_LANE4_OVRD2__TXPGENABLE_4__SHIFT__VI    0x0000000b
#define PB0_PIF_LANE4_OVRD2__TXPWR_4__SHIFT__VI         0x00000008
#define PB0_PIF_LANE4_OVRD__CDREN_OVRD_EN_4__SHIFT__VI  0x00000010
#define PB0_PIF_LANE4_OVRD__CDREN_OVRD_VAL_4__SHIFT__VI 0x00000011
#define PB0_PIF_LANE4_OVRD__COEFFICIENTID_OVRD_EN_4__SHIFT__VI 0x0000000e
#define PB0_PIF_LANE4_OVRD__COEFFICIENT_OVRD_EN_4__SHIFT__VI 0x0000000f
#define PB0_PIF_LANE4_OVRD__ELECIDLEDETEN_OVRD_EN_4__SHIFT__VI 0x00000008
#define PB0_PIF_LANE4_OVRD__ENABLEFOM_OVRD_EN_4__SHIFT__VI 0x00000009
#define PB0_PIF_LANE4_OVRD__FREQDIV_OVRD_EN_4__SHIFT__VI 0x00000001
#define PB0_PIF_LANE4_OVRD__GANGMODE_OVRD_EN_4__SHIFT__VI 0x00000000
#define PB0_PIF_LANE4_OVRD__LINKSPEED_OVRD_EN_4__SHIFT__VI 0x00000002
#define PB0_PIF_LANE4_OVRD__REQUESTFOM_OVRD_EN_4__SHIFT__VI 0x0000000a
#define PB0_PIF_LANE4_OVRD__REQUESTTRK_OVRD_EN_4__SHIFT__VI 0x0000000c
#define PB0_PIF_LANE4_OVRD__REQUESTTRN_OVRD_EN_4__SHIFT__VI 0x0000000d
#define PB0_PIF_LANE4_OVRD__RESPONSEMODE_OVRD_EN_4__SHIFT__VI 0x0000000b
#define PB0_PIF_LANE4_OVRD__RXPGENABLE_OVRD_EN_4__SHIFT__VI 0x00000007
#define PB0_PIF_LANE4_OVRD__RXPWR_OVRD_EN_4__SHIFT__VI  0x00000006
#define PB0_PIF_LANE4_OVRD__TWOSYMENABLE_OVRD_EN_4__SHIFT__VI 0x00000003
#define PB0_PIF_LANE4_OVRD__TXPGENABLE_OVRD_EN_4__SHIFT__VI 0x00000005
#define PB0_PIF_LANE4_OVRD__TXPWR_OVRD_EN_4__SHIFT__VI  0x00000004
#define PB0_PIF_LANE5_OVRD2__COEFFICIENTID_5__SHIFT__VI 0x00000018
#define PB0_PIF_LANE5_OVRD2__COEFFICIENT_5__SHIFT__VI   0x0000001a
#define PB0_PIF_LANE5_OVRD2__ELECIDLEDETEN_5__SHIFT__VI 0x00000012
#define PB0_PIF_LANE5_OVRD2__ENABLEFOM_5__SHIFT__VI     0x00000013
#define PB0_PIF_LANE5_OVRD2__FREQDIV_5__SHIFT__VI       0x00000003
#define PB0_PIF_LANE5_OVRD2__GANGMODE_5__SHIFT__VI      0x00000000
#define PB0_PIF_LANE5_OVRD2__LINKSPEED_5__SHIFT__VI     0x00000005
#define PB0_PIF_LANE5_OVRD2__REQUESTFOM_5__SHIFT__VI    0x00000014
#define PB0_PIF_LANE5_OVRD2__REQUESTTRK_5__SHIFT__VI    0x00000016
#define PB0_PIF_LANE5_OVRD2__REQUESTTRN_5__SHIFT__VI    0x00000017
#define PB0_PIF_LANE5_OVRD2__RESPONSEMODE_5__SHIFT__VI  0x00000015
#define PB0_PIF_LANE5_OVRD2__RXPGENABLE_5__SHIFT__VI    0x00000010
#define PB0_PIF_LANE5_OVRD2__RXPWR_5__SHIFT__VI         0x0000000d
#define PB0_PIF_LANE5_OVRD2__TWOSYMENABLE_5__SHIFT__VI  0x00000007
#define PB0_PIF_LANE5_OVRD2__TXPGENABLE_5__SHIFT__VI    0x0000000b
#define PB0_PIF_LANE5_OVRD2__TXPWR_5__SHIFT__VI         0x00000008
#define PB0_PIF_LANE5_OVRD__CDREN_OVRD_EN_5__SHIFT__VI  0x00000010
#define PB0_PIF_LANE5_OVRD__CDREN_OVRD_VAL_5__SHIFT__VI 0x00000011
#define PB0_PIF_LANE5_OVRD__COEFFICIENTID_OVRD_EN_5__SHIFT__VI 0x0000000e
#define PB0_PIF_LANE5_OVRD__COEFFICIENT_OVRD_EN_5__SHIFT__VI 0x0000000f
#define PB0_PIF_LANE5_OVRD__ELECIDLEDETEN_OVRD_EN_5__SHIFT__VI 0x00000008
#define PB0_PIF_LANE5_OVRD__ENABLEFOM_OVRD_EN_5__SHIFT__VI 0x00000009
#define PB0_PIF_LANE5_OVRD__FREQDIV_OVRD_EN_5__SHIFT__VI 0x00000001
#define PB0_PIF_LANE5_OVRD__GANGMODE_OVRD_EN_5__SHIFT__VI 0x00000000
#define PB0_PIF_LANE5_OVRD__LINKSPEED_OVRD_EN_5__SHIFT__VI 0x00000002
#define PB0_PIF_LANE5_OVRD__REQUESTFOM_OVRD_EN_5__SHIFT__VI 0x0000000a
#define PB0_PIF_LANE5_OVRD__REQUESTTRK_OVRD_EN_5__SHIFT__VI 0x0000000c
#define PB0_PIF_LANE5_OVRD__REQUESTTRN_OVRD_EN_5__SHIFT__VI 0x0000000d
#define PB0_PIF_LANE5_OVRD__RESPONSEMODE_OVRD_EN_5__SHIFT__VI 0x0000000b
#define PB0_PIF_LANE5_OVRD__RXPGENABLE_OVRD_EN_5__SHIFT__VI 0x00000007
#define PB0_PIF_LANE5_OVRD__RXPWR_OVRD_EN_5__SHIFT__VI  0x00000006
#define PB0_PIF_LANE5_OVRD__TWOSYMENABLE_OVRD_EN_5__SHIFT__VI 0x00000003
#define PB0_PIF_LANE5_OVRD__TXPGENABLE_OVRD_EN_5__SHIFT__VI 0x00000005
#define PB0_PIF_LANE5_OVRD__TXPWR_OVRD_EN_5__SHIFT__VI  0x00000004
#define PB0_PIF_LANE6_OVRD2__COEFFICIENTID_6__SHIFT__VI 0x00000018
#define PB0_PIF_LANE6_OVRD2__COEFFICIENT_6__SHIFT__VI   0x0000001a
#define PB0_PIF_LANE6_OVRD2__ELECIDLEDETEN_6__SHIFT__VI 0x00000012
#define PB0_PIF_LANE6_OVRD2__ENABLEFOM_6__SHIFT__VI     0x00000013
#define PB0_PIF_LANE6_OVRD2__FREQDIV_6__SHIFT__VI       0x00000003
#define PB0_PIF_LANE6_OVRD2__GANGMODE_6__SHIFT__VI      0x00000000
#define PB0_PIF_LANE6_OVRD2__LINKSPEED_6__SHIFT__VI     0x00000005
#define PB0_PIF_LANE6_OVRD2__REQUESTFOM_6__SHIFT__VI    0x00000014
#define PB0_PIF_LANE6_OVRD2__REQUESTTRK_6__SHIFT__VI    0x00000016
#define PB0_PIF_LANE6_OVRD2__REQUESTTRN_6__SHIFT__VI    0x00000017
#define PB0_PIF_LANE6_OVRD2__RESPONSEMODE_6__SHIFT__VI  0x00000015
#define PB0_PIF_LANE6_OVRD2__RXPGENABLE_6__SHIFT__VI    0x00000010
#define PB0_PIF_LANE6_OVRD2__RXPWR_6__SHIFT__VI         0x0000000d
#define PB0_PIF_LANE6_OVRD2__TWOSYMENABLE_6__SHIFT__VI  0x00000007
#define PB0_PIF_LANE6_OVRD2__TXPGENABLE_6__SHIFT__VI    0x0000000b
#define PB0_PIF_LANE6_OVRD2__TXPWR_6__SHIFT__VI         0x00000008
#define PB0_PIF_LANE6_OVRD__CDREN_OVRD_EN_6__SHIFT__VI  0x00000010
#define PB0_PIF_LANE6_OVRD__CDREN_OVRD_VAL_6__SHIFT__VI 0x00000011
#define PB0_PIF_LANE6_OVRD__COEFFICIENTID_OVRD_EN_6__SHIFT__VI 0x0000000e
#define PB0_PIF_LANE6_OVRD__COEFFICIENT_OVRD_EN_6__SHIFT__VI 0x0000000f
#define PB0_PIF_LANE6_OVRD__ELECIDLEDETEN_OVRD_EN_6__SHIFT__VI 0x00000008
#define PB0_PIF_LANE6_OVRD__ENABLEFOM_OVRD_EN_6__SHIFT__VI 0x00000009
#define PB0_PIF_LANE6_OVRD__FREQDIV_OVRD_EN_6__SHIFT__VI 0x00000001
#define PB0_PIF_LANE6_OVRD__GANGMODE_OVRD_EN_6__SHIFT__VI 0x00000000
#define PB0_PIF_LANE6_OVRD__LINKSPEED_OVRD_EN_6__SHIFT__VI 0x00000002
#define PB0_PIF_LANE6_OVRD__REQUESTFOM_OVRD_EN_6__SHIFT__VI 0x0000000a
#define PB0_PIF_LANE6_OVRD__REQUESTTRK_OVRD_EN_6__SHIFT__VI 0x0000000c
#define PB0_PIF_LANE6_OVRD__REQUESTTRN_OVRD_EN_6__SHIFT__VI 0x0000000d
#define PB0_PIF_LANE6_OVRD__RESPONSEMODE_OVRD_EN_6__SHIFT__VI 0x0000000b
#define PB0_PIF_LANE6_OVRD__RXPGENABLE_OVRD_EN_6__SHIFT__VI 0x00000007
#define PB0_PIF_LANE6_OVRD__RXPWR_OVRD_EN_6__SHIFT__VI  0x00000006
#define PB0_PIF_LANE6_OVRD__TWOSYMENABLE_OVRD_EN_6__SHIFT__VI 0x00000003
#define PB0_PIF_LANE6_OVRD__TXPGENABLE_OVRD_EN_6__SHIFT__VI 0x00000005
#define PB0_PIF_LANE6_OVRD__TXPWR_OVRD_EN_6__SHIFT__VI  0x00000004
#define PB0_PIF_LANE7_OVRD2__COEFFICIENTID_7__SHIFT__VI 0x00000018
#define PB0_PIF_LANE7_OVRD2__COEFFICIENT_7__SHIFT__VI   0x0000001a
#define PB0_PIF_LANE7_OVRD2__ELECIDLEDETEN_7__SHIFT__VI 0x00000012
#define PB0_PIF_LANE7_OVRD2__ENABLEFOM_7__SHIFT__VI     0x00000013
#define PB0_PIF_LANE7_OVRD2__FREQDIV_7__SHIFT__VI       0x00000003
#define PB0_PIF_LANE7_OVRD2__GANGMODE_7__SHIFT__VI      0x00000000
#define PB0_PIF_LANE7_OVRD2__LINKSPEED_7__SHIFT__VI     0x00000005
#define PB0_PIF_LANE7_OVRD2__REQUESTFOM_7__SHIFT__VI    0x00000014
#define PB0_PIF_LANE7_OVRD2__REQUESTTRK_7__SHIFT__VI    0x00000016
#define PB0_PIF_LANE7_OVRD2__REQUESTTRN_7__SHIFT__VI    0x00000017
#define PB0_PIF_LANE7_OVRD2__RESPONSEMODE_7__SHIFT__VI  0x00000015
#define PB0_PIF_LANE7_OVRD2__RXPGENABLE_7__SHIFT__VI    0x00000010
#define PB0_PIF_LANE7_OVRD2__RXPWR_7__SHIFT__VI         0x0000000d
#define PB0_PIF_LANE7_OVRD2__TWOSYMENABLE_7__SHIFT__VI  0x00000007
#define PB0_PIF_LANE7_OVRD2__TXPGENABLE_7__SHIFT__VI    0x0000000b
#define PB0_PIF_LANE7_OVRD2__TXPWR_7__SHIFT__VI         0x00000008
#define PB0_PIF_LANE7_OVRD__CDREN_OVRD_EN_7__SHIFT__VI  0x00000010
#define PB0_PIF_LANE7_OVRD__CDREN_OVRD_VAL_7__SHIFT__VI 0x00000011
#define PB0_PIF_LANE7_OVRD__COEFFICIENTID_OVRD_EN_7__SHIFT__VI 0x0000000e
#define PB0_PIF_LANE7_OVRD__COEFFICIENT_OVRD_EN_7__SHIFT__VI 0x0000000f
#define PB0_PIF_LANE7_OVRD__ELECIDLEDETEN_OVRD_EN_7__SHIFT__VI 0x00000008
#define PB0_PIF_LANE7_OVRD__ENABLEFOM_OVRD_EN_7__SHIFT__VI 0x00000009
#define PB0_PIF_LANE7_OVRD__FREQDIV_OVRD_EN_7__SHIFT__VI 0x00000001
#define PB0_PIF_LANE7_OVRD__GANGMODE_OVRD_EN_7__SHIFT__VI 0x00000000
#define PB0_PIF_LANE7_OVRD__LINKSPEED_OVRD_EN_7__SHIFT__VI 0x00000002
#define PB0_PIF_LANE7_OVRD__REQUESTFOM_OVRD_EN_7__SHIFT__VI 0x0000000a
#define PB0_PIF_LANE7_OVRD__REQUESTTRK_OVRD_EN_7__SHIFT__VI 0x0000000c
#define PB0_PIF_LANE7_OVRD__REQUESTTRN_OVRD_EN_7__SHIFT__VI 0x0000000d
#define PB0_PIF_LANE7_OVRD__RESPONSEMODE_OVRD_EN_7__SHIFT__VI 0x0000000b
#define PB0_PIF_LANE7_OVRD__RXPGENABLE_OVRD_EN_7__SHIFT__VI 0x00000007
#define PB0_PIF_LANE7_OVRD__RXPWR_OVRD_EN_7__SHIFT__VI  0x00000006
#define PB0_PIF_LANE7_OVRD__TWOSYMENABLE_OVRD_EN_7__SHIFT__VI 0x00000003
#define PB0_PIF_LANE7_OVRD__TXPGENABLE_OVRD_EN_7__SHIFT__VI 0x00000005
#define PB0_PIF_LANE7_OVRD__TXPWR_OVRD_EN_7__SHIFT__VI  0x00000004
#define PB0_PIF_RX_CTRL2__EI_DET_CYCLE_DIS_IN_PS1__SHIFT__VI 0x00000018
#define PB0_PIF_RX_CTRL2__EI_DET_CYCLE_MODE__SHIFT__VI  0x00000011
#define PB0_PIF_RX_CTRL2__EI_DET_OFF_TIME__SHIFT__VI    0x00000015
#define PB0_PIF_RX_CTRL2__EI_DET_ON_TIME__SHIFT__VI     0x00000013
#define PB0_PIF_RX_CTRL2__FORCE_CDREN_IN_L0S__SHIFT__VI 0x00000010
#define PB0_PIF_RX_CTRL2__RXPHYSTATUS_DELAY__SHIFT__VI  0x00000006
#define PB0_PIF_RX_CTRL2__RX_CDR_XTND_MODE__SHIFT__VI   0x00000019
#define PB0_PIF_RX_CTRL2__RX_L0S_TO_L0_DETECT_EI__SHIFT__VI 0x0000001b
#define PB0_PIF_RX_CTRL2__RX_RDY_DASRT_COUNT__SHIFT__VI 0x00000000
#define PB0_PIF_RX_CTRL2__RX_STATUS_DASRT_COUNT__SHIFT__VI 0x00000003
#define PB0_PIF_RX_CTRL__RXPWR_GATING_IN_L1__SHIFT__VI  0x00000017
#define PB0_PIF_RX_CTRL__RXPWR_GATING_IN_UNUSED__SHIFT__VI 0x00000018
#define PB0_PIF_RX_CTRL__RXPWR_IN_DEGRADE_MODE__SHIFT__VI 0x00000015
#define PB0_PIF_RX_CTRL__RXPWR_IN_DEGRADE__SHIFT__VI    0x00000009
#define PB0_PIF_RX_CTRL__RXPWR_IN_INIT__SHIFT__VI       0x0000000f
#define PB0_PIF_RX_CTRL__RXPWR_IN_OFF__SHIFT__VI        0x00000006
#define PB0_PIF_RX_CTRL__RXPWR_IN_PLL_OFF__SHIFT__VI    0x00000012
#define PB0_PIF_RX_CTRL__RXPWR_IN_S2__SHIFT__VI         0x00000000
#define PB0_PIF_RX_CTRL__RXPWR_IN_SPDCHNG__SHIFT__VI    0x00000003
#define PB0_PIF_RX_CTRL__RXPWR_IN_UNUSED_MODE__SHIFT__VI 0x00000016
#define PB0_PIF_RX_CTRL__RXPWR_IN_UNUSED__SHIFT__VI     0x0000000c
#define PB0_PIF_RX_CTRL__RX_EI_DET_IN_PS2_DEGRADE__SHIFT__VI 0x0000001a
#define PB0_PIF_RX_CTRL__RX_HLD_EIE_COUNT__SHIFT__VI    0x00000019
#define PB0_PIF_STRAP_0__STRAP_FORCE_OWN_MSTR__SHIFT__VI 0x00000005
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_12__SHIFT__VI    0x0000000c
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_13__SHIFT__VI    0x0000000d
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_14__SHIFT__VI    0x0000000e
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_15__SHIFT__VI    0x0000000f
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_16__SHIFT__VI    0x00000010
#define PB0_PIF_STRAP_0__STRAP_PIF_CDR_EN_MODE__SHIFT__VI 0x00000006
#define PB0_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS1__SHIFT__VI 0x0000000a
#define PB0_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS2__SHIFT__VI 0x0000000b
#define PB0_PIF_STRAP_0__STRAP_RX_EI_FILTER__SHIFT__VI  0x00000008
#define PB0_PIF_STRAP_0__STRAP_RX_RDY_XTND_DIS__SHIFT__VI 0x00000002
#define PB0_PIF_STRAP_0__STRAP_RX_STATUS_XTND_DIS__SHIFT__VI 0x00000004
#define PB0_PIF_STRAP_0__STRAP_TX_RDY_XTND_DIS__SHIFT__VI 0x00000001
#define PB0_PIF_STRAP_0__STRAP_TX_STATUS_XTND_DIS__SHIFT__VI 0x00000003
#define PB0_PIF_TX_CTRL2__TXPHYSTATUS_DELAY__SHIFT__VI  0x00000006
#define PB0_PIF_TX_CTRL2__TX_FIFO_INIT_UPCONFIG__SHIFT__VI 0x00000019
#define PB0_PIF_TX_CTRL2__TX_FORCE_DATA_VALID__SHIFT__VI 0x00000015
#define PB0_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MODE__SHIFT__VI 0x00000011
#define PB0_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MP__SHIFT__VI 0x00000010
#define PB0_PIF_TX_CTRL2__TX_HIZ_TO_L0_DLY__SHIFT__VI   0x0000001a
#define PB0_PIF_TX_CTRL2__TX_L0_TO_HIZ_DLY__SHIFT__VI   0x00000016
#define PB0_PIF_TX_CTRL2__TX_LINKSPEED_ACK_IN_S2__SHIFT__VI 0x0000001d
#define PB0_PIF_TX_CTRL2__TX_RDY_DASRT_COUNT__SHIFT__VI 0x00000000
#define PB0_PIF_TX_CTRL2__TX_STATUS_DASRT_COUNT__SHIFT__VI 0x00000003
#define PB0_PIF_TX_CTRL__TXPWR_GATING_IN_L1__SHIFT__VI  0x00000017
#define PB0_PIF_TX_CTRL__TXPWR_GATING_IN_UNUSED__SHIFT__VI 0x00000018
#define PB0_PIF_TX_CTRL__TXPWR_IN_DEGRADE_MODE__SHIFT__VI 0x00000015
#define PB0_PIF_TX_CTRL__TXPWR_IN_DEGRADE__SHIFT__VI    0x00000009
#define PB0_PIF_TX_CTRL__TXPWR_IN_INIT__SHIFT__VI       0x0000000f
#define PB0_PIF_TX_CTRL__TXPWR_IN_OFF__SHIFT__VI        0x00000006
#define PB0_PIF_TX_CTRL__TXPWR_IN_PLL_OFF__SHIFT__VI    0x00000012
#define PB0_PIF_TX_CTRL__TXPWR_IN_S2__SHIFT__VI         0x00000000
#define PB0_PIF_TX_CTRL__TXPWR_IN_SPDCHNG__SHIFT__VI    0x00000003
#define PB0_PIF_TX_CTRL__TXPWR_IN_UNUSED_MODE__SHIFT__VI 0x00000016
#define PB0_PIF_TX_CTRL__TXPWR_IN_UNUSED__SHIFT__VI     0x0000000c
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLFREQ_CBI_UPDT__SHIFT__VI 0x00000001
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLFREQ__SHIFT__VI 0x00000008
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLFREQ_CBI_UPDT__SHIFT__VI 0x00000001
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLFREQ__SHIFT__VI 0x00000008
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLFREQ_CBI_UPDT__SHIFT__VI 0x00000001
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLFREQ__SHIFT__VI 0x00000008
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLFREQ_CBI_UPDT__SHIFT__VI 0x00000001
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLFREQ__SHIFT__VI 0x00000008
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_GATING_EN__SHIFT__VI 0x00000011
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_GATING_EN__SHIFT__VI 0x00000012
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_GATING_EN__SHIFT__VI 0x0000000f
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_GATING_EN__SHIFT__VI 0x00000010
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN1__SHIFT__VI 0x00000003
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN2__SHIFT__VI 0x00000005
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN3__SHIFT__VI 0x00000007
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_SUB_MODE__SHIFT__VI 0x00000009
#define PB0_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN1__SHIFT__VI 0x0000000c
#define PB0_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN2__SHIFT__VI 0x0000000e
#define PB0_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN3__SHIFT__VI 0x00000010
#define PB0_RX_GLB_CTRL_REG5__RX_ADAPT_AUX_PWRON_MODE__SHIFT__VI 0x0000001f
#define PB0_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L0S_EARLY_EXIT_DIS__SHIFT__VI 0x0000001c
#define PB0_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L1_DLL_OFF__SHIFT__VI 0x0000001d
#define PB0_RX_GLB_CTRL_REG7__RX_DCLK_EN_AFTER_DLL_LOCK__SHIFT__VI 0x0000000e
#define PB0_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS2__SHIFT__VI 0x00000011
#define PB0_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS3__SHIFT__VI 0x00000010
#define PB0_RX_GLB_CTRL_REG8__RX_DLL_LOCK_TIME__SHIFT__VI 0x00000000
#define PB0_RX_GLB_CTRL_REG8__RX_DLL_PWRON_IN_RAMPDOWN__SHIFT__VI 0x00000004
#define PB0_RX_GLB_CTRL_REG8__RX_DLL_SPEEDCHANGE_RESET_TIME__SHIFT__VI 0x00000002
#define PB0_RX_GLB_CTRL_REG8__RX_FSM_L0S_IF_RX_RDY__SHIFT__VI 0x00000005
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L0T3__SHIFT__VI 0x00000004
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L12T15__SHIFT__VI 0x00000007
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L4T7__SHIFT__VI 0x00000005
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L8T11__SHIFT__VI 0x00000006
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L0T3__SHIFT__VI 0x0000000c
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L12T15__SHIFT__VI 0x0000000f
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L4T7__SHIFT__VI 0x0000000d
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L8T11__SHIFT__VI 0x0000000e
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L0T3__SHIFT__VI 0x00000010
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L12T15__SHIFT__VI 0x00000013
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L4T7__SHIFT__VI 0x00000011
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L8T11__SHIFT__VI 0x00000012
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L0T3__SHIFT__VI 0x00000008
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L12T15__SHIFT__VI 0x0000000b
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L4T7__SHIFT__VI 0x00000009
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L8T11__SHIFT__VI 0x0000000a
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L0T3__SHIFT__VI 0x00000014
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L12T15__SHIFT__VI 0x00000017
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L4T7__SHIFT__VI 0x00000015
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L8T11__SHIFT__VI 0x00000016
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L0T3__SHIFT__VI 0x00000000
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L12T15__SHIFT__VI 0x00000003
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L4T7__SHIFT__VI 0x00000001
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L8T11__SHIFT__VI 0x00000002
#define PB0_RX_LANE0_CTRL_REG0__RX_TERM_EN_0__SHIFT__VI 0x0000000e
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTTRK_0__SHIFT__VI 0x00000006
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RXEYEFOM_0__SHIFT__VI 0x0000000a
#define PB0_RX_LANE10_CTRL_REG0__RX_TERM_EN_10__SHIFT__VI 0x0000000e
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTTRK_10__SHIFT__VI 0x00000006
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RXEYEFOM_10__SHIFT__VI 0x0000000a
#define PB0_RX_LANE11_CTRL_REG0__RX_TERM_EN_11__SHIFT__VI 0x0000000e
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTTRK_11__SHIFT__VI 0x00000006
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RXEYEFOM_11__SHIFT__VI 0x0000000a
#define PB0_RX_LANE12_CTRL_REG0__RX_TERM_EN_12__SHIFT__VI 0x0000000e
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTTRK_12__SHIFT__VI 0x00000006
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RXEYEFOM_12__SHIFT__VI 0x0000000a
#define PB0_RX_LANE13_CTRL_REG0__RX_TERM_EN_13__SHIFT__VI 0x0000000e
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTTRK_13__SHIFT__VI 0x00000006
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RXEYEFOM_13__SHIFT__VI 0x0000000a
#define PB0_RX_LANE14_CTRL_REG0__RX_TERM_EN_14__SHIFT__VI 0x0000000e
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTTRK_14__SHIFT__VI 0x00000006
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RXEYEFOM_14__SHIFT__VI 0x0000000a
#define PB0_RX_LANE15_CTRL_REG0__RX_TERM_EN_15__SHIFT__VI 0x0000000e
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTTRK_15__SHIFT__VI 0x00000006
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RXEYEFOM_15__SHIFT__VI 0x0000000a
#define PB0_RX_LANE1_CTRL_REG0__RX_TERM_EN_1__SHIFT__VI 0x0000000e
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTTRK_1__SHIFT__VI 0x00000006
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RXEYEFOM_1__SHIFT__VI 0x0000000a
#define PB0_RX_LANE2_CTRL_REG0__RX_TERM_EN_2__SHIFT__VI 0x0000000e
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTTRK_2__SHIFT__VI 0x00000006
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RXEYEFOM_2__SHIFT__VI 0x0000000a
#define PB0_RX_LANE3_CTRL_REG0__RX_TERM_EN_3__SHIFT__VI 0x0000000e
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTTRK_3__SHIFT__VI 0x00000006
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RXEYEFOM_3__SHIFT__VI 0x0000000a
#define PB0_RX_LANE4_CTRL_REG0__RX_TERM_EN_4__SHIFT__VI 0x0000000e
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTTRK_4__SHIFT__VI 0x00000006
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RXEYEFOM_4__SHIFT__VI 0x0000000a
#define PB0_RX_LANE5_CTRL_REG0__RX_TERM_EN_5__SHIFT__VI 0x0000000e
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTTRK_5__SHIFT__VI 0x00000006
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RXEYEFOM_5__SHIFT__VI 0x0000000a
#define PB0_RX_LANE6_CTRL_REG0__RX_TERM_EN_6__SHIFT__VI 0x0000000e
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTTRK_6__SHIFT__VI 0x00000006
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RXEYEFOM_6__SHIFT__VI 0x0000000a
#define PB0_RX_LANE7_CTRL_REG0__RX_TERM_EN_7__SHIFT__VI 0x0000000e
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTTRK_7__SHIFT__VI 0x00000006
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RXEYEFOM_7__SHIFT__VI 0x0000000a
#define PB0_RX_LANE8_CTRL_REG0__RX_TERM_EN_8__SHIFT__VI 0x0000000e
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTTRK_8__SHIFT__VI 0x00000006
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RXEYEFOM_8__SHIFT__VI 0x0000000a
#define PB0_RX_LANE9_CTRL_REG0__RX_TERM_EN_9__SHIFT__VI 0x0000000e
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTTRK_9__SHIFT__VI 0x00000006
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RXEYEFOM_9__SHIFT__VI 0x0000000a
#define PB0_STRAP_GLB_REG0__STRAP_FORCE_LC_PLL_ON__SHIFT__VI 0x00000004
#define PB0_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_MODE__SHIFT__VI 0x00000001
#define PB0_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_SUB_ENTRY__SHIFT__VI 0x00000007
#define PB0_STRAP_GLB_REG1__STRAP_RX_ADAPT_TIME_OUT__SHIFT__VI 0x0000000b
#define PB0_STRAP_GLB_REG1__STRAP_RX_DLL_RESET_IN_SPDCHG__SHIFT__VI 0x0000000a
#define PB0_STRAP_GLB_REG1__STRAP_RX_EI_FILTER__SHIFT__VI 0x00000005
#define PB0_STRAP_GLB_REG1__STRAP_RX_L0_ENTRY_MODE__SHIFT__VI 0x00000003
#define PB0_STRAP_GLB_REG1__STRAP_RX_PS0_RDY_GEN_MODE__SHIFT__VI 0x00000008
#define PB0_STRAP_GLB_REG2__STRAP_BG_SETTLE_TIME__SHIFT__VI 0x00000007
#define PB0_STRAP_GLB_REG2__STRAP_BPHYC_PLL_RAMP_UP_TIME__SHIFT__VI 0x00000002
#define PB0_STRAP_GLB_REG2__STRAP_B_PCB_DIS0__SHIFT__VI 0x0000001c
#define PB0_STRAP_GLB_REG2__STRAP_B_PCB_DIS1__SHIFT__VI 0x0000001d
#define PB0_STRAP_GLB_REG2__STRAP_B_PCB_DRV_STR__SHIFT__VI 0x0000001e
#define PB0_STRAP_GLB_REG2__STRAP_IMPCAL_SETTLE_TIME__SHIFT__VI 0x00000005
#define PB0_STRAP_GLB_REG2__STRAP_TX_CMDET_TIME__SHIFT__VI 0x00000009
#define PB0_STRAP_GLB_REG2__STRAP_TX_STARTUP_TIME__SHIFT__VI 0x0000000b
#define PB0_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_PS4__SHIFT__VI 0x00000018
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L0T3__SHIFT__VI 0x00000008
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L12T15__SHIFT__VI 0x0000000b
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L4T7__SHIFT__VI 0x00000009
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L8T11__SHIFT__VI 0x0000000a
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L0T3__SHIFT__VI 0x0000000c
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L12T15__SHIFT__VI 0x0000000f
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L4T7__SHIFT__VI 0x0000000d
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L8T11__SHIFT__VI 0x0000000e
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L0T3__SHIFT__VI 0x00000000
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L12T15__SHIFT__VI 0x00000003
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L4T7__SHIFT__VI 0x00000001
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L8T11__SHIFT__VI 0x00000002
#define PB1_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_EN__SHIFT__VI 0x00000002
#define PB1_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_VAL__SHIFT__VI 0x00000003
#define PB1_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_EN__SHIFT__VI 0x00000004
#define PB1_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_VAL__SHIFT__VI 0x00000005
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L0T3__SHIFT__VI 0x00000000
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L12T15__SHIFT__VI 0x00000003
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L4T7__SHIFT__VI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L8T11__SHIFT__VI 0x00000002
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_CBI_UPDT__SHIFT__VI 0x00000004
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_CBI_UPDT_L0T3__SHIFT__VI 0x00000002
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_CBI_UPDT_L0T3__SHIFT__VI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_LINKSPEED_CBI_UPDT_L0T3__SHIFT__VI 0x00000000
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_0__SHIFT__VI 0x00000010
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_1__SHIFT__VI 0x00000014
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_2__SHIFT__VI 0x00000018
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_3__SHIFT__VI 0x0000001c
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_CBI_UPDT_L4T7__SHIFT__VI 0x00000002
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_CBI_UPDT_L4T7__SHIFT__VI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_LINKSPEED_CBI_UPDT_L4T7__SHIFT__VI 0x00000000
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_4__SHIFT__VI 0x00000010
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_5__SHIFT__VI 0x00000014
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_6__SHIFT__VI 0x00000018
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_7__SHIFT__VI 0x0000001c
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_CBI_UPDT_L8T11__SHIFT__VI 0x00000002
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_CBI_UPDT_L8T11__SHIFT__VI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_LINKSPEED_CBI_UPDT_L8T11__SHIFT__VI 0x00000000
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_10__SHIFT__VI 0x00000018
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_11__SHIFT__VI 0x0000001c
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_8__SHIFT__VI 0x00000010
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_9__SHIFT__VI 0x00000014
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_CBI_UPDT_L12T15__SHIFT__VI 0x00000002
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_CBI_UPDT_L12T15__SHIFT__VI 0x00000001
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_LINKSPEED_CBI_UPDT_L12T15__SHIFT__VI 0x00000000
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_12__SHIFT__VI 0x00000010
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_13__SHIFT__VI 0x00000014
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_14__SHIFT__VI 0x00000018
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_15__SHIFT__VI 0x0000001c
#define PB1_HW_DEBUG__HW_00_DEBUG__SHIFT__VI            0x00000000
#define PB1_HW_DEBUG__HW_01_DEBUG__SHIFT__VI            0x00000001
#define PB1_HW_DEBUG__HW_02_DEBUG__SHIFT__VI            0x00000002
#define PB1_HW_DEBUG__HW_03_DEBUG__SHIFT__VI            0x00000003
#define PB1_HW_DEBUG__HW_04_DEBUG__SHIFT__VI            0x00000004
#define PB1_HW_DEBUG__HW_05_DEBUG__SHIFT__VI            0x00000005
#define PB1_HW_DEBUG__HW_06_DEBUG__SHIFT__VI            0x00000006
#define PB1_HW_DEBUG__HW_07_DEBUG__SHIFT__VI            0x00000007
#define PB1_HW_DEBUG__HW_08_DEBUG__SHIFT__VI            0x00000008
#define PB1_HW_DEBUG__HW_09_DEBUG__SHIFT__VI            0x00000009
#define PB1_HW_DEBUG__HW_10_DEBUG__SHIFT__VI            0x0000000a
#define PB1_HW_DEBUG__HW_11_DEBUG__SHIFT__VI            0x0000000b
#define PB1_HW_DEBUG__HW_12_DEBUG__SHIFT__VI            0x0000000c
#define PB1_HW_DEBUG__HW_13_DEBUG__SHIFT__VI            0x0000000d
#define PB1_HW_DEBUG__HW_14_DEBUG__SHIFT__VI            0x0000000e
#define PB1_HW_DEBUG__HW_15_DEBUG__SHIFT__VI            0x0000000f
#define PB1_HW_DEBUG__HW_16_DEBUG__SHIFT__VI            0x00000010
#define PB1_HW_DEBUG__HW_17_DEBUG__SHIFT__VI            0x00000011
#define PB1_HW_DEBUG__HW_18_DEBUG__SHIFT__VI            0x00000012
#define PB1_HW_DEBUG__HW_19_DEBUG__SHIFT__VI            0x00000013
#define PB1_HW_DEBUG__HW_20_DEBUG__SHIFT__VI            0x00000014
#define PB1_HW_DEBUG__HW_21_DEBUG__SHIFT__VI            0x00000015
#define PB1_HW_DEBUG__HW_22_DEBUG__SHIFT__VI            0x00000016
#define PB1_HW_DEBUG__HW_23_DEBUG__SHIFT__VI            0x00000017
#define PB1_HW_DEBUG__HW_24_DEBUG__SHIFT__VI            0x00000018
#define PB1_HW_DEBUG__HW_25_DEBUG__SHIFT__VI            0x00000019
#define PB1_HW_DEBUG__HW_26_DEBUG__SHIFT__VI            0x0000001a
#define PB1_HW_DEBUG__HW_27_DEBUG__SHIFT__VI            0x0000001b
#define PB1_HW_DEBUG__HW_28_DEBUG__SHIFT__VI            0x0000001c
#define PB1_HW_DEBUG__HW_29_DEBUG__SHIFT__VI            0x0000001d
#define PB1_HW_DEBUG__HW_30_DEBUG__SHIFT__VI            0x0000001e
#define PB1_HW_DEBUG__HW_31_DEBUG__SHIFT__VI            0x0000001f
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_0__SHIFT__VI 0x00000010
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_1__SHIFT__VI 0x00000011
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_2__SHIFT__VI 0x00000012
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_3__SHIFT__VI 0x00000013
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_4__SHIFT__VI 0x00000014
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_5__SHIFT__VI 0x00000015
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_6__SHIFT__VI 0x00000016
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_7__SHIFT__VI 0x00000017
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_0__SHIFT__VI 0x00000000
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_1__SHIFT__VI 0x00000001
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_2__SHIFT__VI 0x00000002
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_3__SHIFT__VI 0x00000003
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_4__SHIFT__VI 0x00000004
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_5__SHIFT__VI 0x00000005
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_6__SHIFT__VI 0x00000006
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_7__SHIFT__VI 0x00000007
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_IGNR_PEND_PWR__SHIFT__VI 0x00000007
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_SCHL_MODE__SHIFT__VI 0x00000000
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_SCH_REQ_MODE__SHIFT__VI 0x00000005
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_DIS__SHIFT__VI 0x00000004
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_MODE__SHIFT__VI 0x00000002
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_0__SHIFT__VI 0x00000010
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_1__SHIFT__VI 0x00000011
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_2__SHIFT__VI 0x00000012
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_3__SHIFT__VI 0x00000013
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_4__SHIFT__VI 0x00000014
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_5__SHIFT__VI 0x00000015
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_6__SHIFT__VI 0x00000016
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_7__SHIFT__VI 0x00000017
#define PB1_PIF_CMD_BUS_GLB_OVRD__DEEMPH_OVRD_EN__SHIFT__VI 0x00000001
#define PB1_PIF_CMD_BUS_GLB_OVRD__DEEMPH__SHIFT__VI     0x00000006
#define PB1_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_OVRD_EN__SHIFT__VI 0x00000002
#define PB1_PIF_CMD_BUS_GLB_OVRD__PLLFREQ__SHIFT__VI    0x00000007
#define PB1_PIF_CMD_BUS_GLB_OVRD__RESPONSEMODE_PIF_OVRD__SHIFT__VI 0x00000009
#define PB1_PIF_CMD_BUS_GLB_OVRD__TXMARG_OVRD_EN__SHIFT__VI 0x00000000
#define PB1_PIF_CMD_BUS_GLB_OVRD__TXMARG__SHIFT__VI     0x00000003
#define PB1_PIF_CTRL__DTM_FORCE_FREQDIV_X1__SHIFT__VI   0x00000001
#define PB1_PIF_CTRL__PHY_RST_PWROK_VDD__SHIFT__VI      0x00000004
#define PB1_PIF_CTRL__PIF_PLL_DEGRADE_OFF_VOTE__SHIFT__VI 0x00000008
#define PB1_PIF_CTRL__PIF_PLL_DEGRADE_S2_VOTE__SHIFT__VI 0x0000000a
#define PB1_PIF_CTRL__PIF_PLL_HNDSHK_EARLY_ABORT__SHIFT__VI 0x00000002
#define PB1_PIF_CTRL__PIF_PLL_PWRDN_EARLY_EXIT__SHIFT__VI 0x00000003
#define PB1_PIF_CTRL__PIF_PLL_PWRDN_EN__SHIFT__VI       0x00000000
#define PB1_PIF_CTRL__PIF_PLL_STATUS__SHIFT__VI         0x00000006
#define PB1_PIF_CTRL__PIF_PLL_UNUSED_OFF_VOTE__SHIFT__VI 0x00000009
#define PB1_PIF_GLB_OVRD2__X16_LANE_15_0_OVRD__SHIFT__VI 0x00000014
#define PB1_PIF_GLB_OVRD2__X2_LANE_11_10_OVRD__SHIFT__VI 0x00000005
#define PB1_PIF_GLB_OVRD2__X2_LANE_13_12_OVRD__SHIFT__VI 0x00000006
#define PB1_PIF_GLB_OVRD2__X2_LANE_15_14_OVRD__SHIFT__VI 0x00000007
#define PB1_PIF_GLB_OVRD2__X2_LANE_1_0_OVRD__SHIFT__VI  0x00000000
#define PB1_PIF_GLB_OVRD2__X2_LANE_3_2_OVRD__SHIFT__VI  0x00000001
#define PB1_PIF_GLB_OVRD2__X2_LANE_5_4_OVRD__SHIFT__VI  0x00000002
#define PB1_PIF_GLB_OVRD2__X2_LANE_7_6_OVRD__SHIFT__VI  0x00000003
#define PB1_PIF_GLB_OVRD2__X2_LANE_9_8_OVRD__SHIFT__VI  0x00000004
#define PB1_PIF_GLB_OVRD2__X4_LANE_11_8_OVRD__SHIFT__VI 0x0000000a
#define PB1_PIF_GLB_OVRD2__X4_LANE_15_12_OVRD__SHIFT__VI 0x0000000b
#define PB1_PIF_GLB_OVRD2__X4_LANE_3_0_OVRD__SHIFT__VI  0x00000008
#define PB1_PIF_GLB_OVRD2__X4_LANE_7_4_OVRD__SHIFT__VI  0x00000009
#define PB1_PIF_GLB_OVRD2__X8_LANE_15_8_OVRD__SHIFT__VI 0x00000011
#define PB1_PIF_GLB_OVRD2__X8_LANE_7_0_OVRD__SHIFT__VI  0x00000010
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_EN__SHIFT__VI 0x00000010
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_0__SHIFT__VI 0x00000000
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_1__SHIFT__VI 0x00000001
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_2__SHIFT__VI 0x00000002
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_3__SHIFT__VI 0x00000003
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_4__SHIFT__VI 0x00000004
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_5__SHIFT__VI 0x00000005
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_6__SHIFT__VI 0x00000006
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_7__SHIFT__VI 0x00000007
#define PB1_PIF_HW_DEBUG__HW_00_DEBUG__SHIFT__VI        0x00000000
#define PB1_PIF_HW_DEBUG__HW_01_DEBUG__SHIFT__VI        0x00000001
#define PB1_PIF_HW_DEBUG__HW_02_DEBUG__SHIFT__VI        0x00000002
#define PB1_PIF_HW_DEBUG__HW_03_DEBUG__SHIFT__VI        0x00000003
#define PB1_PIF_HW_DEBUG__HW_04_DEBUG__SHIFT__VI        0x00000004
#define PB1_PIF_HW_DEBUG__HW_05_DEBUG__SHIFT__VI        0x00000005
#define PB1_PIF_HW_DEBUG__HW_06_DEBUG__SHIFT__VI        0x00000006
#define PB1_PIF_HW_DEBUG__HW_07_DEBUG__SHIFT__VI        0x00000007
#define PB1_PIF_HW_DEBUG__HW_08_DEBUG__SHIFT__VI        0x00000008
#define PB1_PIF_HW_DEBUG__HW_09_DEBUG__SHIFT__VI        0x00000009
#define PB1_PIF_HW_DEBUG__HW_10_DEBUG__SHIFT__VI        0x0000000a
#define PB1_PIF_HW_DEBUG__HW_11_DEBUG__SHIFT__VI        0x0000000b
#define PB1_PIF_HW_DEBUG__HW_12_DEBUG__SHIFT__VI        0x0000000c
#define PB1_PIF_HW_DEBUG__HW_13_DEBUG__SHIFT__VI        0x0000000d
#define PB1_PIF_HW_DEBUG__HW_14_DEBUG__SHIFT__VI        0x0000000e
#define PB1_PIF_HW_DEBUG__HW_15_DEBUG__SHIFT__VI        0x0000000f
#define PB1_PIF_LANE0_OVRD2__COEFFICIENTID_0__SHIFT__VI 0x00000018
#define PB1_PIF_LANE0_OVRD2__COEFFICIENT_0__SHIFT__VI   0x0000001a
#define PB1_PIF_LANE0_OVRD2__ELECIDLEDETEN_0__SHIFT__VI 0x00000012
#define PB1_PIF_LANE0_OVRD2__ENABLEFOM_0__SHIFT__VI     0x00000013
#define PB1_PIF_LANE0_OVRD2__FREQDIV_0__SHIFT__VI       0x00000003
#define PB1_PIF_LANE0_OVRD2__GANGMODE_0__SHIFT__VI      0x00000000
#define PB1_PIF_LANE0_OVRD2__LINKSPEED_0__SHIFT__VI     0x00000005
#define PB1_PIF_LANE0_OVRD2__REQUESTFOM_0__SHIFT__VI    0x00000014
#define PB1_PIF_LANE0_OVRD2__REQUESTTRK_0__SHIFT__VI    0x00000016
#define PB1_PIF_LANE0_OVRD2__REQUESTTRN_0__SHIFT__VI    0x00000017
#define PB1_PIF_LANE0_OVRD2__RESPONSEMODE_0__SHIFT__VI  0x00000015
#define PB1_PIF_LANE0_OVRD2__RXPGENABLE_0__SHIFT__VI    0x00000010
#define PB1_PIF_LANE0_OVRD2__RXPWR_0__SHIFT__VI         0x0000000d
#define PB1_PIF_LANE0_OVRD2__TWOSYMENABLE_0__SHIFT__VI  0x00000007
#define PB1_PIF_LANE0_OVRD2__TXPGENABLE_0__SHIFT__VI    0x0000000b
#define PB1_PIF_LANE0_OVRD2__TXPWR_0__SHIFT__VI         0x00000008
#define PB1_PIF_LANE0_OVRD__CDREN_OVRD_EN_0__SHIFT__VI  0x00000010
#define PB1_PIF_LANE0_OVRD__CDREN_OVRD_VAL_0__SHIFT__VI 0x00000011
#define PB1_PIF_LANE0_OVRD__COEFFICIENTID_OVRD_EN_0__SHIFT__VI 0x0000000e
#define PB1_PIF_LANE0_OVRD__COEFFICIENT_OVRD_EN_0__SHIFT__VI 0x0000000f
#define PB1_PIF_LANE0_OVRD__ELECIDLEDETEN_OVRD_EN_0__SHIFT__VI 0x00000008
#define PB1_PIF_LANE0_OVRD__ENABLEFOM_OVRD_EN_0__SHIFT__VI 0x00000009
#define PB1_PIF_LANE0_OVRD__FREQDIV_OVRD_EN_0__SHIFT__VI 0x00000001
#define PB1_PIF_LANE0_OVRD__GANGMODE_OVRD_EN_0__SHIFT__VI 0x00000000
#define PB1_PIF_LANE0_OVRD__LINKSPEED_OVRD_EN_0__SHIFT__VI 0x00000002
#define PB1_PIF_LANE0_OVRD__REQUESTFOM_OVRD_EN_0__SHIFT__VI 0x0000000a
#define PB1_PIF_LANE0_OVRD__REQUESTTRK_OVRD_EN_0__SHIFT__VI 0x0000000c
#define PB1_PIF_LANE0_OVRD__REQUESTTRN_OVRD_EN_0__SHIFT__VI 0x0000000d
#define PB1_PIF_LANE0_OVRD__RESPONSEMODE_OVRD_EN_0__SHIFT__VI 0x0000000b
#define PB1_PIF_LANE0_OVRD__RXPGENABLE_OVRD_EN_0__SHIFT__VI 0x00000007
#define PB1_PIF_LANE0_OVRD__RXPWR_OVRD_EN_0__SHIFT__VI  0x00000006
#define PB1_PIF_LANE0_OVRD__TWOSYMENABLE_OVRD_EN_0__SHIFT__VI 0x00000003
#define PB1_PIF_LANE0_OVRD__TXPGENABLE_OVRD_EN_0__SHIFT__VI 0x00000005
#define PB1_PIF_LANE0_OVRD__TXPWR_OVRD_EN_0__SHIFT__VI  0x00000004
#define PB1_PIF_LANE1_OVRD2__COEFFICIENTID_1__SHIFT__VI 0x00000018
#define PB1_PIF_LANE1_OVRD2__COEFFICIENT_1__SHIFT__VI   0x0000001a
#define PB1_PIF_LANE1_OVRD2__ELECIDLEDETEN_1__SHIFT__VI 0x00000012
#define PB1_PIF_LANE1_OVRD2__ENABLEFOM_1__SHIFT__VI     0x00000013
#define PB1_PIF_LANE1_OVRD2__FREQDIV_1__SHIFT__VI       0x00000003
#define PB1_PIF_LANE1_OVRD2__GANGMODE_1__SHIFT__VI      0x00000000
#define PB1_PIF_LANE1_OVRD2__LINKSPEED_1__SHIFT__VI     0x00000005
#define PB1_PIF_LANE1_OVRD2__REQUESTFOM_1__SHIFT__VI    0x00000014
#define PB1_PIF_LANE1_OVRD2__REQUESTTRK_1__SHIFT__VI    0x00000016
#define PB1_PIF_LANE1_OVRD2__REQUESTTRN_1__SHIFT__VI    0x00000017
#define PB1_PIF_LANE1_OVRD2__RESPONSEMODE_1__SHIFT__VI  0x00000015
#define PB1_PIF_LANE1_OVRD2__RXPGENABLE_1__SHIFT__VI    0x00000010
#define PB1_PIF_LANE1_OVRD2__RXPWR_1__SHIFT__VI         0x0000000d
#define PB1_PIF_LANE1_OVRD2__TWOSYMENABLE_1__SHIFT__VI  0x00000007
#define PB1_PIF_LANE1_OVRD2__TXPGENABLE_1__SHIFT__VI    0x0000000b
#define PB1_PIF_LANE1_OVRD2__TXPWR_1__SHIFT__VI         0x00000008
#define PB1_PIF_LANE1_OVRD__CDREN_OVRD_EN_1__SHIFT__VI  0x00000010
#define PB1_PIF_LANE1_OVRD__CDREN_OVRD_VAL_1__SHIFT__VI 0x00000011
#define PB1_PIF_LANE1_OVRD__COEFFICIENTID_OVRD_EN_1__SHIFT__VI 0x0000000e
#define PB1_PIF_LANE1_OVRD__COEFFICIENT_OVRD_EN_1__SHIFT__VI 0x0000000f
#define PB1_PIF_LANE1_OVRD__ELECIDLEDETEN_OVRD_EN_1__SHIFT__VI 0x00000008
#define PB1_PIF_LANE1_OVRD__ENABLEFOM_OVRD_EN_1__SHIFT__VI 0x00000009
#define PB1_PIF_LANE1_OVRD__FREQDIV_OVRD_EN_1__SHIFT__VI 0x00000001
#define PB1_PIF_LANE1_OVRD__GANGMODE_OVRD_EN_1__SHIFT__VI 0x00000000
#define PB1_PIF_LANE1_OVRD__LINKSPEED_OVRD_EN_1__SHIFT__VI 0x00000002
#define PB1_PIF_LANE1_OVRD__REQUESTFOM_OVRD_EN_1__SHIFT__VI 0x0000000a
#define PB1_PIF_LANE1_OVRD__REQUESTTRK_OVRD_EN_1__SHIFT__VI 0x0000000c
#define PB1_PIF_LANE1_OVRD__REQUESTTRN_OVRD_EN_1__SHIFT__VI 0x0000000d
#define PB1_PIF_LANE1_OVRD__RESPONSEMODE_OVRD_EN_1__SHIFT__VI 0x0000000b
#define PB1_PIF_LANE1_OVRD__RXPGENABLE_OVRD_EN_1__SHIFT__VI 0x00000007
#define PB1_PIF_LANE1_OVRD__RXPWR_OVRD_EN_1__SHIFT__VI  0x00000006
#define PB1_PIF_LANE1_OVRD__TWOSYMENABLE_OVRD_EN_1__SHIFT__VI 0x00000003
#define PB1_PIF_LANE1_OVRD__TXPGENABLE_OVRD_EN_1__SHIFT__VI 0x00000005
#define PB1_PIF_LANE1_OVRD__TXPWR_OVRD_EN_1__SHIFT__VI  0x00000004
#define PB1_PIF_LANE2_OVRD2__COEFFICIENTID_2__SHIFT__VI 0x00000018
#define PB1_PIF_LANE2_OVRD2__COEFFICIENT_2__SHIFT__VI   0x0000001a
#define PB1_PIF_LANE2_OVRD2__ELECIDLEDETEN_2__SHIFT__VI 0x00000012
#define PB1_PIF_LANE2_OVRD2__ENABLEFOM_2__SHIFT__VI     0x00000013
#define PB1_PIF_LANE2_OVRD2__FREQDIV_2__SHIFT__VI       0x00000003
#define PB1_PIF_LANE2_OVRD2__GANGMODE_2__SHIFT__VI      0x00000000
#define PB1_PIF_LANE2_OVRD2__LINKSPEED_2__SHIFT__VI     0x00000005
#define PB1_PIF_LANE2_OVRD2__REQUESTFOM_2__SHIFT__VI    0x00000014
#define PB1_PIF_LANE2_OVRD2__REQUESTTRK_2__SHIFT__VI    0x00000016
#define PB1_PIF_LANE2_OVRD2__REQUESTTRN_2__SHIFT__VI    0x00000017
#define PB1_PIF_LANE2_OVRD2__RESPONSEMODE_2__SHIFT__VI  0x00000015
#define PB1_PIF_LANE2_OVRD2__RXPGENABLE_2__SHIFT__VI    0x00000010
#define PB1_PIF_LANE2_OVRD2__RXPWR_2__SHIFT__VI         0x0000000d
#define PB1_PIF_LANE2_OVRD2__TWOSYMENABLE_2__SHIFT__VI  0x00000007
#define PB1_PIF_LANE2_OVRD2__TXPGENABLE_2__SHIFT__VI    0x0000000b
#define PB1_PIF_LANE2_OVRD2__TXPWR_2__SHIFT__VI         0x00000008
#define PB1_PIF_LANE2_OVRD__CDREN_OVRD_EN_2__SHIFT__VI  0x00000010
#define PB1_PIF_LANE2_OVRD__CDREN_OVRD_VAL_2__SHIFT__VI 0x00000011
#define PB1_PIF_LANE2_OVRD__COEFFICIENTID_OVRD_EN_2__SHIFT__VI 0x0000000e
#define PB1_PIF_LANE2_OVRD__COEFFICIENT_OVRD_EN_2__SHIFT__VI 0x0000000f
#define PB1_PIF_LANE2_OVRD__ELECIDLEDETEN_OVRD_EN_2__SHIFT__VI 0x00000008
#define PB1_PIF_LANE2_OVRD__ENABLEFOM_OVRD_EN_2__SHIFT__VI 0x00000009
#define PB1_PIF_LANE2_OVRD__FREQDIV_OVRD_EN_2__SHIFT__VI 0x00000001
#define PB1_PIF_LANE2_OVRD__GANGMODE_OVRD_EN_2__SHIFT__VI 0x00000000
#define PB1_PIF_LANE2_OVRD__LINKSPEED_OVRD_EN_2__SHIFT__VI 0x00000002
#define PB1_PIF_LANE2_OVRD__REQUESTFOM_OVRD_EN_2__SHIFT__VI 0x0000000a
#define PB1_PIF_LANE2_OVRD__REQUESTTRK_OVRD_EN_2__SHIFT__VI 0x0000000c
#define PB1_PIF_LANE2_OVRD__REQUESTTRN_OVRD_EN_2__SHIFT__VI 0x0000000d
#define PB1_PIF_LANE2_OVRD__RESPONSEMODE_OVRD_EN_2__SHIFT__VI 0x0000000b
#define PB1_PIF_LANE2_OVRD__RXPGENABLE_OVRD_EN_2__SHIFT__VI 0x00000007
#define PB1_PIF_LANE2_OVRD__RXPWR_OVRD_EN_2__SHIFT__VI  0x00000006
#define PB1_PIF_LANE2_OVRD__TWOSYMENABLE_OVRD_EN_2__SHIFT__VI 0x00000003
#define PB1_PIF_LANE2_OVRD__TXPGENABLE_OVRD_EN_2__SHIFT__VI 0x00000005
#define PB1_PIF_LANE2_OVRD__TXPWR_OVRD_EN_2__SHIFT__VI  0x00000004
#define PB1_PIF_LANE3_OVRD2__COEFFICIENTID_3__SHIFT__VI 0x00000018
#define PB1_PIF_LANE3_OVRD2__COEFFICIENT_3__SHIFT__VI   0x0000001a
#define PB1_PIF_LANE3_OVRD2__ELECIDLEDETEN_3__SHIFT__VI 0x00000012
#define PB1_PIF_LANE3_OVRD2__ENABLEFOM_3__SHIFT__VI     0x00000013
#define PB1_PIF_LANE3_OVRD2__FREQDIV_3__SHIFT__VI       0x00000003
#define PB1_PIF_LANE3_OVRD2__GANGMODE_3__SHIFT__VI      0x00000000
#define PB1_PIF_LANE3_OVRD2__LINKSPEED_3__SHIFT__VI     0x00000005
#define PB1_PIF_LANE3_OVRD2__REQUESTFOM_3__SHIFT__VI    0x00000014
#define PB1_PIF_LANE3_OVRD2__REQUESTTRK_3__SHIFT__VI    0x00000016
#define PB1_PIF_LANE3_OVRD2__REQUESTTRN_3__SHIFT__VI    0x00000017
#define PB1_PIF_LANE3_OVRD2__RESPONSEMODE_3__SHIFT__VI  0x00000015
#define PB1_PIF_LANE3_OVRD2__RXPGENABLE_3__SHIFT__VI    0x00000010
#define PB1_PIF_LANE3_OVRD2__RXPWR_3__SHIFT__VI         0x0000000d
#define PB1_PIF_LANE3_OVRD2__TWOSYMENABLE_3__SHIFT__VI  0x00000007
#define PB1_PIF_LANE3_OVRD2__TXPGENABLE_3__SHIFT__VI    0x0000000b
#define PB1_PIF_LANE3_OVRD2__TXPWR_3__SHIFT__VI         0x00000008
#define PB1_PIF_LANE3_OVRD__CDREN_OVRD_EN_3__SHIFT__VI  0x00000010
#define PB1_PIF_LANE3_OVRD__CDREN_OVRD_VAL_3__SHIFT__VI 0x00000011
#define PB1_PIF_LANE3_OVRD__COEFFICIENTID_OVRD_EN_3__SHIFT__VI 0x0000000e
#define PB1_PIF_LANE3_OVRD__COEFFICIENT_OVRD_EN_3__SHIFT__VI 0x0000000f
#define PB1_PIF_LANE3_OVRD__ELECIDLEDETEN_OVRD_EN_3__SHIFT__VI 0x00000008
#define PB1_PIF_LANE3_OVRD__ENABLEFOM_OVRD_EN_3__SHIFT__VI 0x00000009
#define PB1_PIF_LANE3_OVRD__FREQDIV_OVRD_EN_3__SHIFT__VI 0x00000001
#define PB1_PIF_LANE3_OVRD__GANGMODE_OVRD_EN_3__SHIFT__VI 0x00000000
#define PB1_PIF_LANE3_OVRD__LINKSPEED_OVRD_EN_3__SHIFT__VI 0x00000002
#define PB1_PIF_LANE3_OVRD__REQUESTFOM_OVRD_EN_3__SHIFT__VI 0x0000000a
#define PB1_PIF_LANE3_OVRD__REQUESTTRK_OVRD_EN_3__SHIFT__VI 0x0000000c
#define PB1_PIF_LANE3_OVRD__REQUESTTRN_OVRD_EN_3__SHIFT__VI 0x0000000d
#define PB1_PIF_LANE3_OVRD__RESPONSEMODE_OVRD_EN_3__SHIFT__VI 0x0000000b
#define PB1_PIF_LANE3_OVRD__RXPGENABLE_OVRD_EN_3__SHIFT__VI 0x00000007
#define PB1_PIF_LANE3_OVRD__RXPWR_OVRD_EN_3__SHIFT__VI  0x00000006
#define PB1_PIF_LANE3_OVRD__TWOSYMENABLE_OVRD_EN_3__SHIFT__VI 0x00000003
#define PB1_PIF_LANE3_OVRD__TXPGENABLE_OVRD_EN_3__SHIFT__VI 0x00000005
#define PB1_PIF_LANE3_OVRD__TXPWR_OVRD_EN_3__SHIFT__VI  0x00000004
#define PB1_PIF_LANE4_OVRD2__COEFFICIENTID_4__SHIFT__VI 0x00000018
#define PB1_PIF_LANE4_OVRD2__COEFFICIENT_4__SHIFT__VI   0x0000001a
#define PB1_PIF_LANE4_OVRD2__ELECIDLEDETEN_4__SHIFT__VI 0x00000012
#define PB1_PIF_LANE4_OVRD2__ENABLEFOM_4__SHIFT__VI     0x00000013
#define PB1_PIF_LANE4_OVRD2__FREQDIV_4__SHIFT__VI       0x00000003
#define PB1_PIF_LANE4_OVRD2__GANGMODE_4__SHIFT__VI      0x00000000
#define PB1_PIF_LANE4_OVRD2__LINKSPEED_4__SHIFT__VI     0x00000005
#define PB1_PIF_LANE4_OVRD2__REQUESTFOM_4__SHIFT__VI    0x00000014
#define PB1_PIF_LANE4_OVRD2__REQUESTTRK_4__SHIFT__VI    0x00000016
#define PB1_PIF_LANE4_OVRD2__REQUESTTRN_4__SHIFT__VI    0x00000017
#define PB1_PIF_LANE4_OVRD2__RESPONSEMODE_4__SHIFT__VI  0x00000015
#define PB1_PIF_LANE4_OVRD2__RXPGENABLE_4__SHIFT__VI    0x00000010
#define PB1_PIF_LANE4_OVRD2__RXPWR_4__SHIFT__VI         0x0000000d
#define PB1_PIF_LANE4_OVRD2__TWOSYMENABLE_4__SHIFT__VI  0x00000007
#define PB1_PIF_LANE4_OVRD2__TXPGENABLE_4__SHIFT__VI    0x0000000b
#define PB1_PIF_LANE4_OVRD2__TXPWR_4__SHIFT__VI         0x00000008
#define PB1_PIF_LANE4_OVRD__CDREN_OVRD_EN_4__SHIFT__VI  0x00000010
#define PB1_PIF_LANE4_OVRD__CDREN_OVRD_VAL_4__SHIFT__VI 0x00000011
#define PB1_PIF_LANE4_OVRD__COEFFICIENTID_OVRD_EN_4__SHIFT__VI 0x0000000e
#define PB1_PIF_LANE4_OVRD__COEFFICIENT_OVRD_EN_4__SHIFT__VI 0x0000000f
#define PB1_PIF_LANE4_OVRD__ELECIDLEDETEN_OVRD_EN_4__SHIFT__VI 0x00000008
#define PB1_PIF_LANE4_OVRD__ENABLEFOM_OVRD_EN_4__SHIFT__VI 0x00000009
#define PB1_PIF_LANE4_OVRD__FREQDIV_OVRD_EN_4__SHIFT__VI 0x00000001
#define PB1_PIF_LANE4_OVRD__GANGMODE_OVRD_EN_4__SHIFT__VI 0x00000000
#define PB1_PIF_LANE4_OVRD__LINKSPEED_OVRD_EN_4__SHIFT__VI 0x00000002
#define PB1_PIF_LANE4_OVRD__REQUESTFOM_OVRD_EN_4__SHIFT__VI 0x0000000a
#define PB1_PIF_LANE4_OVRD__REQUESTTRK_OVRD_EN_4__SHIFT__VI 0x0000000c
#define PB1_PIF_LANE4_OVRD__REQUESTTRN_OVRD_EN_4__SHIFT__VI 0x0000000d
#define PB1_PIF_LANE4_OVRD__RESPONSEMODE_OVRD_EN_4__SHIFT__VI 0x0000000b
#define PB1_PIF_LANE4_OVRD__RXPGENABLE_OVRD_EN_4__SHIFT__VI 0x00000007
#define PB1_PIF_LANE4_OVRD__RXPWR_OVRD_EN_4__SHIFT__VI  0x00000006
#define PB1_PIF_LANE4_OVRD__TWOSYMENABLE_OVRD_EN_4__SHIFT__VI 0x00000003
#define PB1_PIF_LANE4_OVRD__TXPGENABLE_OVRD_EN_4__SHIFT__VI 0x00000005
#define PB1_PIF_LANE4_OVRD__TXPWR_OVRD_EN_4__SHIFT__VI  0x00000004
#define PB1_PIF_LANE5_OVRD2__COEFFICIENTID_5__SHIFT__VI 0x00000018
#define PB1_PIF_LANE5_OVRD2__COEFFICIENT_5__SHIFT__VI   0x0000001a
#define PB1_PIF_LANE5_OVRD2__ELECIDLEDETEN_5__SHIFT__VI 0x00000012
#define PB1_PIF_LANE5_OVRD2__ENABLEFOM_5__SHIFT__VI     0x00000013
#define PB1_PIF_LANE5_OVRD2__FREQDIV_5__SHIFT__VI       0x00000003
#define PB1_PIF_LANE5_OVRD2__GANGMODE_5__SHIFT__VI      0x00000000
#define PB1_PIF_LANE5_OVRD2__LINKSPEED_5__SHIFT__VI     0x00000005
#define PB1_PIF_LANE5_OVRD2__REQUESTFOM_5__SHIFT__VI    0x00000014
#define PB1_PIF_LANE5_OVRD2__REQUESTTRK_5__SHIFT__VI    0x00000016
#define PB1_PIF_LANE5_OVRD2__REQUESTTRN_5__SHIFT__VI    0x00000017
#define PB1_PIF_LANE5_OVRD2__RESPONSEMODE_5__SHIFT__VI  0x00000015
#define PB1_PIF_LANE5_OVRD2__RXPGENABLE_5__SHIFT__VI    0x00000010
#define PB1_PIF_LANE5_OVRD2__RXPWR_5__SHIFT__VI         0x0000000d
#define PB1_PIF_LANE5_OVRD2__TWOSYMENABLE_5__SHIFT__VI  0x00000007
#define PB1_PIF_LANE5_OVRD2__TXPGENABLE_5__SHIFT__VI    0x0000000b
#define PB1_PIF_LANE5_OVRD2__TXPWR_5__SHIFT__VI         0x00000008
#define PB1_PIF_LANE5_OVRD__CDREN_OVRD_EN_5__SHIFT__VI  0x00000010
#define PB1_PIF_LANE5_OVRD__CDREN_OVRD_VAL_5__SHIFT__VI 0x00000011
#define PB1_PIF_LANE5_OVRD__COEFFICIENTID_OVRD_EN_5__SHIFT__VI 0x0000000e
#define PB1_PIF_LANE5_OVRD__COEFFICIENT_OVRD_EN_5__SHIFT__VI 0x0000000f
#define PB1_PIF_LANE5_OVRD__ELECIDLEDETEN_OVRD_EN_5__SHIFT__VI 0x00000008
#define PB1_PIF_LANE5_OVRD__ENABLEFOM_OVRD_EN_5__SHIFT__VI 0x00000009
#define PB1_PIF_LANE5_OVRD__FREQDIV_OVRD_EN_5__SHIFT__VI 0x00000001
#define PB1_PIF_LANE5_OVRD__GANGMODE_OVRD_EN_5__SHIFT__VI 0x00000000
#define PB1_PIF_LANE5_OVRD__LINKSPEED_OVRD_EN_5__SHIFT__VI 0x00000002
#define PB1_PIF_LANE5_OVRD__REQUESTFOM_OVRD_EN_5__SHIFT__VI 0x0000000a
#define PB1_PIF_LANE5_OVRD__REQUESTTRK_OVRD_EN_5__SHIFT__VI 0x0000000c
#define PB1_PIF_LANE5_OVRD__REQUESTTRN_OVRD_EN_5__SHIFT__VI 0x0000000d
#define PB1_PIF_LANE5_OVRD__RESPONSEMODE_OVRD_EN_5__SHIFT__VI 0x0000000b
#define PB1_PIF_LANE5_OVRD__RXPGENABLE_OVRD_EN_5__SHIFT__VI 0x00000007
#define PB1_PIF_LANE5_OVRD__RXPWR_OVRD_EN_5__SHIFT__VI  0x00000006
#define PB1_PIF_LANE5_OVRD__TWOSYMENABLE_OVRD_EN_5__SHIFT__VI 0x00000003
#define PB1_PIF_LANE5_OVRD__TXPGENABLE_OVRD_EN_5__SHIFT__VI 0x00000005
#define PB1_PIF_LANE5_OVRD__TXPWR_OVRD_EN_5__SHIFT__VI  0x00000004
#define PB1_PIF_LANE6_OVRD2__COEFFICIENTID_6__SHIFT__VI 0x00000018
#define PB1_PIF_LANE6_OVRD2__COEFFICIENT_6__SHIFT__VI   0x0000001a
#define PB1_PIF_LANE6_OVRD2__ELECIDLEDETEN_6__SHIFT__VI 0x00000012
#define PB1_PIF_LANE6_OVRD2__ENABLEFOM_6__SHIFT__VI     0x00000013
#define PB1_PIF_LANE6_OVRD2__FREQDIV_6__SHIFT__VI       0x00000003
#define PB1_PIF_LANE6_OVRD2__GANGMODE_6__SHIFT__VI      0x00000000
#define PB1_PIF_LANE6_OVRD2__LINKSPEED_6__SHIFT__VI     0x00000005
#define PB1_PIF_LANE6_OVRD2__REQUESTFOM_6__SHIFT__VI    0x00000014
#define PB1_PIF_LANE6_OVRD2__REQUESTTRK_6__SHIFT__VI    0x00000016
#define PB1_PIF_LANE6_OVRD2__REQUESTTRN_6__SHIFT__VI    0x00000017
#define PB1_PIF_LANE6_OVRD2__RESPONSEMODE_6__SHIFT__VI  0x00000015
#define PB1_PIF_LANE6_OVRD2__RXPGENABLE_6__SHIFT__VI    0x00000010
#define PB1_PIF_LANE6_OVRD2__RXPWR_6__SHIFT__VI         0x0000000d
#define PB1_PIF_LANE6_OVRD2__TWOSYMENABLE_6__SHIFT__VI  0x00000007
#define PB1_PIF_LANE6_OVRD2__TXPGENABLE_6__SHIFT__VI    0x0000000b
#define PB1_PIF_LANE6_OVRD2__TXPWR_6__SHIFT__VI         0x00000008
#define PB1_PIF_LANE6_OVRD__CDREN_OVRD_EN_6__SHIFT__VI  0x00000010
#define PB1_PIF_LANE6_OVRD__CDREN_OVRD_VAL_6__SHIFT__VI 0x00000011
#define PB1_PIF_LANE6_OVRD__COEFFICIENTID_OVRD_EN_6__SHIFT__VI 0x0000000e
#define PB1_PIF_LANE6_OVRD__COEFFICIENT_OVRD_EN_6__SHIFT__VI 0x0000000f
#define PB1_PIF_LANE6_OVRD__ELECIDLEDETEN_OVRD_EN_6__SHIFT__VI 0x00000008
#define PB1_PIF_LANE6_OVRD__ENABLEFOM_OVRD_EN_6__SHIFT__VI 0x00000009
#define PB1_PIF_LANE6_OVRD__FREQDIV_OVRD_EN_6__SHIFT__VI 0x00000001
#define PB1_PIF_LANE6_OVRD__GANGMODE_OVRD_EN_6__SHIFT__VI 0x00000000
#define PB1_PIF_LANE6_OVRD__LINKSPEED_OVRD_EN_6__SHIFT__VI 0x00000002
#define PB1_PIF_LANE6_OVRD__REQUESTFOM_OVRD_EN_6__SHIFT__VI 0x0000000a
#define PB1_PIF_LANE6_OVRD__REQUESTTRK_OVRD_EN_6__SHIFT__VI 0x0000000c
#define PB1_PIF_LANE6_OVRD__REQUESTTRN_OVRD_EN_6__SHIFT__VI 0x0000000d
#define PB1_PIF_LANE6_OVRD__RESPONSEMODE_OVRD_EN_6__SHIFT__VI 0x0000000b
#define PB1_PIF_LANE6_OVRD__RXPGENABLE_OVRD_EN_6__SHIFT__VI 0x00000007
#define PB1_PIF_LANE6_OVRD__RXPWR_OVRD_EN_6__SHIFT__VI  0x00000006
#define PB1_PIF_LANE6_OVRD__TWOSYMENABLE_OVRD_EN_6__SHIFT__VI 0x00000003
#define PB1_PIF_LANE6_OVRD__TXPGENABLE_OVRD_EN_6__SHIFT__VI 0x00000005
#define PB1_PIF_LANE6_OVRD__TXPWR_OVRD_EN_6__SHIFT__VI  0x00000004
#define PB1_PIF_LANE7_OVRD2__COEFFICIENTID_7__SHIFT__VI 0x00000018
#define PB1_PIF_LANE7_OVRD2__COEFFICIENT_7__SHIFT__VI   0x0000001a
#define PB1_PIF_LANE7_OVRD2__ELECIDLEDETEN_7__SHIFT__VI 0x00000012
#define PB1_PIF_LANE7_OVRD2__ENABLEFOM_7__SHIFT__VI     0x00000013
#define PB1_PIF_LANE7_OVRD2__FREQDIV_7__SHIFT__VI       0x00000003
#define PB1_PIF_LANE7_OVRD2__GANGMODE_7__SHIFT__VI      0x00000000
#define PB1_PIF_LANE7_OVRD2__LINKSPEED_7__SHIFT__VI     0x00000005
#define PB1_PIF_LANE7_OVRD2__REQUESTFOM_7__SHIFT__VI    0x00000014
#define PB1_PIF_LANE7_OVRD2__REQUESTTRK_7__SHIFT__VI    0x00000016
#define PB1_PIF_LANE7_OVRD2__REQUESTTRN_7__SHIFT__VI    0x00000017
#define PB1_PIF_LANE7_OVRD2__RESPONSEMODE_7__SHIFT__VI  0x00000015
#define PB1_PIF_LANE7_OVRD2__RXPGENABLE_7__SHIFT__VI    0x00000010
#define PB1_PIF_LANE7_OVRD2__RXPWR_7__SHIFT__VI         0x0000000d
#define PB1_PIF_LANE7_OVRD2__TWOSYMENABLE_7__SHIFT__VI  0x00000007
#define PB1_PIF_LANE7_OVRD2__TXPGENABLE_7__SHIFT__VI    0x0000000b
#define PB1_PIF_LANE7_OVRD2__TXPWR_7__SHIFT__VI         0x00000008
#define PB1_PIF_LANE7_OVRD__CDREN_OVRD_EN_7__SHIFT__VI  0x00000010
#define PB1_PIF_LANE7_OVRD__CDREN_OVRD_VAL_7__SHIFT__VI 0x00000011
#define PB1_PIF_LANE7_OVRD__COEFFICIENTID_OVRD_EN_7__SHIFT__VI 0x0000000e
#define PB1_PIF_LANE7_OVRD__COEFFICIENT_OVRD_EN_7__SHIFT__VI 0x0000000f
#define PB1_PIF_LANE7_OVRD__ELECIDLEDETEN_OVRD_EN_7__SHIFT__VI 0x00000008
#define PB1_PIF_LANE7_OVRD__ENABLEFOM_OVRD_EN_7__SHIFT__VI 0x00000009
#define PB1_PIF_LANE7_OVRD__FREQDIV_OVRD_EN_7__SHIFT__VI 0x00000001
#define PB1_PIF_LANE7_OVRD__GANGMODE_OVRD_EN_7__SHIFT__VI 0x00000000
#define PB1_PIF_LANE7_OVRD__LINKSPEED_OVRD_EN_7__SHIFT__VI 0x00000002
#define PB1_PIF_LANE7_OVRD__REQUESTFOM_OVRD_EN_7__SHIFT__VI 0x0000000a
#define PB1_PIF_LANE7_OVRD__REQUESTTRK_OVRD_EN_7__SHIFT__VI 0x0000000c
#define PB1_PIF_LANE7_OVRD__REQUESTTRN_OVRD_EN_7__SHIFT__VI 0x0000000d
#define PB1_PIF_LANE7_OVRD__RESPONSEMODE_OVRD_EN_7__SHIFT__VI 0x0000000b
#define PB1_PIF_LANE7_OVRD__RXPGENABLE_OVRD_EN_7__SHIFT__VI 0x00000007
#define PB1_PIF_LANE7_OVRD__RXPWR_OVRD_EN_7__SHIFT__VI  0x00000006
#define PB1_PIF_LANE7_OVRD__TWOSYMENABLE_OVRD_EN_7__SHIFT__VI 0x00000003
#define PB1_PIF_LANE7_OVRD__TXPGENABLE_OVRD_EN_7__SHIFT__VI 0x00000005
#define PB1_PIF_LANE7_OVRD__TXPWR_OVRD_EN_7__SHIFT__VI  0x00000004
#define PB1_PIF_RX_CTRL2__EI_DET_CYCLE_DIS_IN_PS1__SHIFT__VI 0x00000018
#define PB1_PIF_RX_CTRL2__EI_DET_CYCLE_MODE__SHIFT__VI  0x00000011
#define PB1_PIF_RX_CTRL2__EI_DET_OFF_TIME__SHIFT__VI    0x00000015
#define PB1_PIF_RX_CTRL2__EI_DET_ON_TIME__SHIFT__VI     0x00000013
#define PB1_PIF_RX_CTRL2__FORCE_CDREN_IN_L0S__SHIFT__VI 0x00000010
#define PB1_PIF_RX_CTRL2__RXPHYSTATUS_DELAY__SHIFT__VI  0x00000006
#define PB1_PIF_RX_CTRL2__RX_CDR_XTND_MODE__SHIFT__VI   0x00000019
#define PB1_PIF_RX_CTRL2__RX_L0S_TO_L0_DETECT_EI__SHIFT__VI 0x0000001b
#define PB1_PIF_RX_CTRL2__RX_RDY_DASRT_COUNT__SHIFT__VI 0x00000000
#define PB1_PIF_RX_CTRL2__RX_STATUS_DASRT_COUNT__SHIFT__VI 0x00000003
#define PB1_PIF_RX_CTRL__RXPWR_GATING_IN_L1__SHIFT__VI  0x00000017
#define PB1_PIF_RX_CTRL__RXPWR_GATING_IN_UNUSED__SHIFT__VI 0x00000018
#define PB1_PIF_RX_CTRL__RXPWR_IN_DEGRADE_MODE__SHIFT__VI 0x00000015
#define PB1_PIF_RX_CTRL__RXPWR_IN_DEGRADE__SHIFT__VI    0x00000009
#define PB1_PIF_RX_CTRL__RXPWR_IN_INIT__SHIFT__VI       0x0000000f
#define PB1_PIF_RX_CTRL__RXPWR_IN_OFF__SHIFT__VI        0x00000006
#define PB1_PIF_RX_CTRL__RXPWR_IN_PLL_OFF__SHIFT__VI    0x00000012
#define PB1_PIF_RX_CTRL__RXPWR_IN_S2__SHIFT__VI         0x00000000
#define PB1_PIF_RX_CTRL__RXPWR_IN_SPDCHNG__SHIFT__VI    0x00000003
#define PB1_PIF_RX_CTRL__RXPWR_IN_UNUSED_MODE__SHIFT__VI 0x00000016
#define PB1_PIF_RX_CTRL__RXPWR_IN_UNUSED__SHIFT__VI     0x0000000c
#define PB1_PIF_RX_CTRL__RX_EI_DET_IN_PS2_DEGRADE__SHIFT__VI 0x0000001a
#define PB1_PIF_RX_CTRL__RX_HLD_EIE_COUNT__SHIFT__VI    0x00000019
#define PB1_PIF_STRAP_0__STRAP_FORCE_OWN_MSTR__SHIFT__VI 0x00000005
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_12__SHIFT__VI    0x0000000c
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_13__SHIFT__VI    0x0000000d
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_14__SHIFT__VI    0x0000000e
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_15__SHIFT__VI    0x0000000f
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_16__SHIFT__VI    0x00000010
#define PB1_PIF_STRAP_0__STRAP_PIF_CDR_EN_MODE__SHIFT__VI 0x00000006
#define PB1_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS1__SHIFT__VI 0x0000000a
#define PB1_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS2__SHIFT__VI 0x0000000b
#define PB1_PIF_STRAP_0__STRAP_RX_EI_FILTER__SHIFT__VI  0x00000008
#define PB1_PIF_STRAP_0__STRAP_RX_RDY_XTND_DIS__SHIFT__VI 0x00000002
#define PB1_PIF_STRAP_0__STRAP_RX_STATUS_XTND_DIS__SHIFT__VI 0x00000004
#define PB1_PIF_STRAP_0__STRAP_TX_RDY_XTND_DIS__SHIFT__VI 0x00000001
#define PB1_PIF_STRAP_0__STRAP_TX_STATUS_XTND_DIS__SHIFT__VI 0x00000003
#define PB1_PIF_TX_CTRL2__TXPHYSTATUS_DELAY__SHIFT__VI  0x00000006
#define PB1_PIF_TX_CTRL2__TX_FIFO_INIT_UPCONFIG__SHIFT__VI 0x00000019
#define PB1_PIF_TX_CTRL2__TX_FORCE_DATA_VALID__SHIFT__VI 0x00000015
#define PB1_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MODE__SHIFT__VI 0x00000011
#define PB1_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MP__SHIFT__VI 0x00000010
#define PB1_PIF_TX_CTRL2__TX_HIZ_TO_L0_DLY__SHIFT__VI   0x0000001a
#define PB1_PIF_TX_CTRL2__TX_L0_TO_HIZ_DLY__SHIFT__VI   0x00000016
#define PB1_PIF_TX_CTRL2__TX_LINKSPEED_ACK_IN_S2__SHIFT__VI 0x0000001d
#define PB1_PIF_TX_CTRL2__TX_RDY_DASRT_COUNT__SHIFT__VI 0x00000000
#define PB1_PIF_TX_CTRL2__TX_STATUS_DASRT_COUNT__SHIFT__VI 0x00000003
#define PB1_PIF_TX_CTRL__TXPWR_GATING_IN_L1__SHIFT__VI  0x00000017
#define PB1_PIF_TX_CTRL__TXPWR_GATING_IN_UNUSED__SHIFT__VI 0x00000018
#define PB1_PIF_TX_CTRL__TXPWR_IN_DEGRADE_MODE__SHIFT__VI 0x00000015
#define PB1_PIF_TX_CTRL__TXPWR_IN_DEGRADE__SHIFT__VI    0x00000009
#define PB1_PIF_TX_CTRL__TXPWR_IN_INIT__SHIFT__VI       0x0000000f
#define PB1_PIF_TX_CTRL__TXPWR_IN_OFF__SHIFT__VI        0x00000006
#define PB1_PIF_TX_CTRL__TXPWR_IN_PLL_OFF__SHIFT__VI    0x00000012
#define PB1_PIF_TX_CTRL__TXPWR_IN_S2__SHIFT__VI         0x00000000
#define PB1_PIF_TX_CTRL__TXPWR_IN_SPDCHNG__SHIFT__VI    0x00000003
#define PB1_PIF_TX_CTRL__TXPWR_IN_UNUSED_MODE__SHIFT__VI 0x00000016
#define PB1_PIF_TX_CTRL__TXPWR_IN_UNUSED__SHIFT__VI     0x0000000c
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLFREQ_CBI_UPDT__SHIFT__VI 0x00000001
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLFREQ__SHIFT__VI 0x00000008
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLFREQ_CBI_UPDT__SHIFT__VI 0x00000001
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLFREQ__SHIFT__VI 0x00000008
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLFREQ_CBI_UPDT__SHIFT__VI 0x00000001
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLFREQ__SHIFT__VI 0x00000008
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLFREQ_CBI_UPDT__SHIFT__VI 0x00000001
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_CBI_UPDT__SHIFT__VI 0x00000000
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLFREQ__SHIFT__VI 0x00000008
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_GATING_EN__SHIFT__VI 0x00000011
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_GATING_EN__SHIFT__VI 0x00000012
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_GATING_EN__SHIFT__VI 0x0000000f
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_GATING_EN__SHIFT__VI 0x00000010
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN1__SHIFT__VI 0x00000003
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN2__SHIFT__VI 0x00000005
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN3__SHIFT__VI 0x00000007
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_SUB_MODE__SHIFT__VI 0x00000009
#define PB1_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN1__SHIFT__VI 0x0000000c
#define PB1_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN2__SHIFT__VI 0x0000000e
#define PB1_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN3__SHIFT__VI 0x00000010
#define PB1_RX_GLB_CTRL_REG5__RX_ADAPT_AUX_PWRON_MODE__SHIFT__VI 0x0000001f
#define PB1_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L0S_EARLY_EXIT_DIS__SHIFT__VI 0x0000001c
#define PB1_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L1_DLL_OFF__SHIFT__VI 0x0000001d
#define PB1_RX_GLB_CTRL_REG7__RX_DCLK_EN_AFTER_DLL_LOCK__SHIFT__VI 0x0000000e
#define PB1_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS2__SHIFT__VI 0x00000011
#define PB1_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS3__SHIFT__VI 0x00000010
#define PB1_RX_GLB_CTRL_REG8__RX_DLL_LOCK_TIME__SHIFT__VI 0x00000000
#define PB1_RX_GLB_CTRL_REG8__RX_DLL_PWRON_IN_RAMPDOWN__SHIFT__VI 0x00000004
#define PB1_RX_GLB_CTRL_REG8__RX_DLL_SPEEDCHANGE_RESET_TIME__SHIFT__VI 0x00000002
#define PB1_RX_GLB_CTRL_REG8__RX_FSM_L0S_IF_RX_RDY__SHIFT__VI 0x00000005
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L0T3__SHIFT__VI 0x00000004
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L12T15__SHIFT__VI 0x00000007
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L4T7__SHIFT__VI 0x00000005
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L8T11__SHIFT__VI 0x00000006
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L0T3__SHIFT__VI 0x0000000c
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L12T15__SHIFT__VI 0x0000000f
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L4T7__SHIFT__VI 0x0000000d
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L8T11__SHIFT__VI 0x0000000e
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L0T3__SHIFT__VI 0x00000010
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L12T15__SHIFT__VI 0x00000013
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L4T7__SHIFT__VI 0x00000011
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L8T11__SHIFT__VI 0x00000012
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L0T3__SHIFT__VI 0x00000008
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L12T15__SHIFT__VI 0x0000000b
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L4T7__SHIFT__VI 0x00000009
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L8T11__SHIFT__VI 0x0000000a
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L0T3__SHIFT__VI 0x00000014
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L12T15__SHIFT__VI 0x00000017
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L4T7__SHIFT__VI 0x00000015
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L8T11__SHIFT__VI 0x00000016
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L0T3__SHIFT__VI 0x00000000
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L12T15__SHIFT__VI 0x00000003
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L4T7__SHIFT__VI 0x00000001
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L8T11__SHIFT__VI 0x00000002
#define PB1_RX_LANE0_CTRL_REG0__RX_TERM_EN_0__SHIFT__VI 0x0000000e
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTTRK_0__SHIFT__VI 0x00000006
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RXEYEFOM_0__SHIFT__VI 0x0000000a
#define PB1_RX_LANE10_CTRL_REG0__RX_TERM_EN_10__SHIFT__VI 0x0000000e
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTTRK_10__SHIFT__VI 0x00000006
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RXEYEFOM_10__SHIFT__VI 0x0000000a
#define PB1_RX_LANE11_CTRL_REG0__RX_TERM_EN_11__SHIFT__VI 0x0000000e
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTTRK_11__SHIFT__VI 0x00000006
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RXEYEFOM_11__SHIFT__VI 0x0000000a
#define PB1_RX_LANE12_CTRL_REG0__RX_TERM_EN_12__SHIFT__VI 0x0000000e
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTTRK_12__SHIFT__VI 0x00000006
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RXEYEFOM_12__SHIFT__VI 0x0000000a
#define PB1_RX_LANE13_CTRL_REG0__RX_TERM_EN_13__SHIFT__VI 0x0000000e
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTTRK_13__SHIFT__VI 0x00000006
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RXEYEFOM_13__SHIFT__VI 0x0000000a
#define PB1_RX_LANE14_CTRL_REG0__RX_TERM_EN_14__SHIFT__VI 0x0000000e
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTTRK_14__SHIFT__VI 0x00000006
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RXEYEFOM_14__SHIFT__VI 0x0000000a
#define PB1_RX_LANE15_CTRL_REG0__RX_TERM_EN_15__SHIFT__VI 0x0000000e
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTTRK_15__SHIFT__VI 0x00000006
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RXEYEFOM_15__SHIFT__VI 0x0000000a
#define PB1_RX_LANE1_CTRL_REG0__RX_TERM_EN_1__SHIFT__VI 0x0000000e
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTTRK_1__SHIFT__VI 0x00000006
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RXEYEFOM_1__SHIFT__VI 0x0000000a
#define PB1_RX_LANE2_CTRL_REG0__RX_TERM_EN_2__SHIFT__VI 0x0000000e
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTTRK_2__SHIFT__VI 0x00000006
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXEYEFOM_2__SHIFT__VI 0x0000000a
#define PB1_RX_LANE3_CTRL_REG0__RX_TERM_EN_3__SHIFT__VI 0x0000000e
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTTRK_3__SHIFT__VI 0x00000006
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RXEYEFOM_3__SHIFT__VI 0x0000000a
#define PB1_RX_LANE4_CTRL_REG0__RX_TERM_EN_4__SHIFT__VI 0x0000000e
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTTRK_4__SHIFT__VI 0x00000006
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RXEYEFOM_4__SHIFT__VI 0x0000000a
#define PB1_RX_LANE5_CTRL_REG0__RX_TERM_EN_5__SHIFT__VI 0x0000000e
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTTRK_5__SHIFT__VI 0x00000006
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RXEYEFOM_5__SHIFT__VI 0x0000000a
#define PB1_RX_LANE6_CTRL_REG0__RX_TERM_EN_6__SHIFT__VI 0x0000000e
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTTRK_6__SHIFT__VI 0x00000006
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RXEYEFOM_6__SHIFT__VI 0x0000000a
#define PB1_RX_LANE7_CTRL_REG0__RX_TERM_EN_7__SHIFT__VI 0x0000000e
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTTRK_7__SHIFT__VI 0x00000006
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RXEYEFOM_7__SHIFT__VI 0x0000000a
#define PB1_RX_LANE8_CTRL_REG0__RX_TERM_EN_8__SHIFT__VI 0x0000000e
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTTRK_8__SHIFT__VI 0x00000006
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RXEYEFOM_8__SHIFT__VI 0x0000000a
#define PB1_RX_LANE9_CTRL_REG0__RX_TERM_EN_9__SHIFT__VI 0x0000000e
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTTRK_9__SHIFT__VI 0x00000006
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RXEYEFOM_9__SHIFT__VI 0x0000000a
#define PB1_STRAP_GLB_REG0__STRAP_FORCE_LC_PLL_ON__SHIFT__VI 0x00000004
#define PB1_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_MODE__SHIFT__VI 0x00000001
#define PB1_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_SUB_ENTRY__SHIFT__VI 0x00000007
#define PB1_STRAP_GLB_REG1__STRAP_RX_ADAPT_TIME_OUT__SHIFT__VI 0x0000000b
#define PB1_STRAP_GLB_REG1__STRAP_RX_DLL_RESET_IN_SPDCHG__SHIFT__VI 0x0000000a
#define PB1_STRAP_GLB_REG1__STRAP_RX_EI_FILTER__SHIFT__VI 0x00000005
#define PB1_STRAP_GLB_REG1__STRAP_RX_L0_ENTRY_MODE__SHIFT__VI 0x00000003
#define PB1_STRAP_GLB_REG1__STRAP_RX_PS0_RDY_GEN_MODE__SHIFT__VI 0x00000008
#define PB1_STRAP_GLB_REG2__STRAP_BG_SETTLE_TIME__SHIFT__VI 0x00000007
#define PB1_STRAP_GLB_REG2__STRAP_BPHYC_PLL_RAMP_UP_TIME__SHIFT__VI 0x00000002
#define PB1_STRAP_GLB_REG2__STRAP_B_PCB_DIS0__SHIFT__VI 0x0000001c
#define PB1_STRAP_GLB_REG2__STRAP_B_PCB_DIS1__SHIFT__VI 0x0000001d
#define PB1_STRAP_GLB_REG2__STRAP_B_PCB_DRV_STR__SHIFT__VI 0x0000001e
#define PB1_STRAP_GLB_REG2__STRAP_IMPCAL_SETTLE_TIME__SHIFT__VI 0x00000005
#define PB1_STRAP_GLB_REG2__STRAP_TX_CMDET_TIME__SHIFT__VI 0x00000009
#define PB1_STRAP_GLB_REG2__STRAP_TX_STARTUP_TIME__SHIFT__VI 0x0000000b
#define PB1_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_PS4__SHIFT__VI 0x00000018
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L0T3__SHIFT__VI 0x00000008
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L12T15__SHIFT__VI 0x0000000b
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L4T7__SHIFT__VI 0x00000009
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L8T11__SHIFT__VI 0x0000000a
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L0T3__SHIFT__VI 0x0000000c
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L12T15__SHIFT__VI 0x0000000f
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L4T7__SHIFT__VI 0x0000000d
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L8T11__SHIFT__VI 0x0000000e
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L0T3__SHIFT__VI 0x00000000
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L12T15__SHIFT__VI 0x00000003
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L4T7__SHIFT__VI 0x00000001
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L8T11__SHIFT__VI 0x00000002
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_8B10B_DECODE_ERR__SHIFT__VI 0x00000010
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_8B10B_DISPARITY_ERR__SHIFT__VI 0x0000000e
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_BAD_LFSR_IN_SKP__SHIFT__VI 0x00000006
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_BAD_PARITY_IN_SKP__SHIFT__VI 0x00000004
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_BAD_SYNC_HEADER__SHIFT__VI 0x00000016
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_DESKEW_ERR__SHIFT__VI 0x0000000c
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_FRAMING_ERR__SHIFT__VI 0x00000002
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_INV_OS_IDENTIFIER__SHIFT__VI 0x00000014
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_LANE_ERR__SHIFT__VI 0x00000000
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_LOOPBACK_OFLOW__SHIFT__VI 0x0000000a
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_LOOPBACK_UFLOW__SHIFT__VI 0x00000008
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_SKP_OS_ERROR__SHIFT__VI 0x00000012
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_BAD_DLLP__SHIFT__VI 0x00000004
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_BAD_TLP__SHIFT__VI 0x00000006
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_COMPLETER_ABORT__SHIFT__VI 0x00000010
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_COMPLETION_TIMEOUT__SHIFT__VI 0x00000012
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_ECRC_ERROR__SHIFT__VI 0x0000000a
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_FLOW_CTL_ERR__SHIFT__VI 0x00000000
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_MALFORMED_TLP__SHIFT__VI 0x0000000c
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_REPLAY_NUM_ROLLOVER__SHIFT__VI 0x00000002
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_UNEXPECTED_CMPLT__SHIFT__VI 0x0000000e
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_UNSUPPORTED_REQ__SHIFT__VI 0x00000008
#define PCIEP_SRIOV_PRIV_CTRL__RX_SRIOV_VF_MAPPING_MODE__SHIFT__VI 0x00000000
#define PCIEP_SRIOV_PRIV_CTRL__SRIOV_SAVE_VFS_ON_VFENABLE_CLR__SHIFT__VI 0x00000002
#define PCIE_ADV_ERR_CAP_CNTL__TLP_PREFIX_LOG_PRESENT__SHIFT__VI 0x0000000b
#define PCIE_ARI_CAP__ARI_ACS_FUNC_GROUPS_CAP__SHIFT__VI 0x00000001
#define PCIE_ARI_CAP__ARI_MFVC_FUNC_GROUPS_CAP__SHIFT__VI 0x00000000
#define PCIE_ARI_CAP__ARI_NEXT_FUNC_NUM__SHIFT__VI      0x00000008
#define PCIE_ARI_CNTL__ARI_ACS_FUNC_GROUPS_EN__SHIFT__VI 0x00000001
#define PCIE_ARI_CNTL__ARI_FUNCTION_GROUP__SHIFT__VI    0x00000004
#define PCIE_ARI_CNTL__ARI_MFVC_FUNC_GROUPS_EN__SHIFT__VI 0x00000000
#define PCIE_ARI_ENH_CAP_LIST__CAP_ID__SHIFT__VI        0x00000000
#define PCIE_ARI_ENH_CAP_LIST__CAP_VER__SHIFT__VI       0x00000010
#define PCIE_ARI_ENH_CAP_LIST__NEXT_PTR__SHIFT__VI      0x00000014
#define PCIE_ATS_CAP__GLOBAL_INVALIDATE_SUPPORTED__SHIFT__VI 0x00000006
#define PCIE_CNTL2__MST_MEM_DS_EN__SHIFT__VI            0x0000001e
#define PCIE_CNTL2__REPLAY_MEM_DS_EN__SHIFT__VI         0x0000001f
#define PCIE_CNTL2__SLV_MEM_DS_EN__SHIFT__VI            0x0000001d
#define PCIE_CNTL2__TX_ATOMIC_OPS_DISABLE__SHIFT__VI    0x0000000d
#define PCIE_CNTL2__TX_ATOMIC_ORDERING_DIS__SHIFT__VI   0x0000000e
#define PCIE_CNTL2__TX_BLOCK_TLP_ON_PM_DIS__SHIFT__VI   0x0000000b
#define PCIE_CNTL2__TX_NP_MEM_WRITE_SWP_ENCODING__SHIFT__VI 0x0000000c
#define PCIE_CNTL__RX_RCB_WRONG_PREFIX_DIS__SHIFT__VI   0x00000014
#define PCIE_EFUSE2__SPARE_31_1_EFUSE2__SHIFT__VI       0x00000001
#define PCIE_EFUSE3__SPARE_14_PCIEFUSE3__SHIFT__VI      0x00000012
#define PCIE_EFUSE3__STRAP_BIF_KILL_GEN3__SHIFT__VI     0x00000011
#define PCIE_EFUSE3__STRAP_CEC_ID__SHIFT__VI            0x00000001
#define PCIE_EFUSE4__CC_WRITE_DISABLE__SHIFT__VI        0x00000000
#define PCIE_EFUSE4__SPARE_3_PCIEFUSE4__SHIFT__VI       0x00000001
#define PCIE_EFUSE4__STRAP_BIF_ATI_REV_ID__SHIFT__VI    0x0000001c
#define PCIE_EFUSE4__STRAP_BIF_F0_DEVICE_ID__SHIFT__VI  0x00000004
#define PCIE_EFUSE4__STRAP_BIF_F0_MAJOR_REV_ID__SHIFT__VI 0x00000014
#define PCIE_EFUSE4__STRAP_BIF_F0_MINOR_REV_ID__SHIFT__VI 0x00000018
#define PCIE_EFUSE5__SPARE_16_PCIEFUSE5__SHIFT__VI      0x00000011
#define PCIE_EFUSE5__STRAP_AZALIA_DID__SHIFT__VI        0x00000001
#define PCIE_EFUSE6__SPARE_15_PCIEFUSE6__SHIFT__VI      0x00000011
#define PCIE_EFUSE6__STRAP_BIF_F0_SUPPORTED_PAGE_SIZES__SHIFT__VI 0x00000001
#define PCIE_EFUSE7__SPARE_15_PCIEFUSE7__SHIFT__VI      0x00000011
#define PCIE_EFUSE7__STRAP_BIF_F0_SRIOV_VF_DEVICE_ID__SHIFT__VI 0x00000001
#define PCIE_EFUSE__CHIP_BIF_MODE__SHIFT__VI            0x0000001b
#define PCIE_EFUSE__ISTRAP_ARBEN0__SHIFT__VI            0x00000006
#define PCIE_EFUSE__PCIE_EFUSE_VALID__SHIFT__VI         0x00000001
#define PCIE_EFUSE__PPHY_EFUSE_VALID__SHIFT__VI         0x00000002
#define PCIE_EFUSE__SPARE_26_7_EFUSE0__SHIFT__VI        0x00000007
#define PCIE_EFUSE__SPARE_31_28_EFUSE0__SHIFT__VI       0x0000001c
#define PCIE_EFUSE__SPARE_5_3_EFUSE0__SHIFT__VI         0x00000003
#define PCIE_ERR_CNTL__SEND_ERR_MSG_IMMEDIATELY__SHIFT__VI 0x00000011
#define PCIE_ERR_CNTL__STRAP_POISONED_ADVISORY_NONFATAL__SHIFT__VI 0x00000012
#define PCIE_F0_DPA_CNTL__DPA_COMPLIANCE_MODE__SHIFT__VI 0x00000008
#define PCIE_HOLD_TRAINING_A__HOLD_TRAINING_A__SHIFT__VI 0x00000000
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_CURSOR__SHIFT__VI 0x0000000a
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_FOM__SHIFT__VI 0x00000016
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_POSTCURSOR__SHIFT__VI 0x00000010
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRECURSOR__SHIFT__VI 0x00000004
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRESET__SHIFT__VI 0x00000000
#define PCIE_LC_CNTL4__LC_8GT_SKIP_ORDER_EN__SHIFT__VI  0x00000019
#define PCIE_LC_CNTL4__LC_DIS_ASPM_L1_IN_SPEED_CHANGE__SHIFT__VI 0x00000003
#define PCIE_LC_CNTL4__LC_DIS_CONTIG_END_SET_CHECK__SHIFT__VI 0x00000002
#define PCIE_LC_CNTL4__LC_DSC_CHECK_COEFFS_IN_RLOCK__SHIFT__VI 0x0000000a
#define PCIE_LC_CNTL4__LC_WAIT_FOR_MORE_TS_IN_RLOCK__SHIFT__VI 0x0000001a
#define PCIE_LC_CNTL5__LC_DSC_EQ_FS_LF_INVALID_TO_PRESETS__SHIFT__VI 0x00000018
#define PCIE_LC_CNTL6__LC_SPC_MODE_2P5GT__SHIFT__VI     0x00000000
#define PCIE_LC_CNTL6__LC_SPC_MODE_5GT__SHIFT__VI       0x00000002
#define PCIE_LC_CNTL6__LC_SPC_MODE_8GT__SHIFT__VI       0x00000004
#define PCIE_LC_FORCE_COEFF__LC_3X3_COEFF_SEARCH_EN__SHIFT__VI 0x00000013
#define PCIE_LC_FORCE_COEFF__LC_PRESET_10_EN__SHIFT__VI 0x00000014
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_COEFF_IN_EQ_REQ_PHASE__SHIFT__VI 0x00000000
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_CURSOR_REQ__SHIFT__VI 0x00000007
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_POST_CURSOR_REQ__SHIFT__VI 0x0000000d
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_PRE_CURSOR_REQ__SHIFT__VI 0x00000001
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FS_OTHER_END__SHIFT__VI 0x00000013
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END__SHIFT__VI 0x00000019
#define PCIE_LC_LINK_WIDTH_CNTL__LC_MULT_REVERSE_ATTEMP_EN__SHIFT__VI 0x00000018
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RESET_TSX_CNT_IN_RCONFIG_EN__SHIFT__VI 0x00000019
#define PCIE_LC_LINK_WIDTH_CNTL__LC_WAIT_FOR_L_IDLE_IN_R_IDLE__SHIFT__VI 0x0000001a
#define PCIE_LC_TRAINING_CNTL__LC_EXTEND_EQ_REQ_TIME__SHIFT__VI 0x0000001e
#define PCIE_LC_TRAINING_CNTL__LC_HOT_RESET_QUICK_EXIT_EN__SHIFT__VI 0x0000000f
#define PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_FOM_VALID_AFTER_TRACK__SHIFT__VI 0x0000001d
#define PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_SETS_IN_RCFG__SHIFT__VI 0x0000000e
#define PCIE_LTR_CAP__LTR_MAX_NS_LATENCY_SCALE__SHIFT__VI 0x0000001a
#define PCIE_LTR_CAP__LTR_MAX_NS_LATENCY_VALUE__SHIFT__VI 0x00000010
#define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_SCALE__SHIFT__VI 0x0000000a
#define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE__SHIFT__VI 0x00000000
#define PCIE_LTR_ENH_CAP_LIST__CAP_ID__SHIFT__VI        0x00000000
#define PCIE_LTR_ENH_CAP_LIST__CAP_VER__SHIFT__VI       0x00000010
#define PCIE_LTR_ENH_CAP_LIST__NEXT_PTR__SHIFT__VI      0x00000014
#define PCIE_MC_ADDR0__MC_BASE_ADDR_0__SHIFT__VI        0x0000000c
#define PCIE_MC_ADDR0__MC_INDEX_POS__SHIFT__VI          0x00000000
#define PCIE_MC_ADDR1__MC_BASE_ADDR_1__SHIFT__VI        0x00000000
#define PCIE_MC_BLOCK_ALL0__MC_BLOCK_ALL_0__SHIFT__VI   0x00000000
#define PCIE_MC_BLOCK_ALL1__MC_BLOCK_ALL_1__SHIFT__VI   0x00000000
#define PCIE_MC_BLOCK_UNTRANSLATED_0__MC_BLOCK_UNTRANSLATED_0__SHIFT__VI 0x00000000
#define PCIE_MC_BLOCK_UNTRANSLATED_1__MC_BLOCK_UNTRANSLATED_1__SHIFT__VI 0x00000000
#define PCIE_MC_CAP__MC_ECRC_REGEN_SUPP__SHIFT__VI      0x0000000f
#define PCIE_MC_CAP__MC_MAX_GROUP__SHIFT__VI            0x00000000
#define PCIE_MC_CAP__MC_WIN_SIZE_REQ__SHIFT__VI         0x00000008
#define PCIE_MC_CNTL__MC_ENABLE__SHIFT__VI              0x0000000f
#define PCIE_MC_CNTL__MC_NUM_GROUP__SHIFT__VI           0x00000000
#define PCIE_MC_ENH_CAP_LIST__CAP_ID__SHIFT__VI         0x00000000
#define PCIE_MC_ENH_CAP_LIST__CAP_VER__SHIFT__VI        0x00000010
#define PCIE_MC_ENH_CAP_LIST__NEXT_PTR__SHIFT__VI       0x00000014
#define PCIE_MC_RCV0__MC_RECEIVE_0__SHIFT__VI           0x00000000
#define PCIE_MC_RCV1__MC_RECEIVE_1__SHIFT__VI           0x00000000
#define PCIE_OBFF_CNTL__TX_OBFF_ACCEPT_IN_NOND0__SHIFT__VI 0x00000013
#define PCIE_OBFF_CNTL__TX_OBFF_ANY_MSG_TO_ACTIVE__SHIFT__VI 0x00000012
#define PCIE_OBFF_CNTL__TX_OBFF_ERR_TO_ACTIVE__SHIFT__VI 0x00000011
#define PCIE_OBFF_CNTL__TX_OBFF_HOSTMEM_TO_ACTIVE__SHIFT__VI 0x00000002
#define PCIE_OBFF_CNTL__TX_OBFF_INTR_TO_ACTIVE__SHIFT__VI 0x00000010
#define PCIE_OBFF_CNTL__TX_OBFF_PENDING_REQ_TO_ACTIVE__SHIFT__VI 0x00000014
#define PCIE_OBFF_CNTL__TX_OBFF_PRIV_DISABLE__SHIFT__VI 0x00000000
#define PCIE_OBFF_CNTL__TX_OBFF_SLVCPL_TO_ACTIVE__SHIFT__VI 0x00000003
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_PULSE_WIDTH__SHIFT__VI 0x00000004
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_TWO_FALLING_WIDTH__SHIFT__VI 0x00000008
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_SAMPLING_PERIOD__SHIFT__VI 0x0000000c
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_SIMPLE_MODE_EN__SHIFT__VI 0x00000001
#define PCIE_PAGE_REQ_STATUS__PRG_RESPONSE_PASID_REQUIRED__SHIFT__VI 0x0000000f
#define PCIE_PRBS_MISC__PRBS_8BIT_SEL__SHIFT__SI__CI    0x00000004
#define PCIE_PRBS_MISC__PRBS_8BIT_SEL__SHIFT__VI        0x00000005
#define PCIE_PRBS_MISC__PRBS_COMMA_NUM__SHIFT__SI__CI   0x00000005
#define PCIE_PRBS_MISC__PRBS_COMMA_NUM__SHIFT__VI       0x00000006
#define PCIE_PRBS_MISC__PRBS_LOCK_CNT__SHIFT__SI__CI    0x00000007
#define PCIE_PRBS_MISC__PRBS_LOCK_CNT__SHIFT__VI        0x00000008
#define PCIE_PRBS_MISC__PRBS_USER_PATTERN_TOGGLE__SHIFT__SI__CI 0x00000003
#define PCIE_PRBS_MISC__PRBS_USER_PATTERN_TOGGLE__SHIFT__VI 0x00000004
#define PCIE_RXDET_OVERRIDE__RxDetOvrEn__SHIFT__VI      0x00000010
#define PCIE_RXDET_OVERRIDE__RxDetOvrVal__SHIFT__VI     0x00000000
#define PCIE_RX_CNTL2__FLR_EXTEND_MODE__SHIFT__VI       0x0000001c
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_EN__SHIFT__VI     0x00000008
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_MAX_COUNT__SHIFT__VI 0x00000010
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_SCALE__SHIFT__VI  0x00000009
#define PCIE_RX_CNTL__RX_RCB_FLR_TIMEOUT_DIS__SHIFT__VI 0x0000001b
#define PCIE_RX_CNTL__RX_TPH_DIS__SHIFT__VI             0x0000001a
#define PCIE_SRIOV_CAP__SRIOV_ARI_CAP_HIERARCHY_PRESERVED__SHIFT__VI 0x00000001
#define PCIE_SRIOV_CAP__SRIOV_VF_MIGRATION_CAP__SHIFT__VI 0x00000000
#define PCIE_SRIOV_CAP__SRIOV_VF_MIGRATION_INTR_MSG_NUM__SHIFT__VI 0x00000015
#define PCIE_SRIOV_CONTROL__SRIOV_ARI_CAP_HIERARCHY__SHIFT__VI 0x00000004
#define PCIE_SRIOV_CONTROL__SRIOV_VF_ENABLE__SHIFT__VI  0x00000000
#define PCIE_SRIOV_CONTROL__SRIOV_VF_MIGRATION_ENABLE__SHIFT__VI 0x00000001
#define PCIE_SRIOV_CONTROL__SRIOV_VF_MIGRATION_INTR_ENABLE__SHIFT__VI 0x00000002
#define PCIE_SRIOV_CONTROL__SRIOV_VF_MSE__SHIFT__VI     0x00000003
#define PCIE_SRIOV_ENH_CAP_LIST__CAP_ID__SHIFT__VI      0x00000000
#define PCIE_SRIOV_ENH_CAP_LIST__CAP_VER__SHIFT__VI     0x00000010
#define PCIE_SRIOV_ENH_CAP_LIST__NEXT_PTR__SHIFT__VI    0x00000014
#define PCIE_SRIOV_FIRST_VF_OFFSET__SRIOV_FIRST_VF_OFFSET__SHIFT__VI 0x00000000
#define PCIE_SRIOV_FUNC_DEP_LINK__SRIOV_FUNC_DEP_LINK__SHIFT__VI 0x00000000
#define PCIE_SRIOV_INITIAL_VFS__SRIOV_INITIAL_VFS__SHIFT__VI 0x00000000
#define PCIE_SRIOV_NUM_VFS__SRIOV_NUM_VFS__SHIFT__VI    0x00000000
#define PCIE_SRIOV_STATUS__SRIOV_VF_MIGRATION_STATUS__SHIFT__VI 0x00000000
#define PCIE_SRIOV_SUPPORTED_PAGE_SIZE__SRIOV_SUPPORTED_PAGE_SIZE__SHIFT__VI 0x00000000
#define PCIE_SRIOV_SYSTEM_PAGE_SIZE__SRIOV_SYSTEM_PAGE_SIZE__SHIFT__VI 0x00000000
#define PCIE_SRIOV_TOTAL_VFS__SRIOV_TOTAL_VFS__SHIFT__VI 0x00000000
#define PCIE_SRIOV_VF_BASE_ADDR_0__VF_BASE_ADDR__SHIFT__VI 0x00000000
#define PCIE_SRIOV_VF_BASE_ADDR_1__VF_BASE_ADDR__SHIFT__VI 0x00000000
#define PCIE_SRIOV_VF_BASE_ADDR_2__VF_BASE_ADDR__SHIFT__VI 0x00000000
#define PCIE_SRIOV_VF_BASE_ADDR_3__VF_BASE_ADDR__SHIFT__VI 0x00000000
#define PCIE_SRIOV_VF_BASE_ADDR_4__VF_BASE_ADDR__SHIFT__VI 0x00000000
#define PCIE_SRIOV_VF_BASE_ADDR_5__VF_BASE_ADDR__SHIFT__VI 0x00000000
#define PCIE_SRIOV_VF_DEVICE_ID__SRIOV_VF_DEVICE_ID__SHIFT__VI 0x00000000
#define PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET__SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET__SHIFT__VI 0x00000000
#define PCIE_SRIOV_VF_STRIDE__SRIOV_VF_STRIDE__SHIFT__VI 0x00000000
#define PCIE_STRAP_F0__STRAP_F0_ARI_EN__SHIFT__VI       0x0000001d
#define PCIE_STRAP_F0__STRAP_F0_ATOMIC_64BIT_EN__SHIFT__VI 0x00000013
#define PCIE_STRAP_F0__STRAP_F0_ATOMIC_EN__SHIFT__VI    0x00000012
#define PCIE_STRAP_F0__STRAP_F0_ATOMIC_ROUTING_EN__SHIFT__VI 0x00000014
#define PCIE_STRAP_F0__STRAP_F0_CPL_ABORT_ERR_EN__SHIFT__VI 0x0000000f
#define PCIE_STRAP_F0__STRAP_F0_ECRC_CHECK_EN__SHIFT__VI 0x0000000d
#define PCIE_STRAP_F0__STRAP_F0_ECRC_GEN_EN__SHIFT__VI  0x0000000e
#define PCIE_STRAP_F0__STRAP_F0_MC_EN__SHIFT__VI        0x00000011
#define PCIE_STRAP_F0__STRAP_F0_MSI_MULTI_CAP__SHIFT__VI 0x00000015
#define PCIE_STRAP_F0__STRAP_F0_MSI_PERVECTOR_MASK_CAP__SHIFT__VI 0x0000001b
#define PCIE_STRAP_F0__STRAP_F0_NO_RO_ENABLED_P2P_PASSING__SHIFT__VI 0x0000001c
#define PCIE_STRAP_F0__STRAP_F0_POISONED_ADVISORY_NONFATAL__SHIFT__VI 0x00000010
#define PCIE_STRAP_F0__STRAP_F0_SRIOV_EN__SHIFT__VI     0x0000001e
#define PCIE_STRAP_F0__STRAP_F0_VFn_MSI_MULTI_CAP__SHIFT__VI 0x00000018
#define PCIE_STRAP_F1__STRAP_F1_ATOMIC_64BIT_EN__SHIFT__VI 0x00000013
#define PCIE_STRAP_F1__STRAP_F1_ATOMIC_EN__SHIFT__VI    0x00000012
#define PCIE_STRAP_F1__STRAP_F1_ATOMIC_ROUTING_EN__SHIFT__VI 0x00000014
#define PCIE_STRAP_F1__STRAP_F1_CPL_ABORT_ERR_EN__SHIFT__VI 0x0000000f
#define PCIE_STRAP_F1__STRAP_F1_ECRC_CHECK_EN__SHIFT__VI 0x0000000d
#define PCIE_STRAP_F1__STRAP_F1_ECRC_GEN_EN__SHIFT__VI  0x0000000e
#define PCIE_STRAP_F1__STRAP_F1_MSI_MULTI_CAP__SHIFT__VI 0x00000015
#define PCIE_STRAP_F1__STRAP_F1_MSI_PERVECTOR_MASK_CAP__SHIFT__VI 0x0000001b
#define PCIE_STRAP_F1__STRAP_F1_POISONED_ADVISORY_NONFATAL__SHIFT__VI 0x00000010
#define PCIE_STRAP_F2__STRAP_F2_ATOMIC_64BIT_EN__SHIFT__VI 0x00000013
#define PCIE_STRAP_F2__STRAP_F2_ATOMIC_EN__SHIFT__VI    0x00000012
#define PCIE_STRAP_F2__STRAP_F2_ATOMIC_ROUTING_EN__SHIFT__VI 0x00000014
#define PCIE_STRAP_F2__STRAP_F2_CPL_ABORT_ERR_EN__SHIFT__VI 0x0000000f
#define PCIE_STRAP_F2__STRAP_F2_ECRC_CHECK_EN__SHIFT__VI 0x0000000d
#define PCIE_STRAP_F2__STRAP_F2_ECRC_GEN_EN__SHIFT__VI  0x0000000e
#define PCIE_STRAP_F2__STRAP_F2_MSI_MULTI_CAP__SHIFT__VI 0x00000015
#define PCIE_STRAP_F2__STRAP_F2_MSI_PERVECTOR_MASK_CAP__SHIFT__VI 0x0000001b
#define PCIE_STRAP_F2__STRAP_F2_POISONED_ADVISORY_NONFATAL__SHIFT__VI 0x00000010
#define PCIE_STRAP_MISC__STRAP_INTERNAL_ERR_EN__SHIFT__VI 0x0000001f
#define PCIE_TPH_REQR_CAP__TPH_REQR_DEV_SPC_MODE_SUPPORTED__SHIFT__VI 0x00000002
#define PCIE_TPH_REQR_CAP__TPH_REQR_EXTND_TPH_REQR_SUPPORED__SHIFT__VI 0x00000008
#define PCIE_TPH_REQR_CAP__TPH_REQR_INT_VEC_MODE_SUPPORTED__SHIFT__VI 0x00000001
#define PCIE_TPH_REQR_CAP__TPH_REQR_NO_ST_MODE_SUPPORTED__SHIFT__VI 0x00000000
#define PCIE_TPH_REQR_CAP__TPH_REQR_ST_TABLE_LOCATION__SHIFT__VI 0x00000009
#define PCIE_TPH_REQR_CAP__TPH_REQR_ST_TABLE_SIZE__SHIFT__VI 0x00000010
#define PCIE_TPH_REQR_CNTL__TPH_REQR_EN__SHIFT__VI      0x00000008
#define PCIE_TPH_REQR_CNTL__TPH_REQR_ST_MODE_SEL__SHIFT__VI 0x00000000
#define PCIE_TPH_REQR_ENH_CAP_LIST__CAP_ID__SHIFT__VI   0x00000000
#define PCIE_TPH_REQR_ENH_CAP_LIST__CAP_VER__SHIFT__VI  0x00000010
#define PCIE_TPH_REQR_ENH_CAP_LIST__NEXT_PTR__SHIFT__VI 0x00000014
#define PCIE_TX_LTR_CNTL__LTR_PRIV_MSG_DIS_IN_PM_NON_D0__SHIFT__VI 0x0000000e
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_LONG_VALUE__SHIFT__VI 0x0000000a
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_REQUIREMENT__SHIFT__VI 0x0000000d
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_SHORT_VALUE__SHIFT__VI 0x00000007
#define PCIE_TX_LTR_CNTL__LTR_PRIV_RST_LTR_IN_DL_DOWN__SHIFT__VI 0x0000000f
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_LONG_VALUE__SHIFT__VI 0x00000003
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_REQUIREMENT__SHIFT__VI 0x00000006
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_SHORT_VALUE__SHIFT__VI 0x00000000
#define PCIE_TX_LTR_CNTL__TX_CHK_FC_FOR_L1__SHIFT__VI   0x00000010
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__CAP_ID__SHIFT__VI 0x00000000
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__CAP_VER__SHIFT__VI 0x00000010
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__NEXT_PTR__SHIFT__VI 0x00000014
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL__SOFT_PF_FLR__SHIFT__VI 0x00000000
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VSEC_ID__SHIFT__VI 0x00000000
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VSEC_LENGTH__SHIFT__VI 0x00000014
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VSEC_REV__SHIFT__VI 0x00000010
#define PCIE_WRAP_DTM_MISC__DTM_BULKPHY_FREQDIV_OVERRIDE__SHIFT__VI 0x00000000
#define PCIE_WRAP_MISC__STRAP_BIF_HOLD_TRAINING_STICKY__SHIFT__VI 0x00000001
#define PCIE_WRAP_MISC__STRAP_BIF_QUICKSIM_START__SHIFT__VI 0x00000002
#define PCIE_WRAP_PIF_MISC__DTM_PIF_ATSEL_DI__SHIFT__VI 0x00000008
#define PCIE_WRAP_PIF_MISC__DTM_PIF_ATSEL_FI__SHIFT__VI 0x00000007
#define PCIE_WRAP_PIF_MISC__DTM_PIF_DELAY_DI__SHIFT__VI 0x00000004
#define PCIE_WRAP_PIF_MISC__DTM_PIF_DELAY_FI__SHIFT__VI 0x00000000
#define PCIE_WRAP_REG_TARG_MISC__CLKEN_MASK__SHIFT__VI  0x00000000
#define PCIE_WRAP_SCRATCH1__PCIE_WRAP_SCRATCH1__SHIFT__VI 0x00000000
#define PCIE_WRAP_SCRATCH2__PCIE_WRAP_SCRATCH2__SHIFT__VI 0x00000000
#define PCIE_WRAP_TURNAROUND_DAISYCHAIN__END_BIFCORE_REGISTER_DAISYCHAIN__SHIFT__VI 0x00000000
#define PCIE_WRAP_TURNAROUND_DAISYCHAIN__END_WRAPPER_REGISTER_DAISYCHAIN__SHIFT__VI 0x00000001
#define PERFCOUNTER_CNTL__PERFCOUNTER_ACTIVE__SHIFT__VI 0x00000019
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL__SHIFT__VI 0x0000001d
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTOFF_SEL__SHIFT__VI 0x00000010
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTOFF_START_DIS__SHIFT__VI 0x00000015
#define PERFCOUNTER_CNTL__PERFCOUNTER_COUNTED_VALUE_TYPE__SHIFT__VI 0x0000001b
#define PERFCOUNTER_CNTL__PERFCOUNTER_CVALUE_SEL__SHIFT__VI 0x00000009
#define PERFCOUNTER_CNTL__PERFCOUNTER_EVENT_SEL__SHIFT__VI 0x00000000
#define PERFCOUNTER_CNTL__PERFCOUNTER_HW_CNTL_SEL__SHIFT__VI 0x0000000e
#define PERFCOUNTER_CNTL__PERFCOUNTER_INC_MODE__SHIFT__VI 0x0000000c
#define PERFCOUNTER_CNTL__PERFCOUNTER_INT_EN__SHIFT__VI 0x00000017
#define PERFCOUNTER_CNTL__PERFCOUNTER_INT_TYPE__SHIFT__VI 0x0000001a
#define PERFCOUNTER_CNTL__PERFCOUNTER_OFF_MASK__SHIFT__VI 0x00000018
#define PERFCOUNTER_CNTL__PERFCOUNTER_RESTART_EN__SHIFT__VI 0x00000016
#define PERFCOUNTER_CNTL__PERFCOUNTER_RUNEN_MODE__SHIFT__VI 0x0000000f
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT0_STATE__SHIFT__VI 0x00000000
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT1_STATE__SHIFT__VI 0x00000004
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT2_STATE__SHIFT__VI 0x00000008
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT3_STATE__SHIFT__VI 0x0000000c
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT4_STATE__SHIFT__VI 0x00000010
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT5_STATE__SHIFT__VI 0x00000014
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT6_STATE__SHIFT__VI 0x00000018
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT7_STATE__SHIFT__VI 0x0000001c
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL0__SHIFT__VI 0x00000002
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL1__SHIFT__VI 0x00000006
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL2__SHIFT__VI 0x0000000a
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL3__SHIFT__VI 0x0000000e
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL4__SHIFT__VI 0x00000012
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL5__SHIFT__VI 0x00000016
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL6__SHIFT__VI 0x0000001a
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL7__SHIFT__VI 0x0000001e
#define PERFMON_CNTL2__PERFMON_CNTOFF_INT_TYPE__SHIFT__VI 0x00000000
#define PERFMON_CNTL__PERFMON_CNTOFF_AND_OR__SHIFT__VI  0x0000001c
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_ACK__SHIFT__VI 0x0000001f
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_EN__SHIFT__VI  0x0000001d
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_STATUS__SHIFT__VI 0x0000001e
#define PERFMON_CNTL__PERFMON_RPT_COUNT__SHIFT__VI      0x00000008
#define PERFMON_CNTL__PERFMON_RUN_ENABLE_SEL__SHIFT__VI 0x00000002
#define PERFMON_CNTL__PERFMON_STATE__SHIFT__VI          0x00000000
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT0_ACK__SHIFT__VI 0x00000008
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT0_STATUS__SHIFT__VI 0x00000000
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT1_ACK__SHIFT__VI 0x00000009
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT1_STATUS__SHIFT__VI 0x00000001
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT2_ACK__SHIFT__VI 0x0000000a
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT2_STATUS__SHIFT__VI 0x00000002
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT3_ACK__SHIFT__VI 0x0000000b
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT3_STATUS__SHIFT__VI 0x00000003
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT4_ACK__SHIFT__VI 0x0000000c
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT4_STATUS__SHIFT__VI 0x00000004
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_ACK__SHIFT__VI 0x0000000d
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_STATUS__SHIFT__VI 0x00000005
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT6_ACK__SHIFT__VI 0x0000000e
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT6_STATUS__SHIFT__VI 0x00000006
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT7_ACK__SHIFT__VI 0x0000000f
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT7_STATUS__SHIFT__VI 0x00000007
#define PERFMON_CVALUE_INT_MISC__PERFMON_CVALUE_HI__SHIFT__VI 0x00000010
#define PERFMON_CVALUE_LOW__PERFMON_CVALUE_LOW__SHIFT__VI 0x00000000
#define PERFMON_HI__PERFMON_HI__SHIFT__VI               0x00000000
#define PERFMON_HI__PERFMON_READ_SEL__SHIFT__VI         0x0000001d
#define PERFMON_LOW__PERFMON_LOW__SHIFT__VI             0x00000000
#define PERFMON_TEST_DEBUG_DATA__PERFMON_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define PERFMON_TEST_DEBUG_INDEX__PERFMON_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define PERFMON_TEST_DEBUG_INDEX__PERFMON_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define PHY_AUX_CNTL__AUXSLAVE_CLK_PD_EN__SHIFT__VI     0x0000000d
#define PHY_AUX_CNTL__AUXSLAVE_PAD_MODE__SHIFT__VI      0x00000003
#define PHY_AUX_CNTL__AUXSLAVE_PAD_RXSEL__SHIFT__VI     0x00000002
#define PHY_AUX_CNTL__AUXSLAVE_PAD_SLEWN__SHIFT__VI     0x00000000
#define PHY_AUX_CNTL__AUXSLAVE_PAD_WAKE__SHIFT__VI      0x00000001
#define PHY_AUX_CNTL__DDCSLAVE_CLK_EN__SHIFT__VI        0x00000007
#define PHY_AUX_CNTL__DDCSLAVE_CLK_PD_EN__SHIFT__VI     0x00000006
#define PHY_AUX_CNTL__DDCSLAVE_DATA_EN__SHIFT__VI       0x00000005
#define PHY_AUX_CNTL__DDCSLAVE_DATA_PD_EN__SHIFT__VI    0x00000004
#define PIPE0_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT__VI 0x00000000
#define PIPE0_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT__VI 0x00000004
#define PIPE0_MAX_REQUESTS__MAX_REQUESTS__SHIFT__VI     0x00000000
#define PIPE0_PG_CONFIG__PIPE0_POWER_FORCEON__SHIFT__VI 0x00000000
#define PIPE0_PG_ENABLE__PIPE0_POWER_GATE__SHIFT__VI    0x00000000
#define PIPE0_PG_STATUS__PIPE0_DEBUG_PWR_STATUS__SHIFT__VI 0x00000018
#define PIPE0_PG_STATUS__PIPE0_DESIRED_PWR_STATE__SHIFT__VI 0x0000001c
#define PIPE0_PG_STATUS__PIPE0_PGFSM_PWR_STATUS__SHIFT__VI 0x0000001e
#define PIPE0_PG_STATUS__PIPE0_PGFSM_READ_DATA__SHIFT__VI 0x00000000
#define PIPE0_PG_STATUS__PIPE0_REQUESTED_PWR_STATE__SHIFT__VI 0x0000001d
#define PIPE1_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT__VI 0x00000000
#define PIPE1_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT__VI 0x00000004
#define PIPE1_MAX_REQUESTS__MAX_REQUESTS__SHIFT__VI     0x00000000
#define PIPE1_PG_CONFIG__PIPE1_POWER_FORCEON__SHIFT__VI 0x00000000
#define PIPE1_PG_ENABLE__PIPE1_POWER_GATE__SHIFT__VI    0x00000000
#define PIPE1_PG_STATUS__PIPE1_DEBUG_PWR_STATUS__SHIFT__VI 0x00000018
#define PIPE1_PG_STATUS__PIPE1_DESIRED_PWR_STATE__SHIFT__VI 0x0000001c
#define PIPE1_PG_STATUS__PIPE1_PGFSM_PWR_STATUS__SHIFT__VI 0x0000001e
#define PIPE1_PG_STATUS__PIPE1_PGFSM_READ_DATA__SHIFT__VI 0x00000000
#define PIPE1_PG_STATUS__PIPE1_REQUESTED_PWR_STATE__SHIFT__VI 0x0000001d
#define PIPE2_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT__VI 0x00000000
#define PIPE2_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT__VI 0x00000004
#define PIPE2_MAX_REQUESTS__MAX_REQUESTS__SHIFT__VI     0x00000000
#define PIPE2_PG_CONFIG__PIPE2_POWER_FORCEON__SHIFT__VI 0x00000000
#define PIPE2_PG_ENABLE__PIPE2_POWER_GATE__SHIFT__VI    0x00000000
#define PIPE2_PG_STATUS__PIPE2_DEBUG_PWR_STATUS__SHIFT__VI 0x00000018
#define PIPE2_PG_STATUS__PIPE2_DESIRED_PWR_STATE__SHIFT__VI 0x0000001c
#define PIPE2_PG_STATUS__PIPE2_PGFSM_PWR_STATUS__SHIFT__VI 0x0000001e
#define PIPE2_PG_STATUS__PIPE2_PGFSM_READ_DATA__SHIFT__VI 0x00000000
#define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT__VI 0x0000001d
#define PIPE3_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT__VI 0x00000000
#define PIPE3_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT__VI 0x00000004
#define PIPE3_MAX_REQUESTS__MAX_REQUESTS__SHIFT__VI     0x00000000
#define PIPE3_PG_CONFIG__PIPE3_POWER_FORCEON__SHIFT__VI 0x00000000
#define PIPE3_PG_ENABLE__PIPE3_POWER_GATE__SHIFT__VI    0x00000000
#define PIPE3_PG_STATUS__PIPE3_DEBUG_PWR_STATUS__SHIFT__VI 0x00000018
#define PIPE3_PG_STATUS__PIPE3_DESIRED_PWR_STATE__SHIFT__VI 0x0000001c
#define PIPE3_PG_STATUS__PIPE3_PGFSM_PWR_STATUS__SHIFT__VI 0x0000001e
#define PIPE3_PG_STATUS__PIPE3_PGFSM_READ_DATA__SHIFT__VI 0x00000000
#define PIPE3_PG_STATUS__PIPE3_REQUESTED_PWR_STATE__SHIFT__VI 0x0000001d
#define PIPE4_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT__VI 0x00000000
#define PIPE4_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT__VI 0x00000004
#define PIPE4_MAX_REQUESTS__MAX_REQUESTS__SHIFT__VI     0x00000000
#define PIPE4_PG_CONFIG__PIPE4_POWER_FORCEON__SHIFT__VI 0x00000000
#define PIPE4_PG_ENABLE__PIPE4_POWER_GATE__SHIFT__VI    0x00000000
#define PIPE4_PG_STATUS__PIPE4_DEBUG_PWR_STATUS__SHIFT__VI 0x00000018
#define PIPE4_PG_STATUS__PIPE4_DESIRED_PWR_STATE__SHIFT__VI 0x0000001c
#define PIPE4_PG_STATUS__PIPE4_PGFSM_PWR_STATUS__SHIFT__VI 0x0000001e
#define PIPE4_PG_STATUS__PIPE4_PGFSM_READ_DATA__SHIFT__VI 0x00000000
#define PIPE4_PG_STATUS__PIPE4_REQUESTED_PWR_STATE__SHIFT__VI 0x0000001d
#define PIPE5_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT__VI 0x00000000
#define PIPE5_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT__VI 0x00000004
#define PIPE5_MAX_REQUESTS__MAX_REQUESTS__SHIFT__VI     0x00000000
#define PIPE5_PG_CONFIG__PIPE5_POWER_FORCEON__SHIFT__VI 0x00000000
#define PIPE5_PG_ENABLE__PIPE5_POWER_GATE__SHIFT__VI    0x00000000
#define PIPE5_PG_STATUS__PIPE5_DEBUG_PWR_STATUS__SHIFT__VI 0x00000018
#define PIPE5_PG_STATUS__PIPE5_DESIRED_PWR_STATE__SHIFT__VI 0x0000001c
#define PIPE5_PG_STATUS__PIPE5_PGFSM_PWR_STATUS__SHIFT__VI 0x0000001e
#define PIPE5_PG_STATUS__PIPE5_PGFSM_READ_DATA__SHIFT__VI 0x00000000
#define PIPE5_PG_STATUS__PIPE5_REQUESTED_PWR_STATE__SHIFT__VI 0x0000001d
#define PIPE6_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT__VI 0x00000000
#define PIPE6_MAX_REQUESTS__MAX_REQUESTS__SHIFT__VI     0x00000000
#define PIPE7_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT__VI 0x00000000
#define PIPE7_MAX_REQUESTS__MAX_REQUESTS__SHIFT__VI     0x00000000
#define PIXCLK0_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL0__SHIFT__VI 0x00000004
#define PIXCLK0_RESYNC_CNTL__PIXCLK0_RESYNC_ENABLE__SHIFT__VI 0x00000000
#define PLL_ANALOG_CNTL__PLL_ANALOGOUT_MUX_CNTL__SHIFT__VI 0x00000005
#define PLL_ANALOG_CNTL__PLL_ANALOG_MUX_CNTL__SHIFT__VI 0x00000001
#define PLL_ANALOG_CNTL__PLL_ANALOG_TEST_EN__SHIFT__VI  0x00000000
#define PLL_ANALOG_CNTL__PLL_CALIB_FASTCAL__SHIFT__VI   0x00000011
#define PLL_ANALOG_CNTL__PLL_CALIB_FBDIV__SHIFT__VI     0x0000000e
#define PLL_ANALOG_CNTL__PLL_REGREF_TRIM__SHIFT__VI     0x00000009
#define PLL_ANALOG_CNTL__PLL_TEST_SSAMP_EN__SHIFT__VI   0x00000012
#define PLL_ANALOG__PLL_CAL_MODE__SHIFT__VI             0x00000000
#define PLL_ANALOG__PLL_CP__SHIFT__VI                   0x00000008
#define PLL_ANALOG__PLL_IBIAS__SHIFT__VI                0x00000018
#define PLL_ANALOG__PLL_LF_MODE__SHIFT__VI              0x0000000c
#define PLL_ANALOG__PLL_PFD_PULSE_SEL__SHIFT__VI        0x00000005
#define PLL_ANALOG__PLL_VREG_FB_TRIM__SHIFT__VI         0x00000015
#define PLL_CNTL__PLL_ANTIGLITCH_RESETB__SHIFT__VI      0x00000007
#define PLL_CNTL__PLL_ANTI_GLITCH_RESET__SHIFT__VI      0x0000000d
#define PLL_CNTL__PLL_BYPASS_CAL__SHIFT__VI             0x00000002
#define PLL_CNTL__PLL_CALIB_DONE__SHIFT__VI             0x00000014
#define PLL_CNTL__PLL_CALREF__SHIFT__VI                 0x00000008
#define PLL_CNTL__PLL_CAL_BYPASS_REFDIV__SHIFT__VI      0x0000000a
#define PLL_CNTL__PLL_DIG_SPARE__SHIFT__VI              0x0000001a
#define PLL_CNTL__PLL_LOCKED__SHIFT__VI                 0x00000015
#define PLL_CNTL__PLL_LOCK_FREQ_SEL__SHIFT__VI          0x00000013
#define PLL_CNTL__PLL_PCIE_REFCLK_SEL__SHIFT__VI        0x00000006
#define PLL_CNTL__PLL_POST_DIV_SRC__SHIFT__VI           0x00000003
#define PLL_CNTL__PLL_POWER_DOWN__SHIFT__VI             0x00000001
#define PLL_CNTL__PLL_REFCLK_RECV_EN__SHIFT__VI         0x00000016
#define PLL_CNTL__PLL_REFCLK_RECV_SEL__SHIFT__VI        0x00000017
#define PLL_CNTL__PLL_REFCLK_SEL__SHIFT__VI             0x0000000b
#define PLL_CNTL__PLL_REF_DIV_SRC__SHIFT__VI            0x00000010
#define PLL_CNTL__PLL_RESET__SHIFT__VI                  0x00000000
#define PLL_CNTL__PLL_TIMING_MODE_STATUS__SHIFT__VI     0x00000018
#define PLL_CNTL__PLL_VCOREF__SHIFT__VI                 0x00000004
#define PLL_CNTL__PLL_XOCLK_DRV_R_EN__SHIFT__VI         0x0000000e
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_CNTL__SHIFT__VI   0x00000010
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_EN__SHIFT__VI     0x0000001b
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_READBACK__SHIFT__VI 0x00000018
#define PLL_DEBUG_CNTL__PLL_DEBUG_CLK_SEL__SHIFT__VI    0x00000008
#define PLL_DEBUG_CNTL__PLL_DEBUG_MUXOUT_SEL__SHIFT__VI 0x00000004
#define PLL_DEBUG_CNTL__PLL_DEBUG_SIGNALS_ENABLE__SHIFT__VI 0x00000000
#define PLL_DS_CNTL__PLL_DS_FRAC__SHIFT__VI             0x00000000
#define PLL_DS_CNTL__PLL_DS_MODE__SHIFT__VI             0x00000012
#define PLL_DS_CNTL__PLL_DS_ORDER__SHIFT__VI            0x00000010
#define PLL_DS_CNTL__PLL_DS_PRBS_EN__SHIFT__VI          0x00000013
#define PLL_FB_DIV__PLL_FB_DIV_FRACTION_CNTL__SHIFT__VI 0x00000004
#define PLL_FB_DIV__PLL_FB_DIV_FRACTION__SHIFT__VI      0x00000000
#define PLL_FB_DIV__PLL_FB_DIV__SHIFT__VI               0x00000010
#define PLL_IDCLK_CNTL__PLL_CML_A_DRVSTR__SHIFT__VI     0x0000001a
#define PLL_IDCLK_CNTL__PLL_CML_B_DRVSTR__SHIFT__VI     0x0000001c
#define PLL_IDCLK_CNTL__PLL_CUR_LTDP__SHIFT__VI         0x00000014
#define PLL_IDCLK_CNTL__PLL_CUR_PREDRV__SHIFT__VI       0x00000016
#define PLL_IDCLK_CNTL__PLL_CUR_TMDP__SHIFT__VI         0x00000018
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV_RESET__SHIFT__VI 0x00000008
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV_SELECT__SHIFT__VI 0x0000000c
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV__SHIFT__VI    0x00000010
#define PLL_IDCLK_CNTL__PLL_IDCLK_EN__SHIFT__VI         0x00000004
#define PLL_IDCLK_CNTL__PLL_LTDP_IDCLK_DIFF_EN__SHIFT__VI 0x00000001
#define PLL_IDCLK_CNTL__PLL_LTDP_IDCLK_EN__SHIFT__VI    0x00000000
#define PLL_IDCLK_CNTL__PLL_TMDP_IDCLK_DIFF_EN__SHIFT__VI 0x00000003
#define PLL_IDCLK_CNTL__PLL_TMDP_IDCLK_EN__SHIFT__VI    0x00000002
#define PLL_MACRO_CNTL_RESERVED0__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED10__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED11__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED12__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED13__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED14__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED15__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED16__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED17__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED18__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED19__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED1__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED20__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED21__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED22__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED23__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED24__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED25__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED26__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED27__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED28__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED29__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED2__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED30__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED31__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED32__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED33__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED34__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED35__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED36__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED37__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED38__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED39__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED3__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED40__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED41__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED4__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED5__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED6__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED7__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED8__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_MACRO_CNTL_RESERVED9__PLL_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define PLL_POST_DIV__PLL_POST_DIV1P5_DISPCLK__SHIFT__VI 0x00000007
#define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT__VI 0x0000000f
#define PLL_POST_DIV__PLL_POST_DIV_DVOCLK__SHIFT__VI    0x00000008
#define PLL_POST_DIV__PLL_POST_DIV_IDCLK__SHIFT__VI     0x00000010
#define PLL_POST_DIV__PLL_POST_DIV_PIXCLK__SHIFT__VI    0x00000000
#define PLL_REF_DIV__PLL_CALIBRATION_REF_DIV__SHIFT__VI 0x0000000c
#define PLL_REF_DIV__PLL_REF_DIV__SHIFT__VI             0x00000000
#define PLL_SS_AMOUNT_DSFRAC__PLL_SS_AMOUNT_DSFRAC__SHIFT__VI 0x00000000
#define PLL_SS_CNTL__PLL_SS_AMOUNT_FBDIV__SHIFT__VI     0x00000000
#define PLL_SS_CNTL__PLL_SS_AMOUNT_NFRAC_SLIP__SHIFT__VI 0x00000008
#define PLL_SS_CNTL__PLL_SS_EN__SHIFT__VI               0x0000000c
#define PLL_SS_CNTL__PLL_SS_MODE__SHIFT__VI             0x0000000d
#define PLL_SS_CNTL__PLL_SS_STEP_SIZE_DSFRAC__SHIFT__VI 0x00000010
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCKED_STICKY_RST_TEST__SHIFT__VI 0x00000007
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCKED_STICKY_TEST_READBACK__SHIFT__VI 0x00000008
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DETECT_ENABLE__SHIFT__VI 0x00000000
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DET_COUNT__SHIFT__VI 0x00000004
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DET_RES100_SELECT__SHIFT__VI 0x00000001
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_STICKY_STATUS__SHIFT__VI 0x00000002
#define PLL_UPDATE_CNTL__PLL_AUTO_RESET_DISABLE__SHIFT__VI 0x00000010
#define PLL_UPDATE_CNTL__PLL_UPDATE_PENDING__SHIFT__VI  0x00000000
#define PLL_UPDATE_CNTL__PLL_UPDATE_POINT__SHIFT__VI    0x00000008
#define PLL_UPDATE_LOCK__PLL_UPDATE_LOCK__SHIFT__VI     0x00000000
#define PLL_VREG_CNTL__PLL_BG_VREG_BIAS__SHIFT__VI      0x00000014
#define PLL_VREG_CNTL__PLL_VREF_SEL__SHIFT__VI          0x0000001a
#define PLL_VREG_CNTL__PLL_VREG_BIAS__SHIFT__VI         0x0000001c
#define PLL_VREG_CNTL__PLL_VREG_CNTL__SHIFT__VI         0x00000000
#define PLL_XOR_LOCK__PLL_FAST_LOCK_MODE_EN__SHIFT__VI  0x0000001c
#define PLL_XOR_LOCK__PLL_LOCK_COUNT_SEL__SHIFT__VI     0x00000010
#define PLL_XOR_LOCK__PLL_LOCK_DETECTOR_OPAMP_BIAS__SHIFT__VI 0x0000001a
#define PLL_XOR_LOCK__PLL_LOCK_DETECTOR_RESOLUTION_FFB__SHIFT__VI 0x00000017
#define PLL_XOR_LOCK__PLL_LOCK_DETECTOR_RESOLUTION_FREF__SHIFT__VI 0x00000014
#define PLL_XOR_LOCK__PLL_SPARE__SHIFT__VI              0x00000008
#define PLL_XOR_LOCK__PLL_XOR_LOCK_READBACK__SHIFT__VI  0x00000001
#define PLL_XOR_LOCK__PLL_XOR_LOCK__SHIFT__VI           0x00000000
#define PM_FUSES_10__GnbLPML_0__SHIFT__VI               0x00000018
#define PM_FUSES_10__GnbLPML_1__SHIFT__VI               0x00000010
#define PM_FUSES_10__GnbLPML_2__SHIFT__VI               0x00000008
#define PM_FUSES_10__GnbLPML_3__SHIFT__VI               0x00000000
#define PM_FUSES_11__GnbLPML_4__SHIFT__VI               0x00000018
#define PM_FUSES_11__GnbLPML_5__SHIFT__VI               0x00000010
#define PM_FUSES_11__GnbLPML_6__SHIFT__VI               0x00000008
#define PM_FUSES_11__GnbLPML_7__SHIFT__VI               0x00000000
#define PM_FUSES_12__GnbLPML_10__SHIFT__VI              0x00000008
#define PM_FUSES_12__GnbLPML_11__SHIFT__VI              0x00000000
#define PM_FUSES_12__GnbLPML_8__SHIFT__VI               0x00000018
#define PM_FUSES_12__GnbLPML_9__SHIFT__VI               0x00000010
#define PM_FUSES_13__GnbLPML_12__SHIFT__VI              0x00000018
#define PM_FUSES_13__GnbLPML_13__SHIFT__VI              0x00000010
#define PM_FUSES_13__GnbLPML_14__SHIFT__VI              0x00000008
#define PM_FUSES_13__GnbLPML_15__SHIFT__VI              0x00000000
#define PM_FUSES_14__GnbLPMLMaxVid__SHIFT__VI           0x00000018
#define PM_FUSES_14__GnbLPMLMinVid__SHIFT__VI           0x00000010
#define PM_FUSES_14__Reserved1_0__SHIFT__VI             0x00000008
#define PM_FUSES_14__Reserved1_1__SHIFT__VI             0x00000000
#define PM_FUSES_15__BapmVddCBaseLeakageHiSidd__SHIFT__VI 0x00000010
#define PM_FUSES_15__BapmVddCBaseLeakageLoSidd__SHIFT__VI 0x00000000
#define PM_FUSES_1__SviLoadLineEn__SHIFT__VI            0x00000018
#define PM_FUSES_1__SviLoadLineOffsetVddC__SHIFT__VI    0x00000000
#define PM_FUSES_1__SviLoadLineTrimVddC__SHIFT__VI      0x00000008
#define PM_FUSES_1__SviLoadLineVddC__SHIFT__VI          0x00000010
#define PM_FUSES_2__TDC_MAWt__SHIFT__VI                 0x00000000
#define PM_FUSES_2__TDC_VDDC_PkgLimit__SHIFT__VI        0x00000010
#define PM_FUSES_2__TDC_VDDC_ThrottleReleaseLimitPerc__SHIFT__VI 0x00000008
#define PM_FUSES_3__LPMLTemperatureMax__SHIFT__VI       0x00000008
#define PM_FUSES_3__LPMLTemperatureMin__SHIFT__VI       0x00000010
#define PM_FUSES_3__Reserved__SHIFT__VI                 0x00000000
#define PM_FUSES_3__TdcWaterfallCtl__SHIFT__VI          0x00000018
#define PM_FUSES_4__LPMLTemperatureScaler_0__SHIFT__VI  0x00000018
#define PM_FUSES_4__LPMLTemperatureScaler_1__SHIFT__VI  0x00000010
#define PM_FUSES_4__LPMLTemperatureScaler_2__SHIFT__VI  0x00000008
#define PM_FUSES_4__LPMLTemperatureScaler_3__SHIFT__VI  0x00000000
#define PM_FUSES_5__LPMLTemperatureScaler_4__SHIFT__VI  0x00000018
#define PM_FUSES_5__LPMLTemperatureScaler_5__SHIFT__VI  0x00000010
#define PM_FUSES_5__LPMLTemperatureScaler_6__SHIFT__VI  0x00000008
#define PM_FUSES_5__LPMLTemperatureScaler_7__SHIFT__VI  0x00000000
#define PM_FUSES_6__LPMLTemperatureScaler_10__SHIFT__VI 0x00000008
#define PM_FUSES_6__LPMLTemperatureScaler_11__SHIFT__VI 0x00000000
#define PM_FUSES_6__LPMLTemperatureScaler_8__SHIFT__VI  0x00000018
#define PM_FUSES_6__LPMLTemperatureScaler_9__SHIFT__VI  0x00000010
#define PM_FUSES_7__LPMLTemperatureScaler_12__SHIFT__VI 0x00000018
#define PM_FUSES_7__LPMLTemperatureScaler_13__SHIFT__VI 0x00000010
#define PM_FUSES_7__LPMLTemperatureScaler_14__SHIFT__VI 0x00000008
#define PM_FUSES_7__LPMLTemperatureScaler_15__SHIFT__VI 0x00000000
#define PM_FUSES_8__FuzzyFan_ErrorRateSetDelta__SHIFT__VI 0x00000000
#define PM_FUSES_8__FuzzyFan_ErrorSetDelta__SHIFT__VI   0x00000010
#define PM_FUSES_9__FuzzyFan_PwmSetDelta__SHIFT__VI     0x00000010
#define PM_FUSES_9__Reserved6__SHIFT__VI                0x00000000
#define PPLL_DEBUG_MUX_CNTL__DEBUG_BUS_MUX_SEL__SHIFT__VI 0x00000000
#define PPLL_DIV_UPDATE_DEBUG__PLL_FB_DIV_CHANGED__SHIFT__VI 0x00000001
#define PPLL_DIV_UPDATE_DEBUG__PLL_REF_DIV_CHANGED__SHIFT__VI 0x00000000
#define PPLL_DIV_UPDATE_DEBUG__PLL_UPDATE_ACK__SHIFT__VI 0x00000007
#define PPLL_DIV_UPDATE_DEBUG__PLL_UPDATE_CURRENT_STATE__SHIFT__VI 0x00000003
#define PPLL_DIV_UPDATE_DEBUG__PLL_UPDATE_ENABLE__SHIFT__VI 0x00000005
#define PPLL_DIV_UPDATE_DEBUG__PLL_UPDATE_PENDING__SHIFT__VI 0x00000002
#define PPLL_DIV_UPDATE_DEBUG__PLL_UPDATE_REQ__SHIFT__VI 0x00000006
#define PPLL_SPARE0__PLL_SPARE0__SHIFT__VI              0x00000000
#define PPLL_SPARE1__PLL_SPARE1__SHIFT__VI              0x00000000
#define PPLL_STATUS_DEBUG__PLL_CAL_RESULT__SHIFT__VI    0x00000011
#define PPLL_STATUS_DEBUG__PLL_DEBUG_BUS__SHIFT__VI     0x00000000
#define PPLL_STATUS_DEBUG__PLL_POWERGOOD_ISO_ENB__SHIFT__VI 0x00000018
#define PPLL_STATUS_DEBUG__PLL_POWERGOOD_S__SHIFT__VI   0x00000019
#define PPLL_STATUS_DEBUG__PLL_POWERGOOD_V__SHIFT__VI   0x0000001a
#define PPLL_STATUS_DEBUG__PLL_UNLOCK__SHIFT__VI        0x00000010
#define PRESCALE_CONTROL__PRESCALE_MODE__SHIFT__VI      0x00000000
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_BYPASS__SHIFT__VI 0x00000004
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_B_SIGN__SHIFT__VI 0x00000003
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_G_SIGN__SHIFT__VI 0x00000002
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_R_SIGN__SHIFT__VI 0x00000001
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_SELECT__SHIFT__VI 0x00000000
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_BYPASS__SHIFT__VI 0x00000004
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_CB_SIGN__SHIFT__VI 0x00000001
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_CR_SIGN__SHIFT__VI 0x00000003
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_SELECT__SHIFT__VI 0x00000000
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_Y_SIGN__SHIFT__VI 0x00000002
#define PRESCALE_VALUES_B__PRESCALE_BIAS_B__SHIFT__VI   0x00000000
#define PRESCALE_VALUES_B__PRESCALE_SCALE_B__SHIFT__VI  0x00000010
#define PRESCALE_VALUES_GRPH_B__GRPH_PRESCALE_BIAS_B__SHIFT__VI 0x00000000
#define PRESCALE_VALUES_GRPH_B__GRPH_PRESCALE_SCALE_B__SHIFT__VI 0x00000010
#define PRESCALE_VALUES_GRPH_G__GRPH_PRESCALE_BIAS_G__SHIFT__VI 0x00000000
#define PRESCALE_VALUES_GRPH_G__GRPH_PRESCALE_SCALE_G__SHIFT__VI 0x00000010
#define PRESCALE_VALUES_GRPH_R__GRPH_PRESCALE_BIAS_R__SHIFT__VI 0x00000000
#define PRESCALE_VALUES_GRPH_R__GRPH_PRESCALE_SCALE_R__SHIFT__VI 0x00000010
#define PRESCALE_VALUES_G__PRESCALE_BIAS_G__SHIFT__VI   0x00000000
#define PRESCALE_VALUES_G__PRESCALE_SCALE_G__SHIFT__VI  0x00000010
#define PRESCALE_VALUES_OVL_CB__OVL_PRESCALE_BIAS_CB__SHIFT__VI 0x00000000
#define PRESCALE_VALUES_OVL_CB__OVL_PRESCALE_SCALE_CB__SHIFT__VI 0x00000010
#define PRESCALE_VALUES_OVL_CR__OVL_PRESCALE_BIAS_CR__SHIFT__VI 0x00000000
#define PRESCALE_VALUES_OVL_CR__OVL_PRESCALE_SCALE_CR__SHIFT__VI 0x00000010
#define PRESCALE_VALUES_OVL_Y__OVL_PRESCALE_BIAS_Y__SHIFT__VI 0x00000000
#define PRESCALE_VALUES_OVL_Y__OVL_PRESCALE_SCALE_Y__SHIFT__VI 0x00000010
#define PRESCALE_VALUES_R__PRESCALE_BIAS_R__SHIFT__VI   0x00000000
#define PRESCALE_VALUES_R__PRESCALE_SCALE_R__SHIFT__VI  0x00000010
#define PWR_AVFS0_CNTL_STATUS__AlarmFlag__SHIFT__VI     0x00000009
#define PWR_AVFS0_CNTL_STATUS__MmDatOut__SHIFT__VI      0x00000000
#define PWR_AVFS0_CNTL_STATUS__PsmTdo__SHIFT__VI        0x00000008
#define PWR_AVFS10_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS10_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS10_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS11_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS11_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS11_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS12_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS12_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS12_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS13_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS13_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS13_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS14_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS14_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS14_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS15_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS15_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS15_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS16_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS16_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS16_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS17_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS17_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS17_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS18_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS18_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS18_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS19_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS19_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS19_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS1_CNTL_STATUS__AlarmFlag__SHIFT__VI     0x00000009
#define PWR_AVFS1_CNTL_STATUS__MmDatOut__SHIFT__VI      0x00000000
#define PWR_AVFS1_CNTL_STATUS__PsmTdo__SHIFT__VI        0x00000008
#define PWR_AVFS20_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS20_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS20_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS21_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS21_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS21_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS22_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS22_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS22_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS23_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS23_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS23_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS24_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS24_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS24_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS25_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS25_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS25_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS26_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS26_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS26_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS27_CNTL_STATUS__AlarmFlag__SHIFT__VI    0x00000009
#define PWR_AVFS27_CNTL_STATUS__MmDatOut__SHIFT__VI     0x00000000
#define PWR_AVFS27_CNTL_STATUS__PsmTdo__SHIFT__VI       0x00000008
#define PWR_AVFS2_CNTL_STATUS__AlarmFlag__SHIFT__VI     0x00000009
#define PWR_AVFS2_CNTL_STATUS__MmDatOut__SHIFT__VI      0x00000000
#define PWR_AVFS2_CNTL_STATUS__PsmTdo__SHIFT__VI        0x00000008
#define PWR_AVFS3_CNTL_STATUS__AlarmFlag__SHIFT__VI     0x00000009
#define PWR_AVFS3_CNTL_STATUS__MmDatOut__SHIFT__VI      0x00000000
#define PWR_AVFS3_CNTL_STATUS__PsmTdo__SHIFT__VI        0x00000008
#define PWR_AVFS4_CNTL_STATUS__AlarmFlag__SHIFT__VI     0x00000009
#define PWR_AVFS4_CNTL_STATUS__MmDatOut__SHIFT__VI      0x00000000
#define PWR_AVFS4_CNTL_STATUS__PsmTdo__SHIFT__VI        0x00000008
#define PWR_AVFS5_CNTL_STATUS__AlarmFlag__SHIFT__VI     0x00000009
#define PWR_AVFS5_CNTL_STATUS__MmDatOut__SHIFT__VI      0x00000000
#define PWR_AVFS5_CNTL_STATUS__PsmTdo__SHIFT__VI        0x00000008
#define PWR_AVFS6_CNTL_STATUS__AlarmFlag__SHIFT__VI     0x00000009
#define PWR_AVFS6_CNTL_STATUS__MmDatOut__SHIFT__VI      0x00000000
#define PWR_AVFS6_CNTL_STATUS__PsmTdo__SHIFT__VI        0x00000008
#define PWR_AVFS7_CNTL_STATUS__AlarmFlag__SHIFT__VI     0x00000009
#define PWR_AVFS7_CNTL_STATUS__MmDatOut__SHIFT__VI      0x00000000
#define PWR_AVFS7_CNTL_STATUS__PsmTdo__SHIFT__VI        0x00000008
#define PWR_AVFS8_CNTL_STATUS__AlarmFlag__SHIFT__VI     0x00000009
#define PWR_AVFS8_CNTL_STATUS__MmDatOut__SHIFT__VI      0x00000000
#define PWR_AVFS8_CNTL_STATUS__PsmTdo__SHIFT__VI        0x00000008
#define PWR_AVFS9_CNTL_STATUS__AlarmFlag__SHIFT__VI     0x00000009
#define PWR_AVFS9_CNTL_STATUS__MmDatOut__SHIFT__VI      0x00000000
#define PWR_AVFS9_CNTL_STATUS__PsmTdo__SHIFT__VI        0x00000008
#define PWR_AVFS_CNTL__AvfsRst__SHIFT__VI               0x00000018
#define PWR_AVFS_CNTL__DeepSleepIsolateEn__SHIFT__VI    0x0000001a
#define PWR_AVFS_CNTL__Isolate__SHIFT__VI               0x00000017
#define PWR_AVFS_CNTL__MmBusIn__SHIFT__VI               0x00000000
#define PWR_AVFS_CNTL__MmLclRdEn__SHIFT__VI             0x00000008
#define PWR_AVFS_CNTL__MmLclSz__SHIFT__VI               0x0000000a
#define PWR_AVFS_CNTL__MmLclWrEn__SHIFT__VI             0x00000009
#define PWR_AVFS_CNTL__MmState__SHIFT__VI               0x0000000c
#define PWR_AVFS_CNTL__PccIsolateEn__SHIFT__VI          0x00000019
#define PWR_AVFS_CNTL__PsmEn__SHIFT__VI                 0x00000015
#define PWR_AVFS_CNTL__PsmGater__SHIFT__VI              0x00000013
#define PWR_AVFS_CNTL__PsmScanMode__SHIFT__VI           0x00000012
#define PWR_AVFS_CNTL__PsmTrst__SHIFT__VI               0x00000014
#define PWR_AVFS_CNTL__SkipPhaseEn__SHIFT__VI           0x00000016
#define PWR_AVFS_SEL__AvfsSel__SHIFT__VI                0x00000000
#define PWR_CKS_CNTL__CKS_BYPASS__SHIFT__VI             0x00000000
#define PWR_CKS_CNTL__CKS_FSM_WAIT_CYCLES__SHIFT__VI    0x0000000c
#define PWR_CKS_CNTL__CKS_LDO_READY_COUNT_VAL__SHIFT__VI 0x00000017
#define PWR_CKS_CNTL__CKS_LDO_REFSEL__SHIFT__VI         0x00000012
#define PWR_CKS_CNTL__CKS_NO_EXTRA_COARSE_STEP__SHIFT__VI 0x00000011
#define PWR_CKS_CNTL__CKS_PCCEnable__SHIFT__VI          0x00000001
#define PWR_CKS_CNTL__CKS_SAMPLE_SIZE__SHIFT__VI        0x00000008
#define PWR_CKS_CNTL__CKS_SKIP_PHASE_BYPASS__SHIFT__VI  0x00000007
#define PWR_CKS_CNTL__CKS_STRETCH_AMOUNT__SHIFT__VI     0x00000003
#define PWR_CKS_CNTL__CKS_TEMP_COMP__SHIFT__VI          0x00000002
#define PWR_CKS_CNTL__CKS_USE_FOR_LOW_FREQ__SHIFT__VI   0x00000010
#define PWR_CKS_CNTL__DDT_DEBUS_SEL__SHIFT__VI          0x00000016
#define PWR_CKS_ENABLE__DS_HAND_SHAKE_EN__SHIFT__VI     0x00000007
#define PWR_CKS_ENABLE__IGNORE_DROOP_DETECT__SHIFT__VI  0x00000003
#define PWR_CKS_ENABLE__MET_CTRL_SEL__SHIFT__VI         0x00000005
#define PWR_CKS_ENABLE__PCC_HAND_SHAKE_EN__SHIFT__VI    0x00000004
#define PWR_CKS_ENABLE__STRETCH_ENABLE__SHIFT__VI       0x00000000
#define PWR_CKS_ENABLE__masterReset__SHIFT__VI          0x00000001
#define PWR_CKS_ENABLE__staticEnable__SHIFT__VI         0x00000002
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT__SHIFT__VI 0x00000000
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE__SHIFT__VI 0x0000001a
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE__SHIFT__VI 0x00000019
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MASK__SHIFT__VI 0x0000001b
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MODE__SHIFT__VI 0x0000001e
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_STAT_AK__SHIFT__VI 0x0000001c
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_TYPE__SHIFT__VI 0x0000001d
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_RUNNING__SHIFT__VI 0x00000000
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_STAT__SHIFT__VI 0x00000001
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT__SHIFT__VI 0x00000002
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_RUN_VAL__SHIFT__VI 0x00000007
#define PWR_DISP_TIMER_CONTROL2__DISP_TIMER_PULSE_WIDTH__SHIFT__VI 0x00000000
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT__SHIFT__VI 0x00000000
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_DISABLE__SHIFT__VI 0x0000001a
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE__SHIFT__VI 0x00000019
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MASK__SHIFT__VI 0x0000001b
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MODE__SHIFT__VI 0x0000001e
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK__SHIFT__VI 0x0000001c
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_TYPE__SHIFT__VI 0x0000001d
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_RUNNING__SHIFT__VI 0x00000000
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_STAT__SHIFT__VI 0x00000001
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT__SHIFT__VI 0x00000002
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_RUN_VAL__SHIFT__VI 0x00000007
#define PWR_PCC_CONTROL__PCC_POLARITY__SHIFT__VI        0x00000000
#define PWR_PCC_GPIO_SELECT__GPIO__SHIFT__VI            0x00000000
#define RAS_TA_SIGNATURE1__SIGNATURE__SHIFT__VI         0x00000000
#define RBBMIF_STATUS_FLAG__RBBMIF_ACK_TIMEOUT__SHIFT__VI 0x00000003
#define RBBMIF_STATUS_FLAG__RBBMIF_FIFO_EMPTY__SHIFT__VI 0x00000005
#define RBBMIF_STATUS_FLAG__RBBMIF_FIFO_FULL__SHIFT__VI 0x00000006
#define RBBMIF_STATUS_FLAG__RBBMIF_READ_TIMEOUT__SHIFT__VI 0x00000004
#define RBBMIF_STATUS_FLAG__RBBMIF_STATE__SHIFT__VI     0x00000000
#define RBBMIF_STATUS__RBBMIF_TIMEOUT_ACK__SHIFT__VI    0x0000001e
#define RBBMIF_STATUS__RBBMIF_TIMEOUT_CLIENTS_DEC__SHIFT__VI 0x00000000
#define RBBMIF_STATUS__RBBMIF_TIMEOUT_MASK__SHIFT__VI   0x0000001f
#define RBBMIF_STATUS__RBBMIF_TIMEOUT_OP__SHIFT__VI     0x0000001c
#define RBBMIF_STATUS__RBBMIF_TIMEOUT_RDWR_STATUS__SHIFT__VI 0x0000001d
#define RBBMIF_TIMEOUT_DIS__CLIENT0_TIMEOUT_DIS__SHIFT__VI 0x00000000
#define RBBMIF_TIMEOUT_DIS__CLIENT10_TIMEOUT_DIS__SHIFT__VI 0x0000000a
#define RBBMIF_TIMEOUT_DIS__CLIENT11_TIMEOUT_DIS__SHIFT__VI 0x0000000b
#define RBBMIF_TIMEOUT_DIS__CLIENT12_TIMEOUT_DIS__SHIFT__VI 0x0000000c
#define RBBMIF_TIMEOUT_DIS__CLIENT13_TIMEOUT_DIS__SHIFT__VI 0x0000000d
#define RBBMIF_TIMEOUT_DIS__CLIENT14_TIMEOUT_DIS__SHIFT__VI 0x0000000e
#define RBBMIF_TIMEOUT_DIS__CLIENT1_TIMEOUT_DIS__SHIFT__VI 0x00000001
#define RBBMIF_TIMEOUT_DIS__CLIENT2_TIMEOUT_DIS__SHIFT__VI 0x00000002
#define RBBMIF_TIMEOUT_DIS__CLIENT3_TIMEOUT_DIS__SHIFT__VI 0x00000003
#define RBBMIF_TIMEOUT_DIS__CLIENT4_TIMEOUT_DIS__SHIFT__VI 0x00000004
#define RBBMIF_TIMEOUT_DIS__CLIENT5_TIMEOUT_DIS__SHIFT__VI 0x00000005
#define RBBMIF_TIMEOUT_DIS__CLIENT6_TIMEOUT_DIS__SHIFT__VI 0x00000006
#define RBBMIF_TIMEOUT_DIS__CLIENT7_TIMEOUT_DIS__SHIFT__VI 0x00000007
#define RBBMIF_TIMEOUT_DIS__CLIENT8_TIMEOUT_DIS__SHIFT__VI 0x00000008
#define RBBMIF_TIMEOUT_DIS__CLIENT9_TIMEOUT_DIS__SHIFT__VI 0x00000009
#define RBBMIF_TIMEOUT__RBBMIF_ACK_HOLD__SHIFT__VI      0x00000014
#define RBBMIF_TIMEOUT__RBBMIF_TIMEOUT_DELAY__SHIFT__VI 0x00000000
#define RCU_VIRT_RESET_REQ__PF__SHIFT__VI               0x0000001f
#define RCU_VIRT_RESET_REQ__VF__SHIFT__VI               0x00000000
#define REFCLK_CGTT_BLK_CTRL_REG__REFCLK_TURN_OFF_DELAY__SHIFT__VI 0x00000004
#define REFCLK_CGTT_BLK_CTRL_REG__REFCLK_TURN_ON_DELAY__SHIFT__VI 0x00000000
#define REFCLK_CNTL__REFCLK_CLOCK_EN__SHIFT__VI         0x00000000
#define REFCLK_CNTL__REFCLK_SRC_SEL__SHIFT__VI          0x00000001
#define REGAMMA_CNTLA_END_CNTL1__REGAMMA_CNTLA_EXP_REGION_END__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_END_CNTL2__REGAMMA_CNTLA_EXP_REGION_END_BASE__SHIFT__VI 0x00000010
#define REGAMMA_CNTLA_END_CNTL2__REGAMMA_CNTLA_EXP_REGION_END_SLOPE__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION0_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION0_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION1_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION1_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION10_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION10_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION11_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION11_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION12_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION12_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION13_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION13_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION14_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION14_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION15_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION15_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION2_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION2_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION3_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION3_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION4_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION4_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION5_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION5_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION6_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION6_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION7_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION7_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION8_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION8_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION9_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION9_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLA_SLOPE_CNTL__REGAMMA_CNTLA_EXP_REGION_LINEAR_SLOPE__SHIFT__VI 0x00000000
#define REGAMMA_CNTLA_START_CNTL__REGAMMA_CNTLA_EXP_REGION_START_SEGMENT__SHIFT__VI 0x00000014
#define REGAMMA_CNTLA_START_CNTL__REGAMMA_CNTLA_EXP_REGION_START__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_END_CNTL1__REGAMMA_CNTLB_EXP_REGION_END__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_END_CNTL2__REGAMMA_CNTLB_EXP_REGION_END_BASE__SHIFT__VI 0x00000010
#define REGAMMA_CNTLB_END_CNTL2__REGAMMA_CNTLB_EXP_REGION_END_SLOPE__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION0_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION0_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION1_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION1_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION10_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION10_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION11_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION11_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION12_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION12_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION13_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION13_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION14_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION14_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION15_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION15_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION2_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION2_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION3_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION3_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION4_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION4_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION5_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION5_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION6_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION6_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION7_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION7_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION8_LUT_OFFSET__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION8_NUM_SEGMENTS__SHIFT__VI 0x0000000c
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION9_LUT_OFFSET__SHIFT__VI 0x00000010
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION9_NUM_SEGMENTS__SHIFT__VI 0x0000001c
#define REGAMMA_CNTLB_SLOPE_CNTL__REGAMMA_CNTLB_EXP_REGION_LINEAR_SLOPE__SHIFT__VI 0x00000000
#define REGAMMA_CNTLB_START_CNTL__REGAMMA_CNTLB_EXP_REGION_START_SEGMENT__SHIFT__VI 0x00000014
#define REGAMMA_CNTLB_START_CNTL__REGAMMA_CNTLB_EXP_REGION_START__SHIFT__VI 0x00000000
#define REGAMMA_CONTROL__GRPH_REGAMMA_MODE__SHIFT__VI   0x00000000
#define REGAMMA_CONTROL__OVL_REGAMMA_MODE__SHIFT__VI    0x00000004
#define REGAMMA_LUT_DATA__REGAMMA_LUT_DATA__SHIFT__VI   0x00000000
#define REGAMMA_LUT_INDEX__REGAMMA_LUT_INDEX__SHIFT__VI 0x00000000
#define REGAMMA_LUT_WRITE_EN_MASK__REGAMMA_LUT_WRITE_EN_MASK__SHIFT__VI 0x00000000
#define REG_ADAPT_pciecore0_CONTROL__ACCESS_MODE_pciecore0__SHIFT__VI 0x00000000
#define REG_ADAPT_pif0_CONTROL__ACCESS_MODE_pif0__SHIFT__VI 0x00000000
#define REG_ADAPT_pwregr_CONTROL__ACCESS_MODE_pwregr__SHIFT__VI 0x00000000
#define REG_ADAPT_pwregt_CONTROL__ACCESS_MODE_pwregt__SHIFT__VI 0x00000000
#define REMAP_HDP_MEM_FLUSH_CNTL__ADDRESS__SHIFT__VI    0x00000002
#define REMAP_HDP_REG_FLUSH_CNTL__ADDRESS__SHIFT__VI    0x00000002
#define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN__SHIFT__VI   0x0000001f
#define RLC_CP_RESPONSE0__RESPONSE__SHIFT__VI           0x00000000
#define RLC_CP_RESPONSE1__RESPONSE__SHIFT__VI           0x00000000
#define RLC_CP_RESPONSE2__RESPONSE__SHIFT__VI           0x00000000
#define RLC_CP_RESPONSE3__RESPONSE__SHIFT__VI           0x00000000
#define RLC_CP_SCHEDULERS__scheduler0__SHIFT__VI        0x00000000
#define RLC_CP_SCHEDULERS__scheduler1__SHIFT__VI        0x00000008
#define RLC_CP_SCHEDULERS__scheduler2__SHIFT__VI        0x00000010
#define RLC_CP_SCHEDULERS__scheduler3__SHIFT__VI        0x00000018
#define RLC_CSIB_ADDR_HI__ADDRESS__SHIFT__VI            0x00000000
#define RLC_CSIB_ADDR_LO__ADDRESS__SHIFT__VI            0x00000000
#define RLC_CSIB_LENGTH__LENGTH__SHIFT__VI              0x00000000
#define RLC_GPM_DEBUG_SELECT__F32_DEBUG_SELECT__SHIFT__VI 0x00000008
#define RLC_GPM_DEBUG_SELECT__RESERVED__SHIFT__VI       0x0000000a
#define RLC_GPM_INT_DISABLE_TH0__DISABLE__SHIFT__VI     0x00000000
#define RLC_GPM_INT_DISABLE_TH1__DISABLE__SHIFT__VI     0x00000000
#define RLC_GPM_INT_FORCE_TH0__FORCE__SHIFT__VI         0x00000000
#define RLC_GPM_INT_FORCE_TH1__FORCE__SHIFT__VI         0x00000000
#define RLC_GPM_STAT__ABORTED_PD_SEQUENCE__SHIFT__VI    0x00000011
#define RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE__SHIFT__VI 0x0000000c
#define RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED__SHIFT__VI 0x00000008
#define RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED__SHIFT__VI 0x00000006
#define RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED__SHIFT__VI 0x00000005
#define RLC_GPM_STAT__DYN_CU_POWERING_DOWN__SHIFT__VI   0x00000010
#define RLC_GPM_STAT__DYN_CU_POWERING_UP__SHIFT__VI     0x0000000f
#define RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE__SHIFT__VI 0x0000000b
#define RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED__SHIFT__VI 0x00000007
#define RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS__SHIFT__VI 0x00000004
#define RLC_GPM_STAT__PG_ERROR_STATUS__SHIFT__VI        0x00000018
#define RLC_GPM_STAT__RESERVED__SHIFT__VI               0x00000012
#define RLC_GPM_STAT__RESTORING_REGISTERS__SHIFT__VI    0x0000000a
#define RLC_GPM_STAT__SAVING_REGISTERS__SHIFT__VI       0x00000009
#define RLC_GPM_STAT__STATIC_CU_POWERING_DOWN__SHIFT__VI 0x0000000e
#define RLC_GPM_STAT__STATIC_CU_POWERING_UP__SHIFT__VI  0x0000000d
#define RLC_GPM_THREAD_RESET__RESERVED__SHIFT__VI       0x00000004
#define RLC_GPM_THREAD_RESET__THREAD0_RESET__SHIFT__VI  0x00000000
#define RLC_GPM_THREAD_RESET__THREAD1_RESET__SHIFT__VI  0x00000001
#define RLC_GPM_THREAD_RESET__THREAD2_RESET__SHIFT__VI  0x00000002
#define RLC_GPM_THREAD_RESET__THREAD3_RESET__SHIFT__VI  0x00000003
#define RLC_GPM_VMID_THREAD0__RESERVED0__SHIFT__VI      0x00000004
#define RLC_GPM_VMID_THREAD0__RESERVED1__SHIFT__VI      0x0000000b
#define RLC_GPM_VMID_THREAD0__RLC_QUEUEID__SHIFT__VI    0x00000008
#define RLC_GPM_VMID_THREAD1__RESERVED0__SHIFT__VI      0x00000004
#define RLC_GPM_VMID_THREAD1__RESERVED1__SHIFT__VI      0x0000000b
#define RLC_GPM_VMID_THREAD1__RLC_QUEUEID__SHIFT__VI    0x00000008
#define RLC_GPM_VMID_THREAD2__RESERVED0__SHIFT__VI      0x00000004
#define RLC_GPM_VMID_THREAD2__RESERVED1__SHIFT__VI      0x0000000b
#define RLC_GPM_VMID_THREAD2__RLC_QUEUEID__SHIFT__VI    0x00000008
#define RLC_GPM_VMID_THREAD2__RLC_VMID__SHIFT__VI       0x00000000
#define RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF__SHIFT__VI     0x0000001f
#define RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED__SHIFT__VI  0x00000004
#define RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID__SHIFT__VI     0x00000000
#define RLC_GPU_IOV_CFG_REG10__RESERVED__SHIFT__VI      0x00000010
#define RLC_GPU_IOV_CFG_REG10__TIME_QUANTA_PF__SHIFT__VI 0x00000000
#define RLC_GPU_IOV_CFG_REG11__YIELD__SHIFT__VI         0x00000000
#define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF0__SHIFT__VI 0x00000000
#define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF1__SHIFT__VI 0x00000008
#define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF2__SHIFT__VI 0x00000010
#define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF3__SHIFT__VI 0x00000018
#define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF4__SHIFT__VI 0x00000000
#define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF5__SHIFT__VI 0x00000008
#define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF6__SHIFT__VI 0x00000010
#define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF7__SHIFT__VI 0x00000018
#define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF10__SHIFT__VI 0x00000010
#define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF11__SHIFT__VI 0x00000018
#define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF8__SHIFT__VI 0x00000000
#define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF9__SHIFT__VI 0x00000008
#define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF12__SHIFT__VI 0x00000000
#define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF13__SHIFT__VI 0x00000008
#define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF14__SHIFT__VI 0x00000010
#define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF15__SHIFT__VI 0x00000018
#define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN__SHIFT__VI 0x00000005
#define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE__SHIFT__VI    0x00000004
#define RLC_GPU_IOV_CFG_REG1__CMD_TYPE__SHIFT__VI       0x00000000
#define RLC_GPU_IOV_CFG_REG1__FCN_ID__SHIFT__VI         0x00000008
#define RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID__SHIFT__VI    0x00000010
#define RLC_GPU_IOV_CFG_REG1__RESERVED1__SHIFT__VI      0x00000018
#define RLC_GPU_IOV_CFG_REG1__RESERVED__SHIFT__VI       0x00000006
#define RLC_GPU_IOV_CFG_REG2__CMD_STATUS__SHIFT__VI     0x00000000
#define RLC_GPU_IOV_CFG_REG2__RESERVED__SHIFT__VI       0x00000004
#define RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION__SHIFT__VI 0x00000007
#define RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET__SHIFT__VI   0x0000000a
#define RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE__SHIFT__VI     0x00000000
#define RLC_GPU_IOV_CFG_REG6__RESERVED__SHIFT__VI       0x00000008
#define RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS__SHIFT__VI 0x00000000
#define RLC_GPU_IOV_CFG_REG9__ACTIVE_FCN_ID_STATUS__SHIFT__VI 0x00000008
#define RLC_GPU_IOV_CFG_REG9__ACTIVE_FCN_ID__SHIFT__VI  0x00000000
#define RLC_GPU_IOV_CFG_REG9__RESERVED__SHIFT__VI       0x0000000c
#define RLC_GPU_IOV_F32_CNTL__ENABLE__SHIFT__VI         0x00000000
#define RLC_GPU_IOV_F32_CNTL__RESERVED__SHIFT__VI       0x00000001
#define RLC_GPU_IOV_F32_RESET__RESERVED__SHIFT__VI      0x00000001
#define RLC_GPU_IOV_F32_RESET__RESET__SHIFT__VI         0x00000000
#define RLC_GPU_IOV_INT_DISABLE__DISABLE__SHIFT__VI     0x00000000
#define RLC_GPU_IOV_INT_FORCE__FORCE__SHIFT__VI         0x00000000
#define RLC_GPU_IOV_RLC_RESPONSE__RESP__SHIFT__VI       0x00000000
#define RLC_GPU_IOV_SCH_0__DATA__SHIFT__VI              0x00000000
#define RLC_GPU_IOV_SCH_1__DATA__SHIFT__VI              0x00000000
#define RLC_GPU_IOV_SCH_2__DATA__SHIFT__VI              0x00000000
#define RLC_GPU_IOV_SCH_3__DATA__SHIFT__VI              0x00000000
#define RLC_GPU_IOV_SCH_INT__interrupt__SHIFT__VI       0x00000000
#define RLC_GPU_IOV_SCRATCH_ADDR__ADDR__SHIFT__VI       0x00000000
#define RLC_GPU_IOV_SCRATCH_ADDR__RESERVED__SHIFT__VI   0x00000009
#define RLC_GPU_IOV_SCRATCH_DATA__DATA__SHIFT__VI       0x00000000
#define RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS__SHIFT__VI 0x00000000
#define RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED__SHIFT__VI  0x00000000
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED1__SHIFT__VI  0x00000009
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED2__SHIFT__VI  0x0000000d
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED__SHIFT__VI   0x00000001
#define RLC_GPU_IOV_SDMA0_STATUS__RESTORED__SHIFT__VI   0x0000000c
#define RLC_GPU_IOV_SDMA0_STATUS__SAVED__SHIFT__VI      0x00000008
#define RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS__SHIFT__VI 0x00000000
#define RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED__SHIFT__VI  0x00000000
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED1__SHIFT__VI  0x00000009
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED2__SHIFT__VI  0x0000000d
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED__SHIFT__VI   0x00000001
#define RLC_GPU_IOV_SDMA1_STATUS__RESTORED__SHIFT__VI   0x0000000c
#define RLC_GPU_IOV_SDMA1_STATUS__SAVED__SHIFT__VI      0x00000008
#define RLC_GPU_IOV_SMU_RESPONSE__RESP__SHIFT__VI       0x00000000
#define RLC_GPU_IOV_UCODE_ADDR__RESERVED__SHIFT__VI     0x0000000c
#define RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR__SHIFT__VI   0x00000000
#define RLC_GPU_IOV_UCODE_DATA__UCODE_DATA__SHIFT__VI   0x00000000
#define RLC_GPU_IOV_VF_ENABLE__RESERVED__SHIFT__VI      0x00000001
#define RLC_GPU_IOV_VF_ENABLE__VF_ENABLE__SHIFT__VI     0x00000000
#define RLC_GPU_IOV_VF_ENABLE__VF_NUM__SHIFT__VI        0x00000010
#define RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED__SHIFT__VI 0x00000010
#define RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR__SHIFT__VI 0x0000001f
#define RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR__SHIFT__VI   0x00000000
#define RLC_HYP_GPM_UCODE_ADDR__RESERVED__SHIFT__VI     0x0000000c
#define RLC_HYP_GPM_UCODE_ADDR__UCODE_ADDR__SHIFT__VI   0x00000000
#define RLC_HYP_GPM_UCODE_DATA__UCODE_DATA__SHIFT__VI   0x00000000
#define RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE__SHIFT__VI 0x00000007
#define RLC_MGCG_CTRL__GC_CAC_MGCG_CLK_CNTL__SHIFT__VI  0x0000000f
#define RLC_MGCG_CTRL__MGCG_EN__SHIFT__VI               0x00000000
#define RLC_MGCG_CTRL__OFF_HYSTERESIS__SHIFT__VI        0x00000007
#define RLC_MGCG_CTRL__ON_DELAY__SHIFT__VI              0x00000003
#define RLC_MGCG_CTRL__SE_CAC_MGCG_CLK_CNTL__SHIFT__VI  0x00000010
#define RLC_MGCG_CTRL__SILICON_EN__SHIFT__VI            0x00000001
#define RLC_MGCG_CTRL__SIMULATION_EN__SHIFT__VI         0x00000002
#define RLC_MGCG_CTRL__SPARE__SHIFT__VI                 0x00000011
#define RLC_PERFMON_CLK_CNTL__PERFMON_CLOCK_STATE__SHIFT__VI 0x00000000
#define RLC_PG_CNTL__CP_PG_DISABLE__SHIFT__VI           0x0000000f
#define RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE__SHIFT__VI  0x00000004
#define RLC_PG_CNTL__PG_OVERRIDE__SHIFT__VI             0x0000000e
#define RLC_PG_CNTL__RESERVED1__SHIFT__VI               0x00000014
#define RLC_PG_CNTL__RESERVED__SHIFT__SI__CI            0x00000004
#define RLC_PG_CNTL__RESERVED__SHIFT__VI                0x00000005
#define RLC_PG_CNTL__SMU_HANDSHAKE_ENABLE__SHIFT__VI    0x00000013
#define RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG__SHIFT__VI 0x00000000
#define RLC_PG_DELAY_3__RESERVED__SHIFT__VI             0x00000008
#define RLC_RLCV_COMMAND__CMD__SHIFT__VI                0x00000000
#define RLC_RLCV_COMMAND__RESERVED__SHIFT__VI           0x00000004
#define RLC_RLCV_SAFE_MODE__CMD__SHIFT__VI              0x00000000
#define RLC_RLCV_SAFE_MODE__MESSAGE__SHIFT__VI          0x00000001
#define RLC_RLCV_SAFE_MODE__RESERVED1__SHIFT__VI        0x00000005
#define RLC_RLCV_SAFE_MODE__RESERVED__SHIFT__VI         0x0000000c
#define RLC_RLCV_SAFE_MODE__RESPONSE__SHIFT__VI         0x00000008
#define RLC_ROM_CNTL__CU_HARVEST_EN__SHIFT__VI          0x00000004
#define RLC_ROM_CNTL__EFUSE_DISTRIB_EN__SHIFT__VI       0x00000002
#define RLC_ROM_CNTL__HELLOWORLD_EN__SHIFT__VI          0x00000003
#define RLC_ROM_CNTL__RESERVED__SHIFT__VI               0x00000005
#define RLC_ROM_CNTL__SLP_MODE_EN__SHIFT__VI            0x00000001
#define RLC_ROM_CNTL__USE_ROM__SHIFT__VI                0x00000000
#define RLC_SAFE_MODE__CMD__SHIFT__VI                   0x00000000
#define RLC_SAFE_MODE__RESERVED1__SHIFT__VI             0x00000005
#define RLC_SAFE_MODE__RESERVED__SHIFT__VI              0x0000000c
#define RLC_SAFE_MODE__RESPONSE__SHIFT__VI              0x00000008
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY__SHIFT__VI 0x00000011
#define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED__SHIFT__VI 0x00000018
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY__SHIFT__VI 0x00000014
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY__SHIFT__VI 0x00000015
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY__SHIFT__VI 0x00000016
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY__SHIFT__VI 0x00000017
#define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY__SHIFT__VI 0x00000012
#define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY__SHIFT__VI 0x00000013
#define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID__SHIFT__VI 0x0000000f
#define RLC_SERDES_RD_MASTER_INDEX__SPARE__SHIFT__VI    0x00000011
#define RLC_SERDES_WR_CTRL__BPM_DATA__SHIFT__VI         0x00000010
#define RLC_SERDES_WR_CTRL__RDDATA_RESET__SHIFT__VI     0x0000000e
#define RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR__SHIFT__VI    0x0000001b
#define RLC_SERDES_WR_CTRL__SHORT_FORMAT__SHIFT__VI     0x0000000f
#define RLC_SERDES_WR_CTRL__SRBM_OVERRIDE__SHIFT__VI    0x0000001a
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK__SHIFT__VI 0x00000011
#define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED__SHIFT__VI 0x00000018
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK__SHIFT__VI 0x00000014
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK__SHIFT__VI 0x00000015
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK__SHIFT__VI 0x00000016
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK__SHIFT__VI 0x00000017
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK__SHIFT__VI 0x00000012
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK__SHIFT__VI 0x00000013
#define RLC_SMU_COMMAND__CMD__SHIFT__VI                 0x00000000
#define RLC_SMU_MESSAGE__CMD__SHIFT__VI                 0x00000000
#define RLC_SMU_SAFE_MODE__CMD__SHIFT__VI               0x00000000
#define RLC_SMU_SAFE_MODE__MESSAGE__SHIFT__VI           0x00000001
#define RLC_SMU_SAFE_MODE__RESERVED1__SHIFT__VI         0x00000005
#define RLC_SMU_SAFE_MODE__RESERVED__SHIFT__VI          0x0000000c
#define RLC_SMU_SAFE_MODE__RESPONSE__SHIFT__VI          0x00000008
#define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__VI 0x00000000
#define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__VI 0x00000008
#define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__VI 0x00000000
#define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__VI 0x00000008
#define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__VI 0x00000000
#define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__VI 0x00000008
#define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__VI 0x00000000
#define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__VI 0x00000008
#define RLC_SRM_ARAM_ADDR__ADDR__SHIFT__VI              0x00000000
#define RLC_SRM_ARAM_ADDR__RESERVED__SHIFT__VI          0x0000000a
#define RLC_SRM_ARAM_DATA__DATA__SHIFT__VI              0x00000000
#define RLC_SRM_CNTL__AUTO_INCR_ADDR__SHIFT__VI         0x00000001
#define RLC_SRM_CNTL__RESERVED__SHIFT__VI               0x00000002
#define RLC_SRM_CNTL__SRM_ENABLE__SHIFT__VI             0x00000000
#define RLC_SRM_DEBUG_SELECT__RESERVED__SHIFT__VI       0x00000008
#define RLC_SRM_DEBUG_SELECT__SELECT__SHIFT__VI         0x00000000
#define RLC_SRM_DEBUG__DATA__SHIFT__VI                  0x00000000
#define RLC_SRM_DRAM_ADDR__ADDR__SHIFT__VI              0x00000000
#define RLC_SRM_DRAM_ADDR__RESERVED__SHIFT__VI          0x0000000a
#define RLC_SRM_DRAM_DATA__DATA__SHIFT__VI              0x00000000
#define RLC_SRM_GPM_ABORT__ABORT__SHIFT__VI             0x00000000
#define RLC_SRM_GPM_ABORT__RESERVED__SHIFT__VI          0x00000001
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY__SHIFT__VI 0x00000000
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL__SHIFT__VI 0x00000001
#define RLC_SRM_GPM_COMMAND_STATUS__RESERVED__SHIFT__VI 0x00000002
#define RLC_SRM_GPM_COMMAND__DEST_MEMORY__SHIFT__VI     0x0000001f
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM__SHIFT__VI  0x00000002
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL__SHIFT__VI      0x00000001
#define RLC_SRM_GPM_COMMAND__OP__SHIFT__VI              0x00000000
#define RLC_SRM_GPM_COMMAND__RESERVED1__SHIFT__VI       0x0000001d
#define RLC_SRM_GPM_COMMAND__SIZE__SHIFT__VI            0x00000005
#define RLC_SRM_GPM_COMMAND__START_OFFSET__SHIFT__VI    0x00000011
#define RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS__SHIFT__VI   0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED__SHIFT__VI  0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS__SHIFT__VI   0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED__SHIFT__VI  0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS__SHIFT__VI   0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED__SHIFT__VI  0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS__SHIFT__VI   0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED__SHIFT__VI  0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS__SHIFT__VI   0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED__SHIFT__VI  0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS__SHIFT__VI   0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED__SHIFT__VI  0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS__SHIFT__VI   0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED__SHIFT__VI  0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS__SHIFT__VI   0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED__SHIFT__VI  0x00000010
#define RLC_SRM_INDEX_CNTL_DATA_0__DATA__SHIFT__VI      0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_1__DATA__SHIFT__VI      0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_2__DATA__SHIFT__VI      0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_3__DATA__SHIFT__VI      0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_4__DATA__SHIFT__VI      0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_5__DATA__SHIFT__VI      0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_6__DATA__SHIFT__VI      0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_7__DATA__SHIFT__VI      0x00000000
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY__SHIFT__VI 0x00000000
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL__SHIFT__VI 0x00000001
#define RLC_SRM_RLCV_COMMAND_STATUS__RESERVED__SHIFT__VI 0x00000002
#define RLC_SRM_RLCV_COMMAND__DEST_MEMORY__SHIFT__VI    0x0000001f
#define RLC_SRM_RLCV_COMMAND__OP__SHIFT__VI             0x00000000
#define RLC_SRM_RLCV_COMMAND__RESERVED1__SHIFT__VI      0x0000001c
#define RLC_SRM_RLCV_COMMAND__RESERVED__SHIFT__VI       0x00000001
#define RLC_SRM_RLCV_COMMAND__SIZE__SHIFT__VI           0x00000004
#define RLC_SRM_RLCV_COMMAND__START_OFFSET__SHIFT__VI   0x00000010
#define RLC_SRM_STAT__RESERVED__SHIFT__VI               0x00000001
#define RLC_SRM_STAT__SRM_STATUS__SHIFT__VI             0x00000000
#define RLC_STAT__RLC_SRM_BUSY__SHIFT__VI               0x00000003
#define SAM_IH_EXT_ERR_INTR_STATUS__ISP__SHIFT__VI      0x00000002
#define SAM_IH_EXT_ERR_INTR_STATUS__UVD__SHIFT__VI      0x00000000
#define SAM_IH_EXT_ERR_INTR_STATUS__VCE__SHIFT__VI      0x00000001
#define SAM_IH_EXT_ERR_INTR__ISP__SHIFT__VI             0x00000002
#define SAM_IH_EXT_ERR_INTR__UVD__SHIFT__VI             0x00000000
#define SAM_IH_EXT_ERR_INTR__VCE__SHIFT__VI             0x00000001
#define SCLK_CGTT_BLK_CTRL_REG__CGTT_SCLK_OVERRIDE__SHIFT__VI 0x0000000c
#define SCLK_DEEP_SLEEP_CNTL2__RLC_SMU_GFXCLK_OFF_MASK__SHIFT__VI 0x0000000e
#define SCLV_ALU_CONTROL__SCL_ALU_DISABLE__SHIFT__VI    0x00000000
#define SCLV_AUTOMATIC_MODE_CONTROL__SCL_H_CALC_AUTO_RATIO_EN__SHIFT__VI 0x00000010
#define SCLV_AUTOMATIC_MODE_CONTROL__SCL_V_CALC_AUTO_RATIO_EN__SHIFT__VI 0x00000000
#define SCLV_COEF_RAM_SELECT__SCL_C_RAM_FILTER_TYPE__SHIFT__VI 0x00000010
#define SCLV_COEF_RAM_SELECT__SCL_C_RAM_PHASE__SHIFT__VI 0x00000008
#define SCLV_COEF_RAM_SELECT__SCL_C_RAM_TAP_PAIR_IDX__SHIFT__VI 0x00000000
#define SCLV_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_EN__SHIFT__VI 0x0000000f
#define SCLV_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF__SHIFT__VI 0x00000000
#define SCLV_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_EN__SHIFT__VI 0x0000001f
#define SCLV_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF__SHIFT__VI 0x00000010
#define SCLV_CONTROL__SCL_BOUNDARY_MODE__SHIFT__VI      0x00000000
#define SCLV_CONTROL__SCL_EARLY_EOL_MODE__SHIFT__VI     0x00000004
#define SCLV_CONTROL__SCL_TOTAL_PHASE__SHIFT__VI        0x00000008
#define SCLV_DEBUG2__SCL_DEBUG2__SHIFT__VI              0x00000003
#define SCLV_DEBUG2__SCL_DEBUG_EOF_MODE__SHIFT__VI      0x00000001
#define SCLV_DEBUG2__SCL_DEBUG_REQ_MODE__SHIFT__VI      0x00000000
#define SCLV_DEBUG__SCL_DEBUG__SHIFT__VI                0x00000000
#define SCLV_EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_LEFT__SHIFT__VI 0x00000010
#define SCLV_EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_RIGHT__SHIFT__VI 0x00000000
#define SCLV_EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_BOTTOM__SHIFT__VI 0x00000000
#define SCLV_EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_TOP__SHIFT__VI 0x00000010
#define SCLV_HORZ_FILTER_CONTROL__SCL_H_2TAP_HARDCODE_COEF_EN__SHIFT__VI 0x00000008
#define SCLV_HORZ_FILTER_INIT_C__SCL_H_INIT_FRAC_C__SHIFT__VI 0x00000000
#define SCLV_HORZ_FILTER_INIT_C__SCL_H_INIT_INT_C__SHIFT__VI 0x00000018
#define SCLV_HORZ_FILTER_INIT__SCL_H_INIT_FRAC__SHIFT__VI 0x00000000
#define SCLV_HORZ_FILTER_INIT__SCL_H_INIT_INT__SHIFT__VI 0x00000018
#define SCLV_HORZ_FILTER_SCALE_RATIO_C__SCL_H_SCALE_RATIO_C__SHIFT__VI 0x00000000
#define SCLV_HORZ_FILTER_SCALE_RATIO__SCL_H_SCALE_RATIO__SHIFT__VI 0x00000000
#define SCLV_MANUAL_REPLICATE_CONTROL__SCL_H_MANUAL_REPLICATE_FACTOR__SHIFT__VI 0x00000008
#define SCLV_MANUAL_REPLICATE_CONTROL__SCL_V_MANUAL_REPLICATE_FACTOR__SHIFT__VI 0x00000000
#define SCLV_MODE_CHANGE_DET1__SCL_ALU_H_SCALE_RATIO__SHIFT__VI 0x00000007
#define SCLV_MODE_CHANGE_DET1__SCL_MODE_CHANGE_ACK__SHIFT__VI 0x00000004
#define SCLV_MODE_CHANGE_DET1__SCL_MODE_CHANGE__SHIFT__VI 0x00000000
#define SCLV_MODE_CHANGE_DET2__SCL_ALU_V_SCALE_RATIO__SHIFT__VI 0x00000000
#define SCLV_MODE_CHANGE_DET3__SCL_ALU_SOURCE_HEIGHT__SHIFT__VI 0x00000000
#define SCLV_MODE_CHANGE_DET3__SCL_ALU_SOURCE_WIDTH__SHIFT__VI 0x00000010
#define SCLV_MODE_CHANGE_MASK__SCL_MODE_CHANGE_MASK__SHIFT__VI 0x00000000
#define SCLV_MODE__SCL_INTERLACE_SOURCE__SHIFT__VI      0x00000008
#define SCLV_MODE__SCL_MODE__SHIFT__VI                  0x00000000
#define SCLV_MODE__SCL_PSCL_EN__SHIFT__VI               0x00000004
#define SCLV_ROUND_OFFSET__SCL_ROUND_OFFSET_CBCR__SHIFT__VI 0x00000010
#define SCLV_ROUND_OFFSET__SCL_ROUND_OFFSET_RGB_Y__SHIFT__VI 0x00000000
#define SCLV_TAP_CONTROL__SCL_H_NUM_OF_TAPS_C__SHIFT__VI 0x0000000c
#define SCLV_TAP_CONTROL__SCL_H_NUM_OF_TAPS__SHIFT__VI  0x00000004
#define SCLV_TAP_CONTROL__SCL_V_NUM_OF_TAPS_C__SHIFT__VI 0x00000008
#define SCLV_TAP_CONTROL__SCL_V_NUM_OF_TAPS__SHIFT__VI  0x00000000
#define SCLV_TEST_DEBUG_DATA__SCL_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define SCLV_TEST_DEBUG_INDEX__SCL_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define SCLV_TEST_DEBUG_INDEX__SCL_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define SCLV_UPDATE__SCL_COEF_UPDATE_COMPLETE__SHIFT__VI 0x00000018
#define SCLV_UPDATE__SCL_UPDATE_LOCK__SHIFT__VI         0x00000010
#define SCLV_UPDATE__SCL_UPDATE_PENDING__SHIFT__VI      0x00000000
#define SCLV_UPDATE__SCL_UPDATE_TAKEN__SHIFT__VI        0x00000008
#define SCLV_VERT_FILTER_CONTROL__SCL_V_2TAP_HARDCODE_COEF_EN__SHIFT__VI 0x00000008
#define SCLV_VERT_FILTER_INIT_BOT_C__SCL_V_INIT_FRAC_BOT_C__SHIFT__VI 0x00000000
#define SCLV_VERT_FILTER_INIT_BOT_C__SCL_V_INIT_INT_BOT_C__SHIFT__VI 0x00000018
#define SCLV_VERT_FILTER_INIT_BOT__SCL_V_INIT_FRAC_BOT__SHIFT__VI 0x00000000
#define SCLV_VERT_FILTER_INIT_BOT__SCL_V_INIT_INT_BOT__SHIFT__VI 0x00000018
#define SCLV_VERT_FILTER_INIT_C__SCL_V_INIT_FRAC_C__SHIFT__VI 0x00000000
#define SCLV_VERT_FILTER_INIT_C__SCL_V_INIT_INT_C__SHIFT__VI 0x00000018
#define SCLV_VERT_FILTER_INIT__SCL_V_INIT_FRAC__SHIFT__VI 0x00000000
#define SCLV_VERT_FILTER_INIT__SCL_V_INIT_INT__SHIFT__VI 0x00000018
#define SCLV_VERT_FILTER_SCALE_RATIO_C__SCL_V_SCALE_RATIO_C__SHIFT__VI 0x00000000
#define SCLV_VERT_FILTER_SCALE_RATIO__SCL_V_SCALE_RATIO__SHIFT__VI 0x00000000
#define SCLV_VIEWPORT_SIZE_C__VIEWPORT_HEIGHT_C__SHIFT__VI 0x00000000
#define SCLV_VIEWPORT_SIZE_C__VIEWPORT_WIDTH_C__SHIFT__VI 0x00000010
#define SCLV_VIEWPORT_SIZE__VIEWPORT_HEIGHT__SHIFT__VI  0x00000000
#define SCLV_VIEWPORT_SIZE__VIEWPORT_WIDTH__SHIFT__VI   0x00000010
#define SCLV_VIEWPORT_START_C__VIEWPORT_X_START_C__SHIFT__VI 0x00000010
#define SCLV_VIEWPORT_START_C__VIEWPORT_Y_START_C__SHIFT__VI 0x00000000
#define SCLV_VIEWPORT_START_SECONDARY_C__VIEWPORT_X_START_SECONDARY_C__SHIFT__VI 0x00000010
#define SCLV_VIEWPORT_START_SECONDARY_C__VIEWPORT_Y_START_SECONDARY_C__SHIFT__VI 0x00000000
#define SCLV_VIEWPORT_START_SECONDARY__VIEWPORT_X_START_SECONDARY__SHIFT__VI 0x00000010
#define SCLV_VIEWPORT_START_SECONDARY__VIEWPORT_Y_START_SECONDARY__SHIFT__VI 0x00000000
#define SCLV_VIEWPORT_START__VIEWPORT_X_START__SHIFT__VI 0x00000010
#define SCLV_VIEWPORT_START__VIEWPORT_Y_START__SHIFT__VI 0x00000000
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_H_CALC_AUTO_RATIO_EN__SHIFT__VI 0x00000010
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_V_CALC_AUTO_RATIO_EN__SHIFT__VI 0x00000000
#define SCL_CONTROL__SCL_BOUNDARY_MODE__SHIFT__VI       0x00000000
#define SCL_CONTROL__SCL_EARLY_EOL_MODE__SHIFT__VI      0x00000004
#define SCL_DEBUG2__SCL_DEBUG2__SHIFT__VI               0x00000003
#define SCL_DEBUG2__SCL_DEBUG_EOF_MODE__SHIFT__VI       0x00000001
#define SCL_DEBUG2__SCL_DEBUG_REQ_MODE__SHIFT__VI       0x00000000
#define SCL_HORZ_FILTER_CONTROL__SCL_H_2TAP_HARDCODE_COEF_EN__SHIFT__VI 0x00000008
#define SCL_HORZ_FILTER_INIT__SCL_H_INIT_FRAC__SHIFT__VI 0x00000000
#define SCL_HORZ_FILTER_INIT__SCL_H_INIT_INT__SHIFT__VI 0x00000018
#define SCL_MODE__SCL_MODE__SHIFT__VI                   0x00000000
#define SCL_MODE__SCL_PSCL_EN__SHIFT__VI                0x00000004
#define SCL_ROUND_OFFSET__SCL_ROUND_OFFSET_CBCR__SHIFT__VI 0x00000010
#define SCL_ROUND_OFFSET__SCL_ROUND_OFFSET_RGB_Y__SHIFT__VI 0x00000000
#define SCL_TAP_CONTROL__SCL_H_NUM_OF_TAPS__SHIFT__VI   0x00000008
#define SCL_TAP_CONTROL__SCL_V_NUM_OF_TAPS__SHIFT__VI   0x00000000
#define SCL_UPDATE__SCL_COEF_UPDATE_COMPLETE__SHIFT__VI 0x00000018
#define SCL_VERT_FILTER_CONTROL__SCL_V_2TAP_HARDCODE_COEF_EN__SHIFT__VI 0x00000008
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_INT_BOT__SHIFT__VI 0x00000018
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_INT__SHIFT__VI 0x00000018
#define SDMA0_ACTIVE_FCN_ID__VFID__SHIFT__VI            0x00000000
#define SDMA0_ACTIVE_FCN_ID__VF__SHIFT__VI              0x0000001f
#define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE__SHIFT__VI 0x0000001f
#define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT__VI        0x00000000
#define SDMA0_ATOMIC_PREOP_HI__DATA__SHIFT__VI          0x00000000
#define SDMA0_ATOMIC_PREOP_LO__DATA__SHIFT__VI          0x00000000
#define SDMA0_BA_THRESHOLD__READ_THRES__SHIFT__VI       0x00000000
#define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT__VI      0x00000010
#define SDMA0_CHICKEN_BITS__CE_AFIFO_WATERMARK__SHIFT__VI 0x0000001a
#define SDMA0_CHICKEN_BITS__CE_DFIFO_WATERMARK__SHIFT__VI 0x0000001c
#define SDMA0_CHICKEN_BITS__CE_LFIFO_WATERMARK__SHIFT__VI 0x0000001e
#define SDMA0_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE__SHIFT__VI 0x00000002
#define SDMA0_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE__SHIFT__VI 0x00000001
#define SDMA0_CNTL__ATC_L1_ENABLE__SHIFT__VI            0x00000001
#define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT__VI    0x0000001e
#define SDMA0_CNTL__MIDCMD_PREEMPT_ENABLE__SHIFT__VI    0x00000005
#define SDMA0_CNTL__MIDCMD_WORLDSWITCH_ENABLE__SHIFT__VI 0x00000011
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_CNTL__SHIFT__VI 0x00000013
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_STATUS__SHIFT__VI 0x00000011
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DOORBELL__SHIFT__VI 0x00000012
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_HI__SHIFT__VI 0x0000000e
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_LO__SHIFT__VI 0x0000000d
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_CNTL__SHIFT__VI 0x0000000a
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_OFFSET__SHIFT__VI 0x0000000c
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_RPTR__SHIFT__VI 0x0000000b
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_SIZE__SHIFT__VI 0x0000000f
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_HI__SHIFT__VI 0x00000002
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE__SHIFT__VI 0x00000001
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_CNTL__SHIFT__VI 0x00000000
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_HI__SHIFT__VI 0x00000008
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_LO__SHIFT__VI 0x00000009
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR__SHIFT__VI 0x00000003
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__SHIFT__VI 0x00000006
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__SHIFT__VI 0x00000007
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_CNTL__SHIFT__VI 0x00000005
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR__SHIFT__VI 0x00000004
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_SKIP_CNTL__SHIFT__VI 0x00000010
#define SDMA0_CONTEXT_REG_TYPE1__RESERVED__SHIFT__VI    0x00000012
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_APE1_CNTL__SHIFT__VI 0x00000008
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_HI__SHIFT__VI 0x0000000d
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_LO__SHIFT__VI 0x0000000c
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_LOG__SHIFT__VI 0x00000009
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DUMMY_REG__SHIFT__VI 0x00000011
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_IB_SUB_REMAIN__SHIFT__VI 0x0000000f
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_PREEMPT__SHIFT__VI 0x00000010
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_VIRTUAL_ADDR__SHIFT__VI 0x00000007
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_WATERMARK__SHIFT__VI 0x0000000a
#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG1__SHIFT__VI   0x0000000b
#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG2__SHIFT__VI   0x0000000e
#define SDMA0_CONTEXT_REG_TYPE2__RESERVED__SHIFT__VI    0x00000007
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_CNTL__SHIFT__VI 0x00000006
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA0__SHIFT__VI 0x00000000
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA1__SHIFT__VI 0x00000001
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA2__SHIFT__VI 0x00000002
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA3__SHIFT__VI 0x00000003
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA4__SHIFT__VI 0x00000004
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA5__SHIFT__VI 0x00000005
#define SDMA0_EDC_CONFIG__DIS_EDC__SHIFT__VI            0x00000001
#define SDMA0_EDC_CONFIG__ECC_INT_ENABLE__SHIFT__VI     0x00000002
#define SDMA0_F32_CNTL__DBG_SELECT_BITS__SHIFT__VI      0x00000002
#define SDMA0_FREEZE__F32_FREEZE__SHIFT__VI             0x00000006
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPTED__SHIFT__VI  0x00000009
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT__VI 0x0000000a
#define SDMA0_GFX_CSA_ADDR_HI__ADDR__SHIFT__VI          0x00000000
#define SDMA0_GFX_CSA_ADDR_LO__ADDR__SHIFT__VI          0x00000002
#define SDMA0_GFX_DOORBELL_LOG__BE_ERROR__SHIFT__VI     0x00000000
#define SDMA0_GFX_DOORBELL_LOG__DATA__SHIFT__VI         0x00000002
#define SDMA0_GFX_DOORBELL__CAPTURED__SHIFT__VI         0x0000001e
#define SDMA0_GFX_DOORBELL__ENABLE__SHIFT__VI           0x0000001c
#define SDMA0_GFX_DOORBELL__OFFSET__SHIFT__VI           0x00000000
#define SDMA0_GFX_DUMMY_REG__DUMMY__SHIFT__VI           0x00000000
#define SDMA0_GFX_IB_SUB_REMAIN__SIZE__SHIFT__VI        0x00000000
#define SDMA0_GFX_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT__VI 0x00000008
#define SDMA0_GFX_MIDCMD_CNTL__COPY_MODE__SHIFT__VI     0x00000001
#define SDMA0_GFX_MIDCMD_CNTL__DATA_VALID__SHIFT__VI    0x00000000
#define SDMA0_GFX_MIDCMD_CNTL__SPLIT_STATE__SHIFT__VI   0x00000004
#define SDMA0_GFX_MIDCMD_DATA0__DATA0__SHIFT__VI        0x00000000
#define SDMA0_GFX_MIDCMD_DATA1__DATA1__SHIFT__VI        0x00000000
#define SDMA0_GFX_MIDCMD_DATA2__DATA2__SHIFT__VI        0x00000000
#define SDMA0_GFX_MIDCMD_DATA3__DATA3__SHIFT__VI        0x00000000
#define SDMA0_GFX_MIDCMD_DATA4__DATA4__SHIFT__VI        0x00000000
#define SDMA0_GFX_MIDCMD_DATA5__DATA5__SHIFT__VI        0x00000000
#define SDMA0_GFX_PREEMPT__IB_PREEMPT__SHIFT__VI        0x00000000
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT__VI 0x00000002
#define SDMA0_GFX_VIRTUAL_ADDR__INVAL__SHIFT__VI        0x00000001
#define SDMA0_GFX_WATERMARK__RD_OUTSTANDING__SHIFT__VI  0x00000000
#define SDMA0_GFX_WATERMARK__WR_OUTSTANDING__SHIFT__VI  0x00000010
#define SDMA0_ID__DEVICE_ID__SHIFT__VI                  0x00000000
#define SDMA0_PERF_REG_TYPE0__RESERVED_31_3__SHIFT__VI  0x00000003
#define SDMA0_PERF_REG_TYPE0__SDMA0_PERFCOUNTER0_RESULT__SHIFT__VI 0x00000001
#define SDMA0_PERF_REG_TYPE0__SDMA0_PERFCOUNTER1_RESULT__SHIFT__VI 0x00000002
#define SDMA0_PERF_REG_TYPE0__SDMA0_PERFMON_CNTL__SHIFT__VI 0x00000000
#define SDMA0_POWER_CNTL_IDLE__DELAY1__SHIFT__VI        0x00000000
#define SDMA0_POWER_CNTL_IDLE__DELAY2__SHIFT__VI        0x00000010
#define SDMA0_POWER_CNTL__MEM_POWER_DELAY__SHIFT__VI    0x0000000c
#define SDMA0_POWER_CNTL__MEM_POWER_DS_EN__SHIFT__VI    0x0000000a
#define SDMA0_POWER_CNTL__MEM_POWER_LS_EN__SHIFT__VI    0x00000009
#define SDMA0_POWER_CNTL__MEM_POWER_SD_EN__SHIFT__VI    0x0000000b
#define SDMA0_PUB_REG_TYPE0__RESERVED_16__SHIFT__VI     0x00000010
#define SDMA0_PUB_REG_TYPE0__RESERVED_17__SHIFT__VI     0x00000011
#define SDMA0_PUB_REG_TYPE0__RESERVED__SHIFT__VI        0x0000001e
#define SDMA0_PUB_REG_TYPE0__SDMA0_BA_THRESHOLD__SHIFT__VI 0x0000001b
#define SDMA0_PUB_REG_TYPE0__SDMA0_CHICKEN_BITS__SHIFT__VI 0x00000005
#define SDMA0_PUB_REG_TYPE0__SDMA0_CLK_CTRL__SHIFT__VI  0x00000003
#define SDMA0_PUB_REG_TYPE0__SDMA0_CNTL__SHIFT__VI      0x00000004
#define SDMA0_PUB_REG_TYPE0__SDMA0_DEVICE_ID__SHIFT__VI 0x0000001c
#define SDMA0_PUB_REG_TYPE0__SDMA0_EDC_CONFIG__SHIFT__VI 0x0000001a
#define SDMA0_PUB_REG_TYPE0__SDMA0_F32_CNTL__SHIFT__VI  0x00000012
#define SDMA0_PUB_REG_TYPE0__SDMA0_FREEZE__SHIFT__VI    0x00000013
#define SDMA0_PUB_REG_TYPE0__SDMA0_HASH__SHIFT__VI      0x00000007
#define SDMA0_PUB_REG_TYPE0__SDMA0_IB_OFFSET_FETCH__SHIFT__VI 0x0000000b
#define SDMA0_PUB_REG_TYPE0__SDMA0_PHASE0_QUANTUM__SHIFT__VI 0x00000014
#define SDMA0_PUB_REG_TYPE0__SDMA0_PHASE1_QUANTUM__SHIFT__VI 0x00000015
#define SDMA0_PUB_REG_TYPE0__SDMA0_POWER_CNTL__SHIFT__VI 0x00000002
#define SDMA0_PUB_REG_TYPE0__SDMA0_PROGRAM__SHIFT__VI   0x0000000c
#define SDMA0_PUB_REG_TYPE0__SDMA0_RB_RPTR_FETCH__SHIFT__VI 0x0000000a
#define SDMA0_PUB_REG_TYPE0__SDMA0_RD_BURST_CNTL__SHIFT__VI 0x0000000f
#define SDMA0_PUB_REG_TYPE0__SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__SHIFT__VI 0x00000009
#define SDMA0_PUB_REG_TYPE0__SDMA0_STATUS1_REG__SHIFT__VI 0x0000000e
#define SDMA0_PUB_REG_TYPE0__SDMA0_STATUS_REG__SHIFT__VI 0x0000000d
#define SDMA0_PUB_REG_TYPE0__SDMA0_TILING_CONFIG__SHIFT__VI 0x00000006
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_ADDR__SHIFT__VI 0x00000000
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_DATA__SHIFT__VI 0x00000001
#define SDMA0_PUB_REG_TYPE0__SDMA0_VERSION__SHIFT__VI   0x0000001d
#define SDMA0_PUB_REG_TYPE0__SDMA_PGFSM_CONFIG__SHIFT__VI 0x00000017
#define SDMA0_PUB_REG_TYPE0__SDMA_PGFSM_READ__SHIFT__VI 0x00000019
#define SDMA0_PUB_REG_TYPE0__SDMA_PGFSM_WRITE__SHIFT__VI 0x00000018
#define SDMA0_PUB_REG_TYPE0__SDMA_POWER_GATING__SHIFT__VI 0x00000016
#define SDMA0_PUB_REG_TYPE1__RESERVED__SHIFT__VI        0x00000005
#define SDMA0_PUB_REG_TYPE1__SDMA0_ACTIVE_FCN_ID__SHIFT__VI 0x00000004
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_CNTL__SHIFT__VI 0x00000008
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_HI__SHIFT__VI 0x0000000a
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_LO__SHIFT__VI 0x00000009
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS2_REG__SHIFT__VI 0x00000003
#define SDMA0_PUB_REG_TYPE1__SDMA0_VF_ENABLE__SHIFT__VI 0x00000007
#define SDMA0_PUB_REG_TYPE1__SDMA0_VIRT_RESET_REQ__SHIFT__VI 0x00000006
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CNTL__SHIFT__VI   0x00000000
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CTX_CNTL__SHIFT__VI 0x00000004
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CTX_HI__SHIFT__VI 0x00000002
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CTX_LO__SHIFT__VI 0x00000001
#define SDMA0_RD_BURST_CNTL__RD_BURST__SHIFT__VI        0x00000000
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPTED__SHIFT__VI 0x00000009
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT__VI 0x0000000a
#define SDMA0_RLC0_CSA_ADDR_HI__ADDR__SHIFT__VI         0x00000000
#define SDMA0_RLC0_CSA_ADDR_LO__ADDR__SHIFT__VI         0x00000002
#define SDMA0_RLC0_DUMMY_REG__DUMMY__SHIFT__VI          0x00000000
#define SDMA0_RLC0_IB_SUB_REMAIN__SIZE__SHIFT__VI       0x00000000
#define SDMA0_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT__VI 0x00000008
#define SDMA0_RLC0_MIDCMD_CNTL__COPY_MODE__SHIFT__VI    0x00000001
#define SDMA0_RLC0_MIDCMD_CNTL__DATA_VALID__SHIFT__VI   0x00000000
#define SDMA0_RLC0_MIDCMD_CNTL__SPLIT_STATE__SHIFT__VI  0x00000004
#define SDMA0_RLC0_MIDCMD_DATA0__DATA0__SHIFT__VI       0x00000000
#define SDMA0_RLC0_MIDCMD_DATA1__DATA1__SHIFT__VI       0x00000000
#define SDMA0_RLC0_MIDCMD_DATA2__DATA2__SHIFT__VI       0x00000000
#define SDMA0_RLC0_MIDCMD_DATA3__DATA3__SHIFT__VI       0x00000000
#define SDMA0_RLC0_MIDCMD_DATA4__DATA4__SHIFT__VI       0x00000000
#define SDMA0_RLC0_MIDCMD_DATA5__DATA5__SHIFT__VI       0x00000000
#define SDMA0_RLC0_PREEMPT__IB_PREEMPT__SHIFT__VI       0x00000000
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT__VI 0x00000002
#define SDMA0_RLC0_VIRTUAL_ADDR__INVAL__SHIFT__VI       0x00000001
#define SDMA0_RLC0_WATERMARK__RD_OUTSTANDING__SHIFT__VI 0x00000000
#define SDMA0_RLC0_WATERMARK__WR_OUTSTANDING__SHIFT__VI 0x00000010
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPTED__SHIFT__VI 0x00000009
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT__VI 0x0000000a
#define SDMA0_RLC1_CSA_ADDR_HI__ADDR__SHIFT__VI         0x00000000
#define SDMA0_RLC1_CSA_ADDR_LO__ADDR__SHIFT__VI         0x00000002
#define SDMA0_RLC1_DUMMY_REG__DUMMY__SHIFT__VI          0x00000000
#define SDMA0_RLC1_IB_SUB_REMAIN__SIZE__SHIFT__VI       0x00000000
#define SDMA0_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT__VI 0x00000008
#define SDMA0_RLC1_MIDCMD_CNTL__COPY_MODE__SHIFT__VI    0x00000001
#define SDMA0_RLC1_MIDCMD_CNTL__DATA_VALID__SHIFT__VI   0x00000000
#define SDMA0_RLC1_MIDCMD_CNTL__SPLIT_STATE__SHIFT__VI  0x00000004
#define SDMA0_RLC1_MIDCMD_DATA0__DATA0__SHIFT__VI       0x00000000
#define SDMA0_RLC1_MIDCMD_DATA1__DATA1__SHIFT__VI       0x00000000
#define SDMA0_RLC1_MIDCMD_DATA2__DATA2__SHIFT__VI       0x00000000
#define SDMA0_RLC1_MIDCMD_DATA3__DATA3__SHIFT__VI       0x00000000
#define SDMA0_RLC1_MIDCMD_DATA4__DATA4__SHIFT__VI       0x00000000
#define SDMA0_RLC1_MIDCMD_DATA5__DATA5__SHIFT__VI       0x00000000
#define SDMA0_RLC1_PREEMPT__IB_PREEMPT__SHIFT__VI       0x00000000
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT__VI 0x00000002
#define SDMA0_RLC1_VIRTUAL_ADDR__INVAL__SHIFT__VI       0x00000001
#define SDMA0_RLC1_WATERMARK__RD_OUTSTANDING__SHIFT__VI 0x00000000
#define SDMA0_RLC1_WATERMARK__WR_OUTSTANDING__SHIFT__VI 0x00000010
#define SDMA0_STATUS1_REG__CE_CMD_IDLE__SHIFT__VI       0x00000009
#define SDMA0_STATUS2_REG__CMD_OP__SHIFT__VI            0x00000010
#define SDMA0_STATUS2_REG__CURRENT_FCN_IDLE__SHIFT__VI  0x0000000e
#define SDMA0_STATUS2_REG__F32_INSTR_PTR__SHIFT__VI     0x00000002
#define SDMA0_STATUS2_REG__ID__SHIFT__VI                0x00000000
#define SDMA0_STATUS_REG__CONTEXT_EMPTY__SHIFT__VI      0x0000000f
#define SDMA0_STATUS_REG__DELTA_RPTR_EMPTY__SHIFT__VI   0x00000014
#define SDMA0_STATUS_REG__DELTA_RPTR_FULL__SHIFT__VI    0x00000010
#define SDMA0_STATUS_REG__SRBM_IDLE__SHIFT__VI          0x0000000e
#define SDMA0_VERSION__VALUE__SHIFT__VI                 0x00000000
#define SDMA0_VF_ENABLE__VF_ENABLE__SHIFT__VI           0x00000000
#define SDMA0_VIRT_RESET_REQ__PF__SHIFT__VI             0x0000001f
#define SDMA0_VIRT_RESET_REQ__VF__SHIFT__VI             0x00000000
#define SDMA0_VM_CNTL__CMD__SHIFT__VI                   0x00000000
#define SDMA0_VM_CTX_CNTL__PRIV__SHIFT__VI              0x00000000
#define SDMA0_VM_CTX_CNTL__VMID__SHIFT__VI              0x00000004
#define SDMA0_VM_CTX_HI__ADDR__SHIFT__VI                0x00000000
#define SDMA0_VM_CTX_LO__ADDR__SHIFT__VI                0x00000002
#define SDMA1_ACTIVE_FCN_ID__VFID__SHIFT__VI            0x00000000
#define SDMA1_ACTIVE_FCN_ID__VF__SHIFT__VI              0x0000001f
#define SDMA1_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE__SHIFT__VI 0x0000001f
#define SDMA1_ATOMIC_CNTL__LOOP_TIMER__SHIFT__VI        0x00000000
#define SDMA1_ATOMIC_PREOP_HI__DATA__SHIFT__VI          0x00000000
#define SDMA1_ATOMIC_PREOP_LO__DATA__SHIFT__VI          0x00000000
#define SDMA1_BA_THRESHOLD__READ_THRES__SHIFT__VI       0x00000000
#define SDMA1_BA_THRESHOLD__WRITE_THRES__SHIFT__VI      0x00000010
#define SDMA1_CHICKEN_BITS__CE_AFIFO_WATERMARK__SHIFT__VI 0x0000001a
#define SDMA1_CHICKEN_BITS__CE_DFIFO_WATERMARK__SHIFT__VI 0x0000001c
#define SDMA1_CHICKEN_BITS__CE_LFIFO_WATERMARK__SHIFT__VI 0x0000001e
#define SDMA1_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE__SHIFT__VI 0x00000002
#define SDMA1_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE__SHIFT__VI 0x00000001
#define SDMA1_CNTL__ATC_L1_ENABLE__SHIFT__VI            0x00000001
#define SDMA1_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT__VI    0x0000001e
#define SDMA1_CNTL__MIDCMD_PREEMPT_ENABLE__SHIFT__VI    0x00000005
#define SDMA1_CNTL__MIDCMD_WORLDSWITCH_ENABLE__SHIFT__VI 0x00000011
#define SDMA1_CONTEXT_REG_TYPE0__RESERVED__SHIFT__VI    0x00000014
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_CNTL__SHIFT__VI 0x00000013
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_STATUS__SHIFT__VI 0x00000011
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DOORBELL__SHIFT__VI 0x00000012
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_HI__SHIFT__VI 0x0000000e
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_LO__SHIFT__VI 0x0000000d
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_CNTL__SHIFT__VI 0x0000000a
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_OFFSET__SHIFT__VI 0x0000000c
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_RPTR__SHIFT__VI 0x0000000b
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_SIZE__SHIFT__VI 0x0000000f
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE_HI__SHIFT__VI 0x00000002
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE__SHIFT__VI 0x00000001
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_CNTL__SHIFT__VI 0x00000000
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_HI__SHIFT__VI 0x00000008
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_LO__SHIFT__VI 0x00000009
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR__SHIFT__VI 0x00000003
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_ADDR_HI__SHIFT__VI 0x00000006
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_ADDR_LO__SHIFT__VI 0x00000007
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_CNTL__SHIFT__VI 0x00000005
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR__SHIFT__VI 0x00000004
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_SKIP_CNTL__SHIFT__VI 0x00000010
#define SDMA1_CONTEXT_REG_TYPE1__RESERVED__SHIFT__VI    0x00000012
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_APE1_CNTL__SHIFT__VI 0x00000008
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_HI__SHIFT__VI 0x0000000d
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_LO__SHIFT__VI 0x0000000c
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DOORBELL_LOG__SHIFT__VI 0x00000009
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DUMMY_REG__SHIFT__VI 0x00000011
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_IB_SUB_REMAIN__SHIFT__VI 0x0000000f
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_PREEMPT__SHIFT__VI 0x00000010
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_VIRTUAL_ADDR__SHIFT__VI 0x00000007
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_WATERMARK__SHIFT__VI 0x0000000a
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG0__SHIFT__VI   0x00000000
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG2__SHIFT__VI   0x0000000b
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG3__SHIFT__VI   0x0000000e
#define SDMA1_CONTEXT_REG_TYPE2__RESERVED__SHIFT__VI    0x00000007
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_CNTL__SHIFT__VI 0x00000006
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA0__SHIFT__VI 0x00000000
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA1__SHIFT__VI 0x00000001
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA2__SHIFT__VI 0x00000002
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA3__SHIFT__VI 0x00000003
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA4__SHIFT__VI 0x00000004
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA5__SHIFT__VI 0x00000005
#define SDMA1_EDC_CONFIG__DIS_EDC__SHIFT__VI            0x00000001
#define SDMA1_EDC_CONFIG__ECC_INT_ENABLE__SHIFT__VI     0x00000002
#define SDMA1_F32_CNTL__DBG_SELECT_BITS__SHIFT__VI      0x00000002
#define SDMA1_FREEZE__F32_FREEZE__SHIFT__VI             0x00000006
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPTED__SHIFT__VI  0x00000009
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT__VI 0x0000000a
#define SDMA1_GFX_CSA_ADDR_HI__ADDR__SHIFT__VI          0x00000000
#define SDMA1_GFX_CSA_ADDR_LO__ADDR__SHIFT__VI          0x00000002
#define SDMA1_GFX_DOORBELL_LOG__BE_ERROR__SHIFT__VI     0x00000000
#define SDMA1_GFX_DOORBELL_LOG__DATA__SHIFT__VI         0x00000002
#define SDMA1_GFX_DOORBELL__CAPTURED__SHIFT__VI         0x0000001e
#define SDMA1_GFX_DOORBELL__ENABLE__SHIFT__VI           0x0000001c
#define SDMA1_GFX_DOORBELL__OFFSET__SHIFT__VI           0x00000000
#define SDMA1_GFX_DUMMY_REG__DUMMY__SHIFT__VI           0x00000000
#define SDMA1_GFX_IB_SUB_REMAIN__SIZE__SHIFT__VI        0x00000000
#define SDMA1_GFX_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT__VI 0x00000008
#define SDMA1_GFX_MIDCMD_CNTL__COPY_MODE__SHIFT__VI     0x00000001
#define SDMA1_GFX_MIDCMD_CNTL__DATA_VALID__SHIFT__VI    0x00000000
#define SDMA1_GFX_MIDCMD_CNTL__SPLIT_STATE__SHIFT__VI   0x00000004
#define SDMA1_GFX_MIDCMD_DATA0__DATA0__SHIFT__VI        0x00000000
#define SDMA1_GFX_MIDCMD_DATA1__DATA1__SHIFT__VI        0x00000000
#define SDMA1_GFX_MIDCMD_DATA2__DATA2__SHIFT__VI        0x00000000
#define SDMA1_GFX_MIDCMD_DATA3__DATA3__SHIFT__VI        0x00000000
#define SDMA1_GFX_MIDCMD_DATA4__DATA4__SHIFT__VI        0x00000000
#define SDMA1_GFX_MIDCMD_DATA5__DATA5__SHIFT__VI        0x00000000
#define SDMA1_GFX_PREEMPT__IB_PREEMPT__SHIFT__VI        0x00000000
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT__VI 0x00000002
#define SDMA1_GFX_VIRTUAL_ADDR__INVAL__SHIFT__VI        0x00000001
#define SDMA1_GFX_WATERMARK__RD_OUTSTANDING__SHIFT__VI  0x00000000
#define SDMA1_GFX_WATERMARK__WR_OUTSTANDING__SHIFT__VI  0x00000010
#define SDMA1_ID__DEVICE_ID__SHIFT__VI                  0x00000000
#define SDMA1_PERF_REG_TYPE0__RESERVED_31_3__SHIFT__VI  0x00000003
#define SDMA1_PERF_REG_TYPE0__SDMA1_PERFCOUNTER0_RESULT__SHIFT__VI 0x00000001
#define SDMA1_PERF_REG_TYPE0__SDMA1_PERFCOUNTER1_RESULT__SHIFT__VI 0x00000002
#define SDMA1_PERF_REG_TYPE0__SDMA1_PERFMON_CNTL__SHIFT__VI 0x00000000
#define SDMA1_POWER_CNTL_IDLE__DELAY1__SHIFT__VI        0x00000000
#define SDMA1_POWER_CNTL_IDLE__DELAY2__SHIFT__VI        0x00000010
#define SDMA1_POWER_CNTL__MEM_POWER_DELAY__SHIFT__VI    0x0000000c
#define SDMA1_POWER_CNTL__MEM_POWER_DS_EN__SHIFT__VI    0x0000000a
#define SDMA1_POWER_CNTL__MEM_POWER_LS_EN__SHIFT__VI    0x00000009
#define SDMA1_POWER_CNTL__MEM_POWER_SD_EN__SHIFT__VI    0x0000000b
#define SDMA1_PUB_REG_TYPE0__RESERVED_16__SHIFT__VI     0x00000010
#define SDMA1_PUB_REG_TYPE0__RESERVED_17__SHIFT__VI     0x00000011
#define SDMA1_PUB_REG_TYPE0__RESERVED__SHIFT__VI        0x0000001e
#define SDMA1_PUB_REG_TYPE0__SDMA1_BA_THRESHOLD__SHIFT__VI 0x0000001b
#define SDMA1_PUB_REG_TYPE0__SDMA1_CHICKEN_BITS__SHIFT__VI 0x00000005
#define SDMA1_PUB_REG_TYPE0__SDMA1_CLK_CTRL__SHIFT__VI  0x00000003
#define SDMA1_PUB_REG_TYPE0__SDMA1_CNTL__SHIFT__VI      0x00000004
#define SDMA1_PUB_REG_TYPE0__SDMA1_DEVICE_ID__SHIFT__VI 0x0000001c
#define SDMA1_PUB_REG_TYPE0__SDMA1_EDC_CONFIG__SHIFT__VI 0x0000001a
#define SDMA1_PUB_REG_TYPE0__SDMA1_F32_CNTL__SHIFT__VI  0x00000012
#define SDMA1_PUB_REG_TYPE0__SDMA1_FREEZE__SHIFT__VI    0x00000013
#define SDMA1_PUB_REG_TYPE0__SDMA1_HASH__SHIFT__VI      0x00000007
#define SDMA1_PUB_REG_TYPE0__SDMA1_IB_OFFSET_FETCH__SHIFT__VI 0x0000000b
#define SDMA1_PUB_REG_TYPE0__SDMA1_PHASE0_QUANTUM__SHIFT__VI 0x00000014
#define SDMA1_PUB_REG_TYPE0__SDMA1_PHASE1_QUANTUM__SHIFT__VI 0x00000015
#define SDMA1_PUB_REG_TYPE0__SDMA1_POWER_CNTL__SHIFT__VI 0x00000002
#define SDMA1_PUB_REG_TYPE0__SDMA1_PROGRAM__SHIFT__VI   0x0000000c
#define SDMA1_PUB_REG_TYPE0__SDMA1_RB_RPTR_FETCH__SHIFT__VI 0x0000000a
#define SDMA1_PUB_REG_TYPE0__SDMA1_RD_BURST_CNTL__SHIFT__VI 0x0000000f
#define SDMA1_PUB_REG_TYPE0__SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__SHIFT__VI 0x00000009
#define SDMA1_PUB_REG_TYPE0__SDMA1_STATUS1_REG__SHIFT__VI 0x0000000e
#define SDMA1_PUB_REG_TYPE0__SDMA1_STATUS_REG__SHIFT__VI 0x0000000d
#define SDMA1_PUB_REG_TYPE0__SDMA1_TILING_CONFIG__SHIFT__VI 0x00000006
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_ADDR__SHIFT__VI 0x00000000
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_DATA__SHIFT__VI 0x00000001
#define SDMA1_PUB_REG_TYPE0__SDMA1_VERSION__SHIFT__VI   0x0000001d
#define SDMA1_PUB_REG_TYPE0__VOID_REG0__SHIFT__VI       0x00000016
#define SDMA1_PUB_REG_TYPE1__RESERVED__SHIFT__VI        0x00000005
#define SDMA1_PUB_REG_TYPE1__SDMA1_ACTIVE_FCN_ID__SHIFT__VI 0x00000004
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_CNTL__SHIFT__VI 0x00000008
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_PREOP_HI__SHIFT__VI 0x0000000a
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_PREOP_LO__SHIFT__VI 0x00000009
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS2_REG__SHIFT__VI 0x00000003
#define SDMA1_PUB_REG_TYPE1__SDMA1_VF_ENABLE__SHIFT__VI 0x00000007
#define SDMA1_PUB_REG_TYPE1__SDMA1_VIRT_RESET_REQ__SHIFT__VI 0x00000006
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CNTL__SHIFT__VI   0x00000000
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CTX_CNTL__SHIFT__VI 0x00000004
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CTX_HI__SHIFT__VI 0x00000002
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CTX_LO__SHIFT__VI 0x00000001
#define SDMA1_RD_BURST_CNTL__RD_BURST__SHIFT__VI        0x00000000
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPTED__SHIFT__VI 0x00000009
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT__VI 0x0000000a
#define SDMA1_RLC0_CSA_ADDR_HI__ADDR__SHIFT__VI         0x00000000
#define SDMA1_RLC0_CSA_ADDR_LO__ADDR__SHIFT__VI         0x00000002
#define SDMA1_RLC0_DUMMY_REG__DUMMY__SHIFT__VI          0x00000000
#define SDMA1_RLC0_IB_SUB_REMAIN__SIZE__SHIFT__VI       0x00000000
#define SDMA1_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT__VI 0x00000008
#define SDMA1_RLC0_MIDCMD_CNTL__COPY_MODE__SHIFT__VI    0x00000001
#define SDMA1_RLC0_MIDCMD_CNTL__DATA_VALID__SHIFT__VI   0x00000000
#define SDMA1_RLC0_MIDCMD_CNTL__SPLIT_STATE__SHIFT__VI  0x00000004
#define SDMA1_RLC0_MIDCMD_DATA0__DATA0__SHIFT__VI       0x00000000
#define SDMA1_RLC0_MIDCMD_DATA1__DATA1__SHIFT__VI       0x00000000
#define SDMA1_RLC0_MIDCMD_DATA2__DATA2__SHIFT__VI       0x00000000
#define SDMA1_RLC0_MIDCMD_DATA3__DATA3__SHIFT__VI       0x00000000
#define SDMA1_RLC0_MIDCMD_DATA4__DATA4__SHIFT__VI       0x00000000
#define SDMA1_RLC0_MIDCMD_DATA5__DATA5__SHIFT__VI       0x00000000
#define SDMA1_RLC0_PREEMPT__IB_PREEMPT__SHIFT__VI       0x00000000
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT__VI 0x00000002
#define SDMA1_RLC0_VIRTUAL_ADDR__INVAL__SHIFT__VI       0x00000001
#define SDMA1_RLC0_WATERMARK__RD_OUTSTANDING__SHIFT__VI 0x00000000
#define SDMA1_RLC0_WATERMARK__WR_OUTSTANDING__SHIFT__VI 0x00000010
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPTED__SHIFT__VI 0x00000009
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT__VI 0x0000000a
#define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT__VI         0x00000000
#define SDMA1_RLC1_CSA_ADDR_LO__ADDR__SHIFT__VI         0x00000002
#define SDMA1_RLC1_DUMMY_REG__DUMMY__SHIFT__VI          0x00000000
#define SDMA1_RLC1_IB_SUB_REMAIN__SIZE__SHIFT__VI       0x00000000
#define SDMA1_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT__VI 0x00000008
#define SDMA1_RLC1_MIDCMD_CNTL__COPY_MODE__SHIFT__VI    0x00000001
#define SDMA1_RLC1_MIDCMD_CNTL__DATA_VALID__SHIFT__VI   0x00000000
#define SDMA1_RLC1_MIDCMD_CNTL__SPLIT_STATE__SHIFT__VI  0x00000004
#define SDMA1_RLC1_MIDCMD_DATA0__DATA0__SHIFT__VI       0x00000000
#define SDMA1_RLC1_MIDCMD_DATA1__DATA1__SHIFT__VI       0x00000000
#define SDMA1_RLC1_MIDCMD_DATA2__DATA2__SHIFT__VI       0x00000000
#define SDMA1_RLC1_MIDCMD_DATA3__DATA3__SHIFT__VI       0x00000000
#define SDMA1_RLC1_MIDCMD_DATA4__DATA4__SHIFT__VI       0x00000000
#define SDMA1_RLC1_MIDCMD_DATA5__DATA5__SHIFT__VI       0x00000000
#define SDMA1_RLC1_PREEMPT__IB_PREEMPT__SHIFT__VI       0x00000000
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT__VI 0x00000002
#define SDMA1_RLC1_VIRTUAL_ADDR__INVAL__SHIFT__VI       0x00000001
#define SDMA1_RLC1_WATERMARK__RD_OUTSTANDING__SHIFT__VI 0x00000000
#define SDMA1_RLC1_WATERMARK__WR_OUTSTANDING__SHIFT__VI 0x00000010
#define SDMA1_STATUS1_REG__CE_CMD_IDLE__SHIFT__VI       0x00000009
#define SDMA1_STATUS2_REG__CMD_OP__SHIFT__VI            0x00000010
#define SDMA1_STATUS2_REG__CURRENT_FCN_IDLE__SHIFT__VI  0x0000000e
#define SDMA1_STATUS2_REG__F32_INSTR_PTR__SHIFT__VI     0x00000002
#define SDMA1_STATUS2_REG__ID__SHIFT__VI                0x00000000
#define SDMA1_STATUS_REG__CONTEXT_EMPTY__SHIFT__VI      0x0000000f
#define SDMA1_STATUS_REG__DELTA_RPTR_EMPTY__SHIFT__VI   0x00000014
#define SDMA1_STATUS_REG__DELTA_RPTR_FULL__SHIFT__VI    0x00000010
#define SDMA1_STATUS_REG__SRBM_IDLE__SHIFT__VI          0x0000000e
#define SDMA1_VERSION__VALUE__SHIFT__VI                 0x00000000
#define SDMA1_VF_ENABLE__VF_ENABLE__SHIFT__VI           0x00000000
#define SDMA1_VIRT_RESET_REQ__PF__SHIFT__VI             0x0000001f
#define SDMA1_VIRT_RESET_REQ__VF__SHIFT__VI             0x00000000
#define SDMA1_VM_CNTL__CMD__SHIFT__VI                   0x00000000
#define SDMA1_VM_CTX_CNTL__PRIV__SHIFT__VI              0x00000000
#define SDMA1_VM_CTX_CNTL__VMID__SHIFT__VI              0x00000004
#define SDMA1_VM_CTX_HI__ADDR__SHIFT__VI                0x00000000
#define SDMA1_VM_CTX_LO__ADDR__SHIFT__VI                0x00000002
#define SEM_ACTIVE_FCN_ID__VFID__SHIFT__VI              0x00000000
#define SEM_ACTIVE_FCN_ID__VF__SHIFT__VI                0x0000001f
#define SEM_CHICKEN_BITS__ADDR_CMP_UNTRAN_EN__SHIFT__VI 0x00000007
#define SEM_CHICKEN_BITS__ATCL2_BUS_ID__SHIFT__VI       0x0000000c
#define SEM_CHICKEN_BITS__CHECK_COUNTER_EN__SHIFT__VI   0x00000002
#define SEM_CHICKEN_BITS__ECC_BEHAVIOR__SHIFT__VI       0x00000003
#define SEM_CHICKEN_BITS__IDLE_COUNTER_INDEX__SHIFT__VI 0x00000008
#define SEM_CHICKEN_BITS__PHY_TRAN_EN__SHIFT__VI        0x00000006
#define SEM_CHICKEN_BITS__SIGNAL_FAIL__SHIFT__VI        0x00000005
#define SEM_MAILBOX_CLIENTCONFIG_EXTRA__VCE1_CLIENT0__SHIFT__VI 0x00000000
#define SEM_MAILBOX_CONTROL__HOSTPORT_ENABLE_EXTRA__SHIFT__VI 0x00000018
#define SEM_MAILBOX_CONTROL__SIDEPORT_ENABLE_EXTRA__SHIFT__VI 0x00000010
#define SEM_MAILBOX__HOSTPORT_EXTRA__SHIFT__VI          0x00000018
#define SEM_MAILBOX__SIDEPORT_EXTRA__SHIFT__VI          0x00000010
#define SEM_PERFCOUNTER0_RESULT__PERF_COUNT__SHIFT__VI  0x00000000
#define SEM_PERFCOUNTER1_RESULT__PERF_COUNT__SHIFT__VI  0x00000000
#define SEM_PERFMON_CNTL__PERF_CLEAR0__SHIFT__VI        0x00000001
#define SEM_PERFMON_CNTL__PERF_CLEAR1__SHIFT__VI        0x0000000b
#define SEM_PERFMON_CNTL__PERF_ENABLE0__SHIFT__VI       0x00000000
#define SEM_PERFMON_CNTL__PERF_ENABLE1__SHIFT__VI       0x0000000a
#define SEM_PERFMON_CNTL__PERF_SEL0__SHIFT__VI          0x00000002
#define SEM_PERFMON_CNTL__PERF_SEL1__SHIFT__VI          0x0000000c
#define SEM_STATUS__ATC_REQ_PENDING__SHIFT__VI          0x0000000f
#define SEM_STATUS__SWITCH_READY__SHIFT__VI             0x0000001f
#define SEM_STATUS__VCE1_MAILBOX_PENDING__SHIFT__VI     0x0000000e
#define SEM_VF_ENABLE__VALUE__SHIFT__VI                 0x00000000
#define SEM_VIRT_RESET_REQ__PF__SHIFT__VI               0x0000001f
#define SEM_VIRT_RESET_REQ__VF__SHIFT__VI               0x00000000
#define SE_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT__VI 0x00000004
#define SE_CAC_CGTT_CLK_CTRL__ON_DELAY__SHIFT__VI       0x00000000
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT__VI 0x0000001e
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT__VI 0x0000001f
#define SH_MEM_CONFIG__ADDRESS_MODE__SHIFT__VI          0x00000000
#define SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT__VI        0x00000003
#define SH_MEM_CONFIG__APE1_ATC__SHIFT__VI              0x0000000b
#define SH_MEM_CONFIG__APE1_MTYPE__SHIFT__VI            0x00000008
#define SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT__VI         0x00000005
#define SH_MEM_CONFIG__PRIVATE_ATC__SHIFT__VI           0x00000002
#define SINK_DESCRIPTION0__DESCRIPTION__SHIFT__VI       0x00000000
#define SINK_DESCRIPTION10__DESCRIPTION__SHIFT__VI      0x00000000
#define SINK_DESCRIPTION11__DESCRIPTION__SHIFT__VI      0x00000000
#define SINK_DESCRIPTION12__DESCRIPTION__SHIFT__VI      0x00000000
#define SINK_DESCRIPTION13__DESCRIPTION__SHIFT__VI      0x00000000
#define SINK_DESCRIPTION14__DESCRIPTION__SHIFT__VI      0x00000000
#define SINK_DESCRIPTION15__DESCRIPTION__SHIFT__VI      0x00000000
#define SINK_DESCRIPTION16__DESCRIPTION__SHIFT__VI      0x00000000
#define SINK_DESCRIPTION17__DESCRIPTION__SHIFT__VI      0x00000000
#define SINK_DESCRIPTION1__DESCRIPTION__SHIFT__VI       0x00000000
#define SINK_DESCRIPTION2__DESCRIPTION__SHIFT__VI       0x00000000
#define SINK_DESCRIPTION3__DESCRIPTION__SHIFT__VI       0x00000000
#define SINK_DESCRIPTION4__DESCRIPTION__SHIFT__VI       0x00000000
#define SINK_DESCRIPTION5__DESCRIPTION__SHIFT__VI       0x00000000
#define SINK_DESCRIPTION6__DESCRIPTION__SHIFT__VI       0x00000000
#define SINK_DESCRIPTION7__DESCRIPTION__SHIFT__VI       0x00000000
#define SINK_DESCRIPTION8__DESCRIPTION__SHIFT__VI       0x00000000
#define SINK_DESCRIPTION9__DESCRIPTION__SHIFT__VI       0x00000000
#define SLAVE_REQ_CREDIT_CNTL__BIF_XDMA_REQ_CREDIT__SHIFT__VI 0x00000019
#define SMBUS_BACO_DUMMY__SMBUS_BACO_DUMMY_DATA__SHIFT__VI 0x00000000
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_10__SHIFT__VI 0x0000000a
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_11__SHIFT__VI 0x0000000b
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_12__SHIFT__VI 0x0000000c
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_13__SHIFT__VI 0x0000000d
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_14__SHIFT__VI 0x0000000e
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_15__SHIFT__VI 0x0000000f
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_8__SHIFT__VI 0x00000008
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_9__SHIFT__VI 0x00000009
#define SMC_SYSCON_MISC_CNTL__dma_no_outstanding__SHIFT__VI 0x00000001
#define SMU_BIF_VDDGFX_PWR_STATUS__VDDGFX_GFX_PWR_OFF__SHIFT__VI 0x00000000
#define SMU_CONTROL__DISPLAY0_FORCE_VBI__SHIFT__VI      0x00000000
#define SMU_CONTROL__DISPLAY1_FORCE_VBI__SHIFT__VI      0x00000001
#define SMU_CONTROL__DISPLAY2_FORCE_VBI__SHIFT__VI      0x00000002
#define SMU_CONTROL__DISPLAY3_FORCE_VBI__SHIFT__VI      0x00000003
#define SMU_CONTROL__DISPLAY4_FORCE_VBI__SHIFT__VI      0x00000004
#define SMU_CONTROL__DISPLAY5_FORCE_VBI__SHIFT__VI      0x00000005
#define SMU_CONTROL__DISPLAY_V0_FORCE_VBI__SHIFT__VI    0x00000006
#define SMU_CONTROL__SMU_DC_INT_CLEAR__SHIFT__VI        0x00000010
#define SMU_IND_DATA_0__SMC_IND_DATA__SHIFT__VI         0x00000000
#define SMU_IND_DATA_1__SMC_IND_DATA__SHIFT__VI         0x00000000
#define SMU_IND_DATA_2__SMC_IND_DATA__SHIFT__VI         0x00000000
#define SMU_IND_DATA_3__SMC_IND_DATA__SHIFT__VI         0x00000000
#define SMU_IND_DATA_4__SMC_IND_DATA__SHIFT__VI         0x00000000
#define SMU_IND_DATA_5__SMC_IND_DATA__SHIFT__VI         0x00000000
#define SMU_IND_DATA_6__SMC_IND_DATA__SHIFT__VI         0x00000000
#define SMU_IND_DATA_7__SMC_IND_DATA__SHIFT__VI         0x00000000
#define SMU_IND_INDEX_0__SMC_IND_ADDR__SHIFT__VI        0x00000000
#define SMU_IND_INDEX_1__SMC_IND_ADDR__SHIFT__VI        0x00000000
#define SMU_IND_INDEX_2__SMC_IND_ADDR__SHIFT__VI        0x00000000
#define SMU_IND_INDEX_3__SMC_IND_ADDR__SHIFT__VI        0x00000000
#define SMU_IND_INDEX_4__SMC_IND_ADDR__SHIFT__VI        0x00000000
#define SMU_IND_INDEX_5__SMC_IND_ADDR__SHIFT__VI        0x00000000
#define SMU_IND_INDEX_6__SMC_IND_ADDR__SHIFT__VI        0x00000000
#define SMU_IND_INDEX_7__SMC_IND_ADDR__SHIFT__VI        0x00000000
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE__SHIFT__VI 0x00000000
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT__VI 0x00000010
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS__SHIFT__VI 0x00000004
#define SMU_MP1_RLC2MP_RESP__CONTENT__SHIFT__VI         0x00000000
#define SMU_MP1_SRBM2P_MSG_5__CONTENT__SHIFT__VI        0x00000000
#define SMU_PM_STATUS_0__DATA__SHIFT__VI                0x00000000
#define SMU_PM_STATUS_100__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_101__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_102__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_103__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_104__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_105__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_106__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_107__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_108__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_109__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_10__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_110__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_111__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_112__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_113__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_114__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_115__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_116__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_117__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_118__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_119__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_11__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_120__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_121__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_122__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_123__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_124__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_125__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_126__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_127__DATA__SHIFT__VI              0x00000000
#define SMU_PM_STATUS_12__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_13__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_14__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_15__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_16__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_17__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_18__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_19__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_1__DATA__SHIFT__VI                0x00000000
#define SMU_PM_STATUS_20__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_21__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_22__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_23__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_24__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_25__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_26__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_27__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_28__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_29__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_2__DATA__SHIFT__VI                0x00000000
#define SMU_PM_STATUS_30__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_31__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_32__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_33__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_34__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_35__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_36__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_37__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_38__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_39__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_3__DATA__SHIFT__VI                0x00000000
#define SMU_PM_STATUS_40__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_41__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_42__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_43__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_44__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_45__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_46__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_47__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_48__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_49__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_4__DATA__SHIFT__VI                0x00000000
#define SMU_PM_STATUS_50__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_51__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_52__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_53__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_54__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_55__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_56__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_57__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_58__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_59__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_5__DATA__SHIFT__VI                0x00000000
#define SMU_PM_STATUS_60__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_61__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_62__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_63__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_64__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_65__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_66__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_67__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_68__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_69__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_6__DATA__SHIFT__VI                0x00000000
#define SMU_PM_STATUS_70__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_71__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_72__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_73__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_74__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_75__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_76__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_77__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_78__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_79__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_7__DATA__SHIFT__VI                0x00000000
#define SMU_PM_STATUS_80__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_81__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_82__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_83__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_84__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_85__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_86__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_87__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_88__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_89__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_8__DATA__SHIFT__VI                0x00000000
#define SMU_PM_STATUS_90__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_91__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_92__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_93__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_94__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_95__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_96__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_97__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_98__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_99__DATA__SHIFT__VI               0x00000000
#define SMU_PM_STATUS_9__DATA__SHIFT__VI                0x00000000
#define SMU_RLC_RESPONSE__RESP__SHIFT__VI               0x00000000
#define SM_CONTROL2__SM_CURRENT_FRAME_POL__SHIFT__VI    0x00000018
#define SM_CONTROL2__SM_FIELD_ALTERNATE__SHIFT__VI      0x00000005
#define SM_CONTROL2__SM_FORCE_NEXT_FRAME_POL__SHIFT__VI 0x00000008
#define SM_CONTROL2__SM_FORCE_NEXT_TOP_POL__SHIFT__VI   0x00000010
#define SM_CONTROL2__SM_FRAME_ALTERNATE__SHIFT__VI      0x00000004
#define SM_CONTROL2__SM_MODE__SHIFT__VI                 0x00000000
#define SOFT_REGISTERS_TABLE_10__G5TrainTime__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_11__DelayMpllPwron__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_12__VoltageChangeTimeout__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_13__HandshakeDisables__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_14__DisplayPhy1Config__SHIFT__VI 0x00000018
#define SOFT_REGISTERS_TABLE_14__DisplayPhy2Config__SHIFT__VI 0x00000010
#define SOFT_REGISTERS_TABLE_14__DisplayPhy3Config__SHIFT__VI 0x00000008
#define SOFT_REGISTERS_TABLE_14__DisplayPhy4Config__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_15__DisplayPhy5Config__SHIFT__VI 0x00000018
#define SOFT_REGISTERS_TABLE_15__DisplayPhy6Config__SHIFT__VI 0x00000010
#define SOFT_REGISTERS_TABLE_15__DisplayPhy7Config__SHIFT__VI 0x00000008
#define SOFT_REGISTERS_TABLE_15__DisplayPhy8Config__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_16__AverageGraphicsActivity__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_17__AverageMemoryActivity__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_18__AverageGioActivity__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_19__LClkDpmEnabledLevels__SHIFT__VI 0x00000008
#define SOFT_REGISTERS_TABLE_19__MClkDpmEnabledLevels__SHIFT__VI 0x00000010
#define SOFT_REGISTERS_TABLE_19__PCIeDpmEnabledLevels__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_19__SClkDpmEnabledLevels__SHIFT__VI 0x00000018
#define SOFT_REGISTERS_TABLE_1__RefClockFrequency__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_20__ACPDpmEnabledLevels__SHIFT__VI 0x00000008
#define SOFT_REGISTERS_TABLE_20__SAMUDpmEnabledLevels__SHIFT__VI 0x00000010
#define SOFT_REGISTERS_TABLE_20__UVDDpmEnabledLevels__SHIFT__VI 0x00000018
#define SOFT_REGISTERS_TABLE_20__VCEDpmEnabledLevels__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_21__DRAM_LOG_ADDR_H__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_22__DRAM_LOG_ADDR_L__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_23__DRAM_LOG_PHY_ADDR_H__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_24__DRAM_LOG_PHY_ADDR_L__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_25__DRAM_LOG_BUFF_SIZE__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_26__UlvEnterCount__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_27__UlvTime__SHIFT__VI     0x00000000
#define SOFT_REGISTERS_TABLE_28__UcodeLoadStatus__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_29__Reserved_0__SHIFT__VI  0x00000000
#define SOFT_REGISTERS_TABLE_2__PmTimerPeriod__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_30__Reserved_1__SHIFT__VI  0x00000000
#define SOFT_REGISTERS_TABLE_3__FeatureEnables__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_4__PreVBlankGap__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_5__VBlankTimeout__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_6__TrainTimeGap__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_7__MvddSwitchTime__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_8__LongestAcpiTrainTime__SHIFT__VI 0x00000000
#define SOFT_REGISTERS_TABLE_9__AcpiDelay__SHIFT__VI    0x00000000
#define SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN__SHIFT__VI 0x00000002
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN__SHIFT__VI 0x00000001
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY__SHIFT__VI 0x0000001e
#define SPI_COMPUTE_WF_CTX_SAVE__INITIATE__SHIFT__VI    0x00000000
#define SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY__SHIFT__VI   0x0000001f
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD__SHIFT__VI 0x00000004
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD__SHIFT__VI 0x00000000
#define SPI_DSM_CNTL__SPI_Enable_Single_Write__SHIFT__VI 0x00000002
#define SPI_DSM_CNTL__Sel_DSM_SPI_Irritator_data0__SHIFT__VI 0x00000000
#define SPI_DSM_CNTL__Sel_DSM_SPI_Irritator_data1__SHIFT__VI 0x00000001
#define SPI_DSM_CNTL__UNUSED__SHIFT__VI                 0x00000003
#define SPI_EDC_CNT__SED__SHIFT__VI                     0x00000000
#define SPI_GDBG_WAVE_CNTL__STALL_VMID__SHIFT__VI       0x00000001
#define SPI_GFX_CNTL__RESET_COUNTS__SHIFT__VI           0x00000000
#define SPI_PS_INPUT_CNTL_0__ATTR0_VALID__SHIFT__VI     0x00000018
#define SPI_PS_INPUT_CNTL_0__ATTR1_VALID__SHIFT__VI     0x00000019
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_10__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_10__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_11__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_11__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_12__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_12__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_13__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_13__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_14__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_14__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_15__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_15__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_16__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_16__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_17__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_17__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_18__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_18__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_19__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_19__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT__VI     0x00000018
#define SPI_PS_INPUT_CNTL_1__ATTR1_VALID__SHIFT__VI     0x00000019
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_20__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_20__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_21__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_21__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_22__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_22__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_23__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_23__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_24__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_24__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_25__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_25__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_26__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_26__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_27__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_27__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_28__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_28__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_29__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_29__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_2__ATTR0_VALID__SHIFT__VI     0x00000018
#define SPI_PS_INPUT_CNTL_2__ATTR1_VALID__SHIFT__VI     0x00000019
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_30__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_30__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_31__ATTR0_VALID__SHIFT__VI    0x00000018
#define SPI_PS_INPUT_CNTL_31__ATTR1_VALID__SHIFT__VI    0x00000019
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_3__ATTR0_VALID__SHIFT__VI     0x00000018
#define SPI_PS_INPUT_CNTL_3__ATTR1_VALID__SHIFT__VI     0x00000019
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_4__ATTR0_VALID__SHIFT__VI     0x00000018
#define SPI_PS_INPUT_CNTL_4__ATTR1_VALID__SHIFT__VI     0x00000019
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_5__ATTR0_VALID__SHIFT__VI     0x00000018
#define SPI_PS_INPUT_CNTL_5__ATTR1_VALID__SHIFT__VI     0x00000019
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_6__ATTR0_VALID__SHIFT__VI     0x00000018
#define SPI_PS_INPUT_CNTL_6__ATTR1_VALID__SHIFT__VI     0x00000019
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_7__ATTR0_VALID__SHIFT__VI     0x00000018
#define SPI_PS_INPUT_CNTL_7__ATTR1_VALID__SHIFT__VI     0x00000019
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_8__ATTR0_VALID__SHIFT__VI     0x00000018
#define SPI_PS_INPUT_CNTL_8__ATTR1_VALID__SHIFT__VI     0x00000019
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_PS_INPUT_CNTL_9__ATTR0_VALID__SHIFT__VI     0x00000018
#define SPI_PS_INPUT_CNTL_9__ATTR1_VALID__SHIFT__VI     0x00000019
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1__SHIFT__VI 0x00000015
#define SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE__SHIFT__VI 0x00000013
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1__SHIFT__VI 0x00000017
#define SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1__SHIFT__VI 0x00000014
#define SPI_RESOURCE_RESERVE_CU_12__BARRIERS__SHIFT__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_12__LDS__SHIFT__VI      0x00000008
#define SPI_RESOURCE_RESERVE_CU_12__SGPR__SHIFT__VI     0x00000004
#define SPI_RESOURCE_RESERVE_CU_12__VGPR__SHIFT__VI     0x00000000
#define SPI_RESOURCE_RESERVE_CU_12__WAVES__SHIFT__VI    0x0000000c
#define SPI_RESOURCE_RESERVE_CU_13__BARRIERS__SHIFT__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_13__LDS__SHIFT__VI      0x00000008
#define SPI_RESOURCE_RESERVE_CU_13__SGPR__SHIFT__VI     0x00000004
#define SPI_RESOURCE_RESERVE_CU_13__VGPR__SHIFT__VI     0x00000000
#define SPI_RESOURCE_RESERVE_CU_13__WAVES__SHIFT__VI    0x0000000c
#define SPI_RESOURCE_RESERVE_CU_14__BARRIERS__SHIFT__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_14__LDS__SHIFT__VI      0x00000008
#define SPI_RESOURCE_RESERVE_CU_14__SGPR__SHIFT__VI     0x00000004
#define SPI_RESOURCE_RESERVE_CU_14__VGPR__SHIFT__VI     0x00000000
#define SPI_RESOURCE_RESERVE_CU_14__WAVES__SHIFT__VI    0x0000000c
#define SPI_RESOURCE_RESERVE_CU_15__BARRIERS__SHIFT__VI 0x0000000f
#define SPI_RESOURCE_RESERVE_CU_15__LDS__SHIFT__VI      0x00000008
#define SPI_RESOURCE_RESERVE_CU_15__SGPR__SHIFT__VI     0x00000004
#define SPI_RESOURCE_RESERVE_CU_15__VGPR__SHIFT__VI     0x00000000
#define SPI_RESOURCE_RESERVE_CU_15__WAVES__SHIFT__VI    0x0000000c
#define SPI_RESOURCE_RESERVE_EN_CU_12__EN__SHIFT__VI    0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK__SHIFT__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY__SHIFT__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK__SHIFT__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_13__EN__SHIFT__VI    0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK__SHIFT__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY__SHIFT__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK__SHIFT__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_14__EN__SHIFT__VI    0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK__SHIFT__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY__SHIFT__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT__VI 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_15__EN__SHIFT__VI    0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK__SHIFT__VI 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY__SHIFT__VI 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK__SHIFT__VI 0x00000001
#define SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN__SHIFT__VI 0x00000018
#define SPI_SHADER_PGM_RSRC3_ES__GROUP_FIFO_DEPTH__SHIFT__VI 0x0000001a
#define SPI_SHADER_PGM_RSRC3_GS__GROUP_FIFO_DEPTH__SHIFT__VI 0x0000001a
#define SPI_SHADER_PGM_RSRC3_HS__GROUP_FIFO_DEPTH__SHIFT__VI 0x0000000a
#define SPI_SHADER_PGM_RSRC3_LS__GROUP_FIFO_DEPTH__SHIFT__VI 0x0000001a
#define SPI_SLAVE_DEBUG_BUSY__SAVE_CTX_BUSY__SHIFT__VI  0x00000016
#define SPI_START_PHASE__SGPR_START_PHASE__SHIFT__VI    0x00000002
#define SPI_START_PHASE__VGPR_START_PHASE__SHIFT__VI    0x00000000
#define SPI_START_PHASE__WAVE_START_PHASE__SHIFT__VI    0x00000004
#define SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE__SHIFT__VI 0x00000011
#define SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE__SHIFT__VI 0x00000016
#define SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE__SHIFT__VI 0x0000000c
#define SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE__SHIFT__VI 0x00000007
#define SPI_WCL_PIPE_PERCENT_HP3D__ES_GRP_VALUE__SHIFT__VI 0x00000011
#define SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE__SHIFT__VI 0x00000016
#define SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE__SHIFT__VI 0x0000000c
#define SPI_WCL_PIPE_PERCENT_HP3D__LS_GRP_VALUE__SHIFT__VI 0x00000007
#define SPMI_CONFIG0_0__SPMI_ENABLE__SHIFT__VI          0x00000000
#define SPMI_CONFIG0_0__SPMI_PATH_DISABLE_DELAY_CYCLES__SHIFT__VI 0x00000016
#define SPMI_CONFIG0_0__SPMI_PATH_ENABLE_DELAY_CYCLES__SHIFT__VI 0x00000011
#define SPMI_CONFIG0_0__SPMI_PATH_NUM_TIMING_FLOPS__SHIFT__VI 0x00000002
#define SPMI_CONFIG0_0__SPMI_SIGNALING_DELAY_CYCLES__SHIFT__VI 0x00000007
#define SPMI_CONFIG0_0__SPMI_SIGNALING_HOLD_CYCLES__SHIFT__VI 0x0000000c
#define SPMI_CONFIG1_0__SPMI_CHAIN_SIZE__SHIFT__VI      0x00000005
#define SPMI_CONFIG1_0__SPMI_SIGNALING_RESET_HOLD_CYCLES__SHIFT__VI 0x00000000
#define SPU_PORT_STATUS__RESERVED__SHIFT__VI            0x00000000
#define SQC_ATC_EDC_GATCL1_CNT__DCACHE_DATA_SEC__SHIFT__VI 0x00000010
#define SQC_ATC_EDC_GATCL1_CNT__ICACHE_DATA_SEC__SHIFT__VI 0x00000000
#define SQC_CACHES__COMPLETE__SHIFT__VI                 0x00000010
#define SQC_CACHES__INVALIDATE__SHIFT__VI               0x00000002
#define SQC_CACHES__TARGET_DATA__SHIFT__VI              0x00000001
#define SQC_CACHES__TARGET_INST__SHIFT__VI              0x00000000
#define SQC_CACHES__VOL__SHIFT__VI                      0x00000004
#define SQC_CACHES__WRITEBACK__SHIFT__VI                0x00000003
#define SQC_CONFIG__EVICT_LRU__SHIFT__VI                0x0000000c
#define SQC_CONFIG__FORCE_1_BANK__SHIFT__VI             0x0000000f
#define SQC_CONFIG__FORCE_2_BANK__SHIFT__VI             0x0000000e
#define SQC_CONFIG__LS_DISABLE_CLOCKS__SHIFT__VI        0x00000010
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKA__SHIFT__VI 0x00000011
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKB__SHIFT__VI 0x00000014
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKC__SHIFT__VI 0x00000017
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKD__SHIFT__VI 0x0000001a
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_GATCL1__SHIFT__VI 0x0000001d
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKA__SHIFT__VI 0x00000002
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKB__SHIFT__VI 0x00000005
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKC__SHIFT__VI 0x00000008
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKD__SHIFT__VI 0x0000000b
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_GATCL1__SHIFT__VI 0x0000000e
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKA__SHIFT__VI  0x0000000f
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKB__SHIFT__VI  0x00000012
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKC__SHIFT__VI  0x00000015
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKD__SHIFT__VI  0x00000018
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_GATCL1__SHIFT__VI 0x0000001b
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKA__SHIFT__VI  0x00000000
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKB__SHIFT__VI  0x00000003
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKC__SHIFT__VI  0x00000006
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKD__SHIFT__VI  0x00000009
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_GATCL1__SHIFT__VI 0x0000000c
#define SQC_EDC_CNT__DATA_DED__SHIFT__VI                0x00000018
#define SQC_EDC_CNT__DATA_SEC__SHIFT__VI                0x00000010
#define SQC_EDC_CNT__INST_DED__SHIFT__VI                0x00000008
#define SQC_EDC_CNT__INST_SEC__SHIFT__VI                0x00000000
#define SQC_GATCL1_CNTL__DCACHE_FORCE_IN_ORDER__SHIFT__VI 0x00000014
#define SQC_GATCL1_CNTL__DCACHE_FORCE_MISS__SHIFT__VI   0x00000013
#define SQC_GATCL1_CNTL__DCACHE_INVALIDATE_ALL_VMID__SHIFT__VI 0x00000012
#define SQC_GATCL1_CNTL__DCACHE_REDUCE_CACHE_SIZE_BY_2__SHIFT__VI 0x00000017
#define SQC_GATCL1_CNTL__DCACHE_REDUCE_FIFO_DEPTH_BY_2__SHIFT__VI 0x00000015
#define SQC_GATCL1_CNTL__ICACHE_FORCE_IN_ORDER__SHIFT__VI 0x0000001b
#define SQC_GATCL1_CNTL__ICACHE_FORCE_MISS__SHIFT__VI   0x0000001a
#define SQC_GATCL1_CNTL__ICACHE_INVALIDATE_ALL_VMID__SHIFT__VI 0x00000019
#define SQC_GATCL1_CNTL__ICACHE_REDUCE_CACHE_SIZE_BY_2__SHIFT__VI 0x0000001e
#define SQC_GATCL1_CNTL__ICACHE_REDUCE_FIFO_DEPTH_BY_2__SHIFT__VI 0x0000001c
#define SQC_GATCL1_CNTL__RESERVED__SHIFT__VI            0x00000000
#define SQC_WRITEBACK__DIRTY__SHIFT__VI                 0x00000001
#define SQC_WRITEBACK__DWB__SHIFT__VI                   0x00000000
#define SQ_CMD__DATA__SHIFT__VI                         0x00000008
#define SQ_CONFIG__DEBUG_ONE_INST_CLAUSE__SHIFT__VI     0x0000000a
#define SQ_CONFIG__DEBUG_SINGLE_MEMOP__SHIFT__VI        0x00000009
#define SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE__SHIFT__VI  0x00000011
#define SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE__SHIFT__VI  0x00000010
#define SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS__SHIFT__VI 0x00000012
#define SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS__SHIFT__VI    0x00000013
#define SQ_CONFIG__REPLAY_SLEEP_CNT__SHIFT__VI          0x00000015
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01__SHIFT__VI 0x00000012
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23__SHIFT__VI 0x00000015
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0__SHIFT__VI 0x00000010
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1__SHIFT__VI 0x00000011
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2__SHIFT__VI 0x00000013
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3__SHIFT__VI 0x00000014
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0__SHIFT__VI 0x00000008
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1__SHIFT__VI 0x00000009
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0__SHIFT__VI 0x00000018
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1__SHIFT__VI 0x00000019
#define SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE__SHIFT__VI 0x0000000a
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT__VI      0x00000002
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_1__SHIFT__VI      0x00000003
#define SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE__SHIFT__VI  0x0000001a
#define SQ_DSM_CNTL__WAVEFRONT_STALL_0__SHIFT__VI       0x00000000
#define SQ_DSM_CNTL__WAVEFRONT_STALL_1__SHIFT__VI       0x00000001
#define SQ_DS_0__GDS__SHIFT__SI__CI                     0x00000011
#define SQ_DS_0__GDS__SHIFT__VI                         0x00000010
#define SQ_DS_0__OP__SHIFT__SI__CI                      0x00000012
#define SQ_DS_0__OP__SHIFT__VI                          0x00000011
#define SQ_EDC_DED_CNT__LDS_DED__SHIFT__VI              0x00000000
#define SQ_EDC_DED_CNT__SGPR_DED__SHIFT__VI             0x00000008
#define SQ_EDC_DED_CNT__VGPR_DED__SHIFT__VI             0x00000010
#define SQ_EDC_INFO__SIMD_ID__SHIFT__VI                 0x00000004
#define SQ_EDC_INFO__SOURCE__SHIFT__VI                  0x00000006
#define SQ_EDC_INFO__VM_ID__SHIFT__VI                   0x00000009
#define SQ_EDC_INFO__WAVE_ID__SHIFT__VI                 0x00000000
#define SQ_EDC_SEC_CNT__LDS_SEC__SHIFT__VI              0x00000000
#define SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT__VI             0x00000008
#define SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT__VI             0x00000010
#define SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB__SHIFT__VI   0x00000016
#define SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM__SHIFT__VI   0x00000017
#define SQ_IMG_RSRC_WORD6__COMPRESSION_EN__SHIFT__VI    0x00000015
#define SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS__SHIFT__VI   0x00000018
#define SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS__SHIFT__VI   0x0000001c
#define SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS__SHIFT__VI 0x00000000
#define SQ_IMG_SAMP_WORD0__COMPAT_MODE__SHIFT__VI       0x0000001f
#define SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE__SHIFT__VI    0x0000001f
#define SQ_M0_GPR_IDX_WORD__INDEX__SHIFT__VI            0x00000000
#define SQ_M0_GPR_IDX_WORD__VDST_REL__SHIFT__VI         0x0000000f
#define SQ_M0_GPR_IDX_WORD__VSRC0_REL__SHIFT__VI        0x0000000c
#define SQ_M0_GPR_IDX_WORD__VSRC1_REL__SHIFT__VI        0x0000000d
#define SQ_M0_GPR_IDX_WORD__VSRC2_REL__SHIFT__VI        0x0000000e
#define SQ_MIMG_1__D16__SHIFT__VI                       0x0000001f
#define SQ_MTBUF_0__OP__SHIFT__SI__CI                   0x00000010
#define SQ_MTBUF_0__OP__SHIFT__VI                       0x0000000f
#define SQ_MUBUF_0__SLC__SHIFT__VI                      0x00000011
#define SQ_SMEM_0__ENCODING__SHIFT__VI                  0x0000001a
#define SQ_SMEM_0__GLC__SHIFT__VI                       0x00000010
#define SQ_SMEM_0__IMM__SHIFT__VI                       0x00000011
#define SQ_SMEM_0__OP__SHIFT__VI                        0x00000012
#define SQ_SMEM_0__SBASE__SHIFT__VI                     0x00000000
#define SQ_SMEM_0__SDATA__SHIFT__VI                     0x00000006
#define SQ_SMEM_1__OFFSET__SHIFT__VI                    0x00000000
#define SQ_THREAD_TRACE_WORD_INST__INST_TYPE__SHIFT__SI__CI 0x0000000c
#define SQ_THREAD_TRACE_WORD_INST__INST_TYPE__SHIFT__VI 0x0000000b
#define SQ_VOP3_0_SDST_ENC__CLAMP__SHIFT__VI            0x0000000f
#define SQ_VOP3_0_SDST_ENC__OP__SHIFT__SI__CI           0x00000011
#define SQ_VOP3_0_SDST_ENC__OP__SHIFT__VI               0x00000010
#define SQ_VOP3_0__CLAMP__SHIFT__SI__CI                 0x0000000b
#define SQ_VOP3_0__CLAMP__SHIFT__VI                     0x0000000f
#define SQ_VOP3_0__OP__SHIFT__SI__CI                    0x00000011
#define SQ_VOP3_0__OP__SHIFT__VI                        0x00000010
#define SQ_VOP_DPP__BANK_MASK__SHIFT__VI                0x00000018
#define SQ_VOP_DPP__BOUND_CTRL__SHIFT__VI               0x00000013
#define SQ_VOP_DPP__DPP_CTRL__SHIFT__VI                 0x00000008
#define SQ_VOP_DPP__ROW_MASK__SHIFT__VI                 0x0000001c
#define SQ_VOP_DPP__SRC0_ABS__SHIFT__VI                 0x00000015
#define SQ_VOP_DPP__SRC0_NEG__SHIFT__VI                 0x00000014
#define SQ_VOP_DPP__SRC0__SHIFT__VI                     0x00000000
#define SQ_VOP_DPP__SRC1_ABS__SHIFT__VI                 0x00000017
#define SQ_VOP_DPP__SRC1_NEG__SHIFT__VI                 0x00000016
#define SQ_VOP_SDWA__CLAMP__SHIFT__VI                   0x0000000d
#define SQ_VOP_SDWA__DST_SEL__SHIFT__VI                 0x00000008
#define SQ_VOP_SDWA__DST_UNUSED__SHIFT__VI              0x0000000b
#define SQ_VOP_SDWA__SRC0_ABS__SHIFT__VI                0x00000015
#define SQ_VOP_SDWA__SRC0_NEG__SHIFT__VI                0x00000014
#define SQ_VOP_SDWA__SRC0_SEL__SHIFT__VI                0x00000010
#define SQ_VOP_SDWA__SRC0_SEXT__SHIFT__VI               0x00000013
#define SQ_VOP_SDWA__SRC0__SHIFT__VI                    0x00000000
#define SQ_VOP_SDWA__SRC1_ABS__SHIFT__VI                0x0000001d
#define SQ_VOP_SDWA__SRC1_NEG__SHIFT__VI                0x0000001c
#define SQ_VOP_SDWA__SRC1_SEL__SHIFT__VI                0x00000018
#define SQ_VOP_SDWA__SRC1_SEXT__SHIFT__VI               0x0000001b
#define SQ_WAVE_IB_DBG0__ECC_ST__SHIFT__SI__CI          0x00000016
#define SQ_WAVE_IB_DBG0__ECC_ST__SHIFT__VI              0x00000018
#define SQ_WAVE_IB_DBG0__HYB_CNT__SHIFT__SI__CI         0x00000019
#define SQ_WAVE_IB_DBG0__HYB_CNT__SHIFT__VI             0x0000001b
#define SQ_WAVE_IB_DBG0__IS_HYB__SHIFT__SI__CI          0x00000018
#define SQ_WAVE_IB_DBG0__IS_HYB__SHIFT__VI              0x0000001a
#define SQ_WAVE_IB_DBG0__KILL__SHIFT__VI                0x0000001d
#define SQ_WAVE_IB_DBG0__MISC_CNT__SHIFT__SI__CI        0x00000013
#define SQ_WAVE_IB_DBG0__MISC_CNT__SHIFT__VI            0x00000014
#define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH__SHIFT__VI    0x0000001e
#define SQ_WAVE_IB_DBG1__IXNACK__SHIFT__VI              0x00000000
#define SQ_WAVE_IB_DBG1__QCNT__SHIFT__VI                0x00000008
#define SQ_WAVE_IB_DBG1__TA_NEED_RESET__SHIFT__VI       0x00000002
#define SQ_WAVE_IB_DBG1__XCNT__SHIFT__VI                0x00000004
#define SQ_WAVE_IB_DBG1__XNACK__SHIFT__VI               0x00000001
#define SQ_WAVE_IB_STS__FIRST_REPLAY__SHIFT__VI         0x0000000f
#define SQ_WAVE_IB_STS__RCNT__SHIFT__VI                 0x00000010
#define SQ_WAVE_MODE__GPR_IDX_EN__SHIFT__VI             0x0000001b
#define SQ_WAVE_STATUS__ALLOW_REPLAY__SHIFT__VI         0x00000016
#define SQ_WAVE_STATUS__USER_PRIO__SHIFT__VI            0x00000003
#define SQ_WAVE_TRAPSTS__SAVECTX__SHIFT__VI             0x0000000a
#define SQ_WREXEC_EXEC_HI__ADDR_HI__SHIFT__VI           0x00000000
#define SQ_WREXEC_EXEC_HI__ATC__SHIFT__VI               0x0000001b
#define SQ_WREXEC_EXEC_HI__FIRST_WAVE__SHIFT__VI        0x0000001a
#define SQ_WREXEC_EXEC_HI__MSB__SHIFT__VI               0x0000001f
#define SQ_WREXEC_EXEC_HI__MTYPE__SHIFT__VI             0x0000001c
#define SQ_WREXEC_EXEC_LO__ADDR_LO__SHIFT__VI           0x00000000
#define SRBM_CNTL__PWR_GFX3D_REQUEST_HALT__SHIFT__VI    0x00000013
#define SRBM_CNTL__REPORT_LAST_RDERR__SHIFT__VI         0x00000012
#define SRBM_CREDIT_RECOVER_CNTL__CREDIT_RECOVER_ENABLE__SHIFT__VI 0x0000001f
#define SRBM_CREDIT_RECOVER_CNTL__CREDIT_RECOVER_TIME__SHIFT__VI 0x00000000
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_ACP__SHIFT__VI 0x00000004
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_BIF__SHIFT__VI 0x00000000
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_DC__SHIFT__VI 0x00000002
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_GIONB__SHIFT__VI 0x00000003
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_GRBM__SHIFT__VI 0x00000009
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_ISP__SHIFT__VI 0x0000000d
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCB__SHIFT__VI 0x0000000f
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC0__SHIFT__VI 0x00000010
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC1__SHIFT__VI 0x00000011
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC2__SHIFT__VI 0x00000012
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC3__SHIFT__VI 0x00000013
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC4__SHIFT__VI 0x00000014
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC5__SHIFT__VI 0x00000015
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC6__SHIFT__VI 0x00000016
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC7__SHIFT__VI 0x00000017
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD0__SHIFT__VI 0x00000018
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD1__SHIFT__VI 0x00000019
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD2__SHIFT__VI 0x0000001a
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD3__SHIFT__VI 0x0000001b
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD4__SHIFT__VI 0x0000001c
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD5__SHIFT__VI 0x0000001d
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD6__SHIFT__VI 0x0000001e
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD7__SHIFT__VI 0x0000001f
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_ODE__SHIFT__VI 0x00000006
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_REGBB__SHIFT__VI 0x00000007
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_SAM__SHIFT__VI 0x0000000e
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_SMU__SHIFT__VI 0x00000001
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_UVD__SHIFT__VI 0x0000000a
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_VCE0__SHIFT__VI 0x0000000b
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_VCE1__SHIFT__VI 0x0000000c
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_VP8__SHIFT__VI 0x00000008
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_XDMA__SHIFT__VI 0x00000005
#define SRBM_CREDIT_RESET__CREDIT_RESET_ACP__SHIFT__VI  0x00000004
#define SRBM_CREDIT_RESET__CREDIT_RESET_BIF__SHIFT__VI  0x00000000
#define SRBM_CREDIT_RESET__CREDIT_RESET_DC__SHIFT__VI   0x00000002
#define SRBM_CREDIT_RESET__CREDIT_RESET_GIONB__SHIFT__VI 0x00000003
#define SRBM_CREDIT_RESET__CREDIT_RESET_GRBM__SHIFT__VI 0x00000009
#define SRBM_CREDIT_RESET__CREDIT_RESET_ISP__SHIFT__VI  0x0000000d
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCB__SHIFT__VI  0x0000000f
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC0__SHIFT__VI 0x00000010
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC1__SHIFT__VI 0x00000011
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC2__SHIFT__VI 0x00000012
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC3__SHIFT__VI 0x00000013
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC4__SHIFT__VI 0x00000014
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC5__SHIFT__VI 0x00000015
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC6__SHIFT__VI 0x00000016
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC7__SHIFT__VI 0x00000017
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD0__SHIFT__VI 0x00000018
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD1__SHIFT__VI 0x00000019
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD2__SHIFT__VI 0x0000001a
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD3__SHIFT__VI 0x0000001b
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD4__SHIFT__VI 0x0000001c
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD5__SHIFT__VI 0x0000001d
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD6__SHIFT__VI 0x0000001e
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD7__SHIFT__VI 0x0000001f
#define SRBM_CREDIT_RESET__CREDIT_RESET_ODE__SHIFT__VI  0x00000006
#define SRBM_CREDIT_RESET__CREDIT_RESET_REGBB__SHIFT__VI 0x00000007
#define SRBM_CREDIT_RESET__CREDIT_RESET_SAM__SHIFT__VI  0x0000000e
#define SRBM_CREDIT_RESET__CREDIT_RESET_SMU__SHIFT__VI  0x00000001
#define SRBM_CREDIT_RESET__CREDIT_RESET_UVD__SHIFT__VI  0x0000000a
#define SRBM_CREDIT_RESET__CREDIT_RESET_VCE0__SHIFT__VI 0x0000000b
#define SRBM_CREDIT_RESET__CREDIT_RESET_VCE1__SHIFT__VI 0x0000000c
#define SRBM_CREDIT_RESET__CREDIT_RESET_VP8__SHIFT__VI  0x00000008
#define SRBM_CREDIT_RESET__CREDIT_RESET_XDMA__SHIFT__VI 0x00000005
#define SRBM_DEBUG_SNAPSHOT2__VCE1_RDY__SHIFT__VI       0x00000000
#define SRBM_DEBUG_SNAPSHOT__GIONB_RDY__SHIFT__VI       0x00000001
#define SRBM_DEBUG_SNAPSHOT__ISP_RDY__SHIFT__VI         0x0000001f
#define SRBM_DEBUG_SNAPSHOT__ODE_RDY__SHIFT__VI         0x0000000c
#define SRBM_DEBUG_SNAPSHOT__SAMMSP_RDY__SHIFT__VI      0x00000003
#define SRBM_DEBUG_SNAPSHOT__SAMSCP_RDY__SHIFT__VI      0x0000001e
#define SRBM_DEBUG_SNAPSHOT__VCE0_RDY__SHIFT__VI        0x0000001d
#define SRBM_DEBUG_SNAPSHOT__VP8_RDY__SHIFT__VI         0x0000000a
#define SRBM_DEBUG__ISP_CLOCK_DOMAIN_OVERRIDE__SHIFT__VI 0x0000000a
#define SRBM_DEBUG__VP8_CLOCK_DOMAIN_OVERRIDE__SHIFT__VI 0x0000000b
#define SRBM_DSM_TRIG_CNTL0__DSM_TRIG_ADDR__SHIFT__VI   0x00000000
#define SRBM_DSM_TRIG_CNTL0__DSM_TRIG_OP__SHIFT__VI     0x00000010
#define SRBM_DSM_TRIG_CNTL1__DSM_TRIG_WD__SHIFT__VI     0x00000000
#define SRBM_DSM_TRIG_MASK0__DSM_TRIG_ADDR_MASK__SHIFT__VI 0x00000000
#define SRBM_DSM_TRIG_MASK0__DSM_TRIG_OP_MASK__SHIFT__VI 0x00000010
#define SRBM_DSM_TRIG_MASK1__DSM_TRIG_WD_MASK__SHIFT__VI 0x00000000
#define SRBM_FIREWALL_ERROR_ADDR__ACCESS_ADDRESS__SHIFT__VI 0x00000002
#define SRBM_FIREWALL_ERROR_ADDR__ACCESS_VFID__SHIFT__VI 0x00000014
#define SRBM_FIREWALL_ERROR_ADDR__ACCESS_VF__SHIFT__VI  0x00000013
#define SRBM_FIREWALL_ERROR_ADDR__FIREWALL_VIOLATION__SHIFT__VI 0x0000001f
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_ACP__SHIFT__VI 0x00000001
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_BIFHYP__SHIFT__VI 0x00000014
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_BIF__SHIFT__VI 0x00000000
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_CPU__SHIFT__VI 0x0000000f
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_GRBM__SHIFT__VI 0x0000000c
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_ISP__SHIFT__VI 0x00000010
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_PEER__SHIFT__VI 0x0000000e
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_RLCHYP__SHIFT__VI 0x00000012
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SAMMSP__SHIFT__VI 0x00000003
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SAMSCP__SHIFT__VI 0x00000002
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA0__SHIFT__VI 0x00000009
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA1__SHIFT__VI 0x00000008
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA2__SHIFT__VI 0x00000007
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA3__SHIFT__VI 0x00000006
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SMUHYP__SHIFT__VI 0x00000013
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SMU__SHIFT__VI 0x0000000d
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_TST__SHIFT__VI 0x00000005
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_UVD__SHIFT__VI 0x0000000a
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_VCE0__SHIFT__VI 0x0000000b
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_VCE1__SHIFT__VI 0x00000011
#define SRBM_FIREWALL_ERROR_SRC__RAERR_BIF_ADDR_OVERFLOW__SHIFT__VI 0x0000001a
#define SRBM_FIREWALL_ERROR_SRC__RAERR_FIREWALL_VIOLATION__SHIFT__VI 0x00000018
#define SRBM_FIREWALL_ERROR_SRC__RAERR_HAR_REGIONSIZE_OVERFLOW__SHIFT__VI 0x00000019
#define SRBM_FIREWALL_ERROR_SRC__RAERR_P2SRP_FIREWALL_VIOLATION__SHIFT__VI 0x0000001c
#define SRBM_FIREWALL_ERROR_SRC__RAERR_P2SRP_REGIONSIZE_OVERFLOW__SHIFT__VI 0x0000001b
#define SRBM_GFX_CNTL_DATA__MEID__SHIFT__VI             0x00000002
#define SRBM_GFX_CNTL_DATA__PIPEID__SHIFT__VI           0x00000000
#define SRBM_GFX_CNTL_DATA__QUEUEID__SHIFT__VI          0x00000008
#define SRBM_GFX_CNTL_DATA__VMID__SHIFT__VI             0x00000004
#define SRBM_GFX_CNTL_SELECT__SRBM_GFX_CNTL_SEL__SHIFT__VI 0x00000000
#define SRBM_INT_ACK__RAERR_INT_ACK__SHIFT__VI          0x00000001
#define SRBM_INT_CNTL__RAERR_INT_MASK__SHIFT__VI        0x00000001
#define SRBM_INT_STATUS__RAERR_INT_STAT__SHIFT__VI      0x00000001
#define SRBM_ISP_CLKEN_CNTL__POST_DELAY_CNT__SHIFT__VI  0x00000008
#define SRBM_ISP_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT__VI 0x00000000
#define SRBM_ISP_DOMAIN_ADDR0__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_ISP_DOMAIN_ADDR0__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_ISP_DOMAIN_ADDR1__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_ISP_DOMAIN_ADDR1__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_ISP_DOMAIN_ADDR2__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_ISP_DOMAIN_ADDR2__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_MC_DOMAIN_ADDR0__ADDR_HI__SHIFT__VI        0x00000010
#define SRBM_MC_DOMAIN_ADDR0__ADDR_LO__SHIFT__VI        0x00000000
#define SRBM_MC_DOMAIN_ADDR1__ADDR_HI__SHIFT__VI        0x00000010
#define SRBM_MC_DOMAIN_ADDR1__ADDR_LO__SHIFT__VI        0x00000000
#define SRBM_MC_DOMAIN_ADDR2__ADDR_HI__SHIFT__VI        0x00000010
#define SRBM_MC_DOMAIN_ADDR2__ADDR_LO__SHIFT__VI        0x00000000
#define SRBM_MC_DOMAIN_ADDR3__ADDR_HI__SHIFT__VI        0x00000010
#define SRBM_MC_DOMAIN_ADDR3__ADDR_LO__SHIFT__VI        0x00000000
#define SRBM_MC_DOMAIN_ADDR4__ADDR_HI__SHIFT__VI        0x00000010
#define SRBM_MC_DOMAIN_ADDR4__ADDR_LO__SHIFT__VI        0x00000000
#define SRBM_MC_DOMAIN_ADDR5__ADDR_HI__SHIFT__VI        0x00000010
#define SRBM_MC_DOMAIN_ADDR5__ADDR_LO__SHIFT__VI        0x00000000
#define SRBM_MC_DOMAIN_ADDR6__ADDR_HI__SHIFT__VI        0x00000010
#define SRBM_MC_DOMAIN_ADDR6__ADDR_LO__SHIFT__VI        0x00000000
#define SRBM_READ_CNTL__READ_TIMEOUT__SHIFT__VI         0x00000000
#define SRBM_READ_ERROR2__READ_REQUESTER_ACP__SHIFT__VI 0x00000000
#define SRBM_READ_ERROR2__READ_REQUESTER_ISP__SHIFT__VI 0x00000001
#define SRBM_READ_ERROR2__READ_REQUESTER_VCE1__SHIFT__VI 0x00000002
#define SRBM_READ_ERROR2__READ_VFID__SHIFT__VI          0x00000018
#define SRBM_READ_ERROR2__READ_VF__SHIFT__VI            0x00000017
#define SRBM_READ_ERROR__READ_REQUESTER_SAMMSP__SHIFT__VI 0x00000017
#define SRBM_READ_ERROR__READ_REQUESTER_SAMSCP__SHIFT__VI 0x0000001b
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA2__SHIFT__VI 0x00000013
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA3__SHIFT__VI 0x00000012
#define SRBM_READ_ERROR__READ_REQUESTER_VCE0__SHIFT__VI 0x00000014
#define SRBM_SAM_DOMAIN_ADDR0__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_SAM_DOMAIN_ADDR0__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_SAM_DOMAIN_ADDR1__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_SAM_DOMAIN_ADDR1__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_SAM_DOMAIN_ADDR2__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_SAM_DOMAIN_ADDR2__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_SDMA_DOMAIN_ADDR0__ADDR_HI__SHIFT__VI      0x00000010
#define SRBM_SDMA_DOMAIN_ADDR0__ADDR_LO__SHIFT__VI      0x00000000
#define SRBM_SDMA_DOMAIN_ADDR1__ADDR_HI__SHIFT__VI      0x00000010
#define SRBM_SDMA_DOMAIN_ADDR1__ADDR_LO__SHIFT__VI      0x00000000
#define SRBM_SDMA_DOMAIN_ADDR2__ADDR_HI__SHIFT__VI      0x00000010
#define SRBM_SDMA_DOMAIN_ADDR2__ADDR_LO__SHIFT__VI      0x00000000
#define SRBM_SDMA_DOMAIN_ADDR3__ADDR_HI__SHIFT__VI      0x00000010
#define SRBM_SDMA_DOMAIN_ADDR3__ADDR_LO__SHIFT__VI      0x00000000
#define SRBM_SOFT_RESET__SOFT_RESET_ATCL2__SHIFT__VI    0x00000000
#define SRBM_SOFT_RESET__SOFT_RESET_ESRAM__SHIFT__VI    0x0000000d
#define SRBM_SOFT_RESET__SOFT_RESET_GIONB__SHIFT__VI    0x00000004
#define SRBM_SOFT_RESET__SOFT_RESET_GRN__SHIFT__VI      0x0000001d
#define SRBM_SOFT_RESET__SOFT_RESET_ISP__SHIFT__VI      0x0000001e
#define SRBM_SOFT_RESET__SOFT_RESET_ODE__SHIFT__VI      0x00000017
#define SRBM_SOFT_RESET__SOFT_RESET_SAMMSP__SHIFT__VI   0x0000001b
#define SRBM_SOFT_RESET__SOFT_RESET_SAMSCP__SHIFT__VI   0x0000001c
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA2__SHIFT__VI    0x00000003
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA3__SHIFT__VI    0x00000002
#define SRBM_SOFT_RESET__SOFT_RESET_VCE0__SHIFT__VI     0x00000018
#define SRBM_SOFT_RESET__SOFT_RESET_VCE1__SHIFT__VI     0x0000001f
#define SRBM_SOFT_RESET__SOFT_RESET_VP8__SHIFT__VI      0x00000013
#define SRBM_STATUS2__ISP_BUSY__SHIFT__VI               0x0000000d
#define SRBM_STATUS2__ISP_RQ_PENDING__SHIFT__VI         0x00000013
#define SRBM_STATUS2__ODE_BUSY__SHIFT__VI               0x0000000f
#define SRBM_STATUS2__SAMSCP_BUSY__SHIFT__VI            0x0000000c
#define SRBM_STATUS2__SAMSCP_RQ_PENDING__SHIFT__VI      0x00000012
#define SRBM_STATUS2__SDMA2_BUSY__SHIFT__VI             0x0000000a
#define SRBM_STATUS2__SDMA2_RQ_PENDING__SHIFT__VI       0x00000010
#define SRBM_STATUS2__SDMA3_BUSY__SHIFT__VI             0x0000000b
#define SRBM_STATUS2__SDMA3_RQ_PENDING__SHIFT__VI       0x00000011
#define SRBM_STATUS2__VCE0_BUSY__SHIFT__VI              0x00000007
#define SRBM_STATUS2__VCE0_RQ_PENDING__SHIFT__VI        0x00000003
#define SRBM_STATUS2__VCE1_BUSY__SHIFT__VI              0x0000000e
#define SRBM_STATUS2__VCE1_RQ_PENDING__SHIFT__VI        0x00000014
#define SRBM_STATUS2__VP8_BUSY__SHIFT__VI               0x00000004
#define SRBM_STATUS3__MCC0_BUSY__SHIFT__VI              0x00000000
#define SRBM_STATUS3__MCC1_BUSY__SHIFT__VI              0x00000001
#define SRBM_STATUS3__MCC2_BUSY__SHIFT__VI              0x00000002
#define SRBM_STATUS3__MCC3_BUSY__SHIFT__VI              0x00000003
#define SRBM_STATUS3__MCC4_BUSY__SHIFT__VI              0x00000004
#define SRBM_STATUS3__MCC5_BUSY__SHIFT__VI              0x00000005
#define SRBM_STATUS3__MCC6_BUSY__SHIFT__VI              0x00000006
#define SRBM_STATUS3__MCC7_BUSY__SHIFT__VI              0x00000007
#define SRBM_STATUS3__MCD0_BUSY__SHIFT__VI              0x00000008
#define SRBM_STATUS3__MCD1_BUSY__SHIFT__VI              0x00000009
#define SRBM_STATUS3__MCD2_BUSY__SHIFT__VI              0x0000000a
#define SRBM_STATUS3__MCD3_BUSY__SHIFT__VI              0x0000000b
#define SRBM_STATUS3__MCD4_BUSY__SHIFT__VI              0x0000000c
#define SRBM_STATUS3__MCD5_BUSY__SHIFT__VI              0x0000000d
#define SRBM_STATUS3__MCD6_BUSY__SHIFT__VI              0x0000000e
#define SRBM_STATUS3__MCD7_BUSY__SHIFT__VI              0x0000000f
#define SRBM_STATUS__GCATCL2_BUSY__SHIFT__VI            0x00000015
#define SRBM_STATUS__OSATCL2_BUSY__SHIFT__VI            0x00000016
#define SRBM_STATUS__SAMMSP_BUSY__SHIFT__VI             0x00000014
#define SRBM_STATUS__SAMMSP_RQ_PENDING__SHIFT__VI       0x00000002
#define SRBM_STATUS__VMC1_BUSY__SHIFT__VI               0x0000000d
#define SRBM_SYS_DOMAIN_ADDR0__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_SYS_DOMAIN_ADDR0__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_SYS_DOMAIN_ADDR1__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_SYS_DOMAIN_ADDR1__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_SYS_DOMAIN_ADDR2__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_SYS_DOMAIN_ADDR2__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_SYS_DOMAIN_ADDR3__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_SYS_DOMAIN_ADDR3__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_SYS_DOMAIN_ADDR4__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_SYS_DOMAIN_ADDR4__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_SYS_DOMAIN_ADDR5__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_SYS_DOMAIN_ADDR5__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_SYS_DOMAIN_ADDR6__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_SYS_DOMAIN_ADDR6__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_UVD_DOMAIN_ADDR0__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_UVD_DOMAIN_ADDR0__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_UVD_DOMAIN_ADDR1__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_UVD_DOMAIN_ADDR1__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_UVD_DOMAIN_ADDR2__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_UVD_DOMAIN_ADDR2__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_VCE_DOMAIN_ADDR0__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_VCE_DOMAIN_ADDR0__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_VCE_DOMAIN_ADDR1__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_VCE_DOMAIN_ADDR1__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_VCE_DOMAIN_ADDR2__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_VCE_DOMAIN_ADDR2__ADDR_LO__SHIFT__VI       0x00000000
#define SRBM_VF_ENABLE__VF_ENABLE__SHIFT__VI            0x00000000
#define SRBM_VIRT_CNTL__VF_WRITE_ENABLE__SHIFT__VI      0x00000000
#define SRBM_VIRT_RESET_REQ__PF__SHIFT__VI              0x0000001f
#define SRBM_VIRT_RESET_REQ__VF__SHIFT__VI              0x00000000
#define SRBM_VP8_CLKEN_CNTL__POST_DELAY_CNT__SHIFT__VI  0x00000008
#define SRBM_VP8_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT__VI 0x00000000
#define SRBM_VP8_DOMAIN_ADDR0__ADDR_HI__SHIFT__VI       0x00000010
#define SRBM_VP8_DOMAIN_ADDR0__ADDR_LO__SHIFT__VI       0x00000000
#define STREAM_SYNCHRONIZATION__STREAM_0_SYNCHRONIZATION__SHIFT__VI 0x00000000
#define STREAM_SYNCHRONIZATION__STREAM_10_SYNCHRONIZATION__SHIFT__VI 0x0000000a
#define STREAM_SYNCHRONIZATION__STREAM_11_SYNCHRONIZATION__SHIFT__VI 0x0000000b
#define STREAM_SYNCHRONIZATION__STREAM_12_SYNCHRONIZATION__SHIFT__VI 0x0000000c
#define STREAM_SYNCHRONIZATION__STREAM_13_SYNCHRONIZATION__SHIFT__VI 0x0000000d
#define STREAM_SYNCHRONIZATION__STREAM_14_SYNCHRONIZATION__SHIFT__VI 0x0000000e
#define STREAM_SYNCHRONIZATION__STREAM_15_SYNCHRONIZATION__SHIFT__VI 0x0000000f
#define STREAM_SYNCHRONIZATION__STREAM_1_SYNCHRONIZATION__SHIFT__VI 0x00000001
#define STREAM_SYNCHRONIZATION__STREAM_2_SYNCHRONIZATION__SHIFT__VI 0x00000002
#define STREAM_SYNCHRONIZATION__STREAM_3_SYNCHRONIZATION__SHIFT__VI 0x00000003
#define STREAM_SYNCHRONIZATION__STREAM_4_SYNCHRONIZATION__SHIFT__VI 0x00000004
#define STREAM_SYNCHRONIZATION__STREAM_5_SYNCHRONIZATION__SHIFT__VI 0x00000005
#define STREAM_SYNCHRONIZATION__STREAM_6_SYNCHRONIZATION__SHIFT__VI 0x00000006
#define STREAM_SYNCHRONIZATION__STREAM_7_SYNCHRONIZATION__SHIFT__VI 0x00000007
#define STREAM_SYNCHRONIZATION__STREAM_8_SYNCHRONIZATION__SHIFT__VI 0x00000008
#define STREAM_SYNCHRONIZATION__STREAM_9_SYNCHRONIZATION__SHIFT__VI 0x00000009
#define SWRST_COMMAND_0__BIF0_CALIB_RESET__SHIFT__VI    0x00000011
#define SWRST_COMMAND_0__BIF0_CONFIG_RESET__SHIFT__VI   0x00000016
#define SWRST_COMMAND_0__BIF0_CORE_RESET__SHIFT__VI     0x00000012
#define SWRST_COMMAND_0__BIF0_GLOBAL_RESET__SHIFT__VI   0x00000010
#define SWRST_COMMAND_0__BIF0_PHY_RESET__SHIFT__VI      0x00000014
#define SWRST_COMMAND_0__BIF0_REGISTER_RESET__SHIFT__VI 0x00000013
#define SWRST_COMMAND_0__BIF0_STICKY_RESET__SHIFT__VI   0x00000015
#define SWRST_COMMAND_0__BIF_STRAPREG_RESET__SHIFT__VI  0x0000000f
#define SWRST_COMMAND_1__CMDCFGEN__SHIFT__VI            0x0000001d
#define SWRST_COMMAND_1__RESETCPM__SHIFT__VI            0x0000000f
#define SWRST_COMMAND_1__RESETHLTR__SHIFT__VI           0x0000000e
#define SWRST_COMMAND_1__RESETIMPARB0__SHIFT__VI        0x00000014
#define SWRST_COMMAND_1__RESETIMPARB1__SHIFT__VI        0x00000015
#define SWRST_COMMAND_1__RESETLANEMUX__SHIFT__VI        0x00000002
#define SWRST_COMMAND_1__RESETLC__SHIFT__VI             0x00000006
#define SWRST_COMMAND_1__RESETMNTR__SHIFT__VI           0x0000000d
#define SWRST_COMMAND_1__RESETPCFG__SHIFT__VI           0x00000001
#define SWRST_COMMAND_1__RESETPHY0__SHIFT__VI           0x00000018
#define SWRST_COMMAND_1__RESETPHY1__SHIFT__VI           0x00000019
#define SWRST_COMMAND_1__RESETPIF0__SHIFT__VI           0x00000010
#define SWRST_COMMAND_1__RESETPIF1__SHIFT__VI           0x00000011
#define SWRST_COMMAND_1__RESETSRBM0__SHIFT__VI          0x00000004
#define SWRST_COMMAND_1__RESETSRBM1__SHIFT__VI          0x00000005
#define SWRST_COMMAND_1__RESETWRAPREGS__SHIFT__VI       0x00000003
#define SWRST_COMMAND_1__SWITCHCLK__SHIFT__VI           0x00000000
#define SWRST_COMMAND_1__SYNCIDLEPIF0__SHIFT__VI        0x00000008
#define SWRST_COMMAND_1__SYNCIDLEPIF1__SHIFT__VI        0x00000009
#define SWRST_COMMAND_1__TOGGLESTRAP__SHIFT__VI         0x0000001c
#define SWRST_COMMAND_STATUS__ATOMIC_RESET__SHIFT__VI   0x00000001
#define SWRST_COMMAND_STATUS__RECONFIGURE__SHIFT__VI    0x00000000
#define SWRST_COMMAND_STATUS__RESET_COMPLETE__SHIFT__VI 0x00000010
#define SWRST_COMMAND_STATUS__WAIT_STATE__SHIFT__VI     0x00000011
#define SWRST_CONTROL_0__BIF0_CALIB_RESETRCEN__SHIFT__VI 0x00000011
#define SWRST_CONTROL_0__BIF0_CONFIG_RESETRCEN__SHIFT__VI 0x00000016
#define SWRST_CONTROL_0__BIF0_CORE_RESETRCEN__SHIFT__VI 0x00000012
#define SWRST_CONTROL_0__BIF0_GLOBAL_RESETRCEN__SHIFT__VI 0x00000010
#define SWRST_CONTROL_0__BIF0_PHY_RESETRCEN__SHIFT__VI  0x00000014
#define SWRST_CONTROL_0__BIF0_REGISTER_RESETRCEN__SHIFT__VI 0x00000013
#define SWRST_CONTROL_0__BIF0_STICKY_RESETRCEN__SHIFT__VI 0x00000015
#define SWRST_CONTROL_0__BIF_STRAPREG_RESETRCEN__SHIFT__VI 0x0000000f
#define SWRST_CONTROL_1__CMDCFG_RCEN__SHIFT__VI         0x0000001d
#define SWRST_CONTROL_1__RESETCPM_RCEN__SHIFT__VI       0x0000000f
#define SWRST_CONTROL_1__RESETHLTR_RCEN__SHIFT__VI      0x0000000e
#define SWRST_CONTROL_1__RESETIMPARB0_RCEN__SHIFT__VI   0x00000014
#define SWRST_CONTROL_1__RESETIMPARB1_RCEN__SHIFT__VI   0x00000015
#define SWRST_CONTROL_1__RESETLANEMUX_RCEN__SHIFT__VI   0x00000002
#define SWRST_CONTROL_1__RESETLC_RCEN__SHIFT__VI        0x00000006
#define SWRST_CONTROL_1__RESETMNTR_RCEN__SHIFT__VI      0x0000000d
#define SWRST_CONTROL_1__RESETPCFG_RCEN__SHIFT__VI      0x00000001
#define SWRST_CONTROL_1__RESETPHY0_RCEN__SHIFT__VI      0x00000018
#define SWRST_CONTROL_1__RESETPHY1_RCEN__SHIFT__VI      0x00000019
#define SWRST_CONTROL_1__RESETPIF0_RCEN__SHIFT__VI      0x00000010
#define SWRST_CONTROL_1__RESETPIF1_RCEN__SHIFT__VI      0x00000011
#define SWRST_CONTROL_1__RESETSRBM0_RCEN__SHIFT__VI     0x00000004
#define SWRST_CONTROL_1__RESETSRBM1_RCEN__SHIFT__VI     0x00000005
#define SWRST_CONTROL_1__RESETWRAPREGS_RCEN__SHIFT__VI  0x00000003
#define SWRST_CONTROL_1__STRAPVLD_RCEN__SHIFT__VI       0x0000001c
#define SWRST_CONTROL_1__SWITCHCLK_RCEN__SHIFT__VI      0x00000000
#define SWRST_CONTROL_1__SYNCIDLEPIF0_RCEN__SHIFT__VI   0x00000008
#define SWRST_CONTROL_1__SYNCIDLEPIF1_RCEN__SHIFT__VI   0x00000009
#define SWRST_CONTROL_2__BIF0_CALIB_RESETATEN__SHIFT__VI 0x00000011
#define SWRST_CONTROL_2__BIF0_CONFIG_RESETATEN__SHIFT__VI 0x00000016
#define SWRST_CONTROL_2__BIF0_CORE_RESETATEN__SHIFT__VI 0x00000012
#define SWRST_CONTROL_2__BIF0_GLOBAL_RESETATEN__SHIFT__VI 0x00000010
#define SWRST_CONTROL_2__BIF0_PHY_RESETATEN__SHIFT__VI  0x00000014
#define SWRST_CONTROL_2__BIF0_REGISTER_RESETATEN__SHIFT__VI 0x00000013
#define SWRST_CONTROL_2__BIF0_STICKY_RESETATEN__SHIFT__VI 0x00000015
#define SWRST_CONTROL_2__BIF_STRAPREG_RESETATEN__SHIFT__VI 0x0000000f
#define SWRST_CONTROL_3__CMDCFG_ATEN__SHIFT__VI         0x0000001d
#define SWRST_CONTROL_3__RESETCPM_ATEN__SHIFT__VI       0x0000000f
#define SWRST_CONTROL_3__RESETHLTR_ATEN__SHIFT__VI      0x0000000e
#define SWRST_CONTROL_3__RESETIMPARB0_ATEN__SHIFT__VI   0x00000014
#define SWRST_CONTROL_3__RESETIMPARB1_ATEN__SHIFT__VI   0x00000015
#define SWRST_CONTROL_3__RESETLANEMUX_ATEN__SHIFT__VI   0x00000002
#define SWRST_CONTROL_3__RESETLC_ATEN__SHIFT__VI        0x00000006
#define SWRST_CONTROL_3__RESETMNTR_ATEN__SHIFT__VI      0x0000000d
#define SWRST_CONTROL_3__RESETPCFG_ATEN__SHIFT__VI      0x00000001
#define SWRST_CONTROL_3__RESETPHY0_ATEN__SHIFT__VI      0x00000018
#define SWRST_CONTROL_3__RESETPHY1_ATEN__SHIFT__VI      0x00000019
#define SWRST_CONTROL_3__RESETPIF0_ATEN__SHIFT__VI      0x00000010
#define SWRST_CONTROL_3__RESETPIF1_ATEN__SHIFT__VI      0x00000011
#define SWRST_CONTROL_3__RESETSRBM0_ATEN__SHIFT__VI     0x00000004
#define SWRST_CONTROL_3__RESETSRBM1_ATEN__SHIFT__VI     0x00000005
#define SWRST_CONTROL_3__RESETWRAPREGS_ATEN__SHIFT__VI  0x00000003
#define SWRST_CONTROL_3__STRAPVLD_ATEN__SHIFT__VI       0x0000001c
#define SWRST_CONTROL_3__SWITCHCLK_ATEN__SHIFT__VI      0x00000000
#define SWRST_CONTROL_3__SYNCIDLEPIF0_ATEN__SHIFT__VI   0x00000008
#define SWRST_CONTROL_3__SYNCIDLEPIF1_ATEN__SHIFT__VI   0x00000009
#define SWRST_CONTROL_4__BIF0_CALIB_WRRESETEN__SHIFT__VI 0x00000011
#define SWRST_CONTROL_4__BIF0_CONFIG_WRRESETEN__SHIFT__VI 0x00000016
#define SWRST_CONTROL_4__BIF0_CORE_WRRESETEN__SHIFT__VI 0x00000012
#define SWRST_CONTROL_4__BIF0_GLOBAL_WRRESETEN__SHIFT__VI 0x00000010
#define SWRST_CONTROL_4__BIF0_PHY_WRRESETEN__SHIFT__VI  0x00000014
#define SWRST_CONTROL_4__BIF0_REGISTER_WRRESETEN__SHIFT__VI 0x00000013
#define SWRST_CONTROL_4__BIF0_STICKY_WRRESETEN__SHIFT__VI 0x00000015
#define SWRST_CONTROL_4__BIF_STRAPREG_WRRESETEN__SHIFT__VI 0x0000000e
#define SWRST_CONTROL_5__WRCMDCFG_EN__SHIFT__VI         0x0000001d
#define SWRST_CONTROL_5__WRRESETCPM_EN__SHIFT__VI       0x0000000f
#define SWRST_CONTROL_5__WRRESETHLTR_EN__SHIFT__VI      0x0000000e
#define SWRST_CONTROL_5__WRRESETIMPARB0_EN__SHIFT__VI   0x00000014
#define SWRST_CONTROL_5__WRRESETIMPARB1_EN__SHIFT__VI   0x00000015
#define SWRST_CONTROL_5__WRRESETLANEMUX_EN__SHIFT__VI   0x00000002
#define SWRST_CONTROL_5__WRRESETLC_EN__SHIFT__VI        0x00000006
#define SWRST_CONTROL_5__WRRESETMNTR_EN__SHIFT__VI      0x0000000d
#define SWRST_CONTROL_5__WRRESETPCFG_EN__SHIFT__VI      0x00000001
#define SWRST_CONTROL_5__WRRESETPHY0_EN__SHIFT__VI      0x00000018
#define SWRST_CONTROL_5__WRRESETPHY1_EN__SHIFT__VI      0x00000019
#define SWRST_CONTROL_5__WRRESETPIF0_EN__SHIFT__VI      0x00000010
#define SWRST_CONTROL_5__WRRESETPIF1_EN__SHIFT__VI      0x00000011
#define SWRST_CONTROL_5__WRRESETSRBM0_EN__SHIFT__VI     0x00000004
#define SWRST_CONTROL_5__WRRESETSRBM1_EN__SHIFT__VI     0x00000005
#define SWRST_CONTROL_5__WRRESETWRAPREGS_EN__SHIFT__VI  0x00000003
#define SWRST_CONTROL_5__WRSTRAPVLD_EN__SHIFT__VI       0x0000001c
#define SWRST_CONTROL_5__WRSWITCHCLK_EN__SHIFT__VI      0x00000000
#define SWRST_CONTROL_5__WRSYNCIDLEPIF0_EN__SHIFT__VI   0x00000008
#define SWRST_CONTROL_5__WRSYNCIDLEPIF1_EN__SHIFT__VI   0x00000009
#define SWRST_CONTROL_6__CONNECTWITHWRAPREGS_EN__SHIFT__VI 0x00000008
#define SWRST_CONTROL_6__WARMRESET_EN__SHIFT__VI        0x00000000
#define SWRST_EP_COMMAND_0__EP_CFG_RESET_ONLY__SHIFT__VI 0x00000000
#define SWRST_EP_COMMAND_0__EP_DRV_RESET__SHIFT__VI     0x00000002
#define SWRST_EP_COMMAND_0__EP_FLR0_RESET__SHIFT__VI    0x00000010
#define SWRST_EP_COMMAND_0__EP_FLR1_RESET__SHIFT__VI    0x00000011
#define SWRST_EP_COMMAND_0__EP_FLR2_RESET__SHIFT__VI    0x00000012
#define SWRST_EP_COMMAND_0__EP_HOT_RESET__SHIFT__VI     0x00000008
#define SWRST_EP_COMMAND_0__EP_LNKDIS_RESET__SHIFT__VI  0x0000000a
#define SWRST_EP_COMMAND_0__EP_LNKDWN_RESET__SHIFT__VI  0x00000009
#define SWRST_EP_COMMAND_0__EP_SOFT_RESET__SHIFT__VI    0x00000001
#define SWRST_EP_CONTROL_0__EP_CFG_RESET_ONLY_EN__SHIFT__VI 0x00000000
#define SWRST_EP_CONTROL_0__EP_CFG_WR_RESET_EN__SHIFT__VI 0x00000013
#define SWRST_EP_CONTROL_0__EP_DRV_RESET_EN__SHIFT__VI  0x00000002
#define SWRST_EP_CONTROL_0__EP_FLR0_RESET_EN__SHIFT__VI 0x00000010
#define SWRST_EP_CONTROL_0__EP_FLR1_RESET_EN__SHIFT__VI 0x00000011
#define SWRST_EP_CONTROL_0__EP_FLR2_RESET_EN__SHIFT__VI 0x00000012
#define SWRST_EP_CONTROL_0__EP_FLR_DISABLE_CFG_RST__SHIFT__VI 0x00000014
#define SWRST_EP_CONTROL_0__EP_HOT_RESET_EN__SHIFT__VI  0x00000008
#define SWRST_EP_CONTROL_0__EP_LNKDIS_RESET_EN__SHIFT__VI 0x0000000a
#define SWRST_EP_CONTROL_0__EP_LNKDWN_RESET_EN__SHIFT__VI 0x00000009
#define SWRST_EP_CONTROL_0__EP_SOFT_RESET_EN__SHIFT__VI 0x00000001
#define SWRST_GENERAL_CONTROL__ATOMIC_RESET_EN__SHIFT__VI 0x00000001
#define SWRST_GENERAL_CONTROL__BLOCK_ON_IDLE__SHIFT__VI 0x0000000a
#define SWRST_GENERAL_CONTROL__BYPASS_HOLD__SHIFT__VI   0x00000010
#define SWRST_GENERAL_CONTROL__BYPASS_PIF_HOLD__SHIFT__VI 0x00000011
#define SWRST_GENERAL_CONTROL__CONFIG_XFER_MODE__SHIFT__VI 0x0000000c
#define SWRST_GENERAL_CONTROL__EP_COMPLT_CHK_EN__SHIFT__VI 0x0000001c
#define SWRST_GENERAL_CONTROL__EP_COMPLT_WAIT_TMR__SHIFT__VI 0x0000001d
#define SWRST_GENERAL_CONTROL__FORCE_REGIDLE__SHIFT__VI 0x00000009
#define SWRST_GENERAL_CONTROL__HLDTRAIN_XFER_MODE__SHIFT__VI 0x0000000e
#define SWRST_GENERAL_CONTROL__MUXSEL_XFER_MODE__SHIFT__VI 0x0000000d
#define SWRST_GENERAL_CONTROL__RECONFIGURE_EN__SHIFT__VI 0x00000000
#define SWRST_GENERAL_CONTROL__RESET_PERIOD__SHIFT__VI  0x00000002
#define SWRST_GENERAL_CONTROL__WAIT_LINKUP__SHIFT__VI   0x00000008
#define SX_BLEND_OPT_CONTROL__MRT0_ALPHA_OPT_DISABLE__SHIFT__VI 0x00000001
#define SX_BLEND_OPT_CONTROL__MRT0_COLOR_OPT_DISABLE__SHIFT__VI 0x00000000
#define SX_BLEND_OPT_CONTROL__MRT1_ALPHA_OPT_DISABLE__SHIFT__VI 0x00000005
#define SX_BLEND_OPT_CONTROL__MRT1_COLOR_OPT_DISABLE__SHIFT__VI 0x00000004
#define SX_BLEND_OPT_CONTROL__MRT2_ALPHA_OPT_DISABLE__SHIFT__VI 0x00000009
#define SX_BLEND_OPT_CONTROL__MRT2_COLOR_OPT_DISABLE__SHIFT__VI 0x00000008
#define SX_BLEND_OPT_CONTROL__MRT3_ALPHA_OPT_DISABLE__SHIFT__VI 0x0000000d
#define SX_BLEND_OPT_CONTROL__MRT3_COLOR_OPT_DISABLE__SHIFT__VI 0x0000000c
#define SX_BLEND_OPT_CONTROL__MRT4_ALPHA_OPT_DISABLE__SHIFT__VI 0x00000011
#define SX_BLEND_OPT_CONTROL__MRT4_COLOR_OPT_DISABLE__SHIFT__VI 0x00000010
#define SX_BLEND_OPT_CONTROL__MRT5_ALPHA_OPT_DISABLE__SHIFT__VI 0x00000015
#define SX_BLEND_OPT_CONTROL__MRT5_COLOR_OPT_DISABLE__SHIFT__VI 0x00000014
#define SX_BLEND_OPT_CONTROL__MRT6_ALPHA_OPT_DISABLE__SHIFT__VI 0x00000019
#define SX_BLEND_OPT_CONTROL__MRT6_COLOR_OPT_DISABLE__SHIFT__VI 0x00000018
#define SX_BLEND_OPT_CONTROL__MRT7_ALPHA_OPT_DISABLE__SHIFT__VI 0x0000001d
#define SX_BLEND_OPT_CONTROL__MRT7_COLOR_OPT_DISABLE__SHIFT__VI 0x0000001c
#define SX_BLEND_OPT_CONTROL__PIXEN_ZERO_OPT_DISABLE__SHIFT__VI 0x0000001f
#define SX_BLEND_OPT_EPSILON__MRT0_EPSILON__SHIFT__VI   0x00000000
#define SX_BLEND_OPT_EPSILON__MRT1_EPSILON__SHIFT__VI   0x00000004
#define SX_BLEND_OPT_EPSILON__MRT2_EPSILON__SHIFT__VI   0x00000008
#define SX_BLEND_OPT_EPSILON__MRT3_EPSILON__SHIFT__VI   0x0000000c
#define SX_BLEND_OPT_EPSILON__MRT4_EPSILON__SHIFT__VI   0x00000010
#define SX_BLEND_OPT_EPSILON__MRT5_EPSILON__SHIFT__VI   0x00000014
#define SX_BLEND_OPT_EPSILON__MRT6_EPSILON__SHIFT__VI   0x00000018
#define SX_BLEND_OPT_EPSILON__MRT7_EPSILON__SHIFT__VI   0x0000001c
#define SX_DEBUG_1__DEBUG_DATA__SHIFT__SI__CI           0x00000007
#define SX_DEBUG_1__DEBUG_DATA__SHIFT__VI               0x0000000d
#define SX_DEBUG_1__DISABLE_BLEND_OPT_BYPASS__SHIFT__VI 0x00000009
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DISCARD_PIXEL__SHIFT__VI 0x0000000a
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DONT_RD_DST__SHIFT__VI 0x00000008
#define SX_DEBUG_1__DISABLE_PIX_EN_ZERO_OPT__SHIFT__VI  0x0000000c
#define SX_DEBUG_1__DISABLE_QUAD_PAIR_OPT__SHIFT__VI    0x0000000b
#define SX_MRT0_BLEND_OPT__ALPHA_COMB_FCN__SHIFT__VI    0x00000018
#define SX_MRT0_BLEND_OPT__ALPHA_DST_OPT__SHIFT__VI     0x00000014
#define SX_MRT0_BLEND_OPT__ALPHA_SRC_OPT__SHIFT__VI     0x00000010
#define SX_MRT0_BLEND_OPT__COLOR_COMB_FCN__SHIFT__VI    0x00000008
#define SX_MRT0_BLEND_OPT__COLOR_DST_OPT__SHIFT__VI     0x00000004
#define SX_MRT0_BLEND_OPT__COLOR_SRC_OPT__SHIFT__VI     0x00000000
#define SX_MRT1_BLEND_OPT__ALPHA_COMB_FCN__SHIFT__VI    0x00000018
#define SX_MRT1_BLEND_OPT__ALPHA_DST_OPT__SHIFT__VI     0x00000014
#define SX_MRT1_BLEND_OPT__ALPHA_SRC_OPT__SHIFT__VI     0x00000010
#define SX_MRT1_BLEND_OPT__COLOR_COMB_FCN__SHIFT__VI    0x00000008
#define SX_MRT1_BLEND_OPT__COLOR_DST_OPT__SHIFT__VI     0x00000004
#define SX_MRT1_BLEND_OPT__COLOR_SRC_OPT__SHIFT__VI     0x00000000
#define SX_MRT2_BLEND_OPT__ALPHA_COMB_FCN__SHIFT__VI    0x00000018
#define SX_MRT2_BLEND_OPT__ALPHA_DST_OPT__SHIFT__VI     0x00000014
#define SX_MRT2_BLEND_OPT__ALPHA_SRC_OPT__SHIFT__VI     0x00000010
#define SX_MRT2_BLEND_OPT__COLOR_COMB_FCN__SHIFT__VI    0x00000008
#define SX_MRT2_BLEND_OPT__COLOR_DST_OPT__SHIFT__VI     0x00000004
#define SX_MRT2_BLEND_OPT__COLOR_SRC_OPT__SHIFT__VI     0x00000000
#define SX_MRT3_BLEND_OPT__ALPHA_COMB_FCN__SHIFT__VI    0x00000018
#define SX_MRT3_BLEND_OPT__ALPHA_DST_OPT__SHIFT__VI     0x00000014
#define SX_MRT3_BLEND_OPT__ALPHA_SRC_OPT__SHIFT__VI     0x00000010
#define SX_MRT3_BLEND_OPT__COLOR_COMB_FCN__SHIFT__VI    0x00000008
#define SX_MRT3_BLEND_OPT__COLOR_DST_OPT__SHIFT__VI     0x00000004
#define SX_MRT3_BLEND_OPT__COLOR_SRC_OPT__SHIFT__VI     0x00000000
#define SX_MRT4_BLEND_OPT__ALPHA_COMB_FCN__SHIFT__VI    0x00000018
#define SX_MRT4_BLEND_OPT__ALPHA_DST_OPT__SHIFT__VI     0x00000014
#define SX_MRT4_BLEND_OPT__ALPHA_SRC_OPT__SHIFT__VI     0x00000010
#define SX_MRT4_BLEND_OPT__COLOR_COMB_FCN__SHIFT__VI    0x00000008
#define SX_MRT4_BLEND_OPT__COLOR_DST_OPT__SHIFT__VI     0x00000004
#define SX_MRT4_BLEND_OPT__COLOR_SRC_OPT__SHIFT__VI     0x00000000
#define SX_MRT5_BLEND_OPT__ALPHA_COMB_FCN__SHIFT__VI    0x00000018
#define SX_MRT5_BLEND_OPT__ALPHA_DST_OPT__SHIFT__VI     0x00000014
#define SX_MRT5_BLEND_OPT__ALPHA_SRC_OPT__SHIFT__VI     0x00000010
#define SX_MRT5_BLEND_OPT__COLOR_COMB_FCN__SHIFT__VI    0x00000008
#define SX_MRT5_BLEND_OPT__COLOR_DST_OPT__SHIFT__VI     0x00000004
#define SX_MRT5_BLEND_OPT__COLOR_SRC_OPT__SHIFT__VI     0x00000000
#define SX_MRT6_BLEND_OPT__ALPHA_COMB_FCN__SHIFT__VI    0x00000018
#define SX_MRT6_BLEND_OPT__ALPHA_DST_OPT__SHIFT__VI     0x00000014
#define SX_MRT6_BLEND_OPT__ALPHA_SRC_OPT__SHIFT__VI     0x00000010
#define SX_MRT6_BLEND_OPT__COLOR_COMB_FCN__SHIFT__VI    0x00000008
#define SX_MRT6_BLEND_OPT__COLOR_DST_OPT__SHIFT__VI     0x00000004
#define SX_MRT6_BLEND_OPT__COLOR_SRC_OPT__SHIFT__VI     0x00000000
#define SX_MRT7_BLEND_OPT__ALPHA_COMB_FCN__SHIFT__VI    0x00000018
#define SX_MRT7_BLEND_OPT__ALPHA_DST_OPT__SHIFT__VI     0x00000014
#define SX_MRT7_BLEND_OPT__ALPHA_SRC_OPT__SHIFT__VI     0x00000010
#define SX_MRT7_BLEND_OPT__COLOR_COMB_FCN__SHIFT__VI    0x00000008
#define SX_MRT7_BLEND_OPT__COLOR_DST_OPT__SHIFT__VI     0x00000004
#define SX_MRT7_BLEND_OPT__COLOR_SRC_OPT__SHIFT__VI     0x00000000
#define SX_PS_DOWNCONVERT__MRT0__SHIFT__VI              0x00000000
#define SX_PS_DOWNCONVERT__MRT1__SHIFT__VI              0x00000004
#define SX_PS_DOWNCONVERT__MRT2__SHIFT__VI              0x00000008
#define SX_PS_DOWNCONVERT__MRT3__SHIFT__VI              0x0000000c
#define SX_PS_DOWNCONVERT__MRT4__SHIFT__VI              0x00000010
#define SX_PS_DOWNCONVERT__MRT5__SHIFT__VI              0x00000014
#define SX_PS_DOWNCONVERT__MRT6__SHIFT__VI              0x00000018
#define SX_PS_DOWNCONVERT__MRT7__SHIFT__VI              0x0000001c
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_CLOCK_ENABLE__SHIFT__VI 0x00000000
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_FE_FORCE_EN__SHIFT__VI 0x00000004
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_FE_FORCE_SRC__SHIFT__VI 0x00000008
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_CLOCK_ENABLE__SHIFT__VI 0x00000000
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_FE_FORCE_EN__SHIFT__VI 0x00000004
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_FE_FORCE_SRC__SHIFT__VI 0x00000008
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_CLOCK_ENABLE__SHIFT__VI 0x00000000
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_FE_FORCE_EN__SHIFT__VI 0x00000004
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_FE_FORCE_SRC__SHIFT__VI 0x00000008
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_CLOCK_ENABLE__SHIFT__VI 0x00000000
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_FE_FORCE_EN__SHIFT__VI 0x00000004
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_FE_FORCE_SRC__SHIFT__VI 0x00000008
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_CLOCK_ENABLE__SHIFT__VI 0x00000000
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_FE_FORCE_EN__SHIFT__VI 0x00000004
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_FE_FORCE_SRC__SHIFT__VI 0x00000008
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_CLOCK_ENABLE__SHIFT__VI 0x00000000
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_FE_FORCE_EN__SHIFT__VI 0x00000004
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_FE_FORCE_SRC__SHIFT__VI 0x00000008
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_CLOCK_ENABLE__SHIFT__VI 0x00000000
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_FE_FORCE_EN__SHIFT__VI 0x00000004
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_FE_FORCE_SRC__SHIFT__VI 0x00000008
#define SYS_GRBM_GFX_INDEX_DATA__INSTANCE_BROADCAST_WRITES__SHIFT__VI 0x0000001e
#define SYS_GRBM_GFX_INDEX_DATA__INSTANCE_INDEX__SHIFT__VI 0x00000000
#define SYS_GRBM_GFX_INDEX_DATA__SE_BROADCAST_WRITES__SHIFT__VI 0x0000001f
#define SYS_GRBM_GFX_INDEX_DATA__SE_INDEX__SHIFT__VI    0x00000010
#define SYS_GRBM_GFX_INDEX_DATA__SH_BROADCAST_WRITES__SHIFT__VI 0x0000001d
#define SYS_GRBM_GFX_INDEX_DATA__SH_INDEX__SHIFT__VI    0x00000008
#define SYS_GRBM_GFX_INDEX_SELECT__SYS_GRBM_GFX_INDEX_SEL__SHIFT__VI 0x00000000
#define TA_CNTL_AUX__ANISO_MIP_ADJ_MODE__SHIFT__VI      0x00000013
#define TA_CNTL_AUX__ANISO_RATIO_LUT__SHIFT__VI         0x00000011
#define TA_CNTL_AUX__ANISO_TAP__SHIFT__VI               0x00000012
#define TA_CNTL_AUX__D16_PACK_DISABLE__SHIFT__VI        0x00000004
#define TA_CNTL_AUX__RESERVED__SHIFT__VI                0x00000001
#define TA_CNTL_AUX__SCOAL_DSWIZZLE_N__SHIFT__VI        0x00000000
#define TA_CNTL__FX_XNACK_CREDIT__SHIFT__VI             0x00000000
#define TA_CNTL__SQ_XNACK_CREDIT__SHIFT__VI             0x00000009
#define TCC_CTRL__MDC_SECTOR_SIZE__SHIFT__VI            0x0000001a
#define TCC_CTRL__MDC_SIDEBAND_FIFO_SIZE__SHIFT__VI     0x0000001c
#define TCC_CTRL__MDC_SIZE__SHIFT__VI                   0x00000018
#define TCC_CTRL__METADATA_LATENCY_FIFO_SIZE__SHIFT__VI 0x00000008
#define TCC_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL__SHIFT__VI 0x00000000
#define TCC_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE__SHIFT__VI 0x00000002
#define TCC_EDC_CNT__DED_COUNT__SHIFT__VI               0x00000010
#define TCC_EDC_CNT__SEC_COUNT__SHIFT__VI               0x00000000
#define TCC_EXE_DISABLE__EXE_DISABLE__SHIFT__VI         0x00000001
#define TCP_ATC_EDC_GATCL1_CNT__DATA_SEC__SHIFT__VI     0x00000000
#define TCP_CNTL2__LS_DISABLE_CLOCKS__SHIFT__VI         0x00000000
#define TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL__SHIFT__VI 0x00000000
#define TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE__SHIFT__VI 0x00000002
#define TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_DATA_SEL__SHIFT__VI 0x00000003
#define TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_SINGLE_WRITE__SHIFT__VI 0x00000005
#define TCP_EDC_CNT__DED_COUNT__SHIFT__VI               0x00000010
#define TCP_EDC_CNT__LFIFO_SED_COUNT__SHIFT__VI         0x00000008
#define TCP_EDC_CNT__SEC_COUNT__SHIFT__VI               0x00000000
#define TCP_EDC_CNT__UNUSED__SHIFT__VI                  0x00000018
#define TCP_GATCL1_CNTL__FORCE_IN_ORDER__SHIFT__VI      0x0000001b
#define TCP_GATCL1_CNTL__FORCE_MISS__SHIFT__VI          0x0000001a
#define TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID__SHIFT__VI 0x00000019
#define TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2__SHIFT__VI 0x0000001e
#define TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2__SHIFT__VI 0x0000001c
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0__SHIFT__VI 0x00000000
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1__SHIFT__VI 0x00000001
#define TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A__SHIFT__VI 0x00000002
#define TCP_STATUS__ADRS_BUSY__SHIFT__VI                0x00000002
#define TCP_STATUS__CNTRL_BUSY__SHIFT__VI               0x00000004
#define TCP_STATUS__FORMAT_BUSY__SHIFT__VI              0x00000007
#define TCP_STATUS__INPUT_BUSY__SHIFT__VI               0x00000001
#define TCP_STATUS__LFIFO_BUSY__SHIFT__VI               0x00000005
#define TCP_STATUS__READ_BUSY__SHIFT__VI                0x00000006
#define TCP_STATUS__TAGRAMS_BUSY__SHIFT__VI             0x00000003
#define TCP_WATCH0_CNTL__ATC__SHIFT__VI                 0x0000001c
#define TCP_WATCH1_CNTL__ATC__SHIFT__VI                 0x0000001c
#define TCP_WATCH2_CNTL__ATC__SHIFT__VI                 0x0000001c
#define TCP_WATCH3_CNTL__ATC__SHIFT__VI                 0x0000001c
#define TDC_MV_AVERAGE__IDDC__SHIFT__VI                 0x00000010
#define TDC_MV_AVERAGE__IDD__SHIFT__VI                  0x00000000
#define TDC_STATUS__VDDC_Boost__SHIFT__VI               0x00000010
#define TDC_STATUS__VDDC_Throttle__SHIFT__VI            0x00000018
#define TDC_STATUS__VDD_Boost__SHIFT__VI                0x00000000
#define TDC_STATUS__VDD_Throttle__SHIFT__VI             0x00000008
#define TDC_VRM_LIMIT__IDDC__SHIFT__VI                  0x00000010
#define TDC_VRM_LIMIT__IDD__SHIFT__VI                   0x00000000
#define TD_CNTL__DISABLE_2BIT_SIGNED_FORMAT__SHIFT__VI  0x00000017
#define TD_CNTL__DISABLE_D16_PACKING__SHIFT__VI         0x00000016
#define TD_CNTL__ENABLE_ROUND_TO_ZERO__SHIFT__VI        0x00000015
#define TD_DSM_CNTL__EN_SINGLE_WR_SEDB__SHIFT__VI       0x00000002
#define TD_DSM_CNTL__FORCE_SEDB_0__SHIFT__VI            0x00000000
#define TD_DSM_CNTL__FORCE_SEDB_1__SHIFT__VI            0x00000001
#define THM_CLK_CNTL__CTF_CLK_SHUTOFF_EN__SHIFT__VI     0x00000010
#define THM_TMON0_STATUS__CURRENT_RDI__SHIFT__VI        0x00000000
#define THM_TMON0_STATUS__MEAS_DONE__SHIFT__VI          0x00000005
#define THM_TMON1_STATUS__CURRENT_RDI__SHIFT__VI        0x00000000
#define THM_TMON1_STATUS__MEAS_DONE__SHIFT__VI          0x00000005
#define THM_TMON2_CSR_RD__READ_DATA__SHIFT__VI          0x00000000
#define THM_TMON2_CSR_WR__CSR_ADDR__SHIFT__VI           0x00000002
#define THM_TMON2_CSR_WR__CSR_READ__SHIFT__VI           0x00000001
#define THM_TMON2_CSR_WR__CSR_WRITE__SHIFT__VI          0x00000000
#define THM_TMON2_CSR_WR__SPARE__SHIFT__VI              0x00000018
#define THM_TMON2_CSR_WR__WRITE_DATA__SHIFT__VI         0x0000000c
#define THM_TMON2_CTRL2__RDIL_PRESENT__SHIFT__VI        0x00000000
#define THM_TMON2_CTRL2__RDIR_PRESENT__SHIFT__VI        0x00000010
#define THM_TMON2_CTRL__BGADJ_MODE__SHIFT__VI           0x00000009
#define THM_TMON2_CTRL__BGADJ__SHIFT__VI                0x00000001
#define THM_TMON2_CTRL__DEBUG_MODE__SHIFT__VI           0x0000000c
#define THM_TMON2_CTRL__EN_CFG_SERDES__SHIFT__VI        0x0000000d
#define THM_TMON2_CTRL__INT_MEAS_EN__SHIFT__VI          0x0000000b
#define THM_TMON2_CTRL__POWER_DOWN__SHIFT__VI           0x00000000
#define THM_TMON2_CTRL__TMON_PAUSE__SHIFT__VI           0x0000000a
#define THM_TMON2_DEBUG__DEBUG_RDI__SHIFT__VI           0x00000000
#define THM_TMON2_DEBUG__DEBUG_Z__SHIFT__VI             0x00000005
#define THM_TMON2_INT_DATA__TEMP__SHIFT__VI             0x0000000c
#define THM_TMON2_INT_DATA__VALID__SHIFT__VI            0x0000000b
#define THM_TMON2_INT_DATA__Z__SHIFT__VI                0x00000000
#define THM_TMON2_RDIL0_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIL0_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIL0_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIL10_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIL10_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIL10_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIL11_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIL11_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIL11_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIL12_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIL12_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIL12_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIL13_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIL13_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIL13_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIL14_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIL14_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIL14_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIL15_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIL15_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIL15_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIL1_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIL1_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIL1_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIL2_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIL2_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIL2_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIL3_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIL3_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIL3_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIL4_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIL4_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIL4_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIL5_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIL5_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIL5_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIL6_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIL6_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIL6_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIL7_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIL7_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIL7_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIL8_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIL8_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIL8_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIL9_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIL9_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIL9_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIR0_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIR0_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIR0_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIR10_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIR10_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIR10_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIR11_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIR11_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIR11_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIR12_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIR12_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIR12_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIR13_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIR13_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIR13_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIR14_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIR14_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIR14_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIR15_DATA__TEMP__SHIFT__VI          0x0000000c
#define THM_TMON2_RDIR15_DATA__VALID__SHIFT__VI         0x0000000b
#define THM_TMON2_RDIR15_DATA__Z__SHIFT__VI             0x00000000
#define THM_TMON2_RDIR1_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIR1_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIR1_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIR2_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIR2_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIR2_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIR3_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIR3_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIR3_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIR4_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIR4_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIR4_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIR5_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIR5_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIR5_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIR6_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIR6_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIR6_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIR7_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIR7_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIR7_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIR8_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIR8_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIR8_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_RDIR9_DATA__TEMP__SHIFT__VI           0x0000000c
#define THM_TMON2_RDIR9_DATA__VALID__SHIFT__VI          0x0000000b
#define THM_TMON2_RDIR9_DATA__Z__SHIFT__VI              0x00000000
#define THM_TMON2_STATUS__CURRENT_RDI__SHIFT__VI        0x00000000
#define THM_TMON2_STATUS__MEAS_DONE__SHIFT__VI          0x00000005
#define UNIPHYA_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE__SHIFT__VI 0x00000000
#define UNIPHYA_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE__SHIFT__VI 0x00000008
#define UNIPHYA_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE__SHIFT__VI 0x00000010
#define UNIPHYA_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE__SHIFT__VI 0x00000018
#define UNIPHYA_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE__SHIFT__VI 0x0000001c
#define UNIPHYA_LINK_CNTL__UNIPHY_CHANNEL0_INVERT__SHIFT__VI 0x0000000c
#define UNIPHYA_LINK_CNTL__UNIPHY_CHANNEL1_INVERT__SHIFT__VI 0x0000000d
#define UNIPHYA_LINK_CNTL__UNIPHY_CHANNEL2_INVERT__SHIFT__VI 0x0000000e
#define UNIPHYA_LINK_CNTL__UNIPHY_CHANNEL3_INVERT__SHIFT__VI 0x0000000f
#define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT__VI 0x00000014
#define UNIPHYA_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK__SHIFT__VI 0x00000018
#define UNIPHYA_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION__SHIFT__VI 0x00000008
#define UNIPHYA_LINK_CNTL__UNIPHY_PFREQCHG__SHIFT__VI   0x00000000
#define UNIPHYA_LINK_CNTL__UNIPHY_PIXVLD_RESET__SHIFT__VI 0x00000004
#define UNIPHYB_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE__SHIFT__VI 0x00000000
#define UNIPHYB_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE__SHIFT__VI 0x00000008
#define UNIPHYB_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE__SHIFT__VI 0x00000010
#define UNIPHYB_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE__SHIFT__VI 0x00000018
#define UNIPHYB_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE__SHIFT__VI 0x0000001c
#define UNIPHYB_LINK_CNTL__UNIPHY_CHANNEL0_INVERT__SHIFT__VI 0x0000000c
#define UNIPHYB_LINK_CNTL__UNIPHY_CHANNEL1_INVERT__SHIFT__VI 0x0000000d
#define UNIPHYB_LINK_CNTL__UNIPHY_CHANNEL2_INVERT__SHIFT__VI 0x0000000e
#define UNIPHYB_LINK_CNTL__UNIPHY_CHANNEL3_INVERT__SHIFT__VI 0x0000000f
#define UNIPHYB_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT__VI 0x00000014
#define UNIPHYB_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK__SHIFT__VI 0x00000018
#define UNIPHYB_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION__SHIFT__VI 0x00000008
#define UNIPHYB_LINK_CNTL__UNIPHY_PFREQCHG__SHIFT__VI   0x00000000
#define UNIPHYB_LINK_CNTL__UNIPHY_PIXVLD_RESET__SHIFT__VI 0x00000004
#define UNIPHYC_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE__SHIFT__VI 0x00000000
#define UNIPHYC_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE__SHIFT__VI 0x00000008
#define UNIPHYC_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE__SHIFT__VI 0x00000010
#define UNIPHYC_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE__SHIFT__VI 0x00000018
#define UNIPHYC_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE__SHIFT__VI 0x0000001c
#define UNIPHYC_LINK_CNTL__UNIPHY_CHANNEL0_INVERT__SHIFT__VI 0x0000000c
#define UNIPHYC_LINK_CNTL__UNIPHY_CHANNEL1_INVERT__SHIFT__VI 0x0000000d
#define UNIPHYC_LINK_CNTL__UNIPHY_CHANNEL2_INVERT__SHIFT__VI 0x0000000e
#define UNIPHYC_LINK_CNTL__UNIPHY_CHANNEL3_INVERT__SHIFT__VI 0x0000000f
#define UNIPHYC_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT__VI 0x00000014
#define UNIPHYC_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK__SHIFT__VI 0x00000018
#define UNIPHYC_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION__SHIFT__VI 0x00000008
#define UNIPHYC_LINK_CNTL__UNIPHY_PFREQCHG__SHIFT__VI   0x00000000
#define UNIPHYC_LINK_CNTL__UNIPHY_PIXVLD_RESET__SHIFT__VI 0x00000004
#define UNIPHYD_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE__SHIFT__VI 0x00000000
#define UNIPHYD_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE__SHIFT__VI 0x00000008
#define UNIPHYD_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE__SHIFT__VI 0x00000010
#define UNIPHYD_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE__SHIFT__VI 0x00000018
#define UNIPHYD_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE__SHIFT__VI 0x0000001c
#define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL0_INVERT__SHIFT__VI 0x0000000c
#define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL1_INVERT__SHIFT__VI 0x0000000d
#define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL2_INVERT__SHIFT__VI 0x0000000e
#define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT__SHIFT__VI 0x0000000f
#define UNIPHYD_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT__VI 0x00000014
#define UNIPHYD_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK__SHIFT__VI 0x00000018
#define UNIPHYD_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION__SHIFT__VI 0x00000008
#define UNIPHYD_LINK_CNTL__UNIPHY_PFREQCHG__SHIFT__VI   0x00000000
#define UNIPHYD_LINK_CNTL__UNIPHY_PIXVLD_RESET__SHIFT__VI 0x00000004
#define UNIPHYE_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE__SHIFT__VI 0x00000000
#define UNIPHYE_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE__SHIFT__VI 0x00000008
#define UNIPHYE_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE__SHIFT__VI 0x00000010
#define UNIPHYE_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE__SHIFT__VI 0x00000018
#define UNIPHYE_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE__SHIFT__VI 0x0000001c
#define UNIPHYE_LINK_CNTL__UNIPHY_CHANNEL0_INVERT__SHIFT__VI 0x0000000c
#define UNIPHYE_LINK_CNTL__UNIPHY_CHANNEL1_INVERT__SHIFT__VI 0x0000000d
#define UNIPHYE_LINK_CNTL__UNIPHY_CHANNEL2_INVERT__SHIFT__VI 0x0000000e
#define UNIPHYE_LINK_CNTL__UNIPHY_CHANNEL3_INVERT__SHIFT__VI 0x0000000f
#define UNIPHYE_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT__VI 0x00000014
#define UNIPHYE_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK__SHIFT__VI 0x00000018
#define UNIPHYE_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION__SHIFT__VI 0x00000008
#define UNIPHYE_LINK_CNTL__UNIPHY_PFREQCHG__SHIFT__VI   0x00000000
#define UNIPHYE_LINK_CNTL__UNIPHY_PIXVLD_RESET__SHIFT__VI 0x00000004
#define UNIPHYF_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE__SHIFT__VI 0x00000000
#define UNIPHYF_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE__SHIFT__VI 0x00000008
#define UNIPHYF_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE__SHIFT__VI 0x00000010
#define UNIPHYF_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE__SHIFT__VI 0x00000018
#define UNIPHYF_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE__SHIFT__VI 0x0000001c
#define UNIPHYF_LINK_CNTL__UNIPHY_CHANNEL0_INVERT__SHIFT__VI 0x0000000c
#define UNIPHYF_LINK_CNTL__UNIPHY_CHANNEL1_INVERT__SHIFT__VI 0x0000000d
#define UNIPHYF_LINK_CNTL__UNIPHY_CHANNEL2_INVERT__SHIFT__VI 0x0000000e
#define UNIPHYF_LINK_CNTL__UNIPHY_CHANNEL3_INVERT__SHIFT__VI 0x0000000f
#define UNIPHYF_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT__VI 0x00000014
#define UNIPHYF_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK__SHIFT__VI 0x00000018
#define UNIPHYF_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION__SHIFT__VI 0x00000008
#define UNIPHYF_LINK_CNTL__UNIPHY_PFREQCHG__SHIFT__VI   0x00000000
#define UNIPHYF_LINK_CNTL__UNIPHY_PIXVLD_RESET__SHIFT__VI 0x00000004
#define UNIPHYG_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE__SHIFT__VI 0x00000000
#define UNIPHYG_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE__SHIFT__VI 0x00000008
#define UNIPHYG_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE__SHIFT__VI 0x00000010
#define UNIPHYG_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE__SHIFT__VI 0x00000018
#define UNIPHYG_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE__SHIFT__VI 0x0000001c
#define UNIPHYG_LINK_CNTL__UNIPHY_CHANNEL0_INVERT__SHIFT__VI 0x0000000c
#define UNIPHYG_LINK_CNTL__UNIPHY_CHANNEL1_INVERT__SHIFT__VI 0x0000000d
#define UNIPHYG_LINK_CNTL__UNIPHY_CHANNEL2_INVERT__SHIFT__VI 0x0000000e
#define UNIPHYG_LINK_CNTL__UNIPHY_CHANNEL3_INVERT__SHIFT__VI 0x0000000f
#define UNIPHYG_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT__VI 0x00000014
#define UNIPHYG_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK__SHIFT__VI 0x00000018
#define UNIPHYG_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION__SHIFT__VI 0x00000008
#define UNIPHYG_LINK_CNTL__UNIPHY_PFREQCHG__SHIFT__VI   0x00000000
#define UNIPHYG_LINK_CNTL__UNIPHY_PIXVLD_RESET__SHIFT__VI 0x00000004
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_ANG_BIST_ERROR__SHIFT__VI 0x00000010
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_ANG_BIST_RESET__SHIFT__VI 0x00000001
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_BIST_EN__SHIFT__VI 0x00000019
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_CLK_CH_EN4_DFT__SHIFT__VI 0x0000001a
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_PRESETB__SHIFT__VI 0x00000018
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_RX_BIAS__SHIFT__VI 0x00000008
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_TEST_RX_EN__SHIFT__VI 0x00000000
#define UNIPHY_DEBUG__DBG_SEL__SHIFT__VI                0x00000019
#define UNIPHY_DEBUG__DEBUG0__SHIFT__VI                 0x0000000c
#define UNIPHY_DEBUG__DEBUG1__SHIFT__VI                 0x00000016
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_SEL_LINKA__SHIFT__VI 0x0000001e
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_SEL_LINKB__SHIFT__VI 0x0000001e
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_SEL_LINKC__SHIFT__VI 0x0000001e
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_SEL_LINKD__SHIFT__VI 0x0000001e
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_SEL_LINKE__SHIFT__VI 0x0000001e
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_SEL_LINKF__SHIFT__VI 0x0000001e
#define UNIPHY_IMPCAL_PSW_AB__UNIPHY_IMPCAL_PSW_LINKA__SHIFT__VI 0x00000000
#define UNIPHY_IMPCAL_PSW_AB__UNIPHY_IMPCAL_PSW_LINKB__SHIFT__VI 0x00000010
#define UNIPHY_IMPCAL_PSW_CD__UNIPHY_IMPCAL_PSW_LINKC__SHIFT__VI 0x00000000
#define UNIPHY_IMPCAL_PSW_CD__UNIPHY_IMPCAL_PSW_LINKD__SHIFT__VI 0x00000010
#define UNIPHY_IMPCAL_PSW_EF__UNIPHY_IMPCAL_PSW_LINKE__SHIFT__VI 0x00000000
#define UNIPHY_IMPCAL_PSW_EF__UNIPHY_IMPCAL_PSW_LINKF__SHIFT__VI 0x00000010
#define UNIPHY_MACRO_CNTL_RESERVED0__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED10__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED11__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED12__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED13__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED14__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED15__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED16__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED17__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED18__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED19__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED1__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED20__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED21__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED22__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED23__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED24__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED25__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED26__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED27__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED28__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED29__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED2__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED30__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED31__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED3__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED4__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED5__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED6__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED7__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED8__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_MACRO_CNTL_RESERVED9__UNIPHY_MACRO_CNTL_RESERVED__SHIFT__VI 0x00000000
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_BW_CNTL__SHIFT__VI 0x00000010
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_CLKPH_EN__SHIFT__VI 0x00000004
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_CLK_EN__SHIFT__VI 0x00000003
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_ENABLE__SHIFT__VI 0x00000000
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_EXT_RESET_EN__SHIFT__VI 0x00000002
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_LF_CNTL__SHIFT__VI 0x00000008
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_RESET__SHIFT__VI 0x00000001
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_BYPCLK_EN__SHIFT__VI 0x00000019
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_BYPCLK_SRC__SHIFT__VI 0x00000018
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_VCTL_ADC_EN__SHIFT__VI 0x0000001a
#define UNIPHY_PLL_CONTROL1__UNIPHY_VCO_MODE__SHIFT__VI 0x0000001c
#define UNIPHY_PLL_CONTROL2__UNIPHY_CLKINV__SHIFT__VI   0x0000000d
#define UNIPHY_PLL_CONTROL2__UNIPHY_DPLLSEL__SHIFT__VI  0x00000002
#define UNIPHY_PLL_CONTROL2__UNIPHY_IDCLK_EN__SHIFT__VI 0x0000000c
#define UNIPHY_PLL_CONTROL2__UNIPHY_IDCLK_SEL__SHIFT__VI 0x00000004
#define UNIPHY_PLL_CONTROL2__UNIPHY_IPCIE_REFCLK_SEL__SHIFT__VI 0x00000005
#define UNIPHY_PLL_CONTROL2__UNIPHY_IXTALIN_SEL__SHIFT__VI 0x00000006
#define UNIPHY_PLL_CONTROL2__UNIPHY_PCIEREF_CLK_EN__SHIFT__VI 0x0000000b
#define UNIPHY_PLL_CONTROL2__UNIPHY_PDIVFRAC_SEL__SHIFT__VI 0x00000014
#define UNIPHY_PLL_CONTROL2__UNIPHY_PDIV_SEL__SHIFT__VI 0x0000001d
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_DISPCLK_MODE__SHIFT__VI 0x00000000
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_REFCLK_SRC__SHIFT__VI 0x00000008
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_REFDIV__SHIFT__VI 0x00000018
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_TEST_FBDIV_FRAC_BYPASS__SHIFT__VI 0x00000013
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_VTOI_BIAS_CNTL__SHIFT__VI 0x00000010
#define UNIPHY_PLL_FBDIV__UNIPHY_PLL_FBDIV_FRACTION__SHIFT__VI 0x00000002
#define UNIPHY_PLL_FBDIV__UNIPHY_PLL_FBDIV__SHIFT__VI   0x00000010
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_DSMOD_EN__SHIFT__VI 0x0000000c
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_SS_EN__SHIFT__VI 0x0000000d
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_SS_STEP_NUM__SHIFT__VI 0x00000000
#define UNIPHY_PLL_SS_STEP_SIZE__UNIPHY_PLL_SS_STEP_SIZE__SHIFT__VI 0x00000000
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ0P45__SHIFT__VI 0x00000010
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ1P00__SHIFT__VI 0x00000008
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ1P25__SHIFT__VI 0x0000000c
#define UNIPHY_POWER_CONTROL__UNIPHY_BGPDN__SHIFT__VI   0x00000000
#define UNIPHY_POWER_CONTROL__UNIPHY_BIASREF_SEL__SHIFT__VI 0x00000002
#define UNIPHY_POWER_CONTROL__UNIPHY_RST_LOGIC__SHIFT__VI 0x00000001
#define UNIPHY_REG_TEST_OUTPUT2__UNIPHY_TX__SHIFT__VI   0x00000000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_ERROR__SHIFT__VI 0x00000014
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_RESET__SHIFT__VI 0x0000000f
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_SEL__SHIFT__VI 0x00000010
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_INTRESET__SHIFT__VI 0x0000001d
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_FREQ_LOCK__SHIFT__VI 0x0000001c
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_LOCK__SHIFT__VI 0x0000001f
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_SSAMP_EN__SHIFT__VI 0x00000009
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_UNLOCK_CLR__SHIFT__VI 0x0000000a
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_UNLOCK_STICKY__SHIFT__VI 0x0000001e
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_VCTL_ADC__SHIFT__VI 0x00000019
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_VCTL__SHIFT__VI 0x00000005
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TEST_VCTL_EN__SHIFT__VI 0x00000011
#define UNIPHY_TPG_CONTROL__UNIPHY_STATIC_TEST_PATTERN__SHIFT__VI 0x00000000
#define UNIPHY_TPG_CONTROL__UNIPHY_TPG_EN__SHIFT__VI    0x00000010
#define UNIPHY_TPG_CONTROL__UNIPHY_TPG_SEL__SHIFT__VI   0x00000011
#define UNIPHY_TPG_SEED__UNIPHY_TPG_SEED__SHIFT__VI     0x00000000
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR0__SHIFT__VI 0x00000000
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR1__SHIFT__VI 0x00000004
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR2__SHIFT__VI 0x00000008
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR3__SHIFT__VI 0x0000000c
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR4__SHIFT__VI 0x00000010
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS0__SHIFT__VI    0x00000014
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS1__SHIFT__VI    0x00000016
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS2__SHIFT__VI    0x00000018
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS3__SHIFT__VI    0x0000001a
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS4__SHIFT__VI    0x0000001c
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH0_PC__SHIFT__VI 0x00000000
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH1_PC__SHIFT__VI 0x00000004
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH2_PC__SHIFT__VI 0x00000008
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH3_PC__SHIFT__VI 0x0000000c
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH4_PC__SHIFT__VI 0x00000010
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH_SEL__SHIFT__VI 0x00000014
#define UNIPHY_TX_CONTROL2__UNIPHY_RT0_CPSEL__SHIFT__VI 0x00000015
#define UNIPHY_TX_CONTROL2__UNIPHY_RT1_CPSEL__SHIFT__VI 0x00000017
#define UNIPHY_TX_CONTROL2__UNIPHY_RT2_CPSEL__SHIFT__VI 0x00000019
#define UNIPHY_TX_CONTROL2__UNIPHY_RT3_CPSEL__SHIFT__VI 0x0000001b
#define UNIPHY_TX_CONTROL2__UNIPHY_RT4_CPSEL__SHIFT__VI 0x0000001d
#define UNIPHY_TX_CONTROL3__UNIPHY_LVDS_PULLDWN__SHIFT__VI 0x0000001f
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL0__SHIFT__VI    0x00000014
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL1__SHIFT__VI    0x00000015
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL2__SHIFT__VI    0x00000016
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL3__SHIFT__VI    0x00000017
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_CS_CLK__SHIFT__VI 0x00000004
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_CS_DAT__SHIFT__VI 0x00000008
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_PW_CLK__SHIFT__VI 0x00000000
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_PW_DAT__SHIFT__VI 0x00000002
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_STR_CLK__SHIFT__VI 0x0000000c
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_STR_DAT__SHIFT__VI 0x00000010
#define UNIPHY_TX_CONTROL3__UNIPHY_TX_VS_ADJ__SHIFT__VI 0x00000018
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_NVS_CLK__SHIFT__VI 0x00000000
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_NVS_DAT__SHIFT__VI 0x00000005
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_OP_CLK__SHIFT__VI 0x00000018
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_OP_DAT__SHIFT__VI 0x0000001c
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_PVS_CLK__SHIFT__VI 0x0000000c
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_PVS_DAT__SHIFT__VI 0x00000011
#define UNP_CRC_CONTROL__UNP_CRC_ENABLE__SHIFT__VI      0x00000000
#define UNP_CRC_CONTROL__UNP_CRC_LINE_SEL__SHIFT__VI    0x00000008
#define UNP_CRC_CONTROL__UNP_CRC_SOURCE_SEL__SHIFT__VI  0x00000002
#define UNP_CRC_CURRENT__UNP_CRC_CURRENT__SHIFT__VI     0x00000000
#define UNP_CRC_LAST__UNP_CRC_LAST__SHIFT__VI           0x00000000
#define UNP_CRC_MASK__UNP_CRC_MASK__SHIFT__VI           0x00000000
#define UNP_DEBUG2__UNP_DEBUG2__SHIFT__VI               0x00000000
#define UNP_DEBUG__UNP_DEBUG__SHIFT__VI                 0x00000000
#define UNP_GRPH_CONTROL_EXP__VIDEO_FORMAT__SHIFT__VI   0x00000000
#define UNP_GRPH_CONTROL__GRPH_ADDRESS_TRANSLATION_ENABLE__SHIFT__VI 0x00000010
#define UNP_GRPH_CONTROL__GRPH_ARRAY_MODE__SHIFT__VI    0x00000014
#define UNP_GRPH_CONTROL__GRPH_BANK_HEIGHT__SHIFT__VI   0x0000000b
#define UNP_GRPH_CONTROL__GRPH_BANK_WIDTH__SHIFT__VI    0x00000006
#define UNP_GRPH_CONTROL__GRPH_COLOR_EXPANSION_MODE__SHIFT__VI 0x0000001f
#define UNP_GRPH_CONTROL__GRPH_DEPTH__SHIFT__VI         0x00000000
#define UNP_GRPH_CONTROL__GRPH_FORMAT__SHIFT__VI        0x00000008
#define UNP_GRPH_CONTROL__GRPH_MACRO_TILE_ASPECT__SHIFT__VI 0x00000012
#define UNP_GRPH_CONTROL__GRPH_MICRO_TILE_MODE__SHIFT__VI 0x0000001d
#define UNP_GRPH_CONTROL__GRPH_NUM_BANKS__SHIFT__VI     0x00000002
#define UNP_GRPH_CONTROL__GRPH_PIPE_CONFIG__SHIFT__VI   0x00000018
#define UNP_GRPH_CONTROL__GRPH_PRIVILEGED_ACCESS_ENABLE__SHIFT__VI 0x00000011
#define UNP_GRPH_CONTROL__GRPH_TILE_SPLIT__SHIFT__VI    0x0000000d
#define UNP_GRPH_CONTROL__GRPH_Z__SHIFT__VI             0x00000004
#define UNP_GRPH_DFQ_CONTROL__GRPH_DFQ_MIN_FREE_ENTRIES__SHIFT__VI 0x00000008
#define UNP_GRPH_DFQ_CONTROL__GRPH_DFQ_RESET__SHIFT__VI 0x00000000
#define UNP_GRPH_DFQ_CONTROL__GRPH_DFQ_SIZE__SHIFT__VI  0x00000004
#define UNP_GRPH_DFQ_STATUS__GRPH_DFQ_RESET_ACK__SHIFT__VI 0x00000009
#define UNP_GRPH_DFQ_STATUS__GRPH_DFQ_RESET_FLAG__SHIFT__VI 0x00000008
#define UNP_GRPH_DFQ_STATUS__GRPH_PRIMARY_DFQ_NUM_ENTRIES__SHIFT__VI 0x00000000
#define UNP_GRPH_DFQ_STATUS__GRPH_SECONDARY_DFQ_NUM_ENTRIES__SHIFT__VI 0x00000004
#define UNP_GRPH_ENABLE__GRPH_ENABLE__SHIFT__VI         0x00000000
#define UNP_GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE_ENABLE__SHIFT__VI 0x00000003
#define UNP_GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE__SHIFT__VI 0x00000000
#define UNP_GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK__SHIFT__VI 0x00000000
#define UNP_GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_TYPE__SHIFT__VI 0x00000008
#define UNP_GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR__SHIFT__VI 0x00000008
#define UNP_GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED__SHIFT__VI 0x00000000
#define UNP_GRPH_PITCH_C__GRPH_PITCH_C__SHIFT__VI       0x00000000
#define UNP_GRPH_PITCH_L__GRPH_PITCH_L__SHIFT__VI       0x00000000
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C__GRPH_PRIMARY_BOTTOM_DFQ_ENABLE_C__SHIFT__VI 0x00000000
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C__GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C__SHIFT__VI 0x00000008
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C__GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C__SHIFT__VI 0x00000000
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L__GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L__SHIFT__VI 0x00000000
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L__GRPH_PRIMARY_BOTTOM_DFQ_ENABLE_L__SHIFT__VI 0x00000000
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L__GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L__SHIFT__VI 0x00000008
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C__GRPH_PRIMARY_DFQ_ENABLE_C__SHIFT__VI 0x00000000
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C__GRPH_PRIMARY_SURFACE_ADDRESS_C__SHIFT__VI 0x00000008
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C__GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C__SHIFT__VI 0x00000000
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L__GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L__SHIFT__VI 0x00000000
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L__GRPH_PRIMARY_DFQ_ENABLE_L__SHIFT__VI 0x00000000
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L__GRPH_PRIMARY_SURFACE_ADDRESS_L__SHIFT__VI 0x00000008
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C__GRPH_SECONDARY_BOTTOM_DFQ_ENABLE_C__SHIFT__VI 0x00000000
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C__GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C__SHIFT__VI 0x00000008
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C__GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C__SHIFT__VI 0x00000000
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L__GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L__SHIFT__VI 0x00000000
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L__GRPH_SECONDARY_BOTTOM_DFQ_ENABLE_L__SHIFT__VI 0x00000000
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L__GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L__SHIFT__VI 0x00000008
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C__GRPH_SECONDARY_DFQ_ENABLE_C__SHIFT__VI 0x00000000
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C__GRPH_SECONDARY_SURFACE_ADDRESS_C__SHIFT__VI 0x00000008
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C__GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C__SHIFT__VI 0x00000000
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L__GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L__SHIFT__VI 0x00000000
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L__GRPH_SECONDARY_DFQ_ENABLE_L__SHIFT__VI 0x00000000
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L__GRPH_SECONDARY_SURFACE_ADDRESS_L__SHIFT__VI 0x00000008
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_PRIMARY_BOTTOM_SURFACE_PENDING__SHIFT__VI 0x00000012
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_PRIMARY_SURFACE_PENDING__SHIFT__VI 0x00000010
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_SECONDARY_BOTTOM_SURFACE_PENDING__SHIFT__VI 0x00000013
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_SECONDARY_SURFACE_PENDING__SHIFT__VI 0x00000011
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_STACK_INTERLACE_FLIP_EN__SHIFT__VI 0x00000008
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_STACK_INTERLACE_FLIP_MODE__SHIFT__VI 0x0000000c
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_EN__SHIFT__VI 0x00000000
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_MODE__SHIFT__VI 0x00000004
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_SELECT_DISABLE__SHIFT__VI 0x0000001c
#define UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C__GRPH_SURFACE_ADDRESS_HIGH_INUSE_C__SHIFT__VI 0x00000000
#define UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L__GRPH_SURFACE_ADDRESS_HIGH_INUSE_L__SHIFT__VI 0x00000000
#define UNP_GRPH_SURFACE_ADDRESS_INUSE_C__GRPH_SURFACE_ADDRESS_INUSE_C__SHIFT__VI 0x00000008
#define UNP_GRPH_SURFACE_ADDRESS_INUSE_L__GRPH_SURFACE_ADDRESS_INUSE_L__SHIFT__VI 0x00000008
#define UNP_GRPH_SURFACE_OFFSET_X_C__GRPH_SURFACE_OFFSET_X_C__SHIFT__VI 0x00000000
#define UNP_GRPH_SURFACE_OFFSET_X_L__GRPH_SURFACE_OFFSET_X_L__SHIFT__VI 0x00000000
#define UNP_GRPH_SURFACE_OFFSET_Y_C__GRPH_SURFACE_OFFSET_Y_C__SHIFT__VI 0x00000000
#define UNP_GRPH_SURFACE_OFFSET_Y_L__GRPH_SURFACE_OFFSET_Y_L__SHIFT__VI 0x00000000
#define UNP_GRPH_SWAP_CNTL__GRPH_BLUE_CROSSBAR__SHIFT__VI 0x00000008
#define UNP_GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT__VI 0x00000000
#define UNP_GRPH_SWAP_CNTL__GRPH_GREEN_CROSSBAR__SHIFT__VI 0x00000006
#define UNP_GRPH_SWAP_CNTL__GRPH_RED_CROSSBAR__SHIFT__VI 0x00000004
#define UNP_GRPH_UPDATE__GRPH_MODE_DISABLE_MULTIPLE_UPDATE__SHIFT__VI 0x00000018
#define UNP_GRPH_UPDATE__GRPH_MODE_UPDATE_PENDING__SHIFT__VI 0x00000000
#define UNP_GRPH_UPDATE__GRPH_MODE_UPDATE_TAKEN__SHIFT__VI 0x00000001
#define UNP_GRPH_UPDATE__GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE__SHIFT__VI 0x0000001c
#define UNP_GRPH_UPDATE__GRPH_SURFACE_IGNORE_UPDATE_LOCK__SHIFT__VI 0x00000014
#define UNP_GRPH_UPDATE__GRPH_SURFACE_UPDATE_PENDING__SHIFT__VI 0x00000002
#define UNP_GRPH_UPDATE__GRPH_SURFACE_UPDATE_TAKEN__SHIFT__VI 0x00000003
#define UNP_GRPH_UPDATE__GRPH_UPDATE_LOCK__SHIFT__VI    0x00000010
#define UNP_GRPH_X_END_C__GRPH_X_END_C__SHIFT__VI       0x00000000
#define UNP_GRPH_X_END_L__GRPH_X_END_L__SHIFT__VI       0x00000000
#define UNP_GRPH_X_START_C__GRPH_X_START_C__SHIFT__VI   0x00000000
#define UNP_GRPH_X_START_L__GRPH_X_START_L__SHIFT__VI   0x00000000
#define UNP_GRPH_Y_END_C__GRPH_Y_END_C__SHIFT__VI       0x00000000
#define UNP_GRPH_Y_END_L__GRPH_Y_END_L__SHIFT__VI       0x00000000
#define UNP_GRPH_Y_START_C__GRPH_Y_START_C__SHIFT__VI   0x00000000
#define UNP_GRPH_Y_START_L__GRPH_Y_START_L__SHIFT__VI   0x00000000
#define UNP_HW_ROTATION__BUFFER_MODE__SHIFT__VI         0x00000008
#define UNP_HW_ROTATION__PIXEL_DROP__SHIFT__VI          0x00000004
#define UNP_HW_ROTATION__ROTATION_ANGLE__SHIFT__VI      0x00000000
#define UNP_LB_DATA_GAP_BETWEEN_CHUNK__UNP_LB_GAP_BETWEEN_CHUNK__SHIFT__VI 0x00000004
#define UNP_TEST_DEBUG_DATA__UNP_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define UNP_TEST_DEBUG_INDEX__UNP_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define UNP_TEST_DEBUG_INDEX__UNP_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN__SHIFT__VI      0x00000000
#define UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN__SHIFT__VI      0x00000001
#define UVD_CGC_CTRL2__GATER_DIV_ID__SHIFT__VI          0x00000002
#define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT__VI     0x00000002
#define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT__VI          0x00000006
#define UVD_CGC_CTRL__JPEG2_MODE__SHIFT__VI             0x00000001
#define UVD_CGC_CTRL__JPEG_MODE__SHIFT__VI              0x0000001f
#define UVD_CGC_CTRL__LRBBM_MODE__SHIFT__VI             0x0000001b
#define UVD_CGC_CTRL__SCPU_MODE__SHIFT__VI              0x0000001e
#define UVD_CGC_CTRL__UDEC_CM_MODE__SHIFT__VI           0x0000000c
#define UVD_CGC_CTRL__UDEC_DB_MODE__SHIFT__VI           0x0000000e
#define UVD_CGC_CTRL__UDEC_IT_MODE__SHIFT__VI           0x0000000d
#define UVD_CGC_CTRL__UDEC_MP_MODE__SHIFT__VI           0x0000000f
#define UVD_CGC_CTRL__UDEC_RE_MODE__SHIFT__VI           0x0000000b
#define UVD_CGC_CTRL__VCPU_MODE__SHIFT__VI              0x0000001d
#define UVD_CGC_CTRL__WCB_MODE__SHIFT__VI               0x0000001c
#define UVD_CGC_GATE__JPEG2__SHIFT__VI                  0x00000015
#define UVD_CGC_GATE__JPEG__SHIFT__VI                   0x00000014
#define UVD_CGC_GATE__LRBBM__SHIFT__VI                  0x0000000b
#define UVD_CGC_GATE__SCPU__SHIFT__VI                   0x00000013
#define UVD_CGC_GATE__UDEC_CM__SHIFT__VI                0x0000000d
#define UVD_CGC_GATE__UDEC_DB__SHIFT__VI                0x0000000f
#define UVD_CGC_GATE__UDEC_IT__SHIFT__VI                0x0000000e
#define UVD_CGC_GATE__UDEC_MP__SHIFT__VI                0x00000010
#define UVD_CGC_GATE__UDEC_RE__SHIFT__VI                0x0000000c
#define UVD_CGC_GATE__VCPU__SHIFT__VI                   0x00000012
#define UVD_CGC_GATE__WCB__SHIFT__VI                    0x00000011
#define UVD_CGC_MEM_CTRL__JPEG2_LS_EN__SHIFT__VI        0x0000000f
#define UVD_CGC_MEM_CTRL__JPEG_LS_EN__SHIFT__VI         0x0000000e
#define UVD_CGC_MEM_CTRL__LCM_LS_EN__SHIFT__VI          0x0000000d
#define UVD_CGC_MEM_CTRL__LMI_MC_LS_EN__SHIFT__VI       0x00000000
#define UVD_CGC_MEM_CTRL__LS_CLEAR_DELAY__SHIFT__VI     0x00000014
#define UVD_CGC_MEM_CTRL__LS_SET_DELAY__SHIFT__VI       0x00000010
#define UVD_CGC_MEM_CTRL__MIF_LS_EN__SHIFT__VI          0x0000000c
#define UVD_CGC_MEM_CTRL__MPC_LS_EN__SHIFT__VI          0x00000001
#define UVD_CGC_MEM_CTRL__MPRD_LS_EN__SHIFT__VI         0x00000002
#define UVD_CGC_MEM_CTRL__SCPU_LS_EN__SHIFT__VI         0x0000000b
#define UVD_CGC_MEM_CTRL__SYS_LS_EN__SHIFT__VI          0x00000009
#define UVD_CGC_MEM_CTRL__UDEC_CM_LS_EN__SHIFT__VI      0x00000005
#define UVD_CGC_MEM_CTRL__UDEC_DB_LS_EN__SHIFT__VI      0x00000007
#define UVD_CGC_MEM_CTRL__UDEC_IT_LS_EN__SHIFT__VI      0x00000006
#define UVD_CGC_MEM_CTRL__UDEC_MP_LS_EN__SHIFT__VI      0x00000008
#define UVD_CGC_MEM_CTRL__UDEC_RE_LS_EN__SHIFT__VI      0x00000004
#define UVD_CGC_MEM_CTRL__VCPU_LS_EN__SHIFT__VI         0x0000000a
#define UVD_CGC_MEM_CTRL__WCB_LS_EN__SHIFT__VI          0x00000003
#define UVD_CGC_STATUS__ALL_DEC_ACTIVE__SHIFT__VI       0x0000001f
#define UVD_CGC_STATUS__JPEG_ACTIVE__SHIFT__VI          0x0000001e
#define UVD_CGC_STATUS__LRBBM_SCLK__SHIFT__VI           0x00000017
#define UVD_CGC_STATUS__SCPU_SCLK__SHIFT__VI            0x0000001b
#define UVD_CGC_STATUS__SCPU_VCLK__SHIFT__VI            0x0000001c
#define UVD_CGC_STATUS__VCPU_SCLK__SHIFT__VI            0x00000019
#define UVD_CGC_STATUS__VCPU_VCLK__SHIFT__VI            0x0000001a
#define UVD_CGC_STATUS__WCB_SCLK__SHIFT__VI             0x00000018
#define UVD_CGC_UDEC_STATUS__CM_DCLK__SHIFT__VI         0x00000004
#define UVD_CGC_UDEC_STATUS__CM_SCLK__SHIFT__VI         0x00000003
#define UVD_CGC_UDEC_STATUS__CM_VCLK__SHIFT__VI         0x00000005
#define UVD_CGC_UDEC_STATUS__DB_DCLK__SHIFT__VI         0x0000000a
#define UVD_CGC_UDEC_STATUS__DB_SCLK__SHIFT__VI         0x00000009
#define UVD_CGC_UDEC_STATUS__DB_VCLK__SHIFT__VI         0x0000000b
#define UVD_CGC_UDEC_STATUS__IT_DCLK__SHIFT__VI         0x00000007
#define UVD_CGC_UDEC_STATUS__IT_SCLK__SHIFT__VI         0x00000006
#define UVD_CGC_UDEC_STATUS__IT_VCLK__SHIFT__VI         0x00000008
#define UVD_CGC_UDEC_STATUS__JPEG2_SCLK__SHIFT__VI      0x00000012
#define UVD_CGC_UDEC_STATUS__JPEG2_VCLK__SHIFT__VI      0x00000011
#define UVD_CGC_UDEC_STATUS__JPEG_SCLK__SHIFT__VI       0x00000010
#define UVD_CGC_UDEC_STATUS__JPEG_VCLK__SHIFT__VI       0x0000000f
#define UVD_CGC_UDEC_STATUS__MP_DCLK__SHIFT__VI         0x0000000d
#define UVD_CGC_UDEC_STATUS__MP_SCLK__SHIFT__VI         0x0000000c
#define UVD_CGC_UDEC_STATUS__MP_VCLK__SHIFT__VI         0x0000000e
#define UVD_CGC_UDEC_STATUS__RE_DCLK__SHIFT__VI         0x00000001
#define UVD_CGC_UDEC_STATUS__RE_SCLK__SHIFT__VI         0x00000000
#define UVD_CGC_UDEC_STATUS__RE_VCLK__SHIFT__VI         0x00000002
#define UVD_JPEG_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__VI 0x00000008
#define UVD_JPEG_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT__VI 0x00000018
#define UVD_JPEG_ADDR_CONFIG__NUM_GPUS__SHIFT__VI       0x00000014
#define UVD_JPEG_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__VI 0x0000001e
#define UVD_JPEG_ADDR_CONFIG__NUM_PIPES__SHIFT__VI      0x00000000
#define UVD_JPEG_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT__VI 0x0000000c
#define UVD_JPEG_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define UVD_JPEG_ADDR_CONFIG__ROW_SIZE__SHIFT__VI       0x0000001c
#define UVD_JPEG_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__VI 0x00000010
#define UVD_LMI_ADDR_EXT2__SCPU_ADDR_EXT__SHIFT__VI     0x00000000
#define UVD_LMI_ADDR_EXT2__SCPU_NC0_ADDR_EXT__SHIFT__VI 0x00000008
#define UVD_LMI_ADDR_EXT2__SCPU_NC1_ADDR_EXT__SHIFT__VI 0x0000000c
#define UVD_LMI_ADDR_EXT2__SCPU_VM_ADDR_EXT__SHIFT__VI  0x00000004
#define UVD_LMI_ADDR_EXT__MP_ADDR_EXT__SHIFT__VI        0x00000014
#define UVD_LMI_ADDR_EXT__RE_ADDR_EXT__SHIFT__VI        0x00000010
#define UVD_LMI_ADDR_EXT__VCPU_NC0_ADDR_EXT__SHIFT__VI  0x00000018
#define UVD_LMI_ADDR_EXT__VCPU_NC1_ADDR_EXT__SHIFT__VI  0x0000001c
#define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT__VI        0x00000009
#define UVD_LMI_CTRL2__MC_WRITE_ID_SEL__SHIFT__VI       0x0000000b
#define UVD_LMI_CTRL2__RE_OFFLOAD_EN__SHIFT__VI         0x00000010
#define UVD_LMI_CTRL2__RE_OFLD_MIF_WR_REQ_NUM__SHIFT__VI 0x00000011
#define UVD_LMI_CTRL2__SPU_EXTRA_CID_EN__SHIFT__VI      0x0000000f
#define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN__SHIFT__VI       0x0000000d
#define UVD_LMI_CTRL2__VCPU_NC1_EXT_EN__SHIFT__VI       0x0000000e
#define UVD_LMI_CTRL__MIF_MIF_DATA_COHERENCY_EN__SHIFT__VI 0x0000001a
#define UVD_LMI_CTRL__RFU__SHIFT__VI                    0x0000001b
#define UVD_LMI_RBC_IB_64BIT_BAR_HIGH__BITS_63_32__SHIFT__VI 0x00000000
#define UVD_LMI_RBC_IB_64BIT_BAR_LOW__BITS_31_0__SHIFT__VI 0x00000000
#define UVD_LMI_RBC_IB_VMID__IB_VMID__SHIFT__VI         0x00000000
#define UVD_LMI_RBC_RB_64BIT_BAR_HIGH__BITS_63_32__SHIFT__VI 0x00000000
#define UVD_LMI_RBC_RB_64BIT_BAR_LOW__BITS_31_0__SHIFT__VI 0x00000000
#define UVD_LMI_RBC_RB_VMID__RB_VMID__SHIFT__VI         0x00000000
#define UVD_LMI_SWAP_CNTL2__SCPU_R_MC_SWAP__SHIFT__VI   0x00000000
#define UVD_LMI_SWAP_CNTL2__SCPU_W_MC_SWAP__SHIFT__VI   0x00000002
#define UVD_LMI_SWAP_CNTL__MP_MC_SWAP__SHIFT__VI        0x0000001e
#define UVD_LMI_SWAP_CNTL__RE_MC_SWAP__SHIFT__VI        0x0000001c
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH__BITS_63_32__SHIFT__VI 0x00000000
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_LOW__BITS_31_0__SHIFT__VI 0x00000000
#define UVD_LMI_VMID_INTERNAL2__MIF_BSD_VMID__SHIFT__VI 0x00000014
#define UVD_LMI_VMID_INTERNAL2__MIF_BSP_VMID__SHIFT__VI 0x00000018
#define UVD_LMI_VMID_INTERNAL2__MIF_CM_COLOC_VMID__SHIFT__VI 0x00000010
#define UVD_LMI_VMID_INTERNAL2__MIF_CURR_VMID__SHIFT__VI 0x00000004
#define UVD_LMI_VMID_INTERNAL2__MIF_DBW_VMID__SHIFT__VI 0x0000000c
#define UVD_LMI_VMID_INTERNAL2__MIF_GPGPU_VMID__SHIFT__VI 0x00000000
#define UVD_LMI_VMID_INTERNAL2__MIF_REF_VMID__SHIFT__VI 0x00000008
#define UVD_LMI_VMID_INTERNAL2__VDMA_VMID__SHIFT__VI    0x0000001c
#define UVD_LMI_VMID_INTERNAL3__MIF_GEN_RD0_VMID__SHIFT__VI 0x00000000
#define UVD_LMI_VMID_INTERNAL3__MIF_GEN_RD1_VMID__SHIFT__VI 0x00000004
#define UVD_LMI_VMID_INTERNAL3__MIF_GEN_WR0_VMID__SHIFT__VI 0x00000008
#define UVD_LMI_VMID_INTERNAL3__MIF_GEN_WR1_VMID__SHIFT__VI 0x0000000c
#define UVD_LMI_VMID_INTERNAL3__MIF_SCLR_VMID__SHIFT__VI 0x00000010
#define UVD_LMI_VMID_INTERNAL__DBW_VMID__SHIFT__VI      0x0000000c
#define UVD_LMI_VMID_INTERNAL__DPB_VMID__SHIFT__VI      0x00000008
#define UVD_LMI_VMID_INTERNAL__IDCT_VMID__SHIFT__VI     0x00000014
#define UVD_LMI_VMID_INTERNAL__JPEG2_VMID__SHIFT__VI    0x0000001c
#define UVD_LMI_VMID_INTERNAL__JPEG_VMID__SHIFT__VI     0x00000018
#define UVD_LMI_VMID_INTERNAL__LBSI_VMID__SHIFT__VI     0x00000010
#define UVD_LMI_VMID_INTERNAL__VCPU_NC0_VMID__SHIFT__VI 0x00000000
#define UVD_LMI_VMID_INTERNAL__VCPU_NC1_VMID__SHIFT__VI 0x00000004
#define UVD_MIF_CURR_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__VI 0x00000008
#define UVD_MIF_CURR_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT__VI 0x00000018
#define UVD_MIF_CURR_ADDR_CONFIG__NUM_GPUS__SHIFT__VI   0x00000014
#define UVD_MIF_CURR_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__VI 0x0000001e
#define UVD_MIF_CURR_ADDR_CONFIG__NUM_PIPES__SHIFT__VI  0x00000000
#define UVD_MIF_CURR_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT__VI 0x0000000c
#define UVD_MIF_CURR_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define UVD_MIF_CURR_ADDR_CONFIG__ROW_SIZE__SHIFT__VI   0x0000001c
#define UVD_MIF_CURR_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__VI 0x00000010
#define UVD_MIF_RECON1_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__VI 0x00000008
#define UVD_MIF_RECON1_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT__VI 0x00000018
#define UVD_MIF_RECON1_ADDR_CONFIG__NUM_GPUS__SHIFT__VI 0x00000014
#define UVD_MIF_RECON1_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__VI 0x0000001e
#define UVD_MIF_RECON1_ADDR_CONFIG__NUM_PIPES__SHIFT__VI 0x00000000
#define UVD_MIF_RECON1_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT__VI 0x0000000c
#define UVD_MIF_RECON1_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define UVD_MIF_RECON1_ADDR_CONFIG__ROW_SIZE__SHIFT__VI 0x0000001c
#define UVD_MIF_RECON1_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__VI 0x00000010
#define UVD_MIF_REF_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__VI 0x00000008
#define UVD_MIF_REF_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT__VI 0x00000018
#define UVD_MIF_REF_ADDR_CONFIG__NUM_GPUS__SHIFT__VI    0x00000014
#define UVD_MIF_REF_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__VI 0x0000001e
#define UVD_MIF_REF_ADDR_CONFIG__NUM_PIPES__SHIFT__VI   0x00000000
#define UVD_MIF_REF_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT__VI 0x0000000c
#define UVD_MIF_REF_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define UVD_MIF_REF_ADDR_CONFIG__ROW_SIZE__SHIFT__VI    0x0000001c
#define UVD_MIF_REF_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__VI 0x00000010
#define UVD_MIF_SCLR_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__VI 0x00000008
#define UVD_MIF_SCLR_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT__VI 0x00000018
#define UVD_MIF_SCLR_ADDR_CONFIG__NUM_GPUS__SHIFT__VI   0x00000014
#define UVD_MIF_SCLR_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__VI 0x0000001e
#define UVD_MIF_SCLR_ADDR_CONFIG__NUM_PIPES__SHIFT__VI  0x00000000
#define UVD_MIF_SCLR_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT__VI 0x0000000c
#define UVD_MIF_SCLR_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define UVD_MIF_SCLR_ADDR_CONFIG__ROW_SIZE__SHIFT__VI   0x0000001c
#define UVD_MIF_SCLR_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__VI 0x00000010
#define UVD_PGFSM_CONFIG__UVD_PGFSM_FSM_ADDR__SHIFT__VI 0x00000000
#define UVD_PGFSM_CONFIG__UVD_PGFSM_P1_SELECT__SHIFT__VI 0x0000000a
#define UVD_PGFSM_CONFIG__UVD_PGFSM_P2_SELECT__SHIFT__VI 0x0000000b
#define UVD_PGFSM_CONFIG__UVD_PGFSM_POWER_DOWN__SHIFT__VI 0x00000008
#define UVD_PGFSM_CONFIG__UVD_PGFSM_POWER_UP__SHIFT__VI 0x00000009
#define UVD_PGFSM_CONFIG__UVD_PGFSM_READ__SHIFT__VI     0x0000000d
#define UVD_PGFSM_CONFIG__UVD_PGFSM_REG_ADDR__SHIFT__VI 0x0000001c
#define UVD_PGFSM_CONFIG__UVD_PGFSM_WRITE__SHIFT__VI    0x0000000c
#define UVD_PGFSM_READ_TILE1__UVD_PGFSM_READ_TILE1_VALUE__SHIFT__VI 0x00000000
#define UVD_PGFSM_READ_TILE2__UVD_PGFSM_READ_TILE2_VALUE__SHIFT__VI 0x00000000
#define UVD_PGFSM_READ_TILE3__UVD_PGFSM_READ_TILE3_VALUE__SHIFT__VI 0x00000000
#define UVD_PGFSM_READ_TILE4__UVD_PGFSM_READ_TILE4_VALUE__SHIFT__VI 0x00000000
#define UVD_PGFSM_READ_TILE5__UVD_PGFSM_READ_TILE5_VALUE__SHIFT__VI 0x00000000
#define UVD_PGFSM_READ_TILE6__UVD_PGFSM_READ_TILE6_VALUE__SHIFT__VI 0x00000000
#define UVD_PGFSM_READ_TILE7__UVD_PGFSM_READ_TILE7_VALUE__SHIFT__VI 0x00000000
#define UVD_POWER_STATUS__PAUSE_DPG_ACK__SHIFT__VI      0x0000000a
#define UVD_POWER_STATUS__PAUSE_DPG_REQ__SHIFT__VI      0x00000009
#define UVD_POWER_STATUS__PWR_OFF_CHECK_TIMEOUT__SHIFT__VI 0x00000005
#define UVD_POWER_STATUS__PWR_ON_CHECK_TIMEOUT__SHIFT__VI 0x00000004
#define UVD_POWER_STATUS__UVD_PGFSM_TIMEOUT_MODE__SHIFT__VI 0x00000006
#define UVD_POWER_STATUS__UVD_PG_EN__SHIFT__VI          0x00000008
#define UVD_POWER_STATUS__UVD_PG_MODE__SHIFT__VI        0x00000002
#define UVD_POWER_STATUS__UVD_POWER_STATUS__SHIFT__VI   0x00000000
#define UVD_POWER_STATUS__UVD_STATUS_CHECK_TIMEOUT__SHIFT__VI 0x00000003
#define UVD_SEMA_CMD__VMID_EN__SHIFT__VI                0x00000007
#define UVD_SEMA_CMD__VMID__SHIFT__VI                   0x00000008
#define UVD_SOFT_RESET__IDCT_VCLK_RESET_STATUS__SHIFT__VI 0x00000019
#define UVD_SOFT_RESET__JPEG_SCLK_RESET_STATUS__SHIFT__VI 0x00000009
#define UVD_SOFT_RESET__LBSI_VCLK_RESET_STATUS__SHIFT__VI 0x00000012
#define UVD_SOFT_RESET__LCM_DCLK_RESET_STATUS__SHIFT__VI 0x0000001b
#define UVD_SOFT_RESET__LCM_SOFT_RESET__SHIFT__VI       0x00000010
#define UVD_SOFT_RESET__MIF_DCLK_RESET_STATUS__SHIFT__VI 0x0000001a
#define UVD_SOFT_RESET__MIF_SOFT_RESET__SHIFT__VI       0x0000000f
#define UVD_SOFT_RESET__MPC_DCLK_RESET_STATUS__SHIFT__VI 0x00000016
#define UVD_SOFT_RESET__MPRD_DCLK_RESET_STATUS__SHIFT__VI 0x00000018
#define UVD_SOFT_RESET__MPRD_VCLK_RESET_STATUS__SHIFT__VI 0x00000017
#define UVD_SOFT_RESET__RE_DCLK_RESET_STATUS__SHIFT__VI 0x0000001e
#define UVD_SOFT_RESET__SRE_DCLK_RESET_STATUS__SHIFT__VI 0x0000001f
#define UVD_SOFT_RESET__SUVD_DCLK_RESET_STATUS__SHIFT__VI 0x0000001d
#define UVD_SOFT_RESET__SUVD_SOFT_RESET__SHIFT__VI      0x00000011
#define UVD_SOFT_RESET__SUVD_VCLK_RESET_STATUS__SHIFT__VI 0x0000001c
#define UVD_SOFT_RESET__UDEC_DCLK_RESET_STATUS__SHIFT__VI 0x00000015
#define UVD_SOFT_RESET__UDEC_VCLK_RESET_STATUS__SHIFT__VI 0x00000014
#define UVD_SOFT_RESET__VCPU_VCLK_RESET_STATUS__SHIFT__VI 0x00000013
#define UVD_SUVD_CGC_CTRL__SCLR_MODE__SHIFT__VI         0x00000005
#define UVD_SUVD_CGC_CTRL__SCM_MODE__SHIFT__VI          0x00000003
#define UVD_SUVD_CGC_CTRL__SDB_MODE__SHIFT__VI          0x00000004
#define UVD_SUVD_CGC_CTRL__SIT_MODE__SHIFT__VI          0x00000001
#define UVD_SUVD_CGC_CTRL__SMP_MODE__SHIFT__VI          0x00000002
#define UVD_SUVD_CGC_CTRL__SRE_MODE__SHIFT__VI          0x00000000
#define UVD_SUVD_CGC_CTRL__UVD_SC_MODE__SHIFT__VI       0x00000006
#define UVD_SUVD_CGC_GATE__SCLR__SHIFT__VI              0x0000000d
#define UVD_SUVD_CGC_GATE__SCM_H264__SHIFT__VI          0x00000009
#define UVD_SUVD_CGC_GATE__SCM_HEVC__SHIFT__VI          0x0000000a
#define UVD_SUVD_CGC_GATE__SCM__SHIFT__VI               0x00000003
#define UVD_SUVD_CGC_GATE__SDB_H264__SHIFT__VI          0x0000000b
#define UVD_SUVD_CGC_GATE__SDB_HEVC__SHIFT__VI          0x0000000c
#define UVD_SUVD_CGC_GATE__SDB__SHIFT__VI               0x00000004
#define UVD_SUVD_CGC_GATE__SIT_H264__SHIFT__VI          0x00000007
#define UVD_SUVD_CGC_GATE__SIT_HEVC__SHIFT__VI          0x00000008
#define UVD_SUVD_CGC_GATE__SIT__SHIFT__VI               0x00000001
#define UVD_SUVD_CGC_GATE__SMP__SHIFT__VI               0x00000002
#define UVD_SUVD_CGC_GATE__SRE_H264__SHIFT__VI          0x00000005
#define UVD_SUVD_CGC_GATE__SRE_HEVC__SHIFT__VI          0x00000006
#define UVD_SUVD_CGC_GATE__SRE__SHIFT__VI               0x00000000
#define UVD_SUVD_CGC_GATE__UVD_SC__SHIFT__VI            0x0000000e
#define UVD_SUVD_CGC_STATUS__SCLR_DCLK__SHIFT__VI       0x0000000e
#define UVD_SUVD_CGC_STATUS__SCM_DCLK__SHIFT__VI        0x00000004
#define UVD_SUVD_CGC_STATUS__SCM_H264_DCLK__SHIFT__VI   0x0000000a
#define UVD_SUVD_CGC_STATUS__SCM_HEVC_DCLK__SHIFT__VI   0x0000000b
#define UVD_SUVD_CGC_STATUS__SDB_DCLK__SHIFT__VI        0x00000005
#define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT__VI   0x0000000c
#define UVD_SUVD_CGC_STATUS__SDB_HEVC_DCLK__SHIFT__VI   0x0000000d
#define UVD_SUVD_CGC_STATUS__SIT_DCLK__SHIFT__VI        0x00000002
#define UVD_SUVD_CGC_STATUS__SIT_H264_DCLK__SHIFT__VI   0x00000008
#define UVD_SUVD_CGC_STATUS__SIT_HEVC_DCLK__SHIFT__VI   0x00000009
#define UVD_SUVD_CGC_STATUS__SMP_DCLK__SHIFT__VI        0x00000003
#define UVD_SUVD_CGC_STATUS__SRE_DCLK__SHIFT__VI        0x00000001
#define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK__SHIFT__VI   0x00000006
#define UVD_SUVD_CGC_STATUS__SRE_HEVC_VCLK__SHIFT__VI   0x00000007
#define UVD_SUVD_CGC_STATUS__SRE_VCLK__SHIFT__VI        0x00000000
#define UVD_SUVD_CGC_STATUS__UVD_SC__SHIFT__VI          0x0000000f
#define UVD_UDEC_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__VI 0x00000008
#define UVD_UDEC_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT__VI 0x00000018
#define UVD_UDEC_ADDR_CONFIG__NUM_GPUS__SHIFT__VI       0x00000014
#define UVD_UDEC_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__VI 0x0000001e
#define UVD_UDEC_ADDR_CONFIG__NUM_PIPES__SHIFT__VI      0x00000000
#define UVD_UDEC_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT__VI 0x0000000c
#define UVD_UDEC_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define UVD_UDEC_ADDR_CONFIG__ROW_SIZE__SHIFT__VI       0x0000001c
#define UVD_UDEC_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__VI 0x00000010
#define UVD_UDEC_DBW_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__VI 0x00000008
#define UVD_UDEC_DBW_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT__VI 0x00000018
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS__SHIFT__VI   0x00000014
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__VI 0x0000001e
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_PIPES__SHIFT__VI  0x00000000
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT__VI 0x0000000c
#define UVD_UDEC_DBW_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define UVD_UDEC_DBW_ADDR_CONFIG__ROW_SIZE__SHIFT__VI   0x0000001c
#define UVD_UDEC_DBW_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__VI 0x00000010
#define UVD_UDEC_DB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__VI 0x00000008
#define UVD_UDEC_DB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT__VI 0x00000018
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_GPUS__SHIFT__VI    0x00000014
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__VI 0x0000001e
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_PIPES__SHIFT__VI   0x00000000
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT__VI 0x0000000c
#define UVD_UDEC_DB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000004
#define UVD_UDEC_DB_ADDR_CONFIG__ROW_SIZE__SHIFT__VI    0x0000001c
#define UVD_UDEC_DB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__VI 0x00000010
#define UVD_VCPU_CNTL__CABAC_MB_ACC__SHIFT__VI          0x0000001c
#define UVD_VCPU_CNTL__MIF_WR_LOW_THRESHOLD_BP__SHIFT__VI 0x00000011
#define UVD_VCPU_CNTL__PRB_TIMEOUT_VAL__SHIFT__VI       0x00000014
#define UVD_VCPU_CNTL__RE_OFFLOAD_EN__SHIFT__VI         0x0000001f
#define UVD_VCPU_CNTL__SUVD_EN__SHIFT__VI               0x00000013
#define UVD_VCPU_CNTL__WMV9_EN__SHIFT__VI               0x0000001e
#define VCE_LMI_CACHE_CTRL__VCPU_EN__SHIFT__VI          0x00000000
#define VCE_LMI_CTRL2__STALL_ARB_UMC__SHIFT__VI         0x00000008
#define VCE_LMI_CTRL__VCPU_DATA_COHERENCY_EN__SHIFT__VI 0x00000015
#define VCE_LMI_SWAP_CNTL1__RD_MC_CID_SWAP__SHIFT__VI   0x00000002
#define VCE_LMI_SWAP_CNTL1__VCPU_R_MC_SWAP__SHIFT__VI   0x00000000
#define VCE_LMI_SWAP_CNTL2__WR_MC_CID_SWAP__SHIFT__VI   0x00000000
#define VCE_LMI_SWAP_CNTL3__RD_MC_CID_SWAP__SHIFT__VI   0x00000000
#define VCE_LMI_SWAP_CNTL__VCPU_W_MC_SWAP__SHIFT__VI    0x00000000
#define VCE_LMI_SWAP_CNTL__WR_MC_CID_SWAP__SHIFT__VI    0x00000002
#define VCE_LMI_VCPU_CACHE_40BIT_BAR__BAR__SHIFT__VI    0x00000000
#define VCE_RB_ARB_CTRL__VCE_CGTT_OVERRIDE__SHIFT__VI   0x00000010
#define VCE_RB_BASE_HI2__RB_BASE_HI__SHIFT__VI          0x00000000
#define VCE_RB_BASE_HI3__RB_BASE_HI__SHIFT__VI          0x00000000
#define VCE_RB_BASE_HI__RB_BASE_HI__SHIFT__VI           0x00000000
#define VCE_RB_BASE_LO2__RB_BASE_LO__SHIFT__VI          0x00000006
#define VCE_RB_BASE_LO3__RB_BASE_LO__SHIFT__VI          0x00000006
#define VCE_RB_BASE_LO__RB_BASE_LO__SHIFT__VI           0x00000006
#define VCE_RB_RPTR2__RB_RPTR__SHIFT__VI                0x00000004
#define VCE_RB_RPTR3__RB_RPTR__SHIFT__VI                0x00000004
#define VCE_RB_RPTR__RB_RPTR__SHIFT__VI                 0x00000004
#define VCE_RB_SIZE2__RB_SIZE__SHIFT__VI                0x00000004
#define VCE_RB_SIZE3__RB_SIZE__SHIFT__VI                0x00000004
#define VCE_RB_SIZE__RB_SIZE__SHIFT__VI                 0x00000004
#define VCE_RB_WPTR2__RB_WPTR__SHIFT__VI                0x00000004
#define VCE_RB_WPTR3__RB_WPTR__SHIFT__VI                0x00000004
#define VCE_RB_WPTR__RB_WPTR__SHIFT__VI                 0x00000004
#define VCE_SOFT_RESET__ECPU_SOFT_RESET__SHIFT__VI      0x00000000
#define VCE_STATUS__JOB_BUSY__SHIFT__VI                 0x00000000
#define VCE_STATUS__UENC_BUSY__SHIFT__VI                0x00000008
#define VCE_STATUS__VCE_CONFIGURATION__SHIFT__VI        0x00000016
#define VCE_STATUS__VCE_INSTANCE_ID__SHIFT__VI          0x00000018
#define VCE_STATUS__VCPU_REPORT__SHIFT__VI              0x00000001
#define VCE_SYS_INT_ACK__VCE_SYS_INT_TRAP_INTERRUPT_ACK__SHIFT__VI 0x00000003
#define VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN__SHIFT__VI 0x00000003
#define VCE_SYS_INT_STATUS__VCE_SYS_INT_TRAP_INTERRUPT_INT__SHIFT__VI 0x00000003
#define VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON__SHIFT__VI 0x00000001
#define VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON__SHIFT__VI 0x00000002
#define VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON__SHIFT__VI 0x00000000
#define VCE_VCPU_CACHE_OFFSET0__OFFSET__SHIFT__VI       0x00000000
#define VCE_VCPU_CACHE_OFFSET1__OFFSET__SHIFT__VI       0x00000000
#define VCE_VCPU_CACHE_OFFSET2__OFFSET__SHIFT__VI       0x00000000
#define VCE_VCPU_CACHE_SIZE0__SIZE__SHIFT__VI           0x00000000
#define VCE_VCPU_CACHE_SIZE1__SIZE__SHIFT__VI           0x00000000
#define VCE_VCPU_CACHE_SIZE2__SIZE__SHIFT__VI           0x00000000
#define VCE_VCPU_CNTL__CLK_EN__SHIFT__VI                0x00000000
#define VCE_VCPU_CNTL__RBBM_SOFT_RESET__SHIFT__VI       0x00000012
#define VDDGFX_IDLE_CONTROL__FORCE_VDDGFX_IDLE_EXIT__SHIFT__VI 0x00000002
#define VDDGFX_IDLE_CONTROL__SMC_VDDGFX_IDLE_STATE__SHIFT__VI 0x00000003
#define VDDGFX_IDLE_CONTROL__VDDGFX_IDLE_DETECT__SHIFT__VI 0x00000001
#define VDDGFX_IDLE_CONTROL__VDDGFX_IDLE_EN__SHIFT__VI  0x00000000
#define VDDGFX_IDLE_EXIT__BIF_EXIT_REQ__SHIFT__VI       0x00000000
#define VDDGFX_IDLE_PARAMETER__VDDGFX_IDLE_THRESHOLD_UNIT__SHIFT__VI 0x00000010
#define VDDGFX_IDLE_PARAMETER__VDDGFX_IDLE_THRESHOLD__SHIFT__VI 0x00000000
#define VGA25_PPLL_ANALOG__VGA25_CAL_MODE__SHIFT__VI    0x00000000
#define VGA25_PPLL_ANALOG__VGA25_PPLL_CP__SHIFT__VI     0x00000008
#define VGA25_PPLL_ANALOG__VGA25_PPLL_IBIAS__SHIFT__VI  0x00000018
#define VGA25_PPLL_ANALOG__VGA25_PPLL_LF_MODE__SHIFT__VI 0x0000000c
#define VGA25_PPLL_ANALOG__VGA25_PPLL_PFD_PULSE_SEL__SHIFT__VI 0x00000005
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_DVOCLK__SHIFT__VI 0x00000008
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_IDCLK__SHIFT__VI 0x00000010
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_PIXCLK__SHIFT__VI 0x00000000
#define VGA28_PPLL_ANALOG__VGA28_CAL_MODE__SHIFT__VI    0x00000000
#define VGA28_PPLL_ANALOG__VGA28_PPLL_CP__SHIFT__VI     0x00000008
#define VGA28_PPLL_ANALOG__VGA28_PPLL_IBIAS__SHIFT__VI  0x00000018
#define VGA28_PPLL_ANALOG__VGA28_PPLL_LF_MODE__SHIFT__VI 0x0000000c
#define VGA28_PPLL_ANALOG__VGA28_PPLL_PFD_PULSE_SEL__SHIFT__VI 0x00000005
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_DVOCLK__SHIFT__VI 0x00000008
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_IDCLK__SHIFT__VI 0x00000010
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_PIXCLK__SHIFT__VI 0x00000000
#define VGA41_PPLL_ANALOG__VGA41_CAL_MODE__SHIFT__VI    0x00000000
#define VGA41_PPLL_ANALOG__VGA41_PPLL_CP__SHIFT__VI     0x00000008
#define VGA41_PPLL_ANALOG__VGA41_PPLL_IBIAS__SHIFT__VI  0x00000018
#define VGA41_PPLL_ANALOG__VGA41_PPLL_LF_MODE__SHIFT__VI 0x0000000c
#define VGA41_PPLL_ANALOG__VGA41_PPLL_PFD_PULSE_SEL__SHIFT__VI 0x00000005
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_DVOCLK__SHIFT__VI 0x00000008
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_IDCLK__SHIFT__VI 0x00000010
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_PIXCLK__SHIFT__VI 0x00000000
#define VGA_MAIN_CONTROL__VGA_MC_WRITE_CLEAN_WAIT_DELAY__SHIFT__VI 0x0000000c
#define VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT__SHIFT__VI 0x00000004
#define VGT_DEBUG_REG36__VGT_PA_clipp_eop__SHIFT__VI    0x00000000
#define VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX__SHIFT__VI 0x00000000
#define VGT_DMA_DATA_FIFO_DEPTH__DMA2DRAW_FIFO_DEPTH__SHIFT__VI 0x00000009
#define VGT_DMA_INDEX_TYPE__MTYPE__SHIFT__VI            0x0000000b
#define VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH__SHIFT__VI  0x00000016
#define VGT_GS_MODE__RESERVED_3__SHIFT__VI              0x0000000e
#define VGT_GS_MODE__RESERVED_4__SHIFT__VI              0x0000000f
#define VGT_GS_MODE__RESERVED_5__SHIFT__VI              0x00000010
#define VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN__SHIFT__VI 0x00000009
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0__SHIFT__VI 0x0000000a
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1__SHIFT__VI 0x0000000b
#define VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN__SHIFT__VI  0x0000000c
#define VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE__SHIFT__VI 0x00000000
#define VGT_TESS_DISTRIBUTION__ACCUM_QUAD__SHIFT__VI    0x00000010
#define VGT_TESS_DISTRIBUTION__ACCUM_TRI__SHIFT__VI     0x00000008
#define VGT_TESS_DISTRIBUTION__DONUT_SPLIT__SHIFT__VI   0x00000018
#define VGT_TESS_DISTRIBUTION__TRAP_SPLIT__SHIFT__VI    0x0000001d
#define VGT_TF_PARAM__DISTRIBUTION_MODE__SHIFT__VI      0x00000011
#define VGT_TF_PARAM__MTYPE__SHIFT__VI                  0x00000013
#define VIEWPORT_START_SECONDARY__VIEWPORT_X_START_SECONDARY__SHIFT__VI 0x00000010
#define VIEWPORT_START_SECONDARY__VIEWPORT_Y_START_SECONDARY__SHIFT__VI 0x00000000
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__VI 0x00000016
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__VI 0x00000015
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_SAVE__SHIFT__VI 0x00000017
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__ATOMIC__SHIFT__VI 0x0000001d
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__VI 0x00000016
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__VI 0x00000015
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_SAVE__SHIFT__VI 0x00000017
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__ATOMIC__SHIFT__VI 0x0000001d
#define VM_FAULT_CLIENT_ID__MEMORY_CLIENT_ID_MASK_MSB__SHIFT__VI 0x00000013
#define VM_FAULT_CLIENT_ID__MEMORY_CLIENT_ID_MSB__SHIFT__VI 0x00000012
#define VM_INIT_STATUS__VM_INIT_STATUS__SHIFT__VI       0x00000000
#define VM_L2_BANK_SELECT_RESERVED_CID2__ENABLE__SHIFT__VI 0x00000014
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_INVALIDATION_MODE__SHIFT__VI 0x00000018
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_PRIVATE_INVALIDATION__SHIFT__VI 0x00000019
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_READ_CLIENT_ID__SHIFT__VI 0x00000000
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_WRITE_CLIENT_ID__SHIFT__VI 0x0000000a
#define VM_L2_BANK_SELECT_RESERVED_CID__ENABLE__SHIFT__VI 0x00000014
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_INVALIDATION_MODE__SHIFT__VI 0x00000018
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_PRIVATE_INVALIDATION__SHIFT__VI 0x00000019
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_READ_CLIENT_ID__SHIFT__VI 0x00000000
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_WRITE_CLIENT_ID__SHIFT__VI 0x0000000a
#define VM_L2_CG__OVERRIDE__SHIFT__VI                   0x00000014
#define VM_L2_CNTL3__L2_CACHE_4K_ASSOCIATIVITY__SHIFT__VI 0x0000001f
#define VM_L2_CNTL4__L2_CACHE_4K_LRU_ADDR_MATCHING__SHIFT__VI 0x00000012
#define VM_L2_CNTL4__L2_CACHE_4K_PARTITION_COUNT__SHIFT__VI 0x00000000
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PDE_REQUEST_PHYSICAL__SHIFT__VI 0x00000006
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PDE_REQUEST_SHARED__SHIFT__VI 0x00000007
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PDE_REQUEST_SNOOP__SHIFT__VI 0x00000008
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PTE_REQUEST_PHYSICAL__SHIFT__VI 0x00000009
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PTE_REQUEST_SHARED__SHIFT__VI 0x0000000a
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PTE_REQUEST_SNOOP__SHIFT__VI 0x0000000b
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PDE_REQUEST_PHYSICAL__SHIFT__VI 0x0000000c
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PDE_REQUEST_SHARED__SHIFT__VI 0x0000000d
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PDE_REQUEST_SNOOP__SHIFT__VI 0x0000000e
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PTE_REQUEST_PHYSICAL__SHIFT__VI 0x0000000f
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PTE_REQUEST_SHARED__SHIFT__VI 0x00000010
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PTE_REQUEST_SNOOP__SHIFT__VI 0x00000011
#define WB_DBG_MODE__WB_DBG_36MODE__SHIFT__VI           0x00000002
#define WB_DBG_MODE__WB_DBG_CMAP__SHIFT__VI             0x00000003
#define WB_DBG_MODE__WB_DBG_DIN_FMT__SHIFT__VI          0x00000001
#define WB_DBG_MODE__WB_DBG_MODE_EN__SHIFT__VI          0x00000000
#define WB_DBG_MODE__WB_DBG_PXLRATE_ERROR__SHIFT__VI    0x00000008
#define WB_DBG_MODE__WB_DBG_SOURCE_WIDTH__SHIFT__VI     0x00000010
#define WB_DEBUG_CTRL__WB_DEBUG_EN__SHIFT__VI           0x00000000
#define WB_DEBUG_CTRL__WB_DEBUG_SEL__SHIFT__VI          0x00000006
#define WB_EC_CONFIG__DISPCLK_G_WBSCL_GATE_DIS__SHIFT__VI 0x00000002
#define WB_EC_CONFIG__DISPCLK_G_WBSCL_RAMP_DIS__SHIFT__VI 0x00000005
#define WB_EC_CONFIG__DISPCLK_G_WB_GATE_DIS__SHIFT__VI  0x00000001
#define WB_EC_CONFIG__DISPCLK_G_WB_RAMP_DIS__SHIFT__VI  0x00000004
#define WB_EC_CONFIG__DISPCLK_R_WB_GATE_DIS__SHIFT__VI  0x00000000
#define WB_EC_CONFIG__DISPCLK_R_WB_RAMP_DIS__SHIFT__VI  0x00000003
#define WB_EC_CONFIG__LB_MEM_PWR_STATE__SHIFT__VI       0x0000001c
#define WB_EC_CONFIG__LUT_MEM_PWR_STATE__SHIFT__VI      0x0000001e
#define WB_EC_CONFIG__WBSCL_LB_MEM_PWR_DIS__SHIFT__VI   0x00000010
#define WB_EC_CONFIG__WBSCL_LB_MEM_PWR_FORCE__SHIFT__VI 0x00000011
#define WB_EC_CONFIG__WBSCL_LB_MEM_PWR_MODE_SEL__SHIFT__VI 0x00000009
#define WB_EC_CONFIG__WBSCL_LB_MEM_PWR_STATE__SHIFT__VI 0x00000013
#define WB_EC_CONFIG__WB_LB_LS_DIS__SHIFT__VI           0x00000006
#define WB_EC_CONFIG__WB_LB_SD_DIS__SHIFT__VI           0x00000007
#define WB_EC_CONFIG__WB_LUT_LS_DIS__SHIFT__VI          0x00000008
#define WB_EC_CONFIG__WB_RAM_PW_SAVE_MODE__SHIFT__VI    0x00000017
#define WB_EC_CONFIG__WB_TEST_CLK_SEL__SHIFT__VI        0x0000000c
#define WB_ENABLE__WB_ENABLE__SHIFT__VI                 0x00000000
#define WB_HW_DEBUG__WB_HW_DEBUG__SHIFT__VI             0x00000000
#define WB_SOFT_RESET__WB_SOFT_RESET__SHIFT__VI         0x00000000
#define WD_DEBUG_REG10__donut_en_p1_q__SHIFT__VI        0x00000008
#define WD_DEBUG_REG10__donut_se_switch_p2__SHIFT__VI   0x00000009
#define WD_DEBUG_REG10__eop_p1_q__SHIFT__VI             0x0000000f
#define WD_DEBUG_REG10__eopg_p1_q__SHIFT__VI            0x0000000e
#define WD_DEBUG_REG10__is_event_p1_q__SHIFT__VI        0x0000000d
#define WD_DEBUG_REG10__last_donut_of_patch_p2__SHIFT__VI 0x0000000c
#define WD_DEBUG_REG10__last_donut_switch_p2__SHIFT__VI 0x0000000b
#define WD_DEBUG_REG10__patch_accum_q__SHIFT__VI        0x00000010
#define WD_DEBUG_REG10__patch_se_switch_p2__SHIFT__VI   0x0000000a
#define WD_DEBUG_REG10__pipe0_dr__SHIFT__VI             0x00000004
#define WD_DEBUG_REG10__pipe0_rtr__SHIFT__VI            0x00000006
#define WD_DEBUG_REG10__pipe1_dr__SHIFT__VI             0x00000005
#define WD_DEBUG_REG10__pipe1_rtr__SHIFT__VI            0x00000007
#define WD_DEBUG_REG10__ttp_pd_eop__SHIFT__VI           0x00000003
#define WD_DEBUG_REG10__ttp_pd_eopg__SHIFT__VI          0x00000002
#define WD_DEBUG_REG10__ttp_pd_is_event__SHIFT__VI      0x00000001
#define WD_DEBUG_REG10__ttp_pd_patch_rts__SHIFT__VI     0x00000000
#define WD_DEBUG_REG10__wd_te11_out_se0_fifo_empty__SHIFT__VI 0x00000019
#define WD_DEBUG_REG10__wd_te11_out_se0_fifo_full__SHIFT__VI 0x00000018
#define WD_DEBUG_REG10__wd_te11_out_se1_fifo_empty__SHIFT__VI 0x0000001b
#define WD_DEBUG_REG10__wd_te11_out_se1_fifo_full__SHIFT__VI 0x0000001a
#define WD_DEBUG_REG10__wd_te11_out_se2_fifo_empty__SHIFT__VI 0x0000001d
#define WD_DEBUG_REG10__wd_te11_out_se2_fifo_full__SHIFT__VI 0x0000001c
#define WD_DEBUG_REG10__wd_te11_out_se3_fifo_empty__SHIFT__VI 0x0000001f
#define WD_DEBUG_REG10__wd_te11_out_se3_fifo_full__SHIFT__VI 0x0000001e
#define WD_DEBUG_REG6__WD_IA_draw_eop__SHIFT__VI        0x00000000
#define WD_DEBUG_REG7__SE0VGT_WD_thdgrp_send_in__SHIFT__VI 0x00000000
#define WD_DEBUG_REG7__SE1VGT_WD_thdgrp_send_in__SHIFT__VI 0x00000004
#define WD_DEBUG_REG7__SPARE0__SHIFT__VI                0x00000004
#define WD_DEBUG_REG7__SPARE1__SHIFT__VI                0x00000008
#define WD_DEBUG_REG7__SPARE2__SHIFT__VI                0x0000000c
#define WD_DEBUG_REG7__SPARE3__SHIFT__VI                0x00000010
#define WD_DEBUG_REG7__SPARE4__SHIFT__VI                0x00000016
#define WD_DEBUG_REG7__SPARE5__SHIFT__VI                0x00000013
#define WD_DEBUG_REG7__SPARE6__SHIFT__VI                0x00000018
#define WD_DEBUG_REG7__arb_tfreq_tgroup_event__SHIFT__VI 0x0000001e
#define WD_DEBUG_REG7__arb_tfreq_tgroup_rts__SHIFT__VI  0x0000001d
#define WD_DEBUG_REG7__se0_thdgrp_eop__SHIFT__VI        0x00000015
#define WD_DEBUG_REG7__se0_thdgrp_is_event__SHIFT__VI   0x00000014
#define WD_DEBUG_REG7__se1_thdgrp_eop__SHIFT__VI        0x00000017
#define WD_DEBUG_REG7__se1_thdgrp_is_event__SHIFT__VI   0x00000016
#define WD_DEBUG_REG7__te11_arb_busy__SHIFT__VI         0x0000001f
#define WD_DEBUG_REG7__te11_arb_state_q__SHIFT__VI      0x00000010
#define WD_DEBUG_REG7__tfreq_arb_tgroup_rtr__SHIFT__VI  0x0000001c
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_empty__SHIFT__VI 0x00000002
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_full__SHIFT__VI 0x00000003
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_re__SHIFT__VI 0x00000001
#define WD_DEBUG_REG7__wd_arb_se1_input_fifo_empty__SHIFT__VI 0x00000006
#define WD_DEBUG_REG7__wd_arb_se1_input_fifo_full__SHIFT__VI 0x00000007
#define WD_DEBUG_REG7__wd_arb_se1_input_fifo_re__SHIFT__VI 0x00000005
#define WD_DEBUG_REG8__TC_WD_rdret_valid_in__SHIFT__VI  0x0000001f
#define WD_DEBUG_REG8__WD_TC_rdnfo_stall_out__SHIFT__VI 0x0000001e
#define WD_DEBUG_REG8__WD_TC_rdreq_send_out__SHIFT__VI  0x0000001d
#define WD_DEBUG_REG8__event_flag_p1_q__SHIFT__VI       0x00000012
#define WD_DEBUG_REG8__first_req_of_tg_p1_q__SHIFT__VI  0x0000001c
#define WD_DEBUG_REG8__last_req_of_tg_p2__SHIFT__VI     0x0000000b
#define WD_DEBUG_REG8__null_flag_p1_q__SHIFT__VI        0x00000013
#define WD_DEBUG_REG8__pipe0_dr__SHIFT__VI              0x00000000
#define WD_DEBUG_REG8__pipe0_rtr__SHIFT__VI             0x00000002
#define WD_DEBUG_REG8__pipe1_dr__SHIFT__VI              0x00000001
#define WD_DEBUG_REG8__pipe1_rtr__SHIFT__VI             0x00000003
#define WD_DEBUG_REG8__se0spi_wd_hs_done_cnt_q__SHIFT__VI 0x0000000c
#define WD_DEBUG_REG8__second_tf_ret_data_q__SHIFT__VI  0x0000001b
#define WD_DEBUG_REG8__tf_data_fifo_busy_q__SHIFT__VI   0x00000006
#define WD_DEBUG_REG8__tf_data_fifo_cnt_q__SHIFT__VI    0x00000014
#define WD_DEBUG_REG8__tf_data_fifo_rtr_q__SHIFT__VI    0x00000007
#define WD_DEBUG_REG8__tf_skid_fifo_empty__SHIFT__VI    0x00000008
#define WD_DEBUG_REG8__tf_skid_fifo_full__SHIFT__VI     0x00000009
#define WD_DEBUG_REG8__tfreq_tg_fifo_empty__SHIFT__VI   0x00000004
#define WD_DEBUG_REG8__tfreq_tg_fifo_full__SHIFT__VI    0x00000005
#define WD_DEBUG_REG8__wd_tc_rdreq_rtr_q__SHIFT__VI     0x0000000a
#define WD_DEBUG_REG9__SPARE0__SHIFT__VI                0x0000000b
#define WD_DEBUG_REG9__SPARE1__SHIFT__VI                0x0000001b
#define WD_DEBUG_REG9__SPARE2__SHIFT__VI                0x0000001c
#define WD_DEBUG_REG9__dynamic_hs_p0_q__SHIFT__VI       0x00000018
#define WD_DEBUG_REG9__event_or_null_flags_p0_q__SHIFT__VI 0x00000003
#define WD_DEBUG_REG9__first_fetch_of_tg_p0_q__SHIFT__VI 0x00000019
#define WD_DEBUG_REG9__last_patch_of_tg__SHIFT__VI      0x00000013
#define WD_DEBUG_REG9__mem_is_even__SHIFT__VI           0x0000001a
#define WD_DEBUG_REG9__pipe0_dr__SHIFT__VI              0x00000000
#define WD_DEBUG_REG9__pipe0_rtr__SHIFT__VI             0x00000004
#define WD_DEBUG_REG9__pipe1_rtr__SHIFT__VI             0x00000005
#define WD_DEBUG_REG9__pipe2_dr__SHIFT__VI              0x00000002
#define WD_DEBUG_REG9__pipe2_rtr__SHIFT__VI             0x00000007
#define WD_DEBUG_REG9__pipe4_dr__SHIFT__VI              0x0000001e
#define WD_DEBUG_REG9__pipe4_rtr__SHIFT__VI             0x0000001f
#define WD_DEBUG_REG9__pipec_tf_dr__SHIFT__VI           0x00000001
#define WD_DEBUG_REG9__pipec_tf_rtr__SHIFT__VI          0x00000006
#define WD_DEBUG_REG9__tf_fetch_state_q__SHIFT__VI      0x00000010
#define WD_DEBUG_REG9__tf_pointer_p0_q__SHIFT__VI       0x00000014
#define WD_DEBUG_REG9__ttp_patch_fifo_empty__SHIFT__VI  0x00000009
#define WD_DEBUG_REG9__ttp_patch_fifo_full__SHIFT__VI   0x00000008
#define WD_DEBUG_REG9__ttp_tf_fifo_empty__SHIFT__VI     0x0000000a
#define WD_QOS__DRAW_STALL__SHIFT__VI                   0x00000000
#define XDMA_AON_TEST_DEBUG_DATA__XDMA_AON_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define XDMA_AON_TEST_DEBUG_INDEX__XDMA_AON_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define XDMA_AON_TEST_DEBUG_INDEX__XDMA_AON_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008
#define XDMA_AON_TEST_DEBUG_INDEX__XDMA_DEBUG_OUT_EN__SHIFT__VI 0x0000000a
#define XDMA_AON_TEST_DEBUG_INDEX__XDMA_DEBUG_SEL__SHIFT__VI 0x00000009
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_GATE_DIS__SHIFT__VI 0x0000000f
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_0__SHIFT__VI 0x00000011
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_1__SHIFT__VI 0x00000012
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_2__SHIFT__VI 0x00000013
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_3__SHIFT__VI 0x00000014
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_4__SHIFT__VI 0x00000015
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_5__SHIFT__VI 0x00000016
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MSTAT_GATE_DIS__SHIFT__VI 0x00000018
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_SDYN_GATE_DIS__SHIFT__VI 0x00000017
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_SSTAT_GATE_DIS__SHIFT__VI 0x00000019
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_REG_GATE_DIS__SHIFT__VI 0x00000010
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_TURN_OFF_DELAY__SHIFT__VI 0x00000004
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_TURN_ON_DELAY__SHIFT__VI 0x00000000
#define XDMA_IF_BIF_STATUS__XDMA_IF_BIF_ERROR_CLEAR__SHIFT__VI 0x00000008
#define XDMA_IF_BIF_STATUS__XDMA_IF_BIF_ERROR_STATUS__SHIFT__VI 0x00000000
#define XDMA_IF_STATUS__XDMA_MC_PCIEWR_BUSY__SHIFT__VI  0x00000000
#define XDMA_INTERRUPT__XDMA_MSTR_MEM_URGENT_ACK__SHIFT__VI 0x0000000a
#define XDMA_INTERRUPT__XDMA_MSTR_MEM_URGENT_MASK__SHIFT__VI 0x00000009
#define XDMA_INTERRUPT__XDMA_MSTR_MEM_URGENT_STAT__SHIFT__VI 0x00000008
#define XDMA_INTERRUPT__XDMA_PERF_MEAS_ACK__SHIFT__VI   0x00000016
#define XDMA_INTERRUPT__XDMA_PERF_MEAS_MASK__SHIFT__VI  0x00000015
#define XDMA_INTERRUPT__XDMA_PERF_MEAS_STAT__SHIFT__VI  0x00000014
#define XDMA_INTERRUPT__XDMA_SLV_READ_URGENT_ACK__SHIFT__VI 0x00000012
#define XDMA_INTERRUPT__XDMA_SLV_READ_URGENT_MASK__SHIFT__VI 0x00000011
#define XDMA_INTERRUPT__XDMA_SLV_READ_URGENT_STAT__SHIFT__VI 0x00000010
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_ARRAY_MODE__SHIFT__VI 0x00000000
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_BANK_HEIGHT__SHIFT__VI 0x0000000a
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_BANK_WIDTH__SHIFT__VI 0x00000008
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_MACRO_TILE_ASPECT__SHIFT__VI 0x0000000c
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_NUM_BANKS__SHIFT__VI 0x00000014
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_TILE_SPLIT__SHIFT__VI 0x00000004
#define XDMA_LOCAL_SURFACE_TILING2__XDMA_LOCAL_MICRO_TILE_MODE__SHIFT__VI 0x00000014
#define XDMA_LOCAL_SURFACE_TILING2__XDMA_LOCAL_PIPE_CONFIG__SHIFT__VI 0x0000001b
#define XDMA_LOCAL_SURFACE_TILING2__XDMA_LOCAL_PIPE_INTERLEAVE_SIZE__SHIFT__VI 0x00000000
#define XDMA_MC_PCIE_CLIENT_CONFIG__XDMA_MC_PCIE_PRIV__SHIFT__VI 0x00000010
#define XDMA_MC_PCIE_CLIENT_CONFIG__XDMA_MC_PCIE_SWAP__SHIFT__VI 0x00000008
#define XDMA_MC_PCIE_CLIENT_CONFIG__XDMA_MC_PCIE_VMID__SHIFT__VI 0x0000000c
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_CORE_IDLE_STATE__SHIFT__VI 0x00000000
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_BIF_STATE__SHIFT__VI 0x0000001d
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_BIF_TRANS__SHIFT__VI 0x0000001f
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_IDLE_STATE__SHIFT__VI 0x00000002
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_PCIE_STATE__SHIFT__VI 0x00000013
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_PCIE_TRANS__SHIFT__VI 0x00000015
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_RD_STATE__SHIFT__VI 0x00000016
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_RD_TRANS__SHIFT__VI 0x00000019
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_WR_STATE__SHIFT__VI 0x0000001a
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_WR_TRANS__SHIFT__VI 0x0000001c
#define XDMA_MSTR_CACHE_BASE_ADDR_HIGH__XDMA_MSTR_CACHE_BASE_ADDR_HIGH__SHIFT__VI 0x00000000
#define XDMA_MSTR_CACHE_BASE_ADDR__XDMA_MSTR_CACHE_BASE_ADDR__SHIFT__VI 0x00000000
#define XDMA_MSTR_CACHE__XDMA_MSTR_CACHE_PITCH__SHIFT__VI 0x00000000
#define XDMA_MSTR_CACHE__XDMA_MSTR_CACHE_TLB_PG_STATE__SHIFT__VI 0x0000001d
#define XDMA_MSTR_CACHE__XDMA_MSTR_CACHE_TLB_PG_TRANS__SHIFT__VI 0x0000001f
#define XDMA_MSTR_CHANNEL_DIM__XDMA_MSTR_CHANNEL_HEIGHT__SHIFT__VI 0x00000010
#define XDMA_MSTR_CHANNEL_DIM__XDMA_MSTR_CHANNEL_WIDTH__SHIFT__VI 0x00000000
#define XDMA_MSTR_CHANNEL_START__XDMA_MSTR_CHANNEL_START_X__SHIFT__VI 0x00000000
#define XDMA_MSTR_CHANNEL_START__XDMA_MSTR_CHANNEL_START_Y__SHIFT__VI 0x00000010
#define XDMA_MSTR_CMD_URGENT_CNTL__XDMA_MSTR_CMD_CLIENT_STALL__SHIFT__VI 0x00000000
#define XDMA_MSTR_CMD_URGENT_CNTL__XDMA_MSTR_CMD_STALL_DELAY__SHIFT__VI 0x0000000c
#define XDMA_MSTR_CMD_URGENT_CNTL__XDMA_MSTR_CMD_URGENT_LEVEL__SHIFT__VI 0x00000008
#define XDMA_MSTR_CNTL__XDMA_MSTR_ALPHA_POSITION__SHIFT__VI 0x0000000c
#define XDMA_MSTR_CNTL__XDMA_MSTR_BIF_STALL_EN__SHIFT__VI 0x00000015
#define XDMA_MSTR_CNTL__XDMA_MSTR_DEBUG_MODE__SHIFT__VI 0x00000012
#define XDMA_MSTR_CNTL__XDMA_MSTR_ENABLE__SHIFT__VI     0x00000010
#define XDMA_MSTR_CNTL__XDMA_MSTR_MEM_READY__SHIFT__VI  0x0000000e
#define XDMA_MSTR_CNTL__XDMA_MSTR_SOFT_RESET__SHIFT__VI 0x00000014
#define XDMA_MSTR_HEIGHT__XDMA_MSTR_ACTIVE_HEIGHT__SHIFT__VI 0x00000000
#define XDMA_MSTR_HEIGHT__XDMA_MSTR_FRAME_HEIGHT__SHIFT__VI 0x00000010
#define XDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH__XDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH__SHIFT__VI 0x00000000
#define XDMA_MSTR_LOCAL_SURFACE_BASE_ADDR__XDMA_MSTR_LOCAL_SURFACE_BASE_ADDR__SHIFT__VI 0x00000000
#define XDMA_MSTR_LOCAL_SURFACE_PITCH__XDMA_MSTR_LOCAL_SURFACE_PITCH__SHIFT__VI 0x00000000
#define XDMA_MSTR_MEM_CLIENT_CONFIG__XDMA_MSTR_MEM_CLIENT_PRIV__SHIFT__VI 0x00000010
#define XDMA_MSTR_MEM_CLIENT_CONFIG__XDMA_MSTR_MEM_CLIENT_SWAP__SHIFT__VI 0x00000008
#define XDMA_MSTR_MEM_CLIENT_CONFIG__XDMA_MSTR_MEM_CLIENT_VMID__SHIFT__VI 0x0000000c
#define XDMA_MSTR_MEM_NACK_STATUS__XDMA_MSTR_MEM_NACK_CLR__SHIFT__VI 0x00000010
#define XDMA_MSTR_MEM_NACK_STATUS__XDMA_MSTR_MEM_NACK_TAG__SHIFT__VI 0x00000000
#define XDMA_MSTR_MEM_NACK_STATUS__XDMA_MSTR_MEM_NACK__SHIFT__VI 0x0000000c
#define XDMA_MSTR_MEM_URGENT_CNTL__XDMA_MSTR_MEM_CLIENT_STALL__SHIFT__VI 0x00000000
#define XDMA_MSTR_MEM_URGENT_CNTL__XDMA_MSTR_MEM_STALL_DELAY__SHIFT__VI 0x0000000c
#define XDMA_MSTR_MEM_URGENT_CNTL__XDMA_MSTR_MEM_URGENT_LEVEL__SHIFT__VI 0x00000008
#define XDMA_MSTR_MEM_URGENT_CNTL__XDMA_MSTR_MEM_URGENT_LIMIT__SHIFT__VI 0x00000004
#define XDMA_MSTR_MEM_URGENT_CNTL__XDMA_MSTR_MEM_URGENT_TIMER__SHIFT__VI 0x00000010
#define XDMA_MSTR_PCIE_NACK_STATUS__XDMA_MSTR_PCIE_NACK_CLR__SHIFT__VI 0x00000010
#define XDMA_MSTR_PCIE_NACK_STATUS__XDMA_MSTR_PCIE_NACK_TAG__SHIFT__VI 0x00000000
#define XDMA_MSTR_PCIE_NACK_STATUS__XDMA_MSTR_PCIE_NACK__SHIFT__VI 0x0000000c
#define XDMA_MSTR_PERFMEAS_CNTL__XDMA_MSTR_CACHE_BW_COUNTER_RST__SHIFT__VI 0x00000011
#define XDMA_MSTR_PERFMEAS_CNTL__XDMA_MSTR_CACHE_BW_MEAS_ITER__SHIFT__VI 0x00000000
#define XDMA_MSTR_PERFMEAS_CNTL__XDMA_MSTR_CACHE_BW_SEGID_SEL__SHIFT__VI 0x0000000c
#define XDMA_MSTR_PERFMEAS_CNTL__XDMA_MSTR_LT_COUNTER_RST__SHIFT__VI 0x0000001f
#define XDMA_MSTR_PERFMEAS_CNTL__XDMA_MSTR_LT_MEAS_ITER__SHIFT__VI 0x00000013
#define XDMA_MSTR_PERFMEAS_STATUS__XDMA_MSTR_PERFMEAS_DATA__SHIFT__VI 0x00000000
#define XDMA_MSTR_PERFMEAS_STATUS__XDMA_MSTR_PERFMEAS_INDEX_MODE__SHIFT__VI 0x0000001e
#define XDMA_MSTR_PERFMEAS_STATUS__XDMA_MSTR_PERFMEAS_INDEX__SHIFT__VI 0x00000018
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_CACHE_INVALIDATE__SHIFT__VI 0x0000000b
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_CACHE_LINES__SHIFT__VI 0x00000000
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_FLIP_MODE__SHIFT__VI 0x0000000f
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_GSL_GROUP_MASTER__SHIFT__VI 0x0000001f
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_HSYNC_GSL_GROUP__SHIFT__VI 0x0000001d
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_PIPE_ACTIVE__SHIFT__VI 0x00000018
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_PIPE_FLIP_PENDING__SHIFT__VI 0x0000001a
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_PIPE_FLUSHING__SHIFT__VI 0x00000019
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_PIPE_FRAME_MODE__SHIFT__VI 0x00000009
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_PIPE_SOFT_RESET__SHIFT__VI 0x0000000a
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_READ_REQUEST__SHIFT__VI 0x00000008
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_REQUEST_CHANNEL_ID__SHIFT__VI 0x0000000c
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_REQUEST_MIN__SHIFT__VI 0x00000010
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_SUPERAA_ENABLE__SHIFT__VI 0x0000001c
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_VSYNC_GSL_ENABLE__SHIFT__VI 0x0000001b
#define XDMA_MSTR_READ_COMMAND__XDMA_MSTR_REQUEST_PREFETCH__SHIFT__VI 0x00000010
#define XDMA_MSTR_READ_COMMAND__XDMA_MSTR_REQUEST_SIZE__SHIFT__VI 0x00000000
#define XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH__XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH__SHIFT__VI 0x00000000
#define XDMA_MSTR_REMOTE_GPU_ADDRESS__XDMA_MSTR_REMOTE_GPU_ADDRESS__SHIFT__VI 0x00000000
#define XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH__XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH__SHIFT__VI 0x00000000
#define XDMA_MSTR_REMOTE_SURFACE_BASE__XDMA_MSTR_REMOTE_SURFACE_BASE__SHIFT__VI 0x00000000
#define XDMA_MSTR_STATUS__XDMA_MSTR_STATUS_SELECT__SHIFT__VI 0x0000001c
#define XDMA_MSTR_STATUS__XDMA_MSTR_VCOUNT_CURRENT__SHIFT__VI 0x00000000
#define XDMA_MSTR_STATUS__XDMA_MSTR_WRITE_LINE_CURRENT__SHIFT__VI 0x00000010
#define XDMA_MSTR_VSYNC_GSL_CHECK__XDMA_MSTR_VSYNC_GSL_CHECK_SEL__SHIFT__VI 0x00000000
#define XDMA_MSTR_VSYNC_GSL_CHECK__XDMA_MSTR_VSYNC_GSL_CHECK_V_COUNT__SHIFT__VI 0x00000008
#define XDMA_PERF_MEAS_STATUS__XDMA_PERF_MEAS_STATUS__SHIFT__VI 0x00000000
#define XDMA_PG_CONTROL__XDMA_PG_CONTROL__SHIFT__VI     0x00000000
#define XDMA_PG_STATUS__XDMA_PGFSM_READ_READY__SHIFT__VI 0x00000018
#define XDMA_PG_STATUS__XDMA_SERDES_BUSY__SHIFT__VI     0x00000019
#define XDMA_PG_STATUS__XDMA_SERDES_RDATA__SHIFT__VI    0x00000000
#define XDMA_PG_STATUS__XDMA_SERDES_SMU_POWER_STATUS__SHIFT__VI 0x0000001a
#define XDMA_PG_WDATA__XDMA_PG_WDATA__SHIFT__VI         0x00000000
#define XDMA_RBBMIF_RDWR_CNTL__XDMA_RBBMIF_RDWR_DELAY__SHIFT__VI 0x00000000
#define XDMA_RBBMIF_RDWR_CNTL__XDMA_RBBMIF_RDWR_TIMEOUT_DIS__SHIFT__VI 0x00000003
#define XDMA_RBBMIF_RDWR_CNTL__XDMA_RBBMIF_TIMEOUT_DELAY__SHIFT__VI 0x0000000f
#define XDMA_SLV_CHANNEL_CNTL__XDMA_SLV_CHANNEL_ACTIVE__SHIFT__VI 0x00000018
#define XDMA_SLV_CHANNEL_CNTL__XDMA_SLV_CHANNEL_SOFT_RESET__SHIFT__VI 0x00000011
#define XDMA_SLV_CHANNEL_CNTL__XDMA_SLV_CHANNEL_WEIGHT__SHIFT__VI 0x00000000
#define XDMA_SLV_CHANNEL_CNTL__XDMA_SLV_STOP_TRANSFER__SHIFT__VI 0x00000010
#define XDMA_SLV_CNTL__XDMA_SLV_ACTIVE__SHIFT__VI       0x0000000a
#define XDMA_SLV_CNTL__XDMA_SLV_ALPHA_POSITION__SHIFT__VI 0x0000000c
#define XDMA_SLV_CNTL__XDMA_SLV_ENABLE__SHIFT__VI       0x00000010
#define XDMA_SLV_CNTL__XDMA_SLV_MEM_READY__SHIFT__VI    0x00000009
#define XDMA_SLV_CNTL__XDMA_SLV_READ_LAT_TEST_EN__SHIFT__VI 0x00000013
#define XDMA_SLV_CNTL__XDMA_SLV_READ_LINES__SHIFT__VI   0x00000000
#define XDMA_SLV_CNTL__XDMA_SLV_REQ_MAXED_OUT__SHIFT__VI 0x00000018
#define XDMA_SLV_CNTL__XDMA_SLV_SOFT_RESET__SHIFT__VI   0x00000014
#define XDMA_SLV_CNTL__XDMA_SLV_WB_BURST_RESET__SHIFT__VI 0x00000019
#define XDMA_SLV_FLIP_PENDING__XDMA_SLV_FLIP_PENDING__SHIFT__VI 0x00000000
#define XDMA_SLV_MEM_CLIENT_CONFIG__XDMA_SLV_MEM_CLIENT_PRIV__SHIFT__VI 0x00000010
#define XDMA_SLV_MEM_CLIENT_CONFIG__XDMA_SLV_MEM_CLIENT_SWAP__SHIFT__VI 0x00000008
#define XDMA_SLV_MEM_CLIENT_CONFIG__XDMA_SLV_MEM_CLIENT_VMID__SHIFT__VI 0x0000000c
#define XDMA_SLV_MEM_NACK_STATUS__XDMA_SLV_MEM_NACK_CLR__SHIFT__VI 0x0000001f
#define XDMA_SLV_MEM_NACK_STATUS__XDMA_SLV_MEM_NACK_TAG__SHIFT__VI 0x00000000
#define XDMA_SLV_MEM_NACK_STATUS__XDMA_SLV_MEM_NACK__SHIFT__VI 0x00000010
#define XDMA_SLV_PCIE_NACK_STATUS__XDMA_SLV_PCIE_NACK_CLR__SHIFT__VI 0x00000010
#define XDMA_SLV_PCIE_NACK_STATUS__XDMA_SLV_PCIE_NACK_TAG__SHIFT__VI 0x00000000
#define XDMA_SLV_PCIE_NACK_STATUS__XDMA_SLV_PCIE_NACK__SHIFT__VI 0x0000000c
#define XDMA_SLV_RDRET_BUF_STATUS__XDMA_SLV_RDRET_BUF_SIZE__SHIFT__VI 0x0000000c
#define XDMA_SLV_RDRET_BUF_STATUS__XDMA_SLV_RDRET_FREE_ENTRIES__SHIFT__VI 0x00000000
#define XDMA_SLV_RDRET_BUF_STATUS__XDMA_SLV_RDRET_PG_STATE__SHIFT__VI 0x00000016
#define XDMA_SLV_RDRET_BUF_STATUS__XDMA_SLV_RDRET_PG_TRANS__SHIFT__VI 0x00000018
#define XDMA_SLV_READ_LATENCY_AVE__XDMA_SLV_READ_LATENCY_ACC__SHIFT__VI 0x00000000
#define XDMA_SLV_READ_LATENCY_AVE__XDMA_SLV_READ_LATENCY_COUNT__SHIFT__VI 0x00000014
#define XDMA_SLV_READ_LATENCY_MINMAX__XDMA_SLV_READ_LATENCY_MAX__SHIFT__VI 0x00000010
#define XDMA_SLV_READ_LATENCY_MINMAX__XDMA_SLV_READ_LATENCY_MIN__SHIFT__VI 0x00000000
#define XDMA_SLV_READ_LATENCY_TIMER__XDMA_SLV_READ_LATENCY_TIMER__SHIFT__VI 0x00000000
#define XDMA_SLV_READ_URGENT_CNTL__XDMA_SLV_READ_CLIENT_STALL__SHIFT__VI 0x00000000
#define XDMA_SLV_READ_URGENT_CNTL__XDMA_SLV_READ_STALL_DELAY__SHIFT__VI 0x0000000c
#define XDMA_SLV_READ_URGENT_CNTL__XDMA_SLV_READ_URGENT_LEVEL__SHIFT__VI 0x00000008
#define XDMA_SLV_READ_URGENT_CNTL__XDMA_SLV_READ_URGENT_LIMIT__SHIFT__VI 0x00000004
#define XDMA_SLV_READ_URGENT_CNTL__XDMA_SLV_READ_URGENT_TIMER__SHIFT__VI 0x00000010
#define XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH__XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH__SHIFT__VI 0x00000000
#define XDMA_SLV_REMOTE_GPU_ADDRESS__XDMA_SLV_REMOTE_GPU_ADDRESS__SHIFT__VI 0x00000000
#define XDMA_SLV_SLS_PITCH__XDMA_SLV_SLS_PITCH__SHIFT__VI 0x00000000
#define XDMA_SLV_SLS_PITCH__XDMA_SLV_SLS_WIDTH__SHIFT__VI 0x00000010
#define XDMA_SLV_WB_RATE_CNTL__XDMA_SLV_WB_BURST_PERIOD__SHIFT__VI 0x00000010
#define XDMA_SLV_WB_RATE_CNTL__XDMA_SLV_WB_BURST_SIZE__SHIFT__VI 0x00000000
#define XDMA_SLV_WRITE_URGENT_CNTL__XDMA_SLV_WRITE_STALL_DELAY__SHIFT__VI 0x0000000c
#define XDMA_SLV_WRITE_URGENT_CNTL__XDMA_SLV_WRITE_STALL__SHIFT__VI 0x00000000
#define XDMA_SLV_WRITE_URGENT_CNTL__XDMA_SLV_WRITE_URGENT_LEVEL__SHIFT__VI 0x00000008
#define XDMA_TEST_DEBUG_DATA__XDMA_TEST_DEBUG_DATA__SHIFT__VI 0x00000000
#define XDMA_TEST_DEBUG_INDEX__XDMA_TEST_DEBUG_INDEX__SHIFT__VI 0x00000000
#define XDMA_TEST_DEBUG_INDEX__XDMA_TEST_DEBUG_WRITE_EN__SHIFT__VI 0x00000008

#endif // __SI__CI__VIshift_HEADER
