Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  3 19:55:23 2021
| Host         : Thomas-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.697        0.000                      0                  225        0.119        0.000                      0                  225        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.697        0.000                      0                  225        0.119        0.000                      0                  225        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.378ns (44.614%)  route 2.952ns (55.386%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.708     5.310    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  i0/current_state1_reg[30]/Q
                         net (fo=3, routed)           0.971     6.738    i0/current_state1_reg[30]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.862 r  i0/current_state2[0]_i_14/O
                         net (fo=2, routed)           1.026     7.888    i0/current_state2[0]_i_14_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     8.012 r  i0/current_state1[0]_i_10/O
                         net (fo=1, routed)           0.955     8.966    i0/current_state1[0]_i_10_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.090 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     9.090    i0/current_state1[0]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.622 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  i0/current_state1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.640    i0/current_state1_reg[28]_i_1_n_6
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[29]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.062    15.337    i0/current_state1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 2.264ns (43.404%)  route 2.952ns (56.596%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.708     5.310    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  i0/current_state1_reg[30]/Q
                         net (fo=3, routed)           0.971     6.738    i0/current_state1_reg[30]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.862 r  i0/current_state2[0]_i_14/O
                         net (fo=2, routed)           1.026     7.888    i0/current_state2[0]_i_14_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     8.012 r  i0/current_state1[0]_i_10/O
                         net (fo=1, routed)           0.955     8.966    i0/current_state1[0]_i_10_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.090 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     9.090    i0/current_state1[0]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.622 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.526 r  i0/current_state1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.526    i0/current_state1_reg[24]_i_1_n_6
    SLICE_X3Y106         FDRE                                         r  i0/current_state1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.589    15.011    i0/CLK
    SLICE_X3Y106         FDRE                                         r  i0/current_state1_reg[25]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    i0/current_state1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 2.283ns (43.609%)  route 2.952ns (56.391%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.708     5.310    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  i0/current_state1_reg[30]/Q
                         net (fo=3, routed)           0.971     6.738    i0/current_state1_reg[30]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.862 r  i0/current_state2[0]_i_14/O
                         net (fo=2, routed)           1.026     7.888    i0/current_state2[0]_i_14_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     8.012 r  i0/current_state1[0]_i_10/O
                         net (fo=1, routed)           0.955     8.966    i0/current_state1[0]_i_10_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.090 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     9.090    i0/current_state1[0]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.622 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.545 r  i0/current_state1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.545    i0/current_state1_reg[28]_i_1_n_5
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.062    15.337    i0/current_state1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 2.243ns (43.175%)  route 2.952ns (56.825%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.708     5.310    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  i0/current_state1_reg[30]/Q
                         net (fo=3, routed)           0.971     6.738    i0/current_state1_reg[30]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.862 r  i0/current_state2[0]_i_14/O
                         net (fo=2, routed)           1.026     7.888    i0/current_state2[0]_i_14_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     8.012 r  i0/current_state1[0]_i_10/O
                         net (fo=1, routed)           0.955     8.966    i0/current_state1[0]_i_10_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.090 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     9.090    i0/current_state1[0]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.622 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.505 r  i0/current_state1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.505    i0/current_state1_reg[24]_i_1_n_4
    SLICE_X3Y106         FDRE                                         r  i0/current_state1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.589    15.011    i0/CLK
    SLICE_X3Y106         FDRE                                         r  i0/current_state1_reg[27]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    i0/current_state1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.267ns (43.436%)  route 2.952ns (56.563%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.708     5.310    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  i0/current_state1_reg[30]/Q
                         net (fo=3, routed)           0.971     6.738    i0/current_state1_reg[30]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.862 r  i0/current_state2[0]_i_14/O
                         net (fo=2, routed)           1.026     7.888    i0/current_state2[0]_i_14_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     8.012 r  i0/current_state1[0]_i_10/O
                         net (fo=1, routed)           0.955     8.966    i0/current_state1[0]_i_10_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.090 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     9.090    i0/current_state1[0]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.622 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.306    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.529 r  i0/current_state1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.529    i0/current_state1_reg[28]_i_1_n_7
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[28]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.062    15.337    i0/current_state1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 2.169ns (42.354%)  route 2.952ns (57.646%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.708     5.310    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  i0/current_state1_reg[30]/Q
                         net (fo=3, routed)           0.971     6.738    i0/current_state1_reg[30]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.862 r  i0/current_state2[0]_i_14/O
                         net (fo=2, routed)           1.026     7.888    i0/current_state2[0]_i_14_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     8.012 r  i0/current_state1[0]_i_10/O
                         net (fo=1, routed)           0.955     8.966    i0/current_state1[0]_i_10_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.090 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     9.090    i0/current_state1[0]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.622 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.431 r  i0/current_state1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.431    i0/current_state1_reg[24]_i_1_n_5
    SLICE_X3Y106         FDRE                                         r  i0/current_state1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.589    15.011    i0/CLK
    SLICE_X3Y106         FDRE                                         r  i0/current_state1_reg[26]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    i0/current_state1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.153ns (42.173%)  route 2.952ns (57.827%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.708     5.310    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  i0/current_state1_reg[30]/Q
                         net (fo=3, routed)           0.971     6.738    i0/current_state1_reg[30]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.862 r  i0/current_state2[0]_i_14/O
                         net (fo=2, routed)           1.026     7.888    i0/current_state2[0]_i_14_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     8.012 r  i0/current_state1[0]_i_10/O
                         net (fo=1, routed)           0.955     8.966    i0/current_state1[0]_i_10_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.090 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     9.090    i0/current_state1[0]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.622 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.415 r  i0/current_state1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.415    i0/current_state1_reg[24]_i_1_n_7
    SLICE_X3Y106         FDRE                                         r  i0/current_state1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.589    15.011    i0/CLK
    SLICE_X3Y106         FDRE                                         r  i0/current_state1_reg[24]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    i0/current_state1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 2.150ns (42.139%)  route 2.952ns (57.861%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.708     5.310    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  i0/current_state1_reg[30]/Q
                         net (fo=3, routed)           0.971     6.738    i0/current_state1_reg[30]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.862 r  i0/current_state2[0]_i_14/O
                         net (fo=2, routed)           1.026     7.888    i0/current_state2[0]_i_14_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     8.012 r  i0/current_state1[0]_i_10/O
                         net (fo=1, routed)           0.955     8.966    i0/current_state1[0]_i_10_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.090 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     9.090    i0/current_state1[0]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.622 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.412 r  i0/current_state1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.412    i0/current_state1_reg[20]_i_1_n_6
    SLICE_X3Y105         FDRE                                         r  i0/current_state1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.589    15.011    i0/CLK
    SLICE_X3Y105         FDRE                                         r  i0/current_state1_reg[21]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    i0/current_state1_reg[21]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 2.129ns (41.900%)  route 2.952ns (58.100%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.708     5.310    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  i0/current_state1_reg[30]/Q
                         net (fo=3, routed)           0.971     6.738    i0/current_state1_reg[30]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.862 r  i0/current_state2[0]_i_14/O
                         net (fo=2, routed)           1.026     7.888    i0/current_state2[0]_i_14_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     8.012 r  i0/current_state1[0]_i_10/O
                         net (fo=1, routed)           0.955     8.966    i0/current_state1[0]_i_10_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.090 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     9.090    i0/current_state1[0]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.622 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.391 r  i0/current_state1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.391    i0/current_state1_reg[20]_i_1_n_4
    SLICE_X3Y105         FDRE                                         r  i0/current_state1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.589    15.011    i0/CLK
    SLICE_X3Y105         FDRE                                         r  i0/current_state1_reg[23]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    i0/current_state1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 2.055ns (41.042%)  route 2.952ns (58.958%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.708     5.310    i0/CLK
    SLICE_X3Y107         FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  i0/current_state1_reg[30]/Q
                         net (fo=3, routed)           0.971     6.738    i0/current_state1_reg[30]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.862 r  i0/current_state2[0]_i_14/O
                         net (fo=2, routed)           1.026     7.888    i0/current_state2[0]_i_14_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     8.012 r  i0/current_state1[0]_i_10/O
                         net (fo=1, routed)           0.955     8.966    i0/current_state1[0]_i_10_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.090 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     9.090    i0/current_state1[0]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.622 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.078    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.317 r  i0/current_state1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.317    i0/current_state1_reg[20]_i_1_n_5
    SLICE_X3Y105         FDRE                                         r  i0/current_state1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.589    15.011    i0/CLK
    SLICE_X3Y105         FDRE                                         r  i0/current_state1_reg[22]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    i0/current_state1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.604     1.523    i0/CLK
    SLICE_X4Y99          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.797    i0/current_state2_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.957 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  i0/current_state2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    i0/current_state2_reg[8]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  i0/current_state2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.868     2.034    i0/CLK
    SLICE_X4Y100         FDRE                                         r  i0/current_state2_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    i0/current_state2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.604     1.523    i0/CLK
    SLICE_X4Y99          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.797    i0/current_state2_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.957 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  i0/current_state2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    i0/current_state2_reg[8]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  i0/current_state2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.868     2.034    i0/CLK
    SLICE_X4Y100         FDRE                                         r  i0/current_state2_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    i0/current_state2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BTNR_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  BTNR_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  BTNR_state_reg/Q
                         net (fo=3, routed)           0.073     1.736    BTNR_state
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  direction_i_1/O
                         net (fo=1, routed)           0.000     1.781    direction_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  direction_reg/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.092     1.627    direction_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.604     1.523    i0/CLK
    SLICE_X4Y99          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.797    i0/current_state2_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.957 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.048 r  i0/current_state2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    i0/current_state2_reg[8]_i_1_n_4
    SLICE_X4Y100         FDRE                                         r  i0/current_state2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.868     2.034    i0/CLK
    SLICE_X4Y100         FDRE                                         r  i0/current_state2_reg[11]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    i0/current_state2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.604     1.523    i0/CLK
    SLICE_X4Y99          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.797    i0/current_state2_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.957 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  i0/current_state2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    i0/current_state2_reg[8]_i_1_n_6
    SLICE_X4Y100         FDRE                                         r  i0/current_state2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.868     2.034    i0/CLK
    SLICE_X4Y100         FDRE                                         r  i0/current_state2_reg[9]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    i0/current_state2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.604     1.523    i0/CLK
    SLICE_X4Y99          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.797    i0/current_state2_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.957 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.051 r  i0/current_state2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.051    i0/current_state2_reg[12]_i_1_n_7
    SLICE_X4Y101         FDRE                                         r  i0/current_state2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.868     2.034    i0/CLK
    SLICE_X4Y101         FDRE                                         r  i0/current_state2_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    i0/current_state2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.604     1.523    i0/CLK
    SLICE_X4Y99          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.797    i0/current_state2_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.957 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.062 r  i0/current_state2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.062    i0/current_state2_reg[12]_i_1_n_5
    SLICE_X4Y101         FDRE                                         r  i0/current_state2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.868     2.034    i0/CLK
    SLICE_X4Y101         FDRE                                         r  i0/current_state2_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    i0/current_state2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 BTNL_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            active_seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  BTNL_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  BTNL_state_reg/Q
                         net (fo=4, routed)           0.110     1.773    BTNL_state
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.818 r  active_seg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    active_seg[0]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  active_seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  active_seg_reg[0]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.092     1.627    active_seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.291%)  route 0.134ns (23.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.604     1.523    i0/CLK
    SLICE_X4Y99          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.797    i0/current_state2_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.957 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.087 r  i0/current_state2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.087    i0/current_state2_reg[12]_i_1_n_6
    SLICE_X4Y101         FDRE                                         r  i0/current_state2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.868     2.034    i0/CLK
    SLICE_X4Y101         FDRE                                         r  i0/current_state2_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    i0/current_state2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.291%)  route 0.134ns (23.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.604     1.523    i0/CLK
    SLICE_X4Y99          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.797    i0/current_state2_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.957 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.087 r  i0/current_state2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.087    i0/current_state2_reg[12]_i_1_n_4
    SLICE_X4Y101         FDRE                                         r  i0/current_state2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.868     2.034    i0/CLK
    SLICE_X4Y101         FDRE                                         r  i0/current_state2_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    i0/current_state2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     BTNL_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     BTNR_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     active_seg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     active_seg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     active_seg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     combination_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     combination_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     combination_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     combination_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     BTNL_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     BTNR_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     active_seg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     active_seg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     active_seg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     combination_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     combination_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     combination_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     combination_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     combination_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     BTNL_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     BTNL_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     BTNR_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     BTNR_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     active_seg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     active_seg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     active_seg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     active_seg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     active_seg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     active_seg_reg[2]/C



