
motorcontrolG4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012a5c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015c0  08012c40  08012c40  00022c40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014200  08014200  00030200  2**0
                  CONTENTS
  4 .ARM          00000008  08014200  08014200  00024200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014208  08014208  00030200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014208  08014208  00024208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801420c  0801420c  0002420c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08014210  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009234  20000200  08014410  00030200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20009434  08014410  00039434  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002811f  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000541b  00000000  00000000  0005834f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ec8  00000000  00000000  0005d770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c98  00000000  00000000  0005f638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e705  00000000  00000000  000612d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027568  00000000  00000000  0008f9d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011e333  00000000  00000000  000b6f3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001d5270  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009c28  00000000  00000000  001d52c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012c24 	.word	0x08012c24

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	08012c24 	.word	0x08012c24

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08c      	sub	sp, #48	; 0x30
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2220      	movs	r2, #32
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f00c fd6f 	bl	800db44 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001066:	4b32      	ldr	r3, [pc, #200]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001068:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800106c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800106e:	4b30      	ldr	r3, [pc, #192]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001070:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001074:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001076:	4b2e      	ldr	r3, [pc, #184]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800107c:	4b2c      	ldr	r3, [pc, #176]	; (8001130 <MX_ADC1_Init+0xe8>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001082:	4b2b      	ldr	r3, [pc, #172]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001088:	4b29      	ldr	r3, [pc, #164]	; (8001130 <MX_ADC1_Init+0xe8>)
 800108a:	2200      	movs	r2, #0
 800108c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800108e:	4b28      	ldr	r3, [pc, #160]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001090:	2204      	movs	r2, #4
 8001092:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001094:	4b26      	ldr	r3, [pc, #152]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001096:	2200      	movs	r2, #0
 8001098:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800109a:	4b25      	ldr	r3, [pc, #148]	; (8001130 <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80010a0:	4b23      	ldr	r3, [pc, #140]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a6:	4b22      	ldr	r3, [pc, #136]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ae:	4b20      	ldr	r3, [pc, #128]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010b4:	4b1e      	ldr	r3, [pc, #120]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ba:	4b1d      	ldr	r3, [pc, #116]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010bc:	2200      	movs	r2, #0
 80010be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010c2:	4b1b      	ldr	r3, [pc, #108]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010c8:	4b19      	ldr	r3, [pc, #100]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010d0:	4817      	ldr	r0, [pc, #92]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010d2:	f005 f991 	bl	80063f8 <HAL_ADC_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010dc:	f003 fe4d 	bl	8004d7a <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010e0:	2300      	movs	r3, #0
 80010e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010e8:	4619      	mov	r1, r3
 80010ea:	4811      	ldr	r0, [pc, #68]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010ec:	f006 fa06 	bl	80074fc <HAL_ADCEx_MultiModeConfigChannel>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010f6:	f003 fe40 	bl	8004d7a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	; (8001134 <MX_ADC1_Init+0xec>)
 80010fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010fe:	2306      	movs	r3, #6
 8001100:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001106:	237f      	movs	r3, #127	; 0x7f
 8001108:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800110a:	2304      	movs	r3, #4
 800110c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	4619      	mov	r1, r3
 8001116:	4806      	ldr	r0, [pc, #24]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001118:	f005 fd28 	bl	8006b6c <HAL_ADC_ConfigChannel>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001122:	f003 fe2a 	bl	8004d7a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	3730      	adds	r7, #48	; 0x30
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	2000021c 	.word	0x2000021c
 8001134:	32601000 	.word	0x32601000

08001138 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800113e:	463b      	mov	r3, r7
 8001140:	2220      	movs	r2, #32
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f00c fcfd 	bl	800db44 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800114a:	4b2b      	ldr	r3, [pc, #172]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800114c:	4a2b      	ldr	r2, [pc, #172]	; (80011fc <MX_ADC2_Init+0xc4>)
 800114e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001150:	4b29      	ldr	r3, [pc, #164]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001152:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001156:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001158:	4b27      	ldr	r3, [pc, #156]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800115a:	2200      	movs	r2, #0
 800115c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800115e:	4b26      	ldr	r3, [pc, #152]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001160:	2200      	movs	r2, #0
 8001162:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001164:	4b24      	ldr	r3, [pc, #144]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001166:	2200      	movs	r2, #0
 8001168:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800116a:	4b23      	ldr	r3, [pc, #140]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800116c:	2200      	movs	r2, #0
 800116e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001170:	4b21      	ldr	r3, [pc, #132]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001172:	2204      	movs	r2, #4
 8001174:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001176:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001178:	2200      	movs	r2, #0
 800117a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800117c:	4b1e      	ldr	r3, [pc, #120]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800117e:	2200      	movs	r2, #0
 8001180:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001182:	4b1d      	ldr	r3, [pc, #116]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001184:	2201      	movs	r2, #1
 8001186:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001188:	4b1b      	ldr	r3, [pc, #108]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800118a:	2200      	movs	r2, #0
 800118c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001190:	4b19      	ldr	r3, [pc, #100]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001192:	2200      	movs	r2, #0
 8001194:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001196:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001198:	2200      	movs	r2, #0
 800119a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800119c:	4b16      	ldr	r3, [pc, #88]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011a4:	4b14      	ldr	r3, [pc, #80]	; (80011f8 <MX_ADC2_Init+0xc0>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80011aa:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <MX_ADC2_Init+0xc0>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011b2:	4811      	ldr	r0, [pc, #68]	; (80011f8 <MX_ADC2_Init+0xc0>)
 80011b4:	f005 f920 	bl	80063f8 <HAL_ADC_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80011be:	f003 fddc 	bl	8004d7a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80011c2:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <MX_ADC2_Init+0xc8>)
 80011c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011c6:	2306      	movs	r3, #6
 80011c8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011ce:	237f      	movs	r3, #127	; 0x7f
 80011d0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011d2:	2304      	movs	r3, #4
 80011d4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011da:	463b      	mov	r3, r7
 80011dc:	4619      	mov	r1, r3
 80011de:	4806      	ldr	r0, [pc, #24]	; (80011f8 <MX_ADC2_Init+0xc0>)
 80011e0:	f005 fcc4 	bl	8006b6c <HAL_ADC_ConfigChannel>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80011ea:	f003 fdc6 	bl	8004d7a <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80011ee:	bf00      	nop
 80011f0:	3720      	adds	r7, #32
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000288 	.word	0x20000288
 80011fc:	50000100 	.word	0x50000100
 8001200:	32601000 	.word	0x32601000

08001204 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b08c      	sub	sp, #48	; 0x30
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800120a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	2220      	movs	r2, #32
 800121a:	2100      	movs	r1, #0
 800121c:	4618      	mov	r0, r3
 800121e:	f00c fc91 	bl	800db44 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001222:	4b31      	ldr	r3, [pc, #196]	; (80012e8 <MX_ADC3_Init+0xe4>)
 8001224:	4a31      	ldr	r2, [pc, #196]	; (80012ec <MX_ADC3_Init+0xe8>)
 8001226:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001228:	4b2f      	ldr	r3, [pc, #188]	; (80012e8 <MX_ADC3_Init+0xe4>)
 800122a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800122e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001230:	4b2d      	ldr	r3, [pc, #180]	; (80012e8 <MX_ADC3_Init+0xe4>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001236:	4b2c      	ldr	r3, [pc, #176]	; (80012e8 <MX_ADC3_Init+0xe4>)
 8001238:	2200      	movs	r2, #0
 800123a:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 800123c:	4b2a      	ldr	r3, [pc, #168]	; (80012e8 <MX_ADC3_Init+0xe4>)
 800123e:	2200      	movs	r2, #0
 8001240:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001242:	4b29      	ldr	r3, [pc, #164]	; (80012e8 <MX_ADC3_Init+0xe4>)
 8001244:	2200      	movs	r2, #0
 8001246:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001248:	4b27      	ldr	r3, [pc, #156]	; (80012e8 <MX_ADC3_Init+0xe4>)
 800124a:	2204      	movs	r2, #4
 800124c:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800124e:	4b26      	ldr	r3, [pc, #152]	; (80012e8 <MX_ADC3_Init+0xe4>)
 8001250:	2200      	movs	r2, #0
 8001252:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001254:	4b24      	ldr	r3, [pc, #144]	; (80012e8 <MX_ADC3_Init+0xe4>)
 8001256:	2200      	movs	r2, #0
 8001258:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 800125a:	4b23      	ldr	r3, [pc, #140]	; (80012e8 <MX_ADC3_Init+0xe4>)
 800125c:	2201      	movs	r2, #1
 800125e:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001260:	4b21      	ldr	r3, [pc, #132]	; (80012e8 <MX_ADC3_Init+0xe4>)
 8001262:	2200      	movs	r2, #0
 8001264:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001268:	4b1f      	ldr	r3, [pc, #124]	; (80012e8 <MX_ADC3_Init+0xe4>)
 800126a:	2200      	movs	r2, #0
 800126c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800126e:	4b1e      	ldr	r3, [pc, #120]	; (80012e8 <MX_ADC3_Init+0xe4>)
 8001270:	2200      	movs	r2, #0
 8001272:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001274:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <MX_ADC3_Init+0xe4>)
 8001276:	2200      	movs	r2, #0
 8001278:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800127c:	4b1a      	ldr	r3, [pc, #104]	; (80012e8 <MX_ADC3_Init+0xe4>)
 800127e:	2200      	movs	r2, #0
 8001280:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001282:	4b19      	ldr	r3, [pc, #100]	; (80012e8 <MX_ADC3_Init+0xe4>)
 8001284:	2200      	movs	r2, #0
 8001286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800128a:	4817      	ldr	r0, [pc, #92]	; (80012e8 <MX_ADC3_Init+0xe4>)
 800128c:	f005 f8b4 	bl	80063f8 <HAL_ADC_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 8001296:	f003 fd70 	bl	8004d7a <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800129a:	2300      	movs	r3, #0
 800129c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 800129e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a2:	4619      	mov	r1, r3
 80012a4:	4810      	ldr	r0, [pc, #64]	; (80012e8 <MX_ADC3_Init+0xe4>)
 80012a6:	f006 f929 	bl	80074fc <HAL_ADCEx_MultiModeConfigChannel>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 80012b0:	f003 fd63 	bl	8004d7a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80012b4:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <MX_ADC3_Init+0xec>)
 80012b6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012b8:	2306      	movs	r3, #6
 80012ba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012c0:	237f      	movs	r3, #127	; 0x7f
 80012c2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012c4:	2304      	movs	r3, #4
 80012c6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	4619      	mov	r1, r3
 80012d0:	4805      	ldr	r0, [pc, #20]	; (80012e8 <MX_ADC3_Init+0xe4>)
 80012d2:	f005 fc4b 	bl	8006b6c <HAL_ADC_ConfigChannel>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 80012dc:	f003 fd4d 	bl	8004d7a <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80012e0:	bf00      	nop
 80012e2:	3730      	adds	r7, #48	; 0x30
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	200002f4 	.word	0x200002f4
 80012ec:	50000400 	.word	0x50000400
 80012f0:	32601000 	.word	0x32601000

080012f4 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012fa:	463b      	mov	r3, r7
 80012fc:	2220      	movs	r2, #32
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f00c fc1f 	bl	800db44 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8001306:	4b2b      	ldr	r3, [pc, #172]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001308:	4a2b      	ldr	r2, [pc, #172]	; (80013b8 <MX_ADC4_Init+0xc4>)
 800130a:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800130c:	4b29      	ldr	r3, [pc, #164]	; (80013b4 <MX_ADC4_Init+0xc0>)
 800130e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001312:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8001314:	4b27      	ldr	r3, [pc, #156]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001316:	2200      	movs	r2, #0
 8001318:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800131a:	4b26      	ldr	r3, [pc, #152]	; (80013b4 <MX_ADC4_Init+0xc0>)
 800131c:	2200      	movs	r2, #0
 800131e:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8001320:	4b24      	ldr	r3, [pc, #144]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001322:	2200      	movs	r2, #0
 8001324:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001326:	4b23      	ldr	r3, [pc, #140]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001328:	2200      	movs	r2, #0
 800132a:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800132c:	4b21      	ldr	r3, [pc, #132]	; (80013b4 <MX_ADC4_Init+0xc0>)
 800132e:	2204      	movs	r2, #4
 8001330:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8001332:	4b20      	ldr	r3, [pc, #128]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001334:	2200      	movs	r2, #0
 8001336:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 8001338:	4b1e      	ldr	r3, [pc, #120]	; (80013b4 <MX_ADC4_Init+0xc0>)
 800133a:	2200      	movs	r2, #0
 800133c:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 1;
 800133e:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001340:	2201      	movs	r2, #1
 8001342:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001344:	4b1b      	ldr	r3, [pc, #108]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001346:	2200      	movs	r2, #0
 8001348:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800134c:	4b19      	ldr	r3, [pc, #100]	; (80013b4 <MX_ADC4_Init+0xc0>)
 800134e:	2200      	movs	r2, #0
 8001350:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001352:	4b18      	ldr	r3, [pc, #96]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001354:	2200      	movs	r2, #0
 8001356:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = DISABLE;
 8001358:	4b16      	ldr	r3, [pc, #88]	; (80013b4 <MX_ADC4_Init+0xc0>)
 800135a:	2200      	movs	r2, #0
 800135c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001360:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001362:	2200      	movs	r2, #0
 8001364:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001366:	4b13      	ldr	r3, [pc, #76]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001368:	2200      	movs	r2, #0
 800136a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800136e:	4811      	ldr	r0, [pc, #68]	; (80013b4 <MX_ADC4_Init+0xc0>)
 8001370:	f005 f842 	bl	80063f8 <HAL_ADC_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_ADC4_Init+0x8a>
  {
    Error_Handler();
 800137a:	f003 fcfe 	bl	8004d7a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800137e:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <MX_ADC4_Init+0xc8>)
 8001380:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001382:	2306      	movs	r3, #6
 8001384:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001386:	2300      	movs	r3, #0
 8001388:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800138a:	237f      	movs	r3, #127	; 0x7f
 800138c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800138e:	2304      	movs	r3, #4
 8001390:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001392:	2300      	movs	r3, #0
 8001394:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001396:	463b      	mov	r3, r7
 8001398:	4619      	mov	r1, r3
 800139a:	4806      	ldr	r0, [pc, #24]	; (80013b4 <MX_ADC4_Init+0xc0>)
 800139c:	f005 fbe6 	bl	8006b6c <HAL_ADC_ConfigChannel>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_ADC4_Init+0xb6>
  {
    Error_Handler();
 80013a6:	f003 fce8 	bl	8004d7a <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 80013aa:	bf00      	nop
 80013ac:	3720      	adds	r7, #32
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000360 	.word	0x20000360
 80013b8:	50000500 	.word	0x50000500
 80013bc:	0c900008 	.word	0x0c900008

080013c0 <MX_ADC5_Init>:
/* ADC5 init function */
void MX_ADC5_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b088      	sub	sp, #32
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013c6:	463b      	mov	r3, r7
 80013c8:	2220      	movs	r2, #32
 80013ca:	2100      	movs	r1, #0
 80013cc:	4618      	mov	r0, r3
 80013ce:	f00c fbb9 	bl	800db44 <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 80013d2:	4b2b      	ldr	r3, [pc, #172]	; (8001480 <MX_ADC5_Init+0xc0>)
 80013d4:	4a2b      	ldr	r2, [pc, #172]	; (8001484 <MX_ADC5_Init+0xc4>)
 80013d6:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013d8:	4b29      	ldr	r3, [pc, #164]	; (8001480 <MX_ADC5_Init+0xc0>)
 80013da:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80013de:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 80013e0:	4b27      	ldr	r3, [pc, #156]	; (8001480 <MX_ADC5_Init+0xc0>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013e6:	4b26      	ldr	r3, [pc, #152]	; (8001480 <MX_ADC5_Init+0xc0>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 80013ec:	4b24      	ldr	r3, [pc, #144]	; (8001480 <MX_ADC5_Init+0xc0>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013f2:	4b23      	ldr	r3, [pc, #140]	; (8001480 <MX_ADC5_Init+0xc0>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013f8:	4b21      	ldr	r3, [pc, #132]	; (8001480 <MX_ADC5_Init+0xc0>)
 80013fa:	2204      	movs	r2, #4
 80013fc:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 80013fe:	4b20      	ldr	r3, [pc, #128]	; (8001480 <MX_ADC5_Init+0xc0>)
 8001400:	2200      	movs	r2, #0
 8001402:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = DISABLE;
 8001404:	4b1e      	ldr	r3, [pc, #120]	; (8001480 <MX_ADC5_Init+0xc0>)
 8001406:	2200      	movs	r2, #0
 8001408:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 1;
 800140a:	4b1d      	ldr	r3, [pc, #116]	; (8001480 <MX_ADC5_Init+0xc0>)
 800140c:	2201      	movs	r2, #1
 800140e:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 8001410:	4b1b      	ldr	r3, [pc, #108]	; (8001480 <MX_ADC5_Init+0xc0>)
 8001412:	2200      	movs	r2, #0
 8001414:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001418:	4b19      	ldr	r3, [pc, #100]	; (8001480 <MX_ADC5_Init+0xc0>)
 800141a:	2200      	movs	r2, #0
 800141c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800141e:	4b18      	ldr	r3, [pc, #96]	; (8001480 <MX_ADC5_Init+0xc0>)
 8001420:	2200      	movs	r2, #0
 8001422:	631a      	str	r2, [r3, #48]	; 0x30
  hadc5.Init.DMAContinuousRequests = DISABLE;
 8001424:	4b16      	ldr	r3, [pc, #88]	; (8001480 <MX_ADC5_Init+0xc0>)
 8001426:	2200      	movs	r2, #0
 8001428:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800142c:	4b14      	ldr	r3, [pc, #80]	; (8001480 <MX_ADC5_Init+0xc0>)
 800142e:	2200      	movs	r2, #0
 8001430:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc5.Init.OversamplingMode = DISABLE;
 8001432:	4b13      	ldr	r3, [pc, #76]	; (8001480 <MX_ADC5_Init+0xc0>)
 8001434:	2200      	movs	r2, #0
 8001436:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 800143a:	4811      	ldr	r0, [pc, #68]	; (8001480 <MX_ADC5_Init+0xc0>)
 800143c:	f004 ffdc 	bl	80063f8 <HAL_ADC_Init>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_ADC5_Init+0x8a>
  {
    Error_Handler();
 8001446:	f003 fc98 	bl	8004d7a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800144a:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <MX_ADC5_Init+0xc8>)
 800144c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800144e:	2306      	movs	r3, #6
 8001450:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001452:	2300      	movs	r3, #0
 8001454:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001456:	237f      	movs	r3, #127	; 0x7f
 8001458:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800145a:	2304      	movs	r3, #4
 800145c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001462:	463b      	mov	r3, r7
 8001464:	4619      	mov	r1, r3
 8001466:	4806      	ldr	r0, [pc, #24]	; (8001480 <MX_ADC5_Init+0xc0>)
 8001468:	f005 fb80 	bl	8006b6c <HAL_ADC_ConfigChannel>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_ADC5_Init+0xb6>
  {
    Error_Handler();
 8001472:	f003 fc82 	bl	8004d7a <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8001476:	bf00      	nop
 8001478:	3720      	adds	r7, #32
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	200003cc 	.word	0x200003cc
 8001484:	50000600 	.word	0x50000600
 8001488:	04300002 	.word	0x04300002

0800148c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b0a6      	sub	sp, #152	; 0x98
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014a8:	2254      	movs	r2, #84	; 0x54
 80014aa:	2100      	movs	r1, #0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f00c fb49 	bl	800db44 <memset>
  if(adcHandle->Instance==ADC1)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014ba:	d16b      	bne.n	8001594 <HAL_ADC_MspInit+0x108>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80014bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014c0:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80014c2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80014c6:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014cc:	4618      	mov	r0, r3
 80014ce:	f008 f883 	bl	80095d8 <HAL_RCCEx_PeriphCLKConfig>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80014d8:	f003 fc4f 	bl	8004d7a <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80014dc:	4b9f      	ldr	r3, [pc, #636]	; (800175c <HAL_ADC_MspInit+0x2d0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	3301      	adds	r3, #1
 80014e2:	4a9e      	ldr	r2, [pc, #632]	; (800175c <HAL_ADC_MspInit+0x2d0>)
 80014e4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80014e6:	4b9d      	ldr	r3, [pc, #628]	; (800175c <HAL_ADC_MspInit+0x2d0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d10b      	bne.n	8001506 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80014ee:	4b9c      	ldr	r3, [pc, #624]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80014f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f2:	4a9b      	ldr	r2, [pc, #620]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80014f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80014f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014fa:	4b99      	ldr	r3, [pc, #612]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001502:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001506:	4b96      	ldr	r3, [pc, #600]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150a:	4a95      	ldr	r2, [pc, #596]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 800150c:	f043 0302 	orr.w	r3, r3, #2
 8001510:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001512:	4b93      	ldr	r3, [pc, #588]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	62bb      	str	r3, [r7, #40]	; 0x28
 800151c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800151e:	2302      	movs	r3, #2
 8001520:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001524:	2303      	movs	r3, #3
 8001526:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001530:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001534:	4619      	mov	r1, r3
 8001536:	488b      	ldr	r0, [pc, #556]	; (8001764 <HAL_ADC_MspInit+0x2d8>)
 8001538:	f007 f8dc 	bl	80086f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800153c:	4b8a      	ldr	r3, [pc, #552]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 800153e:	4a8b      	ldr	r2, [pc, #556]	; (800176c <HAL_ADC_MspInit+0x2e0>)
 8001540:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001542:	4b89      	ldr	r3, [pc, #548]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 8001544:	2205      	movs	r2, #5
 8001546:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001548:	4b87      	ldr	r3, [pc, #540]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 800154a:	2200      	movs	r2, #0
 800154c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800154e:	4b86      	ldr	r3, [pc, #536]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 8001550:	2200      	movs	r2, #0
 8001552:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001554:	4b84      	ldr	r3, [pc, #528]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 8001556:	2280      	movs	r2, #128	; 0x80
 8001558:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800155a:	4b83      	ldr	r3, [pc, #524]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 800155c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001560:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001562:	4b81      	ldr	r3, [pc, #516]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 8001564:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001568:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800156a:	4b7f      	ldr	r3, [pc, #508]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 800156c:	2200      	movs	r2, #0
 800156e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001570:	4b7d      	ldr	r3, [pc, #500]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 8001572:	2200      	movs	r2, #0
 8001574:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001576:	487c      	ldr	r0, [pc, #496]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 8001578:	f006 f9d8 	bl	800792c <HAL_DMA_Init>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001582:	f003 fbfa 	bl	8004d7a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a77      	ldr	r2, [pc, #476]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 800158a:	655a      	str	r2, [r3, #84]	; 0x54
 800158c:	4a76      	ldr	r2, [pc, #472]	; (8001768 <HAL_ADC_MspInit+0x2dc>)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }
}
 8001592:	e1b4      	b.n	80018fe <HAL_ADC_MspInit+0x472>
  else if(adcHandle->Instance==ADC2)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a75      	ldr	r2, [pc, #468]	; (8001770 <HAL_ADC_MspInit+0x2e4>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d16b      	bne.n	8001676 <HAL_ADC_MspInit+0x1ea>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800159e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015a2:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80015a4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80015a8:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015ae:	4618      	mov	r0, r3
 80015b0:	f008 f812 	bl	80095d8 <HAL_RCCEx_PeriphCLKConfig>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <HAL_ADC_MspInit+0x132>
      Error_Handler();
 80015ba:	f003 fbde 	bl	8004d7a <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80015be:	4b67      	ldr	r3, [pc, #412]	; (800175c <HAL_ADC_MspInit+0x2d0>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	3301      	adds	r3, #1
 80015c4:	4a65      	ldr	r2, [pc, #404]	; (800175c <HAL_ADC_MspInit+0x2d0>)
 80015c6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80015c8:	4b64      	ldr	r3, [pc, #400]	; (800175c <HAL_ADC_MspInit+0x2d0>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d10b      	bne.n	80015e8 <HAL_ADC_MspInit+0x15c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80015d0:	4b63      	ldr	r3, [pc, #396]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80015d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d4:	4a62      	ldr	r2, [pc, #392]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80015d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015dc:	4b60      	ldr	r3, [pc, #384]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80015de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015e4:	627b      	str	r3, [r7, #36]	; 0x24
 80015e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e8:	4b5d      	ldr	r3, [pc, #372]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80015ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ec:	4a5c      	ldr	r2, [pc, #368]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80015ee:	f043 0302 	orr.w	r3, r3, #2
 80015f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015f4:	4b5a      	ldr	r3, [pc, #360]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80015f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f8:	f003 0302 	and.w	r3, r3, #2
 80015fc:	623b      	str	r3, [r7, #32]
 80015fe:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001600:	2304      	movs	r3, #4
 8001602:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001606:	2303      	movs	r3, #3
 8001608:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001612:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001616:	4619      	mov	r1, r3
 8001618:	4852      	ldr	r0, [pc, #328]	; (8001764 <HAL_ADC_MspInit+0x2d8>)
 800161a:	f007 f86b 	bl	80086f4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800161e:	4b55      	ldr	r3, [pc, #340]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 8001620:	4a55      	ldr	r2, [pc, #340]	; (8001778 <HAL_ADC_MspInit+0x2ec>)
 8001622:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8001624:	4b53      	ldr	r3, [pc, #332]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 8001626:	2224      	movs	r2, #36	; 0x24
 8001628:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800162a:	4b52      	ldr	r3, [pc, #328]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001630:	4b50      	ldr	r3, [pc, #320]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 8001632:	2200      	movs	r2, #0
 8001634:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001636:	4b4f      	ldr	r3, [pc, #316]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 8001638:	2280      	movs	r2, #128	; 0x80
 800163a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800163c:	4b4d      	ldr	r3, [pc, #308]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 800163e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001642:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001644:	4b4b      	ldr	r3, [pc, #300]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 8001646:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800164a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 800164c:	4b49      	ldr	r3, [pc, #292]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 800164e:	2200      	movs	r2, #0
 8001650:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001652:	4b48      	ldr	r3, [pc, #288]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 8001654:	2200      	movs	r2, #0
 8001656:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001658:	4846      	ldr	r0, [pc, #280]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 800165a:	f006 f967 	bl	800792c <HAL_DMA_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <HAL_ADC_MspInit+0x1dc>
      Error_Handler();
 8001664:	f003 fb89 	bl	8004d7a <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a42      	ldr	r2, [pc, #264]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 800166c:	655a      	str	r2, [r3, #84]	; 0x54
 800166e:	4a41      	ldr	r2, [pc, #260]	; (8001774 <HAL_ADC_MspInit+0x2e8>)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001674:	e143      	b.n	80018fe <HAL_ADC_MspInit+0x472>
  else if(adcHandle->Instance==ADC3)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a40      	ldr	r2, [pc, #256]	; (800177c <HAL_ADC_MspInit+0x2f0>)
 800167c:	4293      	cmp	r3, r2
 800167e:	f040 8085 	bne.w	800178c <HAL_ADC_MspInit+0x300>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001682:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001686:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001688:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800168c:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800168e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001692:	4618      	mov	r0, r3
 8001694:	f007 ffa0 	bl	80095d8 <HAL_RCCEx_PeriphCLKConfig>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <HAL_ADC_MspInit+0x216>
      Error_Handler();
 800169e:	f003 fb6c 	bl	8004d7a <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80016a2:	4b37      	ldr	r3, [pc, #220]	; (8001780 <HAL_ADC_MspInit+0x2f4>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	3301      	adds	r3, #1
 80016a8:	4a35      	ldr	r2, [pc, #212]	; (8001780 <HAL_ADC_MspInit+0x2f4>)
 80016aa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80016ac:	4b34      	ldr	r3, [pc, #208]	; (8001780 <HAL_ADC_MspInit+0x2f4>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d10b      	bne.n	80016cc <HAL_ADC_MspInit+0x240>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80016b4:	4b2a      	ldr	r3, [pc, #168]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80016b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b8:	4a29      	ldr	r2, [pc, #164]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80016ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016c0:	4b27      	ldr	r3, [pc, #156]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80016c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016c8:	61fb      	str	r3, [r7, #28]
 80016ca:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016cc:	4b24      	ldr	r3, [pc, #144]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d0:	4a23      	ldr	r2, [pc, #140]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80016d2:	f043 0302 	orr.w	r3, r3, #2
 80016d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d8:	4b21      	ldr	r3, [pc, #132]	; (8001760 <HAL_ADC_MspInit+0x2d4>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016dc:	f003 0302 	and.w	r3, r3, #2
 80016e0:	61bb      	str	r3, [r7, #24]
 80016e2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016e4:	2301      	movs	r3, #1
 80016e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ea:	2303      	movs	r3, #3
 80016ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80016fa:	4619      	mov	r1, r3
 80016fc:	4819      	ldr	r0, [pc, #100]	; (8001764 <HAL_ADC_MspInit+0x2d8>)
 80016fe:	f006 fff9 	bl	80086f4 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 8001702:	4b20      	ldr	r3, [pc, #128]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 8001704:	4a20      	ldr	r2, [pc, #128]	; (8001788 <HAL_ADC_MspInit+0x2fc>)
 8001706:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8001708:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 800170a:	2225      	movs	r2, #37	; 0x25
 800170c:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800170e:	4b1d      	ldr	r3, [pc, #116]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001714:	4b1b      	ldr	r3, [pc, #108]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 8001716:	2200      	movs	r2, #0
 8001718:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800171a:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 800171c:	2280      	movs	r2, #128	; 0x80
 800171e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001720:	4b18      	ldr	r3, [pc, #96]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 8001722:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001726:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001728:	4b16      	ldr	r3, [pc, #88]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 800172a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800172e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 8001730:	4b14      	ldr	r3, [pc, #80]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 8001732:	2200      	movs	r2, #0
 8001734:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8001736:	4b13      	ldr	r3, [pc, #76]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 8001738:	2200      	movs	r2, #0
 800173a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800173c:	4811      	ldr	r0, [pc, #68]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 800173e:	f006 f8f5 	bl	800792c <HAL_DMA_Init>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <HAL_ADC_MspInit+0x2c0>
      Error_Handler();
 8001748:	f003 fb17 	bl	8004d7a <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a0d      	ldr	r2, [pc, #52]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 8001750:	655a      	str	r2, [r3, #84]	; 0x54
 8001752:	4a0c      	ldr	r2, [pc, #48]	; (8001784 <HAL_ADC_MspInit+0x2f8>)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001758:	e0d1      	b.n	80018fe <HAL_ADC_MspInit+0x472>
 800175a:	bf00      	nop
 800175c:	200005b8 	.word	0x200005b8
 8001760:	40021000 	.word	0x40021000
 8001764:	48000400 	.word	0x48000400
 8001768:	20000438 	.word	0x20000438
 800176c:	40020008 	.word	0x40020008
 8001770:	50000100 	.word	0x50000100
 8001774:	20000498 	.word	0x20000498
 8001778:	4002001c 	.word	0x4002001c
 800177c:	50000400 	.word	0x50000400
 8001780:	200005bc 	.word	0x200005bc
 8001784:	200004f8 	.word	0x200004f8
 8001788:	40020030 	.word	0x40020030
  else if(adcHandle->Instance==ADC4)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a5d      	ldr	r2, [pc, #372]	; (8001908 <HAL_ADC_MspInit+0x47c>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d16c      	bne.n	8001870 <HAL_ADC_MspInit+0x3e4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001796:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800179a:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800179c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80017a0:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017a6:	4618      	mov	r0, r3
 80017a8:	f007 ff16 	bl	80095d8 <HAL_RCCEx_PeriphCLKConfig>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_ADC_MspInit+0x32a>
      Error_Handler();
 80017b2:	f003 fae2 	bl	8004d7a <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80017b6:	4b55      	ldr	r3, [pc, #340]	; (800190c <HAL_ADC_MspInit+0x480>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	3301      	adds	r3, #1
 80017bc:	4a53      	ldr	r2, [pc, #332]	; (800190c <HAL_ADC_MspInit+0x480>)
 80017be:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80017c0:	4b52      	ldr	r3, [pc, #328]	; (800190c <HAL_ADC_MspInit+0x480>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d10b      	bne.n	80017e0 <HAL_ADC_MspInit+0x354>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80017c8:	4b51      	ldr	r3, [pc, #324]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80017ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017cc:	4a50      	ldr	r2, [pc, #320]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80017ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017d4:	4b4e      	ldr	r3, [pc, #312]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80017d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e0:	4b4b      	ldr	r3, [pc, #300]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80017e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e4:	4a4a      	ldr	r2, [pc, #296]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80017e6:	f043 0302 	orr.w	r3, r3, #2
 80017ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ec:	4b48      	ldr	r3, [pc, #288]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80017ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80017f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001800:	2303      	movs	r3, #3
 8001802:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001810:	4619      	mov	r1, r3
 8001812:	4840      	ldr	r0, [pc, #256]	; (8001914 <HAL_ADC_MspInit+0x488>)
 8001814:	f006 ff6e 	bl	80086f4 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel4;
 8001818:	4b3f      	ldr	r3, [pc, #252]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 800181a:	4a40      	ldr	r2, [pc, #256]	; (800191c <HAL_ADC_MspInit+0x490>)
 800181c:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 800181e:	4b3e      	ldr	r3, [pc, #248]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 8001820:	2226      	movs	r2, #38	; 0x26
 8001822:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001824:	4b3c      	ldr	r3, [pc, #240]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800182a:	4b3b      	ldr	r3, [pc, #236]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 800182c:	2200      	movs	r2, #0
 800182e:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8001830:	4b39      	ldr	r3, [pc, #228]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 8001832:	2280      	movs	r2, #128	; 0x80
 8001834:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001836:	4b38      	ldr	r3, [pc, #224]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 8001838:	f44f 7280 	mov.w	r2, #256	; 0x100
 800183c:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800183e:	4b36      	ldr	r3, [pc, #216]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 8001840:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001844:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_NORMAL;
 8001846:	4b34      	ldr	r3, [pc, #208]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 8001848:	2200      	movs	r2, #0
 800184a:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 800184c:	4b32      	ldr	r3, [pc, #200]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 800184e:	2200      	movs	r2, #0
 8001850:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001852:	4831      	ldr	r0, [pc, #196]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 8001854:	f006 f86a 	bl	800792c <HAL_DMA_Init>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <HAL_ADC_MspInit+0x3d6>
      Error_Handler();
 800185e:	f003 fa8c 	bl	8004d7a <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a2c      	ldr	r2, [pc, #176]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 8001866:	655a      	str	r2, [r3, #84]	; 0x54
 8001868:	4a2b      	ldr	r2, [pc, #172]	; (8001918 <HAL_ADC_MspInit+0x48c>)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6293      	str	r3, [r2, #40]	; 0x28
}
 800186e:	e046      	b.n	80018fe <HAL_ADC_MspInit+0x472>
  else if(adcHandle->Instance==ADC5)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a2a      	ldr	r2, [pc, #168]	; (8001920 <HAL_ADC_MspInit+0x494>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d141      	bne.n	80018fe <HAL_ADC_MspInit+0x472>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800187a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800187e:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001880:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001884:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001886:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800188a:	4618      	mov	r0, r3
 800188c:	f007 fea4 	bl	80095d8 <HAL_RCCEx_PeriphCLKConfig>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <HAL_ADC_MspInit+0x40e>
      Error_Handler();
 8001896:	f003 fa70 	bl	8004d7a <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 800189a:	4b1c      	ldr	r3, [pc, #112]	; (800190c <HAL_ADC_MspInit+0x480>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	3301      	adds	r3, #1
 80018a0:	4a1a      	ldr	r2, [pc, #104]	; (800190c <HAL_ADC_MspInit+0x480>)
 80018a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80018a4:	4b19      	ldr	r3, [pc, #100]	; (800190c <HAL_ADC_MspInit+0x480>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d10b      	bne.n	80018c4 <HAL_ADC_MspInit+0x438>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80018ac:	4b18      	ldr	r3, [pc, #96]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80018ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018b0:	4a17      	ldr	r2, [pc, #92]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80018b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018b8:	4b15      	ldr	r3, [pc, #84]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80018ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c4:	4b12      	ldr	r3, [pc, #72]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80018c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c8:	4a11      	ldr	r2, [pc, #68]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018d0:	4b0f      	ldr	r3, [pc, #60]	; (8001910 <HAL_ADC_MspInit+0x484>)
 80018d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d4:	f003 0301 	and.w	r3, r3, #1
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018dc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e4:	2303      	movs	r3, #3
 80018e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80018f4:	4619      	mov	r1, r3
 80018f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fa:	f006 fefb 	bl	80086f4 <HAL_GPIO_Init>
}
 80018fe:	bf00      	nop
 8001900:	3798      	adds	r7, #152	; 0x98
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	50000500 	.word	0x50000500
 800190c:	200005bc 	.word	0x200005bc
 8001910:	40021000 	.word	0x40021000
 8001914:	48000400 	.word	0x48000400
 8001918:	20000558 	.word	0x20000558
 800191c:	40020044 	.word	0x40020044
 8001920:	50000600 	.word	0x50000600

08001924 <order_phases>:
#include <stdio.h>
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001924:	b5b0      	push	{r4, r5, r7, lr}
 8001926:	b088      	sub	sp, #32
 8001928:	af02      	add	r7, sp, #8
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 8001932:	4b76      	ldr	r3, [pc, #472]	; (8001b0c <order_phases+0x1e8>)
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]

	if(!cal->started){
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	7c1b      	ldrb	r3, [r3, #16]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d108      	bne.n	8001952 <order_phases+0x2e>
		printf("Checking phase sign, pole pairs\r\n");
 8001940:	4873      	ldr	r0, [pc, #460]	; (8001b10 <order_phases+0x1ec>)
 8001942:	f00d f807 	bl	800e954 <puts>
		cal->started = 1;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2201      	movs	r2, #1
 800194a:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	683a      	ldr	r2, [r7, #0]
 8001950:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	ee07 3a90 	vmov	s15, r3
 800195e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001962:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8001b14 <order_phases+0x1f0>
 8001966:	ee67 7a87 	vmul.f32	s15, s15, s14
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	edd3 7a05 	vldr	s15, [r3, #20]
 8001976:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800197a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800197e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001982:	d529      	bpl.n	80019d8 <order_phases+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001996:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
        cal->cal_position.elec_velocity = 0;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80019a0:	461a      	mov	r2, r3
 80019a2:	f04f 0300 	mov.w	r3, #0
 80019a6:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
        controller->i_d_des = I_CAL;
 80019aa:	4b5b      	ldr	r3, [pc, #364]	; (8001b18 <order_phases+0x1f4>)
 80019ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        controller->i_q_des = 0.0f;
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        commutate(controller, &cal->cal_position);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80019c4:	332c      	adds	r3, #44	; 0x2c
 80019c6:	4619      	mov	r1, r3
 80019c8:	68b8      	ldr	r0, [r7, #8]
 80019ca:	f001 fc8d 	bl	80032e8 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	68da      	ldr	r2, [r3, #12]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	619a      	str	r2, [r3, #24]
    	return;
 80019d6:	e096      	b.n	8001b06 <order_phases+0x1e2>
    }

    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	edd3 7a05 	vldr	s15, [r3, #20]
 80019de:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8001b1c <order_phases+0x1f8>
 80019e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ea:	d51d      	bpl.n	8001a28 <order_phases+0x104>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	edd3 7a05 	vldr	s15, [r3, #20]
 80019f2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80019f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80019fa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80019fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001a12:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
		commutate(controller, &cal->cal_position);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001a1c:	332c      	adds	r3, #44	; 0x2c
 8001a1e:	4619      	mov	r1, r3
 8001a20:	68b8      	ldr	r0, [r7, #8]
 8001a22:	f001 fc61 	bl	80032e8 <commutate>
    	return;
 8001a26:	e06e      	b.n	8001b06 <order_phases+0x1e2>
    }

	reset_foc(controller);
 8001a28:	68b8      	ldr	r0, [r7, #8]
 8001a2a:	f001 fb75 	bl	8003118 <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	68db      	ldr	r3, [r3, #12]
 8001a32:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a3a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a42:	eef0 7ae7 	vabs.f32	s15, s15
 8001a46:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001b20 <order_phases+0x1fc>
 8001a4a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a4e:	ee16 0a90 	vmov	r0, s13
 8001a52:	f7fe fda1 	bl	8000598 <__aeabi_f2d>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	ec43 2b10 	vmov	d0, r2, r3
 8001a5e:	f010 fd7d 	bl	801255c <round>
 8001a62:	ec53 2b10 	vmov	r2, r3, d0
 8001a66:	4610      	mov	r0, r2
 8001a68:	4619      	mov	r1, r3
 8001a6a:	f7ff f8c5 	bl	8000bf8 <__aeabi_d2uiz>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a7c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a88:	dd07      	ble.n	8001a9a <order_phases+0x176>
		cal->phase_order = 0;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 8001a92:	4824      	ldr	r0, [pc, #144]	; (8001b24 <order_phases+0x200>)
 8001a94:	f00c ff5e 	bl	800e954 <puts>
 8001a98:	e006      	b.n	8001aa8 <order_phases+0x184>
	}
	else{
		cal->phase_order = 1;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Swapping phase sign\r\n");
 8001aa2:	4821      	ldr	r0, [pc, #132]	; (8001b28 <order_phases+0x204>)
 8001aa4:	f00c ff56 	bl	800e954 <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	4619      	mov	r1, r3
 8001aae:	481f      	ldr	r0, [pc, #124]	; (8001b2c <order_phases+0x208>)
 8001ab0:	f00c feca 	bl	800e848 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7fe fd6d 	bl	8000598 <__aeabi_f2d>
 8001abe:	4604      	mov	r4, r0
 8001ac0:	460d      	mov	r5, r1
 8001ac2:	6978      	ldr	r0, [r7, #20]
 8001ac4:	f7fe fd68 	bl	8000598 <__aeabi_f2d>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	e9cd 2300 	strd	r2, r3, [sp]
 8001ad0:	4622      	mov	r2, r4
 8001ad2:	462b      	mov	r3, r5
 8001ad4:	4816      	ldr	r0, [pc, #88]	; (8001b30 <order_phases+0x20c>)
 8001ad6:	f00c feb7 	bl	800e848 <iprintf>
    PHASE_ORDER = cal->phase_order;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <order_phases+0x1e8>)
 8001ae4:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	ee07 3a90 	vmov	s15, r3
 8001aee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001af2:	4b09      	ldr	r3, [pc, #36]	; (8001b18 <order_phases+0x1f4>)
 8001af4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2200      	movs	r2, #0
 8001afc:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2201      	movs	r2, #1
 8001b02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8001b06:	3718      	adds	r7, #24
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b0c:	200006c4 	.word	0x200006c4
 8001b10:	08012c40 	.word	0x08012c40
 8001b14:	37d1b717 	.word	0x37d1b717
 8001b18:	20000624 	.word	0x20000624
 8001b1c:	3fd06cbe 	.word	0x3fd06cbe
 8001b20:	40c90fdb 	.word	0x40c90fdb
 8001b24:	08012c64 	.word	0x08012c64
 8001b28:	08012c7c 	.word	0x08012c7c
 8001b2c:	08012c94 	.word	0x08012c94
 8001b30:	08012ca8 	.word	0x08012ca8

08001b34 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001b34:	b5b0      	push	{r4, r5, r7, lr}
 8001b36:	b094      	sub	sp, #80	; 0x50
 8001b38:	af02      	add	r7, sp, #8
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
 8001b40:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	7c1b      	ldrb	r3, [r3, #16]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d10f      	bne.n	8001b6a <calibrate_encoder+0x36>
			printf("Starting offset cal and linearization\r\n");
 8001b4a:	489e      	ldr	r0, [pc, #632]	; (8001dc4 <calibrate_encoder+0x290>)
 8001b4c:	f00c ff02 	bl	800e954 <puts>
			cal->started = 1;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	741a      	strb	r2, [r3, #16]
			cal->start_count = loop_count;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	683a      	ldr	r2, [r7, #0]
 8001b5a:	60da      	str	r2, [r3, #12]
			cal->next_sample_time = T1;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001b62:	629a      	str	r2, [r3, #40]	; 0x28
			cal->sample_count = 0;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	849a      	strh	r2, [r3, #36]	; 0x24
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	ee07 3a90 	vmov	s15, r3
 8001b76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b7a:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8001dc8 <calibrate_encoder+0x294>
 8001b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b8e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b9a:	d525      	bpl.n	8001be8 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f04f 0200 	mov.w	r2, #0
 8001ba2:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001bae:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
        controller->i_d_des = I_CAL;
 8001bb2:	4b86      	ldr	r3, [pc, #536]	; (8001dcc <calibrate_encoder+0x298>)
 8001bb4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        controller->i_q_des = 0.0f;
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	f04f 0200 	mov.w	r2, #0
 8001bc2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        commutate(controller, &cal->cal_position);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001bcc:	332c      	adds	r3, #44	; 0x2c
 8001bce:	4619      	mov	r1, r3
 8001bd0:	68b8      	ldr	r0, [r7, #8]
 8001bd2:	f001 fb89 	bl	80032e8 <commutate>

    	cal->theta_start = encoder->angle_multiturn[0];
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	68da      	ldr	r2, [r3, #12]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	695a      	ldr	r2, [r3, #20]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001be6:	e258      	b.n	800209a <calibrate_encoder+0x566>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	ed93 7a05 	vldr	s14, [r3, #20]
 8001bee:	4b77      	ldr	r3, [pc, #476]	; (8001dcc <calibrate_encoder+0x298>)
 8001bf0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001bf4:	eddf 6a76 	vldr	s13, [pc, #472]	; 8001dd0 <calibrate_encoder+0x29c>
 8001bf8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001bfc:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001c00:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001c04:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001c08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001c0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c14:	f140 808f 	bpl.w	8001d36 <calibrate_encoder+0x202>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c1e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001dd4 <calibrate_encoder+0x2a0>
 8001c22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001c36:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
		commutate(controller, &cal->cal_position);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001c40:	332c      	adds	r3, #44	; 0x2c
 8001c42:	4619      	mov	r1, r3
 8001c44:	68b8      	ldr	r0, [r7, #8]
 8001c46:	f001 fb4f 	bl	80032e8 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001c56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c5e:	dc00      	bgt.n	8001c62 <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 8001c60:	e21b      	b.n	800209a <calibrate_encoder+0x566>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c68:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001de8 <calibrate_encoder+0x2b4>
 8001c6c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001c70:	4b56      	ldr	r3, [pc, #344]	; (8001dcc <calibrate_encoder+0x298>)
 8001c72:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001c76:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001dd0 <calibrate_encoder+0x29c>
 8001c7a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c86:	ee17 3a90 	vmov	r3, s15
 8001c8a:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	145b      	asrs	r3, r3, #17
 8001c9a:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	441a      	add	r2, r3
 8001ca8:	6879      	ldr	r1, [r7, #4]
 8001caa:	f100 030a 	add.w	r3, r0, #10
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	440b      	add	r3, r1
 8001cb2:	605a      	str	r2, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001cb8:	461d      	mov	r5, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	330a      	adds	r3, #10
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	4413      	add	r3, r2
 8001cc6:	685c      	ldr	r4, [r3, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7fe fc63 	bl	8000598 <__aeabi_f2d>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	e9cd 2300 	strd	r2, r3, [sp]
 8001cda:	4623      	mov	r3, r4
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4629      	mov	r1, r5
 8001ce0:	483d      	ldr	r0, [pc, #244]	; (8001dd8 <calibrate_encoder+0x2a4>)
 8001ce2:	f00c fdb1 	bl	800e848 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001cec:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001ddc <calibrate_encoder+0x2a8>
 8001cf0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001cfe:	ee07 3a90 	vmov	s15, r3
 8001d02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d06:	4b31      	ldr	r3, [pc, #196]	; (8001dcc <calibrate_encoder+0x298>)
 8001d08:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001d0c:	eddf 6a34 	vldr	s13, [pc, #208]	; 8001de0 <calibrate_encoder+0x2ac>
 8001d10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d14:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001d18:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001d1c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d24:	f000 81b6 	beq.w	8002094 <calibrate_encoder+0x560>
			cal->sample_count++;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 8001d34:	e1b1      	b.n	800209a <calibrate_encoder+0x566>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d3c:	4b23      	ldr	r3, [pc, #140]	; (8001dcc <calibrate_encoder+0x298>)
 8001d3e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001d42:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001de4 <calibrate_encoder+0x2b0>
 8001d46:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001d4a:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001d4e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001d52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001d56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001d5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d62:	f140 80a9 	bpl.w	8001eb8 <calibrate_encoder+0x384>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d6c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001dd4 <calibrate_encoder+0x2a0>
 8001d70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 8001d7a:	4b14      	ldr	r3, [pc, #80]	; (8001dcc <calibrate_encoder+0x298>)
 8001d7c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->i_q_des = 0.0f;
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		cal->cal_position.elec_angle = cal->theta_ref;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001d98:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
		commutate(controller, &cal->cal_position);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001da2:	332c      	adds	r3, #44	; 0x2c
 8001da4:	4619      	mov	r1, r3
 8001da6:	68b8      	ldr	r0, [r7, #8]
 8001da8:	f001 fa9e 	bl	80032e8 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	ed93 7a05 	vldr	s14, [r3, #20]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001db8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc0:	dc14      	bgt.n	8001dec <calibrate_encoder+0x2b8>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 8001dc2:	e169      	b.n	8002098 <calibrate_encoder+0x564>
 8001dc4:	08012cc4 	.word	0x08012cc4
 8001dc8:	37d1b717 	.word	0x37d1b717
 8001dcc:	20000624 	.word	0x20000624
 8001dd0:	40c90fdb 	.word	0x40c90fdb
 8001dd4:	3983126e 	.word	0x3983126e
 8001dd8:	08012cec 	.word	0x08012cec
 8001ddc:	3ba0d97c 	.word	0x3ba0d97c
 8001de0:	43000000 	.word	0x43000000
 8001de4:	41490fdb 	.word	0x41490fdb
 8001de8:	46800000 	.word	0x46800000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f000 8151 	beq.w	8002098 <calibrate_encoder+0x564>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001dfc:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001de8 <calibrate_encoder+0x2b4>
 8001e00:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001e04:	4ba6      	ldr	r3, [pc, #664]	; (80020a0 <calibrate_encoder+0x56c>)
 8001e06:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001e0a:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80020a4 <calibrate_encoder+0x570>
 8001e0e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e1a:	ee17 3a90 	vmov	r3, s15
 8001e1e:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001e24:	6a3b      	ldr	r3, [r7, #32]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	145b      	asrs	r3, r3, #17
 8001e2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e32:	69fa      	ldr	r2, [r7, #28]
 8001e34:	4413      	add	r3, r2
 8001e36:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	330a      	adds	r3, #10
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	4413      	add	r3, r2
 8001e44:	685a      	ldr	r2, [r3, #4]
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	4413      	add	r3, r2
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8001e4e:	4610      	mov	r0, r2
 8001e50:	0fda      	lsrs	r2, r3, #31
 8001e52:	4413      	add	r3, r2
 8001e54:	105b      	asrs	r3, r3, #1
 8001e56:	4619      	mov	r1, r3
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	f100 030a 	add.w	r3, r0, #10
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	6059      	str	r1, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001e68:	461d      	mov	r5, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	330a      	adds	r3, #10
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	4413      	add	r3, r2
 8001e76:	685c      	ldr	r4, [r3, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe fb8b 	bl	8000598 <__aeabi_f2d>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	e9cd 2300 	strd	r2, r3, [sp]
 8001e8a:	4623      	mov	r3, r4
 8001e8c:	6a3a      	ldr	r2, [r7, #32]
 8001e8e:	4629      	mov	r1, r5
 8001e90:	4885      	ldr	r0, [pc, #532]	; (80020a8 <calibrate_encoder+0x574>)
 8001e92:	f00c fcd9 	bl	800e848 <iprintf>
			cal->sample_count--;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ea8:	ed9f 7a80 	vldr	s14, [pc, #512]	; 80020ac <calibrate_encoder+0x578>
 8001eac:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 8001eb6:	e0ef      	b.n	8002098 <calibrate_encoder+0x564>
    }

    reset_foc(controller);
 8001eb8:	68b8      	ldr	r0, [r7, #8]
 8001eba:	f001 f92d 	bl	8003118 <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	643b      	str	r3, [r7, #64]	; 0x40
 8001ec6:	e00b      	b.n	8001ee0 <calibrate_encoder+0x3ac>
		ezero_mean += cal->error_arr[i];
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ecc:	330a      	adds	r3, #10
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4413      	add	r3, r2
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001ed6:	4413      	add	r3, r2
 8001ed8:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001eda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001edc:	3301      	adds	r3, #1
 8001ede:	643b      	str	r3, [r7, #64]	; 0x40
 8001ee0:	4b6f      	ldr	r3, [pc, #444]	; (80020a0 <calibrate_encoder+0x56c>)
 8001ee2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ee6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eea:	ee17 3a90 	vmov	r3, s15
 8001eee:	01db      	lsls	r3, r3, #7
 8001ef0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	dbe8      	blt.n	8001ec8 <calibrate_encoder+0x394>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001ef6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ef8:	ee07 3a90 	vmov	s15, r3
 8001efc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f00:	4b67      	ldr	r3, [pc, #412]	; (80020a0 <calibrate_encoder+0x56c>)
 8001f02:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001f06:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 80020b0 <calibrate_encoder+0x57c>
 8001f0a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f16:	ee17 2a90 	vmov	r2, s15
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 8001f1e:	2380      	movs	r3, #128	; 0x80
 8001f20:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f26:	f5c3 4380 	rsb	r3, r3, #16384	; 0x4000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	da00      	bge.n	8001f30 <calibrate_encoder+0x3fc>
 8001f2e:	337f      	adds	r3, #127	; 0x7f
 8001f30:	11db      	asrs	r3, r3, #7
 8001f32:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001f34:	2300      	movs	r3, #0
 8001f36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f38:	e0a0      	b.n	800207c <calibrate_encoder+0x548>
			int moving_avg = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f40:	0fda      	lsrs	r2, r3, #31
 8001f42:	4413      	add	r3, r2
 8001f44:	105b      	asrs	r3, r3, #1
 8001f46:	425b      	negs	r3, r3
 8001f48:	637b      	str	r3, [r7, #52]	; 0x34
 8001f4a:	e068      	b.n	800201e <calibrate_encoder+0x4ea>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001f4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f4e:	ee07 3a90 	vmov	s15, r3
 8001f52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f56:	4b52      	ldr	r3, [pc, #328]	; (80020a0 <calibrate_encoder+0x56c>)
 8001f58:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001f5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f60:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80020b0 <calibrate_encoder+0x57c>
 8001f64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f68:	eddf 6a51 	vldr	s13, [pc, #324]	; 80020b0 <calibrate_encoder+0x57c>
 8001f6c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f72:	ee07 3a90 	vmov	s15, r3
 8001f76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f82:	ee17 3a90 	vmov	r3, s15
 8001f86:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 8001f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	da13      	bge.n	8001fb6 <calibrate_encoder+0x482>
 8001f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f90:	ee07 3a90 	vmov	s15, r3
 8001f94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f98:	4b41      	ldr	r3, [pc, #260]	; (80020a0 <calibrate_encoder+0x56c>)
 8001f9a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001f9e:	eddf 6a44 	vldr	s13, [pc, #272]	; 80020b0 <calibrate_encoder+0x57c>
 8001fa2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001fa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001faa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fae:	ee17 3a90 	vmov	r3, s15
 8001fb2:	633b      	str	r3, [r7, #48]	; 0x30
 8001fb4:	e027      	b.n	8002006 <calibrate_encoder+0x4d2>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fb8:	ee07 3a90 	vmov	s15, r3
 8001fbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fc0:	4b37      	ldr	r3, [pc, #220]	; (80020a0 <calibrate_encoder+0x56c>)
 8001fc2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001fc6:	eddf 6a3a 	vldr	s13, [pc, #232]	; 80020b0 <calibrate_encoder+0x57c>
 8001fca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001fce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001fd2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001fd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fde:	dd12      	ble.n	8002006 <calibrate_encoder+0x4d2>
 8001fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fe2:	ee07 3a90 	vmov	s15, r3
 8001fe6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fea:	4b2d      	ldr	r3, [pc, #180]	; (80020a0 <calibrate_encoder+0x56c>)
 8001fec:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ff0:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80020b0 <calibrate_encoder+0x57c>
 8001ff4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ff8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ffc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002000:	ee17 3a90 	vmov	r3, s15
 8002004:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800200a:	330a      	adds	r3, #10
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002014:	4413      	add	r3, r2
 8002016:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8002018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800201a:	3301      	adds	r3, #1
 800201c:	637b      	str	r3, [r7, #52]	; 0x34
 800201e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002020:	0fda      	lsrs	r2, r3, #31
 8002022:	4413      	add	r3, r2
 8002024:	105b      	asrs	r3, r3, #1
 8002026:	461a      	mov	r2, r3
 8002028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800202a:	4293      	cmp	r3, r2
 800202c:	db8e      	blt.n	8001f4c <calibrate_encoder+0x418>
			}
			moving_avg = moving_avg/window;
 800202e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002032:	fb92 f3f3 	sdiv	r3, r2, r3
 8002036:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8002038:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800203a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800203c:	4413      	add	r3, r2
 800203e:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8002040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002042:	2b7f      	cmp	r3, #127	; 0x7f
 8002044:	dd02      	ble.n	800204c <calibrate_encoder+0x518>
 8002046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002048:	3b80      	subs	r3, #128	; 0x80
 800204a:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	69db      	ldr	r3, [r3, #28]
 8002050:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002052:	1ad2      	subs	r2, r2, r3
 8002054:	6879      	ldr	r1, [r7, #4]
 8002056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002058:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800205c:	330a      	adds	r3, #10
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	440b      	add	r3, r1
 8002062:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	69db      	ldr	r3, [r3, #28]
 8002068:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	461a      	mov	r2, r3
 800206e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002070:	4810      	ldr	r0, [pc, #64]	; (80020b4 <calibrate_encoder+0x580>)
 8002072:	f00c fbe9 	bl	800e848 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8002076:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002078:	3301      	adds	r3, #1
 800207a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800207c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800207e:	2b7f      	cmp	r3, #127	; 0x7f
 8002080:	f77f af5b 	ble.w	8001f3a <calibrate_encoder+0x406>

		}

	cal->started = 0;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8002092:	e002      	b.n	800209a <calibrate_encoder+0x566>
				return;
 8002094:	bf00      	nop
 8002096:	e000      	b.n	800209a <calibrate_encoder+0x566>
		return;
 8002098:	bf00      	nop
}
 800209a:	3748      	adds	r7, #72	; 0x48
 800209c:	46bd      	mov	sp, r7
 800209e:	bdb0      	pop	{r4, r5, r7, pc}
 80020a0:	20000624 	.word	0x20000624
 80020a4:	40c90fdb 	.word	0x40c90fdb
 80020a8:	08012cec 	.word	0x08012cec
 80020ac:	3ba0d97c 	.word	0x3ba0d97c
 80020b0:	43000000 	.word	0x43000000
 80020b4:	08012cfc 	.word	0x08012cfc

080020b8 <can_rx_init>:
  }
}

/* USER CODE BEGIN 1 */

void can_rx_init(CANRxMessage *msg){
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
//	msg->filter.FilterMaskIdLow=0;
//	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
//	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT;
//	msg->filter.FilterActivation=ENABLE;
//	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
//	msg->tx_header.DLC = 6; 			// message size of 8 byte
//	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard
//	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request?
//	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80020e6:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <MX_DMA_Init+0x80>)
 80020e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ea:	4a1d      	ldr	r2, [pc, #116]	; (8002160 <MX_DMA_Init+0x80>)
 80020ec:	f043 0304 	orr.w	r3, r3, #4
 80020f0:	6493      	str	r3, [r2, #72]	; 0x48
 80020f2:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <MX_DMA_Init+0x80>)
 80020f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020f6:	f003 0304 	and.w	r3, r3, #4
 80020fa:	607b      	str	r3, [r7, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020fe:	4b18      	ldr	r3, [pc, #96]	; (8002160 <MX_DMA_Init+0x80>)
 8002100:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002102:	4a17      	ldr	r2, [pc, #92]	; (8002160 <MX_DMA_Init+0x80>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6493      	str	r3, [r2, #72]	; 0x48
 800210a:	4b15      	ldr	r3, [pc, #84]	; (8002160 <MX_DMA_Init+0x80>)
 800210c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	603b      	str	r3, [r7, #0]
 8002114:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002116:	2200      	movs	r2, #0
 8002118:	2100      	movs	r1, #0
 800211a:	200b      	movs	r0, #11
 800211c:	f005 fbd1 	bl	80078c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002120:	200b      	movs	r0, #11
 8002122:	f005 fbe8 	bl	80078f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002126:	2200      	movs	r2, #0
 8002128:	2100      	movs	r1, #0
 800212a:	200c      	movs	r0, #12
 800212c:	f005 fbc9 	bl	80078c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002130:	200c      	movs	r0, #12
 8002132:	f005 fbe0 	bl	80078f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002136:	2200      	movs	r2, #0
 8002138:	2100      	movs	r1, #0
 800213a:	200d      	movs	r0, #13
 800213c:	f005 fbc1 	bl	80078c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002140:	200d      	movs	r0, #13
 8002142:	f005 fbd8 	bl	80078f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002146:	2200      	movs	r2, #0
 8002148:	2100      	movs	r1, #0
 800214a:	200e      	movs	r0, #14
 800214c:	f005 fbb9 	bl	80078c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002150:	200e      	movs	r0, #14
 8002152:	f005 fbd0 	bl	80078f6 <HAL_NVIC_EnableIRQ>

}
 8002156:	bf00      	nop
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40021000 	.word	0x40021000

08002164 <drv_spi_write>:
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"


uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af02      	add	r7, sp, #8
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	887a      	ldrh	r2, [r7, #2]
 8002174:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8002176:	2200      	movs	r2, #0
 8002178:	2110      	movs	r1, #16
 800217a:	480f      	ldr	r0, [pc, #60]	; (80021b8 <drv_spi_write+0x54>)
 800217c:	f006 fc3c 	bl	80089f8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	1c9a      	adds	r2, r3, #2
 8002186:	2364      	movs	r3, #100	; 0x64
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	2301      	movs	r3, #1
 800218c:	480b      	ldr	r0, [pc, #44]	; (80021bc <drv_spi_write+0x58>)
 800218e:	f007 fd1c 	bl	8009bca <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8002192:	bf00      	nop
 8002194:	4b09      	ldr	r3, [pc, #36]	; (80021bc <drv_spi_write+0x58>)
 8002196:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d0f9      	beq.n	8002194 <drv_spi_write+0x30>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 80021a0:	2201      	movs	r2, #1
 80021a2:	2110      	movs	r1, #16
 80021a4:	4804      	ldr	r0, [pc, #16]	; (80021b8 <drv_spi_write+0x54>)
 80021a6:	f006 fc27 	bl	80089f8 <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	885b      	ldrh	r3, [r3, #2]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	48000800 	.word	0x48000800
 80021bc:	20009278 	.word	0x20009278

080021c0 <drv_read_FSR1>:
uint16_t drv_read_FSR1(DRVStruct drv){
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	463b      	mov	r3, r7
 80021c8:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR1);
 80021cc:	463b      	mov	r3, r7
 80021ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff ffc6 	bl	8002164 <drv_spi_write>
 80021d8:	4603      	mov	r3, r0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <drv_read_FSR2>:

uint16_t drv_read_FSR2(DRVStruct drv){
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b082      	sub	sp, #8
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	463b      	mov	r3, r7
 80021ea:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR2);
 80021ee:	463b      	mov	r3, r7
 80021f0:	f248 0101 	movw	r1, #32769	; 0x8001
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff ffb5 	bl	8002164 <drv_spi_write>
 80021fa:	4603      	mov	r3, r0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <drv_read_register>:

uint16_t drv_read_register(DRVStruct drv, int reg){
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	f107 0308 	add.w	r3, r7, #8
 800220e:	e883 0003 	stmia.w	r3, {r0, r1}
 8002212:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	02db      	lsls	r3, r3, #11
 8002218:	b21b      	sxth	r3, r3
 800221a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800221e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002222:	b21b      	sxth	r3, r3
 8002224:	b29a      	uxth	r2, r3
 8002226:	f107 0308 	add.w	r3, r7, #8
 800222a:	4611      	mov	r1, r2
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff ff99 	bl	8002164 <drv_spi_write>
 8002232:	4603      	mov	r3, r0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 800223c:	b590      	push	{r4, r7, lr}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	f107 0408 	add.w	r4, r7, #8
 8002246:	e884 0003 	stmia.w	r4, {r0, r1}
 800224a:	607a      	str	r2, [r7, #4]
 800224c:	603b      	str	r3, [r7, #0]
	drv_spi_write(&drv, (reg<<11)|val);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	02db      	lsls	r3, r3, #11
 8002252:	b21a      	sxth	r2, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	b21b      	sxth	r3, r3
 8002258:	4313      	orrs	r3, r2
 800225a:	b21b      	sxth	r3, r3
 800225c:	b29a      	uxth	r2, r3
 800225e:	f107 0308 	add.w	r3, r7, #8
 8002262:	4611      	mov	r1, r2
 8002264:	4618      	mov	r0, r3
 8002266:	f7ff ff7d 	bl	8002164 <drv_spi_write>
}
 800226a:	bf00      	nop
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	bd90      	pop	{r4, r7, pc}

08002272 <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 8002272:	b590      	push	{r4, r7, lr}
 8002274:	b087      	sub	sp, #28
 8002276:	af00      	add	r7, sp, #0
 8002278:	f107 0408 	add.w	r4, r7, #8
 800227c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002280:	607a      	str	r2, [r7, #4]
 8002282:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	025b      	lsls	r3, r3, #9
 8002288:	b21b      	sxth	r3, r3
 800228a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800228e:	b21a      	sxth	r2, r3
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	021b      	lsls	r3, r3, #8
 8002294:	b21b      	sxth	r3, r3
 8002296:	4313      	orrs	r3, r2
 8002298:	b21a      	sxth	r2, r3
 800229a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800229c:	01db      	lsls	r3, r3, #7
 800229e:	b21b      	sxth	r3, r3
 80022a0:	4313      	orrs	r3, r2
 80022a2:	b21a      	sxth	r2, r3
 80022a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022a6:	015b      	lsls	r3, r3, #5
 80022a8:	b21b      	sxth	r3, r3
 80022aa:	4313      	orrs	r3, r2
 80022ac:	b21a      	sxth	r2, r3
 80022ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	b21b      	sxth	r3, r3
 80022b4:	4313      	orrs	r3, r2
 80022b6:	b21a      	sxth	r2, r3
 80022b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	b21b      	sxth	r3, r3
 80022be:	4313      	orrs	r3, r2
 80022c0:	b21a      	sxth	r2, r3
 80022c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	b21b      	sxth	r3, r3
 80022c8:	4313      	orrs	r3, r2
 80022ca:	b21a      	sxth	r2, r3
 80022cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	b21b      	sxth	r3, r3
 80022d2:	4313      	orrs	r3, r2
 80022d4:	b21a      	sxth	r2, r3
 80022d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022d8:	b21b      	sxth	r3, r3
 80022da:	4313      	orrs	r3, r2
 80022dc:	b21b      	sxth	r3, r3
 80022de:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80022e0:	8afa      	ldrh	r2, [r7, #22]
 80022e2:	f107 0308 	add.w	r3, r7, #8
 80022e6:	4611      	mov	r1, r2
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff ff3b 	bl	8002164 <drv_spi_write>
}
 80022ee:	bf00      	nop
 80022f0:	371c      	adds	r7, #28
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd90      	pop	{r4, r7, pc}

080022f6 <drv_write_OCPCR>:
}
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 80022f6:	b590      	push	{r4, r7, lr}
 80022f8:	b087      	sub	sp, #28
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	f107 0408 	add.w	r4, r7, #8
 8002300:	e884 0003 	stmia.w	r4, {r0, r1}
 8002304:	607a      	str	r2, [r7, #4]
 8002306:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	029b      	lsls	r3, r3, #10
 800230c:	b21b      	sxth	r3, r3
 800230e:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002312:	b21a      	sxth	r2, r3
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	021b      	lsls	r3, r3, #8
 8002318:	b21b      	sxth	r3, r3
 800231a:	4313      	orrs	r3, r2
 800231c:	b21a      	sxth	r2, r3
 800231e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002320:	019b      	lsls	r3, r3, #6
 8002322:	b21b      	sxth	r3, r3
 8002324:	4313      	orrs	r3, r2
 8002326:	b21a      	sxth	r2, r3
 8002328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232a:	011b      	lsls	r3, r3, #4
 800232c:	b21b      	sxth	r3, r3
 800232e:	4313      	orrs	r3, r2
 8002330:	b21a      	sxth	r2, r3
 8002332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002334:	b21b      	sxth	r3, r3
 8002336:	4313      	orrs	r3, r2
 8002338:	b21b      	sxth	r3, r3
 800233a:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 800233c:	8afa      	ldrh	r2, [r7, #22]
 800233e:	f107 0308 	add.w	r3, r7, #8
 8002342:	4611      	mov	r1, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff ff0d 	bl	8002164 <drv_spi_write>
}
 800234a:	bf00      	nop
 800234c:	371c      	adds	r7, #28
 800234e:	46bd      	mov	sp, r7
 8002350:	bd90      	pop	{r4, r7, pc}

08002352 <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8002352:	b590      	push	{r4, r7, lr}
 8002354:	b087      	sub	sp, #28
 8002356:	af00      	add	r7, sp, #0
 8002358:	f107 0408 	add.w	r4, r7, #8
 800235c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002360:	607a      	str	r2, [r7, #4]
 8002362:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	029b      	lsls	r3, r3, #10
 8002368:	b21b      	sxth	r3, r3
 800236a:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800236e:	b21a      	sxth	r2, r3
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	025b      	lsls	r3, r3, #9
 8002374:	b21b      	sxth	r3, r3
 8002376:	4313      	orrs	r3, r2
 8002378:	b21a      	sxth	r2, r3
 800237a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800237c:	021b      	lsls	r3, r3, #8
 800237e:	b21b      	sxth	r3, r3
 8002380:	4313      	orrs	r3, r2
 8002382:	b21a      	sxth	r2, r3
 8002384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002386:	019b      	lsls	r3, r3, #6
 8002388:	b21b      	sxth	r3, r3
 800238a:	4313      	orrs	r3, r2
 800238c:	b21a      	sxth	r2, r3
 800238e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002390:	015b      	lsls	r3, r3, #5
 8002392:	b21b      	sxth	r3, r3
 8002394:	4313      	orrs	r3, r2
 8002396:	b21a      	sxth	r2, r3
 8002398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800239a:	011b      	lsls	r3, r3, #4
 800239c:	b21b      	sxth	r3, r3
 800239e:	4313      	orrs	r3, r2
 80023a0:	b21a      	sxth	r2, r3
 80023a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023a4:	00db      	lsls	r3, r3, #3
 80023a6:	b21b      	sxth	r3, r3
 80023a8:	4313      	orrs	r3, r2
 80023aa:	b21a      	sxth	r2, r3
 80023ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	b21b      	sxth	r3, r3
 80023b2:	4313      	orrs	r3, r2
 80023b4:	b21a      	sxth	r2, r3
 80023b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023b8:	b21b      	sxth	r3, r3
 80023ba:	4313      	orrs	r3, r2
 80023bc:	b21b      	sxth	r3, r3
 80023be:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80023c0:	8afa      	ldrh	r2, [r7, #22]
 80023c2:	f107 0308 	add.w	r3, r7, #8
 80023c6:	4611      	mov	r1, r2
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff fecb 	bl	8002164 <drv_spi_write>
}
 80023ce:	bf00      	nop
 80023d0:	371c      	adds	r7, #28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd90      	pop	{r4, r7, pc}

080023d6 <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b084      	sub	sp, #16
 80023da:	af00      	add	r7, sp, #0
 80023dc:	463b      	mov	r3, r7
 80023de:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 80023e2:	2202      	movs	r2, #2
 80023e4:	463b      	mov	r3, r7
 80023e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023ea:	f7ff ff0b 	bl	8002204 <drv_read_register>
 80023ee:	4603      	mov	r3, r0
 80023f0:	f023 0304 	bic.w	r3, r3, #4
 80023f4:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 80023f6:	89fb      	ldrh	r3, [r7, #14]
 80023f8:	2202      	movs	r2, #2
 80023fa:	4639      	mov	r1, r7
 80023fc:	c903      	ldmia	r1, {r0, r1}
 80023fe:	f7ff ff1d 	bl	800223c <drv_write_register>
}
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 800240a:	b580      	push	{r7, lr}
 800240c:	b084      	sub	sp, #16
 800240e:	af00      	add	r7, sp, #0
 8002410:	463b      	mov	r3, r7
 8002412:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 8002416:	2202      	movs	r2, #2
 8002418:	463b      	mov	r3, r7
 800241a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800241e:	f7ff fef1 	bl	8002204 <drv_read_register>
 8002422:	4603      	mov	r3, r0
 8002424:	f043 0304 	orr.w	r3, r3, #4
 8002428:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 800242a:	89fb      	ldrh	r3, [r7, #14]
 800242c:	2202      	movs	r2, #2
 800242e:	4639      	mov	r1, r7
 8002430:	c903      	ldmia	r1, {r0, r1}
 8002432:	f7ff ff03 	bl	800223c <drv_write_register>
}
 8002436:	bf00      	nop
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <drv_print_faults>:
void drv_calibrate(DRVStruct drv){
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
	drv_write_register(drv, CSACR, val);
}
void drv_print_faults(DRVStruct drv){
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	463b      	mov	r3, r7
 8002448:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t val1 = drv_read_FSR1(drv);
 800244c:	463b      	mov	r3, r7
 800244e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002452:	f7ff feb5 	bl	80021c0 <drv_read_FSR1>
 8002456:	4603      	mov	r3, r0
 8002458:	81fb      	strh	r3, [r7, #14]
    uint16_t val2 = drv_read_FSR2(drv);
 800245a:	463b      	mov	r3, r7
 800245c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002460:	f7ff febf 	bl	80021e2 <drv_read_FSR2>
 8002464:	4603      	mov	r3, r0
 8002466:	81bb      	strh	r3, [r7, #12]

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8002468:	89fb      	ldrh	r3, [r7, #14]
 800246a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800246e:	2b00      	cmp	r3, #0
 8002470:	d002      	beq.n	8002478 <drv_print_faults+0x38>
 8002472:	4857      	ldr	r0, [pc, #348]	; (80025d0 <drv_print_faults+0x190>)
 8002474:	f00c f9e8 	bl	800e848 <iprintf>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 8002478:	89fb      	ldrh	r3, [r7, #14]
 800247a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800247e:	2b00      	cmp	r3, #0
 8002480:	d002      	beq.n	8002488 <drv_print_faults+0x48>
 8002482:	4854      	ldr	r0, [pc, #336]	; (80025d4 <drv_print_faults+0x194>)
 8002484:	f00c f9e0 	bl	800e848 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8002488:	89fb      	ldrh	r3, [r7, #14]
 800248a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248e:	2b00      	cmp	r3, #0
 8002490:	d002      	beq.n	8002498 <drv_print_faults+0x58>
 8002492:	4851      	ldr	r0, [pc, #324]	; (80025d8 <drv_print_faults+0x198>)
 8002494:	f00c f9d8 	bl	800e848 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 8002498:	89fb      	ldrh	r3, [r7, #14]
 800249a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d002      	beq.n	80024a8 <drv_print_faults+0x68>
 80024a2:	484e      	ldr	r0, [pc, #312]	; (80025dc <drv_print_faults+0x19c>)
 80024a4:	f00c f9d0 	bl	800e848 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 80024a8:	89fb      	ldrh	r3, [r7, #14]
 80024aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d002      	beq.n	80024b8 <drv_print_faults+0x78>
 80024b2:	484b      	ldr	r0, [pc, #300]	; (80025e0 <drv_print_faults+0x1a0>)
 80024b4:	f00c f9c8 	bl	800e848 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 80024b8:	89fb      	ldrh	r3, [r7, #14]
 80024ba:	f003 0320 	and.w	r3, r3, #32
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d002      	beq.n	80024c8 <drv_print_faults+0x88>
 80024c2:	4848      	ldr	r0, [pc, #288]	; (80025e4 <drv_print_faults+0x1a4>)
 80024c4:	f00c f9c0 	bl	800e848 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 80024c8:	89fb      	ldrh	r3, [r7, #14]
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <drv_print_faults+0x98>
 80024d2:	4845      	ldr	r0, [pc, #276]	; (80025e8 <drv_print_faults+0x1a8>)
 80024d4:	f00c f9b8 	bl	800e848 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 80024d8:	89fb      	ldrh	r3, [r7, #14]
 80024da:	f003 0308 	and.w	r3, r3, #8
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <drv_print_faults+0xa8>
 80024e2:	4842      	ldr	r0, [pc, #264]	; (80025ec <drv_print_faults+0x1ac>)
 80024e4:	f00c f9b0 	bl	800e848 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 80024e8:	89fb      	ldrh	r3, [r7, #14]
 80024ea:	f003 0304 	and.w	r3, r3, #4
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d002      	beq.n	80024f8 <drv_print_faults+0xb8>
 80024f2:	483f      	ldr	r0, [pc, #252]	; (80025f0 <drv_print_faults+0x1b0>)
 80024f4:	f00c f9a8 	bl	800e848 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 80024f8:	89fb      	ldrh	r3, [r7, #14]
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d002      	beq.n	8002508 <drv_print_faults+0xc8>
 8002502:	483c      	ldr	r0, [pc, #240]	; (80025f4 <drv_print_faults+0x1b4>)
 8002504:	f00c f9a0 	bl	800e848 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8002508:	89fb      	ldrh	r3, [r7, #14]
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	2b00      	cmp	r3, #0
 8002510:	d002      	beq.n	8002518 <drv_print_faults+0xd8>
 8002512:	4839      	ldr	r0, [pc, #228]	; (80025f8 <drv_print_faults+0x1b8>)
 8002514:	f00c f998 	bl	800e848 <iprintf>

    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8002518:	89bb      	ldrh	r3, [r7, #12]
 800251a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800251e:	2b00      	cmp	r3, #0
 8002520:	d002      	beq.n	8002528 <drv_print_faults+0xe8>
 8002522:	4836      	ldr	r0, [pc, #216]	; (80025fc <drv_print_faults+0x1bc>)
 8002524:	f00c f990 	bl	800e848 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8002528:	89bb      	ldrh	r3, [r7, #12]
 800252a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800252e:	2b00      	cmp	r3, #0
 8002530:	d002      	beq.n	8002538 <drv_print_faults+0xf8>
 8002532:	4833      	ldr	r0, [pc, #204]	; (8002600 <drv_print_faults+0x1c0>)
 8002534:	f00c f988 	bl	800e848 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8002538:	89bb      	ldrh	r3, [r7, #12]
 800253a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800253e:	2b00      	cmp	r3, #0
 8002540:	d002      	beq.n	8002548 <drv_print_faults+0x108>
 8002542:	4830      	ldr	r0, [pc, #192]	; (8002604 <drv_print_faults+0x1c4>)
 8002544:	f00c f980 	bl	800e848 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8002548:	89bb      	ldrh	r3, [r7, #12]
 800254a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800254e:	2b00      	cmp	r3, #0
 8002550:	d002      	beq.n	8002558 <drv_print_faults+0x118>
 8002552:	482d      	ldr	r0, [pc, #180]	; (8002608 <drv_print_faults+0x1c8>)
 8002554:	f00c f978 	bl	800e848 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8002558:	89bb      	ldrh	r3, [r7, #12]
 800255a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800255e:	2b00      	cmp	r3, #0
 8002560:	d002      	beq.n	8002568 <drv_print_faults+0x128>
 8002562:	482a      	ldr	r0, [pc, #168]	; (800260c <drv_print_faults+0x1cc>)
 8002564:	f00c f970 	bl	800e848 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8002568:	89bb      	ldrh	r3, [r7, #12]
 800256a:	f003 0320 	and.w	r3, r3, #32
 800256e:	2b00      	cmp	r3, #0
 8002570:	d002      	beq.n	8002578 <drv_print_faults+0x138>
 8002572:	4827      	ldr	r0, [pc, #156]	; (8002610 <drv_print_faults+0x1d0>)
 8002574:	f00c f968 	bl	800e848 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 8002578:	89bb      	ldrh	r3, [r7, #12]
 800257a:	f003 0310 	and.w	r3, r3, #16
 800257e:	2b00      	cmp	r3, #0
 8002580:	d002      	beq.n	8002588 <drv_print_faults+0x148>
 8002582:	4824      	ldr	r0, [pc, #144]	; (8002614 <drv_print_faults+0x1d4>)
 8002584:	f00c f960 	bl	800e848 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8002588:	89bb      	ldrh	r3, [r7, #12]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b00      	cmp	r3, #0
 8002590:	d002      	beq.n	8002598 <drv_print_faults+0x158>
 8002592:	4821      	ldr	r0, [pc, #132]	; (8002618 <drv_print_faults+0x1d8>)
 8002594:	f00c f958 	bl	800e848 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 8002598:	89bb      	ldrh	r3, [r7, #12]
 800259a:	f003 0304 	and.w	r3, r3, #4
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d002      	beq.n	80025a8 <drv_print_faults+0x168>
 80025a2:	481e      	ldr	r0, [pc, #120]	; (800261c <drv_print_faults+0x1dc>)
 80025a4:	f00c f950 	bl	800e848 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 80025a8:	89bb      	ldrh	r3, [r7, #12]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d002      	beq.n	80025b8 <drv_print_faults+0x178>
 80025b2:	481b      	ldr	r0, [pc, #108]	; (8002620 <drv_print_faults+0x1e0>)
 80025b4:	f00c f948 	bl	800e848 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 80025b8:	89bb      	ldrh	r3, [r7, #12]
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d002      	beq.n	80025c8 <drv_print_faults+0x188>
 80025c2:	4818      	ldr	r0, [pc, #96]	; (8002624 <drv_print_faults+0x1e4>)
 80025c4:	f00c f940 	bl	800e848 <iprintf>

}
 80025c8:	bf00      	nop
 80025ca:	3710      	adds	r7, #16
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	08012d08 	.word	0x08012d08
 80025d4:	08012d14 	.word	0x08012d14
 80025d8:	08012d20 	.word	0x08012d20
 80025dc:	08012d28 	.word	0x08012d28
 80025e0:	08012d30 	.word	0x08012d30
 80025e4:	08012d38 	.word	0x08012d38
 80025e8:	08012d44 	.word	0x08012d44
 80025ec:	08012d50 	.word	0x08012d50
 80025f0:	08012d5c 	.word	0x08012d5c
 80025f4:	08012d68 	.word	0x08012d68
 80025f8:	08012d74 	.word	0x08012d74
 80025fc:	08012d80 	.word	0x08012d80
 8002600:	08012d88 	.word	0x08012d88
 8002604:	08012d90 	.word	0x08012d90
 8002608:	08012d98 	.word	0x08012d98
 800260c:	08012da0 	.word	0x08012da0
 8002610:	08012da8 	.word	0x08012da8
 8002614:	08012db4 	.word	0x08012db4
 8002618:	08012dc0 	.word	0x08012dc0
 800261c:	08012dcc 	.word	0x08012dcc
 8002620:	08012dd8 	.word	0x08012dd8
 8002624:	08012de4 	.word	0x08012de4

08002628 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800262c:	4b1f      	ldr	r3, [pc, #124]	; (80026ac <MX_FDCAN1_Init+0x84>)
 800262e:	4a20      	ldr	r2, [pc, #128]	; (80026b0 <MX_FDCAN1_Init+0x88>)
 8002630:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002632:	4b1e      	ldr	r3, [pc, #120]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002634:	2200      	movs	r2, #0
 8002636:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002638:	4b1c      	ldr	r3, [pc, #112]	; (80026ac <MX_FDCAN1_Init+0x84>)
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800263e:	4b1b      	ldr	r3, [pc, #108]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002640:	2200      	movs	r2, #0
 8002642:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002644:	4b19      	ldr	r3, [pc, #100]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002646:	2200      	movs	r2, #0
 8002648:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800264a:	4b18      	ldr	r3, [pc, #96]	; (80026ac <MX_FDCAN1_Init+0x84>)
 800264c:	2200      	movs	r2, #0
 800264e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002650:	4b16      	ldr	r3, [pc, #88]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002652:	2200      	movs	r2, #0
 8002654:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8002656:	4b15      	ldr	r3, [pc, #84]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002658:	2210      	movs	r2, #16
 800265a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800265c:	4b13      	ldr	r3, [pc, #76]	; (80026ac <MX_FDCAN1_Init+0x84>)
 800265e:	2201      	movs	r2, #1
 8002660:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8002662:	4b12      	ldr	r3, [pc, #72]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002664:	2202      	movs	r2, #2
 8002666:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8002668:	4b10      	ldr	r3, [pc, #64]	; (80026ac <MX_FDCAN1_Init+0x84>)
 800266a:	2202      	movs	r2, #2
 800266c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800266e:	4b0f      	ldr	r3, [pc, #60]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002670:	2201      	movs	r2, #1
 8002672:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8002674:	4b0d      	ldr	r3, [pc, #52]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002676:	2201      	movs	r2, #1
 8002678:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800267a:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <MX_FDCAN1_Init+0x84>)
 800267c:	2201      	movs	r2, #1
 800267e:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8002680:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002682:	2201      	movs	r2, #1
 8002684:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8002686:	4b09      	ldr	r3, [pc, #36]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002688:	2200      	movs	r2, #0
 800268a:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800268c:	4b07      	ldr	r3, [pc, #28]	; (80026ac <MX_FDCAN1_Init+0x84>)
 800268e:	2200      	movs	r2, #0
 8002690:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002692:	4b06      	ldr	r3, [pc, #24]	; (80026ac <MX_FDCAN1_Init+0x84>)
 8002694:	2200      	movs	r2, #0
 8002696:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002698:	4804      	ldr	r0, [pc, #16]	; (80026ac <MX_FDCAN1_Init+0x84>)
 800269a:	f005 fbc1 	bl	8007e20 <HAL_FDCAN_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80026a4:	f002 fb69 	bl	8004d7a <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	200005c0 	.word	0x200005c0
 80026b0:	40006400 	.word	0x40006400

080026b4 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b09e      	sub	sp, #120	; 0x78
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026bc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	609a      	str	r2, [r3, #8]
 80026c8:	60da      	str	r2, [r3, #12]
 80026ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026cc:	f107 0310 	add.w	r3, r7, #16
 80026d0:	2254      	movs	r2, #84	; 0x54
 80026d2:	2100      	movs	r1, #0
 80026d4:	4618      	mov	r0, r3
 80026d6:	f00b fa35 	bl	800db44 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a20      	ldr	r2, [pc, #128]	; (8002760 <HAL_FDCAN_MspInit+0xac>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d139      	bne.n	8002758 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80026e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80026ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026ee:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026f0:	f107 0310 	add.w	r3, r7, #16
 80026f4:	4618      	mov	r0, r3
 80026f6:	f006 ff6f 	bl	80095d8 <HAL_RCCEx_PeriphCLKConfig>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002700:	f002 fb3b 	bl	8004d7a <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002704:	4b17      	ldr	r3, [pc, #92]	; (8002764 <HAL_FDCAN_MspInit+0xb0>)
 8002706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002708:	4a16      	ldr	r2, [pc, #88]	; (8002764 <HAL_FDCAN_MspInit+0xb0>)
 800270a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800270e:	6593      	str	r3, [r2, #88]	; 0x58
 8002710:	4b14      	ldr	r3, [pc, #80]	; (8002764 <HAL_FDCAN_MspInit+0xb0>)
 8002712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002718:	60fb      	str	r3, [r7, #12]
 800271a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800271c:	4b11      	ldr	r3, [pc, #68]	; (8002764 <HAL_FDCAN_MspInit+0xb0>)
 800271e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002720:	4a10      	ldr	r2, [pc, #64]	; (8002764 <HAL_FDCAN_MspInit+0xb0>)
 8002722:	f043 0301 	orr.w	r3, r3, #1
 8002726:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002728:	4b0e      	ldr	r3, [pc, #56]	; (8002764 <HAL_FDCAN_MspInit+0xb0>)
 800272a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	60bb      	str	r3, [r7, #8]
 8002732:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002734:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002738:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273a:	2302      	movs	r3, #2
 800273c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273e:	2300      	movs	r3, #0
 8002740:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002742:	2300      	movs	r3, #0
 8002744:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002746:	2309      	movs	r3, #9
 8002748:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800274a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800274e:	4619      	mov	r1, r3
 8002750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002754:	f005 ffce 	bl	80086f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8002758:	bf00      	nop
 800275a:	3778      	adds	r7, #120	; 0x78
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40006400 	.word	0x40006400
 8002764:	40021000 	.word	0x40021000

08002768 <g4_flash_erase>:

    address -= FLASH_BANK1_BASE;
    *sector = address / FLASH_PAGE_SIZE;
}

void g4_flash_erase(uint8_t page){
 8002768:	b580      	push	{r7, lr}
 800276a:	b088      	sub	sp, #32
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
    uint32_t page_err = 0;
 8002772:	2300      	movs	r3, #0
 8002774:	61fb      	str	r3, [r7, #28]
    FLASH_EraseInitTypeDef erase_conf;
    erase_conf.TypeErase = FLASH_TYPEERASE_MASSERASE;
 8002776:	2301      	movs	r3, #1
 8002778:	60fb      	str	r3, [r7, #12]
    erase_conf.Banks = FLASH_BANK_2;
 800277a:	2302      	movs	r3, #2
 800277c:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&erase_conf, &page_err) != HAL_OK)
 800277e:	f107 021c 	add.w	r2, r7, #28
 8002782:	f107 030c 	add.w	r3, r7, #12
 8002786:	4611      	mov	r1, r2
 8002788:	4618      	mov	r0, r3
 800278a:	f005 fe51 	bl	8008430 <HAL_FLASHEx_Erase>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d003      	beq.n	800279c <g4_flash_erase+0x34>
    {
    	printf("\r\nErasing Flash Failed, Please Reboot Manually.\r\n");
 8002794:	4805      	ldr	r0, [pc, #20]	; (80027ac <g4_flash_erase+0x44>)
 8002796:	f00c f8dd 	bl	800e954 <puts>

    }
    else{
    	printf("\r\nFlash Erase Successful\r\n");
    }
  }
 800279a:	e002      	b.n	80027a2 <g4_flash_erase+0x3a>
    	printf("\r\nFlash Erase Successful\r\n");
 800279c:	4804      	ldr	r0, [pc, #16]	; (80027b0 <g4_flash_erase+0x48>)
 800279e:	f00c f8d9 	bl	800e954 <puts>
  }
 80027a2:	bf00      	nop
 80027a4:	3720      	adds	r7, #32
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	08012df0 	.word	0x08012df0
 80027b0:	08012e24 	.word	0x08012e24

080027b4 <flash_writer_init>:

// STM32G4 FUNCTIONS ABOVE =======================================================

// STANDARD FUNCTIONS BELOW ======================================================

void flash_writer_init(FlashWriter *fw, uint32_t sector) {
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
	if(sector>7) sector = 7;
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	2b07      	cmp	r3, #7
 80027c2:	d901      	bls.n	80027c8 <flash_writer_init+0x14>
 80027c4:	2307      	movs	r3, #7
 80027c6:	603b      	str	r3, [r7, #0]
	fw->sector = sector;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	609a      	str	r2, [r3, #8]
	fw->base = PW_BASE;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a05      	ldr	r2, [pc, #20]	; (80027e8 <flash_writer_init+0x34>)
 80027d2:	605a      	str	r2, [r3, #4]
	fw->ready = false;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	08040000 	.word	0x08040000

080027ec <flash_writer_open>:
bool flash_writer_ready(FlashWriter fw) {
    return fw.ready;
}


void flash_writer_open(FlashWriter * fw) {
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Unlock();
 80027f4:	f005 fd30 	bl	8008258 <HAL_FLASH_Unlock>
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80027f8:	4b06      	ldr	r3, [pc, #24]	; (8002814 <flash_writer_open+0x28>)
 80027fa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80027fe:	611a      	str	r2, [r3, #16]
    g4_flash_erase(0);
 8002800:	2000      	movs	r0, #0
 8002802:	f7ff ffb1 	bl	8002768 <g4_flash_erase>
    fw->ready = true;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	701a      	strb	r2, [r3, #0]
}
 800280c:	bf00      	nop
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40022000 	.word	0x40022000

08002818 <flash_writer_write_int>:

void flash_writer_write_int(FlashWriter fw, uint32_t index, int x) {
 8002818:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 800281c:	b087      	sub	sp, #28
 800281e:	af00      	add	r7, sp, #0
 8002820:	1d3c      	adds	r4, r7, #4
 8002822:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002826:	603b      	str	r3, [r7, #0]
    union UN {int a; uint32_t b;};
    union UN un;
    un.a = x;
 8002828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800282a:	617b      	str	r3, [r7, #20]
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, PW_BASE + SIZE_OFFSET * index, un.b); //JB
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	f503 0300 	add.w	r3, r3, #8388608	; 0x800000
 8002832:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8002836:	0119      	lsls	r1, r3, #4
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	2200      	movs	r2, #0
 800283c:	4698      	mov	r8, r3
 800283e:	4691      	mov	r9, r2
 8002840:	4642      	mov	r2, r8
 8002842:	464b      	mov	r3, r9
 8002844:	2000      	movs	r0, #0
 8002846:	f005 fcb1 	bl	80081ac <HAL_FLASH_Program>
}
 800284a:	bf00      	nop
 800284c:	371c      	adds	r7, #28
 800284e:	46bd      	mov	sp, r7
 8002850:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}

08002854 <flash_writer_write_float>:

void flash_writer_write_uint(FlashWriter fw, uint32_t index, unsigned int x) {
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, PW_BASE + SIZE_OFFSET * index, x); //JB
}

void flash_writer_write_float(FlashWriter fw, uint32_t index, float x) {
 8002854:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8002858:	b089      	sub	sp, #36	; 0x24
 800285a:	af00      	add	r7, sp, #0
 800285c:	f107 040c 	add.w	r4, r7, #12
 8002860:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	ed87 0a01 	vstr	s0, [r7, #4]
    union UN {float a; uint32_t b;};
    union UN un;
    un.a = x;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	61fb      	str	r3, [r7, #28]
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, PW_BASE + SIZE_OFFSET * index, un.b); //JB
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	f503 0300 	add.w	r3, r3, #8388608	; 0x800000
 8002874:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8002878:	0119      	lsls	r1, r3, #4
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	2200      	movs	r2, #0
 800287e:	4698      	mov	r8, r3
 8002880:	4691      	mov	r9, r2
 8002882:	4642      	mov	r2, r8
 8002884:	464b      	mov	r3, r9
 8002886:	2000      	movs	r0, #0
 8002888:	f005 fc90 	bl	80081ac <HAL_FLASH_Program>
}
 800288c:	bf00      	nop
 800288e:	3724      	adds	r7, #36	; 0x24
 8002890:	46bd      	mov	sp, r7
 8002892:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}

08002896 <flash_writer_close>:

void flash_writer_close(FlashWriter * fw) {
 8002896:	b580      	push	{r7, lr}
 8002898:	b082      	sub	sp, #8
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Lock(); //JB
 800289e:	f005 fcfd 	bl	800829c <HAL_FLASH_Lock>
    fw->ready = false;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	701a      	strb	r2, [r3, #0]
}
 80028a8:	bf00      	nop
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <flash_read_int>:

int flash_read_int(FlashWriter fw, uint32_t index) {
 80028b0:	b490      	push	{r4, r7}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	1d3c      	adds	r4, r7, #4
 80028b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80028bc:	603b      	str	r3, [r7, #0]
    return *(int*) (PW_BASE + SIZE_OFFSET * index);
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	f503 0300 	add.w	r3, r3, #8388608	; 0x800000
 80028c4:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	681b      	ldr	r3, [r3, #0]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc90      	pop	{r4, r7}
 80028d4:	4770      	bx	lr

080028d6 <flash_read_float>:

uint32_t flash_read_uint(FlashWriter fw, uint32_t index) {
    return *(uint32_t*) (PW_BASE + SIZE_OFFSET * index);
}

float flash_read_float(FlashWriter fw, uint32_t index) {
 80028d6:	b490      	push	{r4, r7}
 80028d8:	b084      	sub	sp, #16
 80028da:	af00      	add	r7, sp, #0
 80028dc:	1d3c      	adds	r4, r7, #4
 80028de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80028e2:	603b      	str	r3, [r7, #0]
    return *(float*) (PW_BASE + SIZE_OFFSET * index);
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	f503 0300 	add.w	r3, r3, #8388608	; 0x800000
 80028ea:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80028ee:	011b      	lsls	r3, r3, #4
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	ee07 3a90 	vmov	s15, r3
}
 80028f6:	eeb0 0a67 	vmov.f32	s0, s15
 80028fa:	3710      	adds	r7, #16
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bc90      	pop	{r4, r7}
 8002900:	4770      	bx	lr
	...

08002904 <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 8002904:	b480      	push	{r7}
 8002906:	b087      	sub	sp, #28
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002910:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002916:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800291c:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002924:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002928:	ee77 7a67 	vsub.f32	s15, s14, s15
 800292c:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002936:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800293a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800293e:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002948:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800294c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002950:	edc7 7a03 	vstr	s15, [r7, #12]
//	else{
//		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
//		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
//		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
//	}
	if(PHASE_ORDER){                                                         // Check which phase order to use,
 8002954:	4b4a      	ldr	r3, [pc, #296]	; (8002a80 <set_dtc+0x17c>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d045      	beq.n	80029e8 <set_dtc+0xe4>
		TIM2->CCR3 = (TIM_PWM.Instance->ARR)*(1.0f-controller->dtc_u);                        // Write duty cycles
 800295c:	4b49      	ldr	r3, [pc, #292]	; (8002a84 <set_dtc+0x180>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002962:	ee07 3a90 	vmov	s15, r3
 8002966:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002970:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002974:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002978:	ee67 7a27 	vmul.f32	s15, s14, s15
 800297c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002980:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002984:	ee17 2a90 	vmov	r2, s15
 8002988:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM2->CCR2 = (TIM_PWM.Instance->ARR)*(1.0f-controller->dtc_v);
 800298a:	4b3e      	ldr	r3, [pc, #248]	; (8002a84 <set_dtc+0x180>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002990:	ee07 3a90 	vmov	s15, r3
 8002994:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800299e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80029a2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80029a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029b2:	ee17 2a90 	vmov	r2, s15
 80029b6:	639a      	str	r2, [r3, #56]	; 0x38
		TIM2->CCR1 = (TIM_PWM.Instance->ARR)*(1.0f-controller->dtc_w);
 80029b8:	4b32      	ldr	r3, [pc, #200]	; (8002a84 <set_dtc+0x180>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029be:	ee07 3a90 	vmov	s15, r3
 80029c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80029cc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80029d0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80029d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029e0:	ee17 2a90 	vmov	r2, s15
 80029e4:	635a      	str	r2, [r3, #52]	; 0x34
	else{
		TIM2->CCR3 = (TIM_PWM.Instance->ARR)*(1.0f-controller->dtc_u);
		TIM2->CCR1 = (TIM_PWM.Instance->ARR)*(1.0f-controller->dtc_v);
		TIM2->CCR2 =  (TIM_PWM.Instance->ARR)*(1.0f-controller->dtc_w);
	}
}
 80029e6:	e044      	b.n	8002a72 <set_dtc+0x16e>
		TIM2->CCR3 = (TIM_PWM.Instance->ARR)*(1.0f-controller->dtc_u);
 80029e8:	4b26      	ldr	r3, [pc, #152]	; (8002a84 <set_dtc+0x180>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ee:	ee07 3a90 	vmov	s15, r3
 80029f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80029fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002a00:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a10:	ee17 2a90 	vmov	r2, s15
 8002a14:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM2->CCR1 = (TIM_PWM.Instance->ARR)*(1.0f-controller->dtc_v);
 8002a16:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <set_dtc+0x180>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1c:	ee07 3a90 	vmov	s15, r3
 8002a20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002a2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002a2e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a3e:	ee17 2a90 	vmov	r2, s15
 8002a42:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2->CCR2 =  (TIM_PWM.Instance->ARR)*(1.0f-controller->dtc_w);
 8002a44:	4b0f      	ldr	r3, [pc, #60]	; (8002a84 <set_dtc+0x180>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a4a:	ee07 3a90 	vmov	s15, r3
 8002a4e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002a58:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002a5c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a6c:	ee17 2a90 	vmov	r2, s15
 8002a70:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002a72:	bf00      	nop
 8002a74:	371c      	adds	r7, #28
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	200006c4 	.word	0x200006c4
 8002a84:	20009344 	.word	0x20009344

08002a88 <analog_sample>:

void analog_sample (ControllerStruct *controller){
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
	/* Sampe ADCs */
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002a90:	4b38      	ldr	r3, [pc, #224]	; (8002b74 <analog_sample+0xec>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d10e      	bne.n	8002ab6 <analog_sample+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002a98:	4837      	ldr	r0, [pc, #220]	; (8002b78 <analog_sample+0xf0>)
 8002a9a:	f004 f859 	bl	8006b50 <HAL_ADC_GetValue>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002aa6:	4835      	ldr	r0, [pc, #212]	; (8002b7c <analog_sample+0xf4>)
 8002aa8:	f004 f852 	bl	8006b50 <HAL_ADC_GetValue>
 8002aac:	4603      	mov	r3, r0
 8002aae:	461a      	mov	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	e00d      	b.n	8002ad2 <analog_sample+0x4a>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002ab6:	4831      	ldr	r0, [pc, #196]	; (8002b7c <analog_sample+0xf4>)
 8002ab8:	f004 f84a 	bl	8006b50 <HAL_ADC_GetValue>
 8002abc:	4603      	mov	r3, r0
 8002abe:	461a      	mov	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002ac4:	482c      	ldr	r0, [pc, #176]	; (8002b78 <analog_sample+0xf0>)
 8002ac6:	f004 f843 	bl	8006b50 <HAL_ADC_GetValue>
 8002aca:	4603      	mov	r3, r0
 8002acc:	461a      	mov	r2, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	609a      	str	r2, [r3, #8]
		//adc_ch_ic = ADC_CH_IB;
	}


	HAL_ADC_Start(&ADC_CH_MAIN);
 8002ad2:	4829      	ldr	r0, [pc, #164]	; (8002b78 <analog_sample+0xf0>)
 8002ad4:	f003 fe52 	bl	800677c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);
 8002ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8002adc:	4826      	ldr	r0, [pc, #152]	; (8002b78 <analog_sample+0xf0>)
 8002ade:	f003 ff31 	bl	8006944 <HAL_ADC_PollForConversion>

	controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 8002ae2:	4827      	ldr	r0, [pc, #156]	; (8002b80 <analog_sample+0xf8>)
 8002ae4:	f004 f834 	bl	8006b50 <HAL_ADC_GetValue>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	461a      	mov	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	ee07 3a90 	vmov	s15, r3
 8002af8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002afc:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002b84 <analog_sample+0xfc>
 8002b00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	edc3 7a08 	vstr	s15, [r3, #32]

    controller->i_a = controller->i_scale*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685a      	ldr	r2, [r3, #4]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	ee07 3a90 	vmov	s15, r3
 8002b20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = controller->i_scale*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689a      	ldr	r2, [r3, #8]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	ee07 3a90 	vmov	s15, r3
 8002b44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b58:	eeb1 7a67 	vneg.f32	s14, s15
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	edc3 7a07 	vstr	s15, [r3, #28]

}
 8002b6c:	bf00      	nop
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	200006c4 	.word	0x200006c4
 8002b78:	2000021c 	.word	0x2000021c
 8002b7c:	20000288 	.word	0x20000288
 8002b80:	20000360 	.word	0x20000360
 8002b84:	3c533318 	.word	0x3c533318

08002b88 <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b088      	sub	sp, #32
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	ed87 0a05 	vstr	s0, [r7, #20]
 8002b92:	edc7 0a04 	vstr	s1, [r7, #16]
 8002b96:	ed87 1a03 	vstr	s2, [r7, #12]
 8002b9a:	60b8      	str	r0, [r7, #8]
 8002b9c:	6079      	str	r1, [r7, #4]
 8002b9e:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 8002ba0:	ed97 0a05 	vldr	s0, [r7, #20]
 8002ba4:	f002 fa14 	bl	8004fd0 <cos_lut>
 8002ba8:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 8002bac:	ed97 0a05 	vldr	s0, [r7, #20]
 8002bb0:	f002 f9d4 	bl	8004f5c <sin_lut>
 8002bb4:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 8002bb8:	ed97 7a07 	vldr	s14, [r7, #28]
 8002bbc:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bc4:	edd7 6a06 	vldr	s13, [r7, #24]
 8002bc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 8002bda:	edd7 7a06 	vldr	s15, [r7, #24]
 8002bde:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002c88 <abc+0x100>
 8002be2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002be6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bea:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002bee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bf2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bf6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bfe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c02:	eddf 6a22 	vldr	s13, [pc, #136]	; 8002c8c <abc+0x104>
 8002c06:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c0a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c0e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002c12:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002c16:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002c2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c30:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002c8c <abc+0x104>
 8002c34:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c38:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c3c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002c40:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c48:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c50:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c54:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8002c88 <abc+0x100>
 8002c58:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c5c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c60:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002c64:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002c68:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	edc3 7a00 	vstr	s15, [r3]
    }
 8002c7e:	bf00      	nop
 8002c80:	3720      	adds	r7, #32
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	3f5db3d7 	.word	0x3f5db3d7
 8002c8c:	bf5db3d7 	.word	0xbf5db3d7

08002c90 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b088      	sub	sp, #32
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	ed87 0a05 	vstr	s0, [r7, #20]
 8002c9a:	edc7 0a04 	vstr	s1, [r7, #16]
 8002c9e:	ed87 1a03 	vstr	s2, [r7, #12]
 8002ca2:	edc7 1a02 	vstr	s3, [r7, #8]
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 8002caa:	ed97 0a05 	vldr	s0, [r7, #20]
 8002cae:	f002 f98f 	bl	8004fd0 <cos_lut>
 8002cb2:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 8002cb6:	ed97 0a05 	vldr	s0, [r7, #20]
 8002cba:	f002 f94f 	bl	8004f5c <sin_lut>
 8002cbe:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002cc2:	ed97 7a07 	vldr	s14, [r7, #28]
 8002cc6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cce:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cd2:	eddf 6a34 	vldr	s13, [pc, #208]	; 8002da4 <dq0+0x114>
 8002cd6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002cda:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cde:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002ce2:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002ce6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cea:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cf2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cf6:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cfa:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002da8 <dq0+0x118>
 8002cfe:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002d02:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d06:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002d0a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002d0e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d12:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d1e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002dac <dq0+0x11c>
 8002d22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002d2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d30:	eeb1 7a67 	vneg.f32	s14, s15
 8002d34:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d40:	eddf 6a19 	vldr	s13, [pc, #100]	; 8002da8 <dq0+0x118>
 8002d44:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002d48:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d4c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002d50:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002d54:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d58:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d60:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d64:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d68:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002da4 <dq0+0x114>
 8002d6c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002d70:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d74:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002d78:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002d7c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d80:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d8c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002dac <dq0+0x11c>
 8002d90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	edc3 7a00 	vstr	s15, [r3]

    }
 8002d9a:	bf00      	nop
 8002d9c:	3720      	adds	r7, #32
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	3f5db3d7 	.word	0x3f5db3d7
 8002da8:	bf5db3d7 	.word	0xbf5db3d7
 8002dac:	3f2aaaab 	.word	0x3f2aaaab

08002db0 <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 8002db0:	b580      	push	{r7, lr}
 8002db2:	ed2d 8b02 	vpush	{d8}
 8002db6:	b08a      	sub	sp, #40	; 0x28
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	ed87 0a07 	vstr	s0, [r7, #28]
 8002dbe:	edc7 0a06 	vstr	s1, [r7, #24]
 8002dc2:	ed87 1a05 	vstr	s2, [r7, #20]
 8002dc6:	edc7 1a04 	vstr	s3, [r7, #16]
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 8002dd0:	ed97 1a04 	vldr	s2, [r7, #16]
 8002dd4:	edd7 0a05 	vldr	s1, [r7, #20]
 8002dd8:	ed97 0a06 	vldr	s0, [r7, #24]
 8002ddc:	f002 f840 	bl	8004e60 <fminf3>
 8002de0:	eeb0 8a40 	vmov.f32	s16, s0
 8002de4:	ed97 1a04 	vldr	s2, [r7, #16]
 8002de8:	edd7 0a05 	vldr	s1, [r7, #20]
 8002dec:	ed97 0a06 	vldr	s0, [r7, #24]
 8002df0:	f002 f802 	bl	8004df8 <fmaxf3>
 8002df4:	eef0 7a40 	vmov.f32	s15, s0
 8002df8:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002dfc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002e00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e04:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 8002e08:	4b41      	ldr	r3, [pc, #260]	; (8002f10 <svm+0x160>)
 8002e0a:	623b      	str	r3, [r7, #32]

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002e0c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002e10:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e18:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002e1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e20:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002f14 <svm+0x164>
 8002e24:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002e28:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e30:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e38:	eddf 0a37 	vldr	s1, [pc, #220]	; 8002f18 <svm+0x168>
 8002e3c:	eeb0 0a67 	vmov.f32	s0, s15
 8002e40:	f001 ffa2 	bl	8004d88 <fast_fmaxf>
 8002e44:	eef0 7a40 	vmov.f32	s15, s0
 8002e48:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002f1c <svm+0x16c>
 8002e4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002e50:	f001 ffb6 	bl	8004dc0 <fast_fminf>
 8002e54:	eef0 7a40 	vmov.f32	s15, s0
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002e5e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002e62:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e6a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002e6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e72:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002f14 <svm+0x164>
 8002e76:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002e7a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e82:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e8a:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002f18 <svm+0x168>
 8002e8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e92:	f001 ff79 	bl	8004d88 <fast_fmaxf>
 8002e96:	eef0 7a40 	vmov.f32	s15, s0
 8002e9a:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002f1c <svm+0x16c>
 8002e9e:	eeb0 0a67 	vmov.f32	s0, s15
 8002ea2:	f001 ff8d 	bl	8004dc0 <fast_fminf>
 8002ea6:	eef0 7a40 	vmov.f32	s15, s0
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002eb0:	ed97 7a04 	vldr	s14, [r7, #16]
 8002eb4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002eb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ebc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002ec0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ec4:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002f14 <svm+0x164>
 8002ec8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002ecc:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ed0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ed4:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002edc:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002f18 <svm+0x168>
 8002ee0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ee4:	f001 ff50 	bl	8004d88 <fast_fmaxf>
 8002ee8:	eef0 7a40 	vmov.f32	s15, s0
 8002eec:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002f1c <svm+0x16c>
 8002ef0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ef4:	f001 ff64 	bl	8004dc0 <fast_fminf>
 8002ef8:	eef0 7a40 	vmov.f32	s15, s0
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	edc3 7a00 	vstr	s15, [r3]

    }
 8002f02:	bf00      	nop
 8002f04:	3728      	adds	r7, #40	; 0x28
 8002f06:	46bd      	mov	sp, r7
 8002f08:	ecbd 8b02 	vpop	{d8}
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	3ef0a3d7 	.word	0x3ef0a3d7
 8002f14:	3f933333 	.word	0x3f933333
 8002f18:	00000000 	.word	0x00000000
 8002f1c:	3f70a3d7 	.word	0x3f70a3d7

08002f20 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b086      	sub	sp, #24
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8002f30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f34:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f04f 0200 	mov.w	r2, #0
 8002f3c:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f04f 0200 	mov.w	r2, #0
 8002f44:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f04f 0200 	mov.w	r2, #0
 8002f4c:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f7ff fcd8 	bl	8002904 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8002f54:	2300      	movs	r3, #0
 8002f56:	60fb      	str	r3, [r7, #12]
 8002f58:	e00f      	b.n	8002f7a <zero_current+0x5a>
    	analog_sample(controller);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7ff fd94 	bl	8002a88 <analog_sample>
    	adc_a_offset +=  controller->adc_a_raw;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	4413      	add	r3, r2
 8002f68:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	4413      	add	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	3301      	adds	r3, #1
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	68fa      	ldr	r2, [r7, #12]
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	dbeb      	blt.n	8002f5a <zero_current+0x3a>
     }
    controller->adc_a_offset = adc_a_offset/n;
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	fb92 f2f3 	sdiv	r2, r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    controller->adc_b_offset = adc_b_offset/n;
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	fb92 f2f3 	sdiv	r2, r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    }
 8002f9e:	bf00      	nop
 8002fa0:	3718      	adds	r7, #24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a4b      	ldr	r2, [pc, #300]	; (80030e0 <init_controller_params+0x138>)
 8002fb4:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->ki_q = KI_Q;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a49      	ldr	r2, [pc, #292]	; (80030e0 <init_controller_params+0x138>)
 8002fba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    controller->k_d = K_SCALE*I_BW;
 8002fbe:	4b49      	ldr	r3, [pc, #292]	; (80030e4 <init_controller_params+0x13c>)
 8002fc0:	edd3 7a02 	vldr	s15, [r3, #8]
 8002fc4:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80030e8 <init_controller_params+0x140>
 8002fc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->k_q = K_SCALE*I_BW;
 8002fd2:	4b44      	ldr	r3, [pc, #272]	; (80030e4 <init_controller_params+0x13c>)
 8002fd4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002fd8:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80030e8 <init_controller_params+0x140>
 8002fdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002fe6:	4b3f      	ldr	r3, [pc, #252]	; (80030e4 <init_controller_params+0x13c>)
 8002fe8:	edd3 7a02 	vldr	s15, [r3, #8]
 8002fec:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80030ec <init_controller_params+0x144>
 8002ff0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ff4:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80030f0 <init_controller_params+0x148>
 8002ff8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ffc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003000:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003004:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003008:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800300c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003010:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
    controller->ki_fw = .1f*controller->ki_d;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003020:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80030f4 <init_controller_params+0x14c>
 8003024:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->phase_order = PHASE_ORDER;
 800302e:	4b32      	ldr	r3, [pc, #200]	; (80030f8 <init_controller_params+0x150>)
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    if(I_MAX <= 40.0f){controller->i_scale = I_SCALE;}
 8003038:	4b2a      	ldr	r3, [pc, #168]	; (80030e4 <init_controller_params+0x13c>)
 800303a:	edd3 7a03 	vldr	s15, [r3, #12]
 800303e:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80030fc <init_controller_params+0x154>
 8003042:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800304a:	d803      	bhi.n	8003054 <init_controller_params+0xac>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a2c      	ldr	r2, [pc, #176]	; (8003100 <init_controller_params+0x158>)
 8003050:	671a      	str	r2, [r3, #112]	; 0x70
 8003052:	e002      	b.n	800305a <init_controller_params+0xb2>
    else{controller->i_scale = 2.0f*I_SCALE;}
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a2b      	ldr	r2, [pc, #172]	; (8003104 <init_controller_params+0x15c>)
 8003058:	671a      	str	r2, [r3, #112]	; 0x70
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 800305a:	2300      	movs	r3, #0
 800305c:	60fb      	str	r3, [r7, #12]
 800305e:	e037      	b.n	80030d0 <init_controller_params+0x128>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	ee07 3a90 	vmov	s15, r3
 8003066:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800306a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003108 <init_controller_params+0x160>
 800306e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003072:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800310c <init_controller_params+0x164>
 8003076:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800307a:	ee16 0a90 	vmov	r0, s13
 800307e:	f7fd fa8b 	bl	8000598 <__aeabi_f2d>
 8003082:	4602      	mov	r2, r0
 8003084:	460b      	mov	r3, r1
 8003086:	ec43 2b10 	vmov	d0, r2, r3
 800308a:	f00f fb01 	bl	8012690 <exp>
 800308e:	ec51 0b10 	vmov	r0, r1, d0
 8003092:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003096:	4b1e      	ldr	r3, [pc, #120]	; (8003110 <init_controller_params+0x168>)
 8003098:	f7fd fad6 	bl	8000648 <__aeabi_dmul>
 800309c:	4602      	mov	r2, r0
 800309e:	460b      	mov	r3, r1
 80030a0:	4610      	mov	r0, r2
 80030a2:	4619      	mov	r1, r3
 80030a4:	f04f 0200 	mov.w	r2, #0
 80030a8:	4b1a      	ldr	r3, [pc, #104]	; (8003114 <init_controller_params+0x16c>)
 80030aa:	f7fd f917 	bl	80002dc <__adddf3>
 80030ae:	4602      	mov	r2, r0
 80030b0:	460b      	mov	r3, r1
 80030b2:	4610      	mov	r0, r2
 80030b4:	4619      	mov	r1, r3
 80030b6:	f7fd fdbf 	bl	8000c38 <__aeabi_d2f>
 80030ba:	4601      	mov	r1, r0
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	333c      	adds	r3, #60	; 0x3c
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	3304      	adds	r3, #4
 80030c8:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	3301      	adds	r3, #1
 80030ce:	60fb      	str	r3, [r7, #12]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2b7f      	cmp	r3, #127	; 0x7f
 80030d4:	ddc4      	ble.n	8003060 <init_controller_params+0xb8>
    }

    }
 80030d6:	bf00      	nop
 80030d8:	bf00      	nop
 80030da:	3710      	adds	r7, #16
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	3d3851ec 	.word	0x3d3851ec
 80030e4:	20000624 	.word	0x20000624
 80030e8:	38d1b717 	.word	0x38d1b717
 80030ec:	37d1b717 	.word	0x37d1b717
 80030f0:	40c90fdb 	.word	0x40c90fdb
 80030f4:	3dcccccd 	.word	0x3dcccccd
 80030f8:	200006c4 	.word	0x200006c4
 80030fc:	42200000 	.word	0x42200000
 8003100:	3ca4ffff 	.word	0x3ca4ffff
 8003104:	3d24ffff 	.word	0x3d24ffff
 8003108:	bc000000 	.word	0xbc000000
 800310c:	3d03126f 	.word	0x3d03126f
 8003110:	3ff33333 	.word	0x3ff33333
 8003114:	3ff00000 	.word	0x3ff00000

08003118 <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8003120:	4b36      	ldr	r3, [pc, #216]	; (80031fc <reset_foc+0xe4>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003126:	ee07 3a90 	vmov	s15, r3
 800312a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800312e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003132:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003136:	4b31      	ldr	r3, [pc, #196]	; (80031fc <reset_foc+0xe4>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800313e:	ee17 2a90 	vmov	r2, s15
 8003142:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8003144:	4b2d      	ldr	r3, [pc, #180]	; (80031fc <reset_foc+0xe4>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800314a:	ee07 3a90 	vmov	s15, r3
 800314e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003152:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003156:	ee67 7a87 	vmul.f32	s15, s15, s14
 800315a:	4b28      	ldr	r3, [pc, #160]	; (80031fc <reset_foc+0xe4>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003162:	ee17 2a90 	vmov	r2, s15
 8003166:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8003168:	4b24      	ldr	r3, [pc, #144]	; (80031fc <reset_foc+0xe4>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800316e:	ee07 3a90 	vmov	s15, r3
 8003172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003176:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800317a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800317e:	4b1f      	ldr	r3, [pc, #124]	; (80031fc <reset_foc+0xe4>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003186:	ee17 2a90 	vmov	r2, s15
 800318a:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f04f 0200 	mov.w	r2, #0
 8003192:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller->i_q_des = 0;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f04f 0200 	mov.w	r2, #0
 800319c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    controller->i_d = 0;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f04f 0200 	mov.w	r2, #0
 80031a6:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f04f 0200 	mov.w	r2, #0
 80031ae:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f04f 0200 	mov.w	r2, #0
 80031b6:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->d_int = 0;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f04f 0200 	mov.w	r2, #0
 80031c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    controller->v_q = 0;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f04f 0200 	mov.w	r2, #0
 80031d2:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d = 0;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f04f 0200 	mov.w	r2, #0
 80031da:	651a      	str	r2, [r3, #80]	; 0x50
    controller->fw_int = 0;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f04f 0200 	mov.w	r2, #0
 80031e2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    controller->otw_flag = 0;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

    }
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	20009344 	.word	0x20009344

08003200 <field_weaken>:
    float val2 = controller->inverter_tab[index+1];
    return val1 + (val2 - val1)*(duty*128.0f - (float)index);
}

void field_weaken(ControllerStruct *controller)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
       /// Field Weakening ///

       controller->fw_int += controller->ki_fw*(controller->v_max - controller->v_ref);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	ed93 7a3a 	vldr	s14, [r3, #232]	; 0xe8
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	edd3 6a21 	vldr	s13, [r3, #132]	; 0x84
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	ed93 6a38 	vldr	s12, [r3, #224]	; 0xe0
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8003220:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003224:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003228:	ee77 7a27 	vadd.f32	s15, s14, s15
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	edd3 7a3a 	vldr	s15, [r3, #232]	; 0xe8
 8003238:	eddf 0a29 	vldr	s1, [pc, #164]	; 80032e0 <field_weaken+0xe0>
 800323c:	eeb0 0a67 	vmov.f32	s0, s15
 8003240:	f001 fdbe 	bl	8004dc0 <fast_fminf>
 8003244:	eeb0 7a40 	vmov.f32	s14, s0
 8003248:	4b26      	ldr	r3, [pc, #152]	; (80032e4 <field_weaken+0xe4>)
 800324a:	edd3 7a06 	vldr	s15, [r3, #24]
 800324e:	eef1 7a67 	vneg.f32	s15, s15
 8003252:	eef0 0a67 	vmov.f32	s1, s15
 8003256:	eeb0 0a47 	vmov.f32	s0, s14
 800325a:	f001 fd95 	bl	8004d88 <fast_fmaxf>
 800325e:	eef0 7a40 	vmov.f32	s15, s0
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8
       controller->i_d_des = controller->fw_int;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8003280:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	edd3 6a29 	vldr	s13, [r3, #164]	; 0xa4
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8003290:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003294:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003298:	eeb0 0a67 	vmov.f32	s0, s15
 800329c:	f00f fa60 	bl	8012760 <sqrtf>
 80032a0:	ed87 0a03 	vstr	s0, [r7, #12]
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	edd3 7a2a 	vldr	s15, [r3, #168]	; 0xa8
 80032aa:	edd7 0a03 	vldr	s1, [r7, #12]
 80032ae:	eeb0 0a67 	vmov.f32	s0, s15
 80032b2:	f001 fd85 	bl	8004dc0 <fast_fminf>
 80032b6:	eeb0 7a40 	vmov.f32	s14, s0
 80032ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80032be:	eef1 7a67 	vneg.f32	s15, s15
 80032c2:	eef0 0a67 	vmov.f32	s1, s15
 80032c6:	eeb0 0a47 	vmov.f32	s0, s14
 80032ca:	f001 fd5d 	bl	8004d88 <fast_fmaxf>
 80032ce:	eef0 7a40 	vmov.f32	s15, s0
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8


}
 80032d8:	bf00      	nop
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	00000000 	.word	0x00000000
 80032e4:	20000624 	.word	0x20000624

080032e8 <commutate>:
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b088      	sub	sp, #32
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity/GR;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 8003308:	4bd7      	ldr	r3, [pc, #860]	; (8003668 <commutate+0x380>)
 800330a:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800330e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	edd3 6a03 	vldr	s13, [r3, #12]
 800331e:	4bd2      	ldr	r3, [pc, #840]	; (8003668 <commutate+0x380>)
 8003320:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8003324:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	ed93 7a05 	vldr	s14, [r3, #20]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	edd3 6a06 	vldr	s13, [r3, #24]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	ed93 6a07 	vldr	s12, [r3, #28]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3340      	adds	r3, #64	; 0x40
 8003350:	4619      	mov	r1, r3
 8003352:	4610      	mov	r0, r2
 8003354:	eef0 1a46 	vmov.f32	s3, s12
 8003358:	eeb0 1a66 	vmov.f32	s2, s13
 800335c:	eef0 0a47 	vmov.f32	s1, s14
 8003360:	eeb0 0a67 	vmov.f32	s0, s15
 8003364:	f7ff fc94 	bl	8002c90 <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800336e:	ed9f 7abf 	vldr	s14, [pc, #764]	; 800366c <commutate+0x384>
 8003372:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800337c:	eddf 6abc 	vldr	s13, [pc, #752]	; 8003670 <commutate+0x388>
 8003380:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003384:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003394:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800366c <commutate+0x384>
 8003398:	ee27 7a87 	vmul.f32	s14, s15, s14
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80033a2:	eddf 6ab3 	vldr	s13, [pc, #716]	; 8003670 <commutate+0x388>
 80033a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80033aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80033ba:	ed9f 7aac 	vldr	s14, [pc, #688]	; 800366c <commutate+0x384>
 80033be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	edd3 7a08 	vldr	s15, [r3, #32]
 80033c8:	eddf 6aa9 	vldr	s13, [pc, #676]	; 8003670 <commutate+0x388>
 80033cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80033d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80033e0:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 8003674 <commutate+0x38c>
 80033e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033e8:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8003678 <commutate+0x390>
 80033ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033f0:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 800367c <commutate+0x394>
 80033f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 80033fe:	4b9a      	ldr	r3, [pc, #616]	; (8003668 <commutate+0x380>)
 8003400:	68da      	ldr	r2, [r3, #12]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f103 02a4 	add.w	r2, r3, #164	; 0xa4
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f103 01a8 	add.w	r1, r3, #168	; 0xa8
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 800341a:	eeb0 0a67 	vmov.f32	s0, s15
 800341e:	4610      	mov	r0, r2
 8003420:	f001 fd52 	bl	8004ec8 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003430:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003434:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003444:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003448:	edc7 7a06 	vstr	s15, [r7, #24]


       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
 800344c:	f04f 0300 	mov.w	r3, #0
 8003450:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;
 8003452:	f04f 0300 	mov.w	r3, #0
 8003456:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800345e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003462:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800346c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003470:	edd7 7a05 	vldr	s15, [r7, #20]
 8003474:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 800348a:	eef0 0a47 	vmov.f32	s1, s14
 800348e:	eeb0 0a67 	vmov.f32	s0, s15
 8003492:	f001 fc95 	bl	8004dc0 <fast_fminf>
 8003496:	eeb0 7a40 	vmov.f32	s14, s0
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 80034a0:	eef1 7a67 	vneg.f32	s15, s15
 80034a4:	eef0 0a67 	vmov.f32	s1, s15
 80034a8:	eeb0 0a47 	vmov.f32	s0, s14
 80034ac:	f001 fc6c 	bl	8004d88 <fast_fmaxf>
 80034b0:	eef0 7a40 	vmov.f32	s15, s0
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80034cc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80034d0:	edd7 7a07 	vldr	s15, [r7, #28]
 80034d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 80034ee:	eef0 0a47 	vmov.f32	s1, s14
 80034f2:	eeb0 0a67 	vmov.f32	s0, s15
 80034f6:	f001 fc63 	bl	8004dc0 <fast_fminf>
 80034fa:	eeb0 7a40 	vmov.f32	s14, s0
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003504:	eef1 7a67 	vneg.f32	s15, s15
 8003508:	eef0 0a67 	vmov.f32	s1, s15
 800350c:	eeb0 0a47 	vmov.f32	s0, s14
 8003510:	f001 fc3a 	bl	8004d88 <fast_fmaxf>
 8003514:	eef0 7a40 	vmov.f32	s15, s0
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 800352a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800353a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800353e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003542:	eeb0 0a67 	vmov.f32	s0, s15
 8003546:	f00f f90b 	bl	8012760 <sqrtf>
 800354a:	ed87 0a03 	vstr	s0, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003554:	edd7 7a06 	vldr	s15, [r7, #24]
 8003558:	ee27 7a27 	vmul.f32	s14, s14, s15
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8003562:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003566:	edd7 7a04 	vldr	s15, [r7, #16]
 800356a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003586:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800358a:	edd7 7a06 	vldr	s15, [r7, #24]
 800358e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003592:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 80035a8:	eef0 0a47 	vmov.f32	s1, s14
 80035ac:	eeb0 0a67 	vmov.f32	s0, s15
 80035b0:	f001 fc06 	bl	8004dc0 <fast_fminf>
 80035b4:	eeb0 7a40 	vmov.f32	s14, s0
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 80035be:	eef1 7a67 	vneg.f32	s15, s15
 80035c2:	eef0 0a67 	vmov.f32	s1, s15
 80035c6:	eeb0 0a47 	vmov.f32	s0, s14
 80035ca:	f001 fbdd 	bl	8004d88 <fast_fmaxf>
 80035ce:	eef0 7a40 	vmov.f32	s15, s0
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80035e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80035f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003600:	f00f f8ae 	bl	8012760 <sqrtf>
 8003604:	eef0 7a40 	vmov.f32	s15, s0
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003614:	edd7 0a03 	vldr	s1, [r7, #12]
 8003618:	eeb0 0a67 	vmov.f32	s0, s15
 800361c:	f001 fbd0 	bl	8004dc0 <fast_fminf>
 8003620:	eeb0 7a40 	vmov.f32	s14, s0
 8003624:	edd7 7a03 	vldr	s15, [r7, #12]
 8003628:	eef1 7a67 	vneg.f32	s15, s15
 800362c:	eef0 0a67 	vmov.f32	s1, s15
 8003630:	eeb0 0a47 	vmov.f32	s0, s14
 8003634:	f001 fba8 	bl	8004d88 <fast_fmaxf>
 8003638:	eef0 7a40 	vmov.f32	s15, s0
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003654:	eeb0 0a67 	vmov.f32	s0, s15
 8003658:	4610      	mov	r0, r2
 800365a:	f001 fc35 	bl	8004ec8 <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	e00d      	b.n	8003684 <commutate+0x39c>
 8003668:	20000624 	.word	0x20000624
 800366c:	3f666666 	.word	0x3f666666
 8003670:	3dcccccd 	.word	0x3dcccccd
 8003674:	3f933333 	.word	0x3f933333
 8003678:	3f70a3d7 	.word	0x3f70a3d7
 800367c:	3f13cd3a 	.word	0x3f13cd3a
 8003680:	381d4951 	.word	0x381d4951
 8003684:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003688:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8003680 <commutate+0x398>
 800368c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003690:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f103 0064 	add.w	r0, r3, #100	; 0x64
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f103 0168 	add.w	r1, r3, #104	; 0x68
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	336c      	adds	r3, #108	; 0x6c
 80036b0:	461a      	mov	r2, r3
 80036b2:	eeb0 1a66 	vmov.f32	s2, s13
 80036b6:	eef0 0a47 	vmov.f32	s1, s14
 80036ba:	eeb0 0a67 	vmov.f32	s0, s15
 80036be:	f7ff fa63 	bl	8002b88 <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f103 0058 	add.w	r0, r3, #88	; 0x58
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3360      	adds	r3, #96	; 0x60
 80036ea:	461a      	mov	r2, r3
 80036ec:	eef0 1a46 	vmov.f32	s3, s12
 80036f0:	eeb0 1a66 	vmov.f32	s2, s13
 80036f4:	eef0 0a47 	vmov.f32	s1, s14
 80036f8:	eeb0 0a67 	vmov.f32	s0, s15
 80036fc:	f7ff fb58 	bl	8002db0 <svm>

       set_dtc(controller);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f7ff f8ff 	bl	8002904 <set_dtc>

    }
 8003706:	bf00      	nop
 8003708:	3720      	adds	r7, #32
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop

08003710 <torque_control>:


void torque_control(ControllerStruct *controller){
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800372a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800372e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003738:	ee37 7a27 	vadd.f32	s14, s14, s15
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	ed93 6a34 	vldr	s12, [r3, #208]	; 0xd0
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800374e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003752:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800375a:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = fast_fmaxf(fast_fminf(torque_des/(KT*GR), controller->i_max), -controller->i_max);
 800375e:	4b18      	ldr	r3, [pc, #96]	; (80037c0 <torque_control+0xb0>)
 8003760:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8003764:	4b16      	ldr	r3, [pc, #88]	; (80037c0 <torque_control+0xb0>)
 8003766:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800376a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800376e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003772:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 800377c:	eef0 0a67 	vmov.f32	s1, s15
 8003780:	eeb0 0a66 	vmov.f32	s0, s13
 8003784:	f001 fb1c 	bl	8004dc0 <fast_fminf>
 8003788:	eeb0 7a40 	vmov.f32	s14, s0
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8003792:	eef1 7a67 	vneg.f32	s15, s15
 8003796:	eef0 0a67 	vmov.f32	s1, s15
 800379a:	eeb0 0a47 	vmov.f32	s0, s14
 800379e:	f001 faf3 	bl	8004d88 <fast_fmaxf>
 80037a2:	eef0 7a40 	vmov.f32	s15, s0
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
    controller->i_d_des = 0.0f;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f04f 0200 	mov.w	r2, #0
 80037b2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    }
 80037b6:	bf00      	nop
 80037b8:	3710      	adds	r7, #16
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	20000624 	.word	0x20000624

080037c4 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
	controller->t_ff = 0;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f04f 0200 	mov.w	r2, #0
 80037d2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	controller->kp = 0;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f04f 0200 	mov.w	r2, #0
 80037dc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	controller->kd = 0;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f04f 0200 	mov.w	r2, #0
 80037e6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->p_des = 0;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f04f 0200 	mov.w	r2, #0
 80037f0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->v_des = 0;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f04f 0200 	mov.w	r2, #0
 80037fa:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	controller->i_q_des = 0;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f04f 0200 	mov.w	r2, #0
 8003804:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <run_fsm>:
#include "drv8323.h"

#define DISABLE_MOTOR HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
#define ENABLE_MOTOR HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);

 void run_fsm(FSMStruct * fsmstate){
 8003814:	b590      	push	{r4, r7, lr}
 8003816:	b085      	sub	sp, #20
 8003818:	af02      	add	r7, sp, #8
 800381a:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */

	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	785a      	ldrb	r2, [r3, #1]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	429a      	cmp	r2, r3
 8003826:	d00d      	beq.n	8003844 <run_fsm+0x30>
		 fsm_exit_state(fsmstate);		// safely exit the old state
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f000 f941 	bl	8003ab0 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	78db      	ldrb	r3, [r3, #3]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d006      	beq.n	8003844 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	785a      	ldrb	r2, [r3, #1]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f8d2 	bl	80039e8 <fsm_enter_state>
		 }
	 }

	 switch(fsmstate->state){
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	2b06      	cmp	r3, #6
 800384a:	f200 80b8 	bhi.w	80039be <run_fsm+0x1aa>
 800384e:	a201      	add	r2, pc, #4	; (adr r2, 8003854 <run_fsm+0x40>)
 8003850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003854:	080039bd 	.word	0x080039bd
 8003858:	08003871 	.word	0x08003871
 800385c:	08003971 	.word	0x08003971
 8003860:	080039bf 	.word	0x080039bf
 8003864:	080039bd 	.word	0x080039bd
 8003868:	080039b3 	.word	0x080039b3
 800386c:	080039bd 	.word	0x080039bd
		 case MENU_MODE:
			 break;

		 case CALIBRATION_MODE:
			 if(!comm_encoder_cal.done_ordering){
 8003870:	4b55      	ldr	r3, [pc, #340]	; (80039c8 <run_fsm+0x1b4>)
 8003872:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003876:	2b00      	cmp	r3, #0
 8003878:	d108      	bne.n	800388c <run_fsm+0x78>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800387a:	4b54      	ldr	r3, [pc, #336]	; (80039cc <run_fsm+0x1b8>)
 800387c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003880:	4a51      	ldr	r2, [pc, #324]	; (80039c8 <run_fsm+0x1b4>)
 8003882:	4952      	ldr	r1, [pc, #328]	; (80039cc <run_fsm+0x1b8>)
 8003884:	4852      	ldr	r0, [pc, #328]	; (80039d0 <run_fsm+0x1bc>)
 8003886:	f7fe f84d 	bl	8001924 <order_phases>
				 preference_writer_close(&prefs);
				 preference_writer_load(prefs);
				 update_fsm(fsmstate, 27);
			 }

			 break;
 800388a:	e098      	b.n	80039be <run_fsm+0x1aa>
			 else if(!comm_encoder_cal.done_cal){
 800388c:	4b4e      	ldr	r3, [pc, #312]	; (80039c8 <run_fsm+0x1b4>)
 800388e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003892:	2b00      	cmp	r3, #0
 8003894:	d108      	bne.n	80038a8 <run_fsm+0x94>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8003896:	4b4d      	ldr	r3, [pc, #308]	; (80039cc <run_fsm+0x1b8>)
 8003898:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800389c:	4a4a      	ldr	r2, [pc, #296]	; (80039c8 <run_fsm+0x1b4>)
 800389e:	494b      	ldr	r1, [pc, #300]	; (80039cc <run_fsm+0x1b8>)
 80038a0:	484b      	ldr	r0, [pc, #300]	; (80039d0 <run_fsm+0x1bc>)
 80038a2:	f7fe f947 	bl	8001b34 <calibrate_encoder>
			 break;
 80038a6:	e08a      	b.n	80039be <run_fsm+0x1aa>
				 E_ZERO = comm_encoder_cal.ezero;
 80038a8:	4b47      	ldr	r3, [pc, #284]	; (80039c8 <run_fsm+0x1b4>)
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	4a49      	ldr	r2, [pc, #292]	; (80039d4 <run_fsm+0x1c0>)
 80038ae:	6153      	str	r3, [r2, #20]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 80038b0:	4b48      	ldr	r3, [pc, #288]	; (80039d4 <run_fsm+0x1c0>)
 80038b2:	695c      	ldr	r4, [r3, #20]
 80038b4:	4b46      	ldr	r3, [pc, #280]	; (80039d0 <run_fsm+0x1bc>)
 80038b6:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80038ba:	4b46      	ldr	r3, [pc, #280]	; (80039d4 <run_fsm+0x1c0>)
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	425b      	negs	r3, r3
 80038c0:	ee07 3a90 	vmov	s15, r3
 80038c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038cc:	eddf 6a42 	vldr	s13, [pc, #264]	; 80039d8 <run_fsm+0x1c4>
 80038d0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80038d4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80038d8:	eeb0 0a47 	vmov.f32	s0, s14
 80038dc:	f00e ff20 	bl	8012720 <fmodf>
 80038e0:	eef0 7a40 	vmov.f32	s15, s0
 80038e4:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80039dc <run_fsm+0x1c8>
 80038e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038ec:	ee17 0a90 	vmov	r0, s15
 80038f0:	f7fc fe52 	bl	8000598 <__aeabi_f2d>
 80038f4:	4602      	mov	r2, r0
 80038f6:	460b      	mov	r3, r1
 80038f8:	4621      	mov	r1, r4
 80038fa:	4839      	ldr	r0, [pc, #228]	; (80039e0 <run_fsm+0x1cc>)
 80038fc:	f00a ffa4 	bl	800e848 <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 8003900:	4b33      	ldr	r3, [pc, #204]	; (80039d0 <run_fsm+0x1bc>)
 8003902:	4a31      	ldr	r2, [pc, #196]	; (80039c8 <run_fsm+0x1b4>)
 8003904:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8003908:	33dc      	adds	r3, #220	; 0xdc
 800390a:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 800390e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003912:	4618      	mov	r0, r3
 8003914:	f00a f908 	bl	800db28 <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 8003918:	4b2e      	ldr	r3, [pc, #184]	; (80039d4 <run_fsm+0x1c0>)
 800391a:	4a2b      	ldr	r2, [pc, #172]	; (80039c8 <run_fsm+0x1b4>)
 800391c:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8003920:	3318      	adds	r3, #24
 8003922:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 8003926:	f44f 7200 	mov.w	r2, #512	; 0x200
 800392a:	4618      	mov	r0, r3
 800392c:	f00a f8fc 	bl	800db28 <memcpy>
				 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8003930:	4b2c      	ldr	r3, [pc, #176]	; (80039e4 <run_fsm+0x1d0>)
 8003932:	691a      	ldr	r2, [r3, #16]
 8003934:	9200      	str	r2, [sp, #0]
 8003936:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003938:	f001 fd98 	bl	800546c <preference_writer_ready>
 800393c:	4603      	mov	r3, r0
 800393e:	f083 0301 	eor.w	r3, r3, #1
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	d002      	beq.n	800394e <run_fsm+0x13a>
 8003948:	4826      	ldr	r0, [pc, #152]	; (80039e4 <run_fsm+0x1d0>)
 800394a:	f001 fd80 	bl	800544e <preference_writer_open>
				 preference_writer_flush(&prefs);
 800394e:	4825      	ldr	r0, [pc, #148]	; (80039e4 <run_fsm+0x1d0>)
 8003950:	f001 fd9a 	bl	8005488 <preference_writer_flush>
				 preference_writer_close(&prefs);
 8003954:	4823      	ldr	r0, [pc, #140]	; (80039e4 <run_fsm+0x1d0>)
 8003956:	f001 fe11 	bl	800557c <preference_writer_close>
				 preference_writer_load(prefs);
 800395a:	4b22      	ldr	r3, [pc, #136]	; (80039e4 <run_fsm+0x1d0>)
 800395c:	691a      	ldr	r2, [r3, #16]
 800395e:	9200      	str	r2, [sp, #0]
 8003960:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003962:	f001 fdcb 	bl	80054fc <preference_writer_load>
				 update_fsm(fsmstate, 27);
 8003966:	211b      	movs	r1, #27
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 f8f9 	bl	8003b60 <update_fsm>
			 break;
 800396e:	e026      	b.n	80039be <run_fsm+0x1aa>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 8003970:	4b18      	ldr	r3, [pc, #96]	; (80039d4 <run_fsm+0x1c0>)
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	2b00      	cmp	r3, #0
 8003976:	dd0a      	ble.n	800398e <run_fsm+0x17a>
 8003978:	4b14      	ldr	r3, [pc, #80]	; (80039cc <run_fsm+0x1b8>)
 800397a:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800397e:	4b15      	ldr	r3, [pc, #84]	; (80039d4 <run_fsm+0x1c0>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	429a      	cmp	r2, r3
 8003984:	dd03      	ble.n	800398e <run_fsm+0x17a>
				 zero_commands(&controller);
 8003986:	4811      	ldr	r0, [pc, #68]	; (80039cc <run_fsm+0x1b8>)
 8003988:	f7ff ff1c 	bl	80037c4 <zero_commands>
 800398c:	e009      	b.n	80039a2 <run_fsm+0x18e>
			 }
			 /* Otherwise, commutate */
			 else{
				 torque_control(&controller);
 800398e:	480f      	ldr	r0, [pc, #60]	; (80039cc <run_fsm+0x1b8>)
 8003990:	f7ff febe 	bl	8003710 <torque_control>
				 field_weaken(&controller);
 8003994:	480d      	ldr	r0, [pc, #52]	; (80039cc <run_fsm+0x1b8>)
 8003996:	f7ff fc33 	bl	8003200 <field_weaken>
				 commutate(&controller, &comm_encoder);
 800399a:	490d      	ldr	r1, [pc, #52]	; (80039d0 <run_fsm+0x1bc>)
 800399c:	480b      	ldr	r0, [pc, #44]	; (80039cc <run_fsm+0x1b8>)
 800399e:	f7ff fca3 	bl	80032e8 <commutate>
			 }
			 controller.timeout ++;
 80039a2:	4b0a      	ldr	r3, [pc, #40]	; (80039cc <run_fsm+0x1b8>)
 80039a4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80039a8:	3301      	adds	r3, #1
 80039aa:	4a08      	ldr	r2, [pc, #32]	; (80039cc <run_fsm+0x1b8>)
 80039ac:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
			 break;
 80039b0:	e005      	b.n	80039be <run_fsm+0x1aa>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 ps_print(&comm_encoder, 100);
 80039b2:	2164      	movs	r1, #100	; 0x64
 80039b4:	4806      	ldr	r0, [pc, #24]	; (80039d0 <run_fsm+0x1bc>)
 80039b6:	f001 fcf3 	bl	80053a0 <ps_print>
			 break;
 80039ba:	e000      	b.n	80039be <run_fsm+0x1aa>
			 break;
 80039bc:	bf00      	nop

		 case INIT_TEMP_MODE:
			 break;
	 }

 }
 80039be:	bf00      	nop
 80039c0:	370c      	adds	r7, #12
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd90      	pop	{r4, r7, pc}
 80039c6:	bf00      	nop
 80039c8:	20000cf0 	.word	0x20000cf0
 80039cc:	20000700 	.word	0x20000700
 80039d0:	20000a08 	.word	0x20000a08
 80039d4:	200006c4 	.word	0x200006c4
 80039d8:	46800000 	.word	0x46800000
 80039dc:	40c90fdb 	.word	0x40c90fdb
 80039e0:	08012e40 	.word	0x08012e40
 80039e4:	200006ec 	.word	0x200006ec

080039e8 <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	2b05      	cmp	r3, #5
 80039f6:	d84b      	bhi.n	8003a90 <fsm_enter_state+0xa8>
 80039f8:	a201      	add	r2, pc, #4	; (adr r2, 8003a00 <fsm_enter_state+0x18>)
 80039fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039fe:	bf00      	nop
 8003a00:	08003a19 	.word	0x08003a19
 8003a04:	08003a4d 	.word	0x08003a4d
 8003a08:	08003a25 	.word	0x08003a25
 8003a0c:	08003a91 	.word	0x08003a91
 8003a10:	08003a1f 	.word	0x08003a1f
 8003a14:	08003a8f 	.word	0x08003a8f
				case MENU_MODE:
				//printf("Entering Main Menu\r\n");
				enter_menu_state();
 8003a18:	f000 f978 	bl	8003d0c <enter_menu_state>
				break;
 8003a1c:	e038      	b.n	8003a90 <fsm_enter_state+0xa8>
			case SETUP_MODE:
				//printf("Entering Setup\r\n");
				enter_setup_state();
 8003a1e:	f000 f9a1 	bl	8003d64 <enter_setup_state>
				break;
 8003a22:	e035      	b.n	8003a90 <fsm_enter_state+0xa8>
			case ENCODER_MODE:
				//printf("Entering Encoder Mode\r\n");
				break;
			case MOTOR_MODE:
				// printf("Entering Motor Mode\r\n");
				HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8003a24:	2201      	movs	r2, #1
 8003a26:	2120      	movs	r1, #32
 8003a28:	481b      	ldr	r0, [pc, #108]	; (8003a98 <fsm_enter_state+0xb0>)
 8003a2a:	f004 ffe5 	bl	80089f8 <HAL_GPIO_WritePin>
				reset_foc(&controller);
 8003a2e:	481b      	ldr	r0, [pc, #108]	; (8003a9c <fsm_enter_state+0xb4>)
 8003a30:	f7ff fb72 	bl	8003118 <reset_foc>
				drv_enable_gd(drv);
 8003a34:	4b1a      	ldr	r3, [pc, #104]	; (8003aa0 <fsm_enter_state+0xb8>)
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	4611      	mov	r1, r2
 8003a3a:	889a      	ldrh	r2, [r3, #4]
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	f362 030f 	bfi	r3, r2, #0, #16
 8003a42:	4608      	mov	r0, r1
 8003a44:	4619      	mov	r1, r3
 8003a46:	f7fe fcc6 	bl	80023d6 <drv_enable_gd>
				break;
 8003a4a:	e021      	b.n	8003a90 <fsm_enter_state+0xa8>
			case CALIBRATION_MODE:
				//printf("Entering Calibration Mode\r\n");
				/* zero out all calibrations before starting */

				comm_encoder_cal.done_cal = 0;
 8003a4c:	4b15      	ldr	r3, [pc, #84]	; (8003aa4 <fsm_enter_state+0xbc>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 8003a54:	4b13      	ldr	r3, [pc, #76]	; (8003aa4 <fsm_enter_state+0xbc>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 8003a5c:	4b11      	ldr	r3, [pc, #68]	; (8003aa4 <fsm_enter_state+0xbc>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	741a      	strb	r2, [r3, #16]
				comm_encoder.e_zero = 0;
 8003a62:	4b11      	ldr	r3, [pc, #68]	; (8003aa8 <fsm_enter_state+0xc0>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 8003a6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a6e:	2100      	movs	r1, #0
 8003a70:	480e      	ldr	r0, [pc, #56]	; (8003aac <fsm_enter_state+0xc4>)
 8003a72:	f00a f867 	bl	800db44 <memset>
				drv_enable_gd(drv);
 8003a76:	4b0a      	ldr	r3, [pc, #40]	; (8003aa0 <fsm_enter_state+0xb8>)
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	4611      	mov	r1, r2
 8003a7c:	889a      	ldrh	r2, [r3, #4]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	f362 030f 	bfi	r3, r2, #0, #16
 8003a84:	4608      	mov	r0, r1
 8003a86:	4619      	mov	r1, r3
 8003a88:	f7fe fca5 	bl	80023d6 <drv_enable_gd>
				break;
 8003a8c:	e000      	b.n	8003a90 <fsm_enter_state+0xa8>
				break;
 8003a8e:	bf00      	nop

		}
 }
 8003a90:	bf00      	nop
 8003a92:	3708      	adds	r7, #8
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	48000800 	.word	0x48000800
 8003a9c:	20000700 	.word	0x20000700
 8003aa0:	20000ce8 	.word	0x20000ce8
 8003aa4:	20000cf0 	.word	0x20000cf0
 8003aa8:	20000a08 	.word	0x20000a08
 8003aac:	20000ae4 	.word	0x20000ae4

08003ab0 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	2b05      	cmp	r3, #5
 8003abe:	d844      	bhi.n	8003b4a <fsm_exit_state+0x9a>
 8003ac0:	a201      	add	r2, pc, #4	; (adr r2, 8003ac8 <fsm_exit_state+0x18>)
 8003ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac6:	bf00      	nop
 8003ac8:	08003ae1 	.word	0x08003ae1
 8003acc:	08003b2d 	.word	0x08003b2d
 8003ad0:	08003af9 	.word	0x08003af9
 8003ad4:	08003b4b 	.word	0x08003b4b
 8003ad8:	08003ae9 	.word	0x08003ae9
 8003adc:	08003af1 	.word	0x08003af1
			case MENU_MODE:
				//printf("Leaving Main Menu\r\n");
				fsmstate->ready = 1;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	70da      	strb	r2, [r3, #3]
				break;
 8003ae6:	e030      	b.n	8003b4a <fsm_exit_state+0x9a>
			case SETUP_MODE:
				//printf("Leaving Setup Menu\r\n");
				fsmstate->ready = 1;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	70da      	strb	r2, [r3, #3]
				break;
 8003aee:	e02c      	b.n	8003b4a <fsm_exit_state+0x9a>
			case ENCODER_MODE:
				//printf("Leaving Encoder Mode\r\n");
				fsmstate->ready = 1;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	70da      	strb	r2, [r3, #3]
				break;
 8003af6:	e028      	b.n	8003b4a <fsm_exit_state+0x9a>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
				//if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
					fsmstate->ready = 1;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	70da      	strb	r2, [r3, #3]
					drv_disable_gd(drv);
 8003afe:	4b15      	ldr	r3, [pc, #84]	; (8003b54 <fsm_exit_state+0xa4>)
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	4611      	mov	r1, r2
 8003b04:	889a      	ldrh	r2, [r3, #4]
 8003b06:	2300      	movs	r3, #0
 8003b08:	f362 030f 	bfi	r3, r2, #0, #16
 8003b0c:	4608      	mov	r0, r1
 8003b0e:	4619      	mov	r1, r3
 8003b10:	f7fe fc7b 	bl	800240a <drv_disable_gd>
					reset_foc(&controller);
 8003b14:	4810      	ldr	r0, [pc, #64]	; (8003b58 <fsm_exit_state+0xa8>)
 8003b16:	f7ff faff 	bl	8003118 <reset_foc>
					//printf("Leaving Motor Mode\r\n");
					HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	2120      	movs	r1, #32
 8003b1e:	480f      	ldr	r0, [pc, #60]	; (8003b5c <fsm_exit_state+0xac>)
 8003b20:	f004 ff6a 	bl	80089f8 <HAL_GPIO_WritePin>
				//}
				zero_commands(&controller);		// Set commands to zero
 8003b24:	480c      	ldr	r0, [pc, #48]	; (8003b58 <fsm_exit_state+0xa8>)
 8003b26:	f7ff fe4d 	bl	80037c4 <zero_commands>
				break;
 8003b2a:	e00e      	b.n	8003b4a <fsm_exit_state+0x9a>
			case CALIBRATION_MODE:
				//printf("Exiting Calibration Mode\r\n");
				drv_disable_gd(drv);
 8003b2c:	4b09      	ldr	r3, [pc, #36]	; (8003b54 <fsm_exit_state+0xa4>)
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	4611      	mov	r1, r2
 8003b32:	889a      	ldrh	r2, [r3, #4]
 8003b34:	2300      	movs	r3, #0
 8003b36:	f362 030f 	bfi	r3, r2, #0, #16
 8003b3a:	4608      	mov	r0, r1
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	f7fe fc64 	bl	800240a <drv_disable_gd>
				//free(error_array);
				//free(lut_array);

				fsmstate->ready = 1;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	70da      	strb	r2, [r3, #3]
				break;
 8003b48:	bf00      	nop
		}

 }
 8003b4a:	bf00      	nop
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	20000ce8 	.word	0x20000ce8
 8003b58:	20000700 	.word	0x20000700
 8003b5c:	48000800 	.word	0x48000800

08003b60 <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af02      	add	r7, sp, #8
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	460b      	mov	r3, r1
 8003b6a:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
	if(fsm_input == MENU_CMD){	// escape to exit to rest mode
 8003b6c:	78fb      	ldrb	r3, [r7, #3]
 8003b6e:	2b1b      	cmp	r3, #27
 8003b70:	d106      	bne.n	8003b80 <update_fsm+0x20>
		fsmstate->next_state = MENU_MODE;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	70da      	strb	r2, [r3, #3]
		return;
 8003b7e:	e0b7      	b.n	8003cf0 <update_fsm+0x190>
	}
	switch(fsmstate->state){
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	2b05      	cmp	r3, #5
 8003b86:	f200 80b3 	bhi.w	8003cf0 <update_fsm+0x190>
 8003b8a:	a201      	add	r2, pc, #4	; (adr r2, 8003b90 <update_fsm+0x30>)
 8003b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b90:	08003ba9 	.word	0x08003ba9
 8003b94:	08003cf1 	.word	0x08003cf1
 8003b98:	08003cf1 	.word	0x08003cf1
 8003b9c:	08003cf1 	.word	0x08003cf1
 8003ba0:	08003cb5 	.word	0x08003cb5
 8003ba4:	08003cf1 	.word	0x08003cf1
		case MENU_MODE:
			switch (fsm_input){
 8003ba8:	78fb      	ldrb	r3, [r7, #3]
 8003baa:	3b63      	subs	r3, #99	; 0x63
 8003bac:	2b17      	cmp	r3, #23
 8003bae:	f200 809e 	bhi.w	8003cee <update_fsm+0x18e>
 8003bb2:	a201      	add	r2, pc, #4	; (adr r2, 8003bb8 <update_fsm+0x58>)
 8003bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb8:	08003c19 	.word	0x08003c19
 8003bbc:	08003cef 	.word	0x08003cef
 8003bc0:	08003c35 	.word	0x08003c35
 8003bc4:	08003cef 	.word	0x08003cef
 8003bc8:	08003cef 	.word	0x08003cef
 8003bcc:	08003cef 	.word	0x08003cef
 8003bd0:	08003cef 	.word	0x08003cef
 8003bd4:	08003cef 	.word	0x08003cef
 8003bd8:	08003cef 	.word	0x08003cef
 8003bdc:	08003cef 	.word	0x08003cef
 8003be0:	08003c27 	.word	0x08003c27
 8003be4:	08003cef 	.word	0x08003cef
 8003be8:	08003cef 	.word	0x08003cef
 8003bec:	08003cef 	.word	0x08003cef
 8003bf0:	08003cef 	.word	0x08003cef
 8003bf4:	08003cef 	.word	0x08003cef
 8003bf8:	08003c43 	.word	0x08003c43
 8003bfc:	08003cef 	.word	0x08003cef
 8003c00:	08003cef 	.word	0x08003cef
 8003c04:	08003cef 	.word	0x08003cef
 8003c08:	08003cef 	.word	0x08003cef
 8003c0c:	08003cef 	.word	0x08003cef
 8003c10:	08003cef 	.word	0x08003cef
 8003c14:	08003c51 	.word	0x08003c51
				case CAL_CMD:
					fsmstate->next_state = CALIBRATION_MODE;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	70da      	strb	r2, [r3, #3]
					break;
 8003c24:	e045      	b.n	8003cb2 <update_fsm+0x152>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	70da      	strb	r2, [r3, #3]
					break;
 8003c32:	e03e      	b.n	8003cb2 <update_fsm+0x152>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2205      	movs	r2, #5
 8003c38:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	70da      	strb	r2, [r3, #3]
					break;
 8003c40:	e037      	b.n	8003cb2 <update_fsm+0x152>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2204      	movs	r2, #4
 8003c46:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	70da      	strb	r2, [r3, #3]
					break;
 8003c4e:	e030      	b.n	8003cb2 <update_fsm+0x152>
				case ZERO_CMD:
					comm_encoder.m_zero = 0;
 8003c50:	4b29      	ldr	r3, [pc, #164]	; (8003cf8 <update_fsm+0x198>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
					ps_sample(&comm_encoder, DT);
 8003c58:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8003cfc <update_fsm+0x19c>
 8003c5c:	4826      	ldr	r0, [pc, #152]	; (8003cf8 <update_fsm+0x198>)
 8003c5e:	f001 fa4f 	bl	8005100 <ps_sample>
					int zero_count = comm_encoder.count;
 8003c62:	4b25      	ldr	r3, [pc, #148]	; (8003cf8 <update_fsm+0x198>)
 8003c64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c66:	60fb      	str	r3, [r7, #12]
					M_ZERO = zero_count;
 8003c68:	4a25      	ldr	r2, [pc, #148]	; (8003d00 <update_fsm+0x1a0>)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6113      	str	r3, [r2, #16]
					if (!preference_writer_ready(prefs))
 8003c6e:	4b25      	ldr	r3, [pc, #148]	; (8003d04 <update_fsm+0x1a4>)
 8003c70:	691a      	ldr	r2, [r3, #16]
 8003c72:	9200      	str	r2, [sp, #0]
 8003c74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c76:	f001 fbf9 	bl	800546c <preference_writer_ready>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	f083 0301 	eor.w	r3, r3, #1
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d002      	beq.n	8003c8c <update_fsm+0x12c>
					{
						preference_writer_open(&prefs);
 8003c86:	481f      	ldr	r0, [pc, #124]	; (8003d04 <update_fsm+0x1a4>)
 8003c88:	f001 fbe1 	bl	800544e <preference_writer_open>
					}
					preference_writer_flush(&prefs);
 8003c8c:	481d      	ldr	r0, [pc, #116]	; (8003d04 <update_fsm+0x1a4>)
 8003c8e:	f001 fbfb 	bl	8005488 <preference_writer_flush>
					preference_writer_close(&prefs);
 8003c92:	481c      	ldr	r0, [pc, #112]	; (8003d04 <update_fsm+0x1a4>)
 8003c94:	f001 fc72 	bl	800557c <preference_writer_close>
					preference_writer_load(prefs);
 8003c98:	4b1a      	ldr	r3, [pc, #104]	; (8003d04 <update_fsm+0x1a4>)
 8003c9a:	691a      	ldr	r2, [r3, #16]
 8003c9c:	9200      	str	r2, [sp, #0]
 8003c9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ca0:	f001 fc2c 	bl	80054fc <preference_writer_load>
					printf("\n\r  Saved new zero position:  %d\n\r\n\r", M_ZERO);
 8003ca4:	4b16      	ldr	r3, [pc, #88]	; (8003d00 <update_fsm+0x1a0>)
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	4619      	mov	r1, r3
 8003caa:	4817      	ldr	r0, [pc, #92]	; (8003d08 <update_fsm+0x1a8>)
 8003cac:	f00a fdcc 	bl	800e848 <iprintf>
					break;
 8003cb0:	bf00      	nop
			}
			break;
 8003cb2:	e01c      	b.n	8003cee <update_fsm+0x18e>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003cb4:	78fb      	ldrb	r3, [r7, #3]
 8003cb6:	2b0d      	cmp	r3, #13
 8003cb8:	d103      	bne.n	8003cc2 <update_fsm+0x162>
				process_user_input(fsmstate);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f9c8 	bl	8004050 <process_user_input>
				break;
 8003cc0:	e016      	b.n	8003cf0 <update_fsm+0x190>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	7b1b      	ldrb	r3, [r3, #12]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d103      	bne.n	8003cd2 <update_fsm+0x172>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	78fa      	ldrb	r2, [r7, #3]
 8003cce:	735a      	strb	r2, [r3, #13]
 8003cd0:	e006      	b.n	8003ce0 <update_fsm+0x180>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	7b1b      	ldrb	r3, [r3, #12]
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	4413      	add	r3, r2
 8003cdc:	78fa      	ldrb	r2, [r7, #3]
 8003cde:	711a      	strb	r2, [r3, #4]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	7b1b      	ldrb	r3, [r3, #12]
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	731a      	strb	r2, [r3, #12]
			/* If enter is typed, process user input */

			break;
 8003cec:	e000      	b.n	8003cf0 <update_fsm+0x190>
			break;
 8003cee:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	20000a08 	.word	0x20000a08
 8003cfc:	37d1b717 	.word	0x37d1b717
 8003d00:	200006c4 	.word	0x200006c4
 8003d04:	200006ec 	.word	0x200006ec
 8003d08:	08012e54 	.word	0x08012e54

08003d0c <enter_menu_state>:


 void enter_menu_state(void){
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 8003d10:	480c      	ldr	r0, [pc, #48]	; (8003d44 <enter_menu_state+0x38>)
 8003d12:	f00a fd99 	bl	800e848 <iprintf>
	    printf(" Commands:\n\r");
 8003d16:	480c      	ldr	r0, [pc, #48]	; (8003d48 <enter_menu_state+0x3c>)
 8003d18:	f00a fd96 	bl	800e848 <iprintf>
	    printf(" m - Motor Mode\n\r");
 8003d1c:	480b      	ldr	r0, [pc, #44]	; (8003d4c <enter_menu_state+0x40>)
 8003d1e:	f00a fd93 	bl	800e848 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8003d22:	480b      	ldr	r0, [pc, #44]	; (8003d50 <enter_menu_state+0x44>)
 8003d24:	f00a fd90 	bl	800e848 <iprintf>
	    printf(" s - Setup\n\r");
 8003d28:	480a      	ldr	r0, [pc, #40]	; (8003d54 <enter_menu_state+0x48>)
 8003d2a:	f00a fd8d 	bl	800e848 <iprintf>
	    printf(" e - Display Encoder\n\r");
 8003d2e:	480a      	ldr	r0, [pc, #40]	; (8003d58 <enter_menu_state+0x4c>)
 8003d30:	f00a fd8a 	bl	800e848 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8003d34:	4809      	ldr	r0, [pc, #36]	; (8003d5c <enter_menu_state+0x50>)
 8003d36:	f00a fd87 	bl	800e848 <iprintf>
	    //printf(" r - Reboot Controller\n\r");
	    printf(" esc - Exit to Menu\n\r");
 8003d3a:	4809      	ldr	r0, [pc, #36]	; (8003d60 <enter_menu_state+0x54>)
 8003d3c:	f00a fd84 	bl	800e848 <iprintf>

	    //gpio.led->write(0);
 }
 8003d40:	bf00      	nop
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	08012e7c 	.word	0x08012e7c
 8003d48:	08012e84 	.word	0x08012e84
 8003d4c:	08012e94 	.word	0x08012e94
 8003d50:	08012ea8 	.word	0x08012ea8
 8003d54:	08012ec4 	.word	0x08012ec4
 8003d58:	08012ed4 	.word	0x08012ed4
 8003d5c:	08012eec 	.word	0x08012eec
 8003d60:	08012f08 	.word	0x08012f08

08003d64 <enter_setup_state>:

 void enter_setup_state(void){
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 8003d6a:	487d      	ldr	r0, [pc, #500]	; (8003f60 <enter_setup_state+0x1fc>)
 8003d6c:	f00a fd6c 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 8003d70:	4b7c      	ldr	r3, [pc, #496]	; (8003f64 <enter_setup_state+0x200>)
 8003d72:	9301      	str	r3, [sp, #4]
 8003d74:	4b7c      	ldr	r3, [pc, #496]	; (8003f68 <enter_setup_state+0x204>)
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	4b7c      	ldr	r3, [pc, #496]	; (8003f6c <enter_setup_state+0x208>)
 8003d7a:	4a7d      	ldr	r2, [pc, #500]	; (8003f70 <enter_setup_state+0x20c>)
 8003d7c:	497d      	ldr	r1, [pc, #500]	; (8003f74 <enter_setup_state+0x210>)
 8003d7e:	487e      	ldr	r0, [pc, #504]	; (8003f78 <enter_setup_state+0x214>)
 8003d80:	f00a fd62 	bl	800e848 <iprintf>
	    printf("\r\n Motor:\r\n");
 8003d84:	487d      	ldr	r0, [pc, #500]	; (8003f7c <enter_setup_state+0x218>)
 8003d86:	f00a fde5 	bl	800e954 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8003d8a:	4b7d      	ldr	r3, [pc, #500]	; (8003f80 <enter_setup_state+0x21c>)
 8003d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7fc fc02 	bl	8000598 <__aeabi_f2d>
 8003d94:	4602      	mov	r2, r0
 8003d96:	460b      	mov	r3, r1
 8003d98:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d9c:	4b79      	ldr	r3, [pc, #484]	; (8003f84 <enter_setup_state+0x220>)
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	4b79      	ldr	r3, [pc, #484]	; (8003f88 <enter_setup_state+0x224>)
 8003da2:	4a7a      	ldr	r2, [pc, #488]	; (8003f8c <enter_setup_state+0x228>)
 8003da4:	497a      	ldr	r1, [pc, #488]	; (8003f90 <enter_setup_state+0x22c>)
 8003da6:	487b      	ldr	r0, [pc, #492]	; (8003f94 <enter_setup_state+0x230>)
 8003da8:	f00a fd4e 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8003dac:	4b74      	ldr	r3, [pc, #464]	; (8003f80 <enter_setup_state+0x21c>)
 8003dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fc fbf1 	bl	8000598 <__aeabi_f2d>
 8003db6:	4602      	mov	r2, r0
 8003db8:	460b      	mov	r3, r1
 8003dba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dbe:	4b71      	ldr	r3, [pc, #452]	; (8003f84 <enter_setup_state+0x220>)
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	4b71      	ldr	r3, [pc, #452]	; (8003f88 <enter_setup_state+0x224>)
 8003dc4:	4a74      	ldr	r2, [pc, #464]	; (8003f98 <enter_setup_state+0x234>)
 8003dc6:	4975      	ldr	r1, [pc, #468]	; (8003f9c <enter_setup_state+0x238>)
 8003dc8:	4875      	ldr	r0, [pc, #468]	; (8003fa0 <enter_setup_state+0x23c>)
 8003dca:	f00a fd3d 	bl	800e848 <iprintf>
	    printf("\r\n Control:\r\n");
 8003dce:	4875      	ldr	r0, [pc, #468]	; (8003fa4 <enter_setup_state+0x240>)
 8003dd0:	f00a fdc0 	bl	800e954 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8003dd4:	4b6a      	ldr	r3, [pc, #424]	; (8003f80 <enter_setup_state+0x21c>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7fc fbdd 	bl	8000598 <__aeabi_f2d>
 8003dde:	4602      	mov	r2, r0
 8003de0:	460b      	mov	r3, r1
 8003de2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003de6:	4b70      	ldr	r3, [pc, #448]	; (8003fa8 <enter_setup_state+0x244>)
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	4b70      	ldr	r3, [pc, #448]	; (8003fac <enter_setup_state+0x248>)
 8003dec:	4a70      	ldr	r2, [pc, #448]	; (8003fb0 <enter_setup_state+0x24c>)
 8003dee:	4971      	ldr	r1, [pc, #452]	; (8003fb4 <enter_setup_state+0x250>)
 8003df0:	4871      	ldr	r0, [pc, #452]	; (8003fb8 <enter_setup_state+0x254>)
 8003df2:	f00a fd29 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "60.0", I_MAX);
 8003df6:	4b62      	ldr	r3, [pc, #392]	; (8003f80 <enter_setup_state+0x21c>)
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7fc fbcc 	bl	8000598 <__aeabi_f2d>
 8003e00:	4602      	mov	r2, r0
 8003e02:	460b      	mov	r3, r1
 8003e04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e08:	4b6c      	ldr	r3, [pc, #432]	; (8003fbc <enter_setup_state+0x258>)
 8003e0a:	9300      	str	r3, [sp, #0]
 8003e0c:	4b6c      	ldr	r3, [pc, #432]	; (8003fc0 <enter_setup_state+0x25c>)
 8003e0e:	4a6d      	ldr	r2, [pc, #436]	; (8003fc4 <enter_setup_state+0x260>)
 8003e10:	496d      	ldr	r1, [pc, #436]	; (8003fc8 <enter_setup_state+0x264>)
 8003e12:	4869      	ldr	r0, [pc, #420]	; (8003fb8 <enter_setup_state+0x254>)
 8003e14:	f00a fd18 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 8003e18:	4b59      	ldr	r3, [pc, #356]	; (8003f80 <enter_setup_state+0x21c>)
 8003e1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7fc fbbb 	bl	8000598 <__aeabi_f2d>
 8003e22:	4602      	mov	r2, r0
 8003e24:	460b      	mov	r3, r1
 8003e26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e2a:	4b56      	ldr	r3, [pc, #344]	; (8003f84 <enter_setup_state+0x220>)
 8003e2c:	9300      	str	r3, [sp, #0]
 8003e2e:	4b55      	ldr	r3, [pc, #340]	; (8003f84 <enter_setup_state+0x220>)
 8003e30:	4a66      	ldr	r2, [pc, #408]	; (8003fcc <enter_setup_state+0x268>)
 8003e32:	4967      	ldr	r1, [pc, #412]	; (8003fd0 <enter_setup_state+0x26c>)
 8003e34:	4860      	ldr	r0, [pc, #384]	; (8003fb8 <enter_setup_state+0x254>)
 8003e36:	f00a fd07 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 8003e3a:	4b51      	ldr	r3, [pc, #324]	; (8003f80 <enter_setup_state+0x21c>)
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7fc fbaa 	bl	8000598 <__aeabi_f2d>
 8003e44:	4602      	mov	r2, r0
 8003e46:	460b      	mov	r3, r1
 8003e48:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e4c:	4b4d      	ldr	r3, [pc, #308]	; (8003f84 <enter_setup_state+0x220>)
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	4b4c      	ldr	r3, [pc, #304]	; (8003f84 <enter_setup_state+0x220>)
 8003e52:	4a60      	ldr	r2, [pc, #384]	; (8003fd4 <enter_setup_state+0x270>)
 8003e54:	4960      	ldr	r1, [pc, #384]	; (8003fd8 <enter_setup_state+0x274>)
 8003e56:	4858      	ldr	r0, [pc, #352]	; (8003fb8 <enter_setup_state+0x254>)
 8003e58:	f00a fcf6 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "0.0", "1000.0", KP_MAX);
 8003e5c:	4b48      	ldr	r3, [pc, #288]	; (8003f80 <enter_setup_state+0x21c>)
 8003e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fc fb99 	bl	8000598 <__aeabi_f2d>
 8003e66:	4602      	mov	r2, r0
 8003e68:	460b      	mov	r3, r1
 8003e6a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e6e:	4b5b      	ldr	r3, [pc, #364]	; (8003fdc <enter_setup_state+0x278>)
 8003e70:	9300      	str	r3, [sp, #0]
 8003e72:	4b53      	ldr	r3, [pc, #332]	; (8003fc0 <enter_setup_state+0x25c>)
 8003e74:	4a5a      	ldr	r2, [pc, #360]	; (8003fe0 <enter_setup_state+0x27c>)
 8003e76:	495b      	ldr	r1, [pc, #364]	; (8003fe4 <enter_setup_state+0x280>)
 8003e78:	484f      	ldr	r0, [pc, #316]	; (8003fb8 <enter_setup_state+0x254>)
 8003e7a:	f00a fce5 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "0.0", "5.0", KD_MAX);
 8003e7e:	4b40      	ldr	r3, [pc, #256]	; (8003f80 <enter_setup_state+0x21c>)
 8003e80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fc fb88 	bl	8000598 <__aeabi_f2d>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e90:	4b55      	ldr	r3, [pc, #340]	; (8003fe8 <enter_setup_state+0x284>)
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	4b4a      	ldr	r3, [pc, #296]	; (8003fc0 <enter_setup_state+0x25c>)
 8003e96:	4a55      	ldr	r2, [pc, #340]	; (8003fec <enter_setup_state+0x288>)
 8003e98:	4955      	ldr	r1, [pc, #340]	; (8003ff0 <enter_setup_state+0x28c>)
 8003e9a:	4847      	ldr	r0, [pc, #284]	; (8003fb8 <enter_setup_state+0x254>)
 8003e9c:	f00a fcd4 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 8003ea0:	4b37      	ldr	r3, [pc, #220]	; (8003f80 <enter_setup_state+0x21c>)
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7fc fb77 	bl	8000598 <__aeabi_f2d>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	460b      	mov	r3, r1
 8003eae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003eb2:	4b50      	ldr	r3, [pc, #320]	; (8003ff4 <enter_setup_state+0x290>)
 8003eb4:	9300      	str	r3, [sp, #0]
 8003eb6:	4b42      	ldr	r3, [pc, #264]	; (8003fc0 <enter_setup_state+0x25c>)
 8003eb8:	4a4f      	ldr	r2, [pc, #316]	; (8003ff8 <enter_setup_state+0x294>)
 8003eba:	4950      	ldr	r1, [pc, #320]	; (8003ffc <enter_setup_state+0x298>)
 8003ebc:	483e      	ldr	r0, [pc, #248]	; (8003fb8 <enter_setup_state+0x254>)
 8003ebe:	f00a fcc3 	bl	800e848 <iprintf>
	    //printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
 8003ec2:	4b2f      	ldr	r3, [pc, #188]	; (8003f80 <enter_setup_state+0x21c>)
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fc fb66 	bl	8000598 <__aeabi_f2d>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	460b      	mov	r3, r1
 8003ed0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ed4:	4b4a      	ldr	r3, [pc, #296]	; (8004000 <enter_setup_state+0x29c>)
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	4b39      	ldr	r3, [pc, #228]	; (8003fc0 <enter_setup_state+0x25c>)
 8003eda:	4a4a      	ldr	r2, [pc, #296]	; (8004004 <enter_setup_state+0x2a0>)
 8003edc:	494a      	ldr	r1, [pc, #296]	; (8004008 <enter_setup_state+0x2a4>)
 8003ede:	4836      	ldr	r0, [pc, #216]	; (8003fb8 <enter_setup_state+0x254>)
 8003ee0:	f00a fcb2 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 8003ee4:	4b26      	ldr	r3, [pc, #152]	; (8003f80 <enter_setup_state+0x21c>)
 8003ee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f7fc fb55 	bl	8000598 <__aeabi_f2d>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ef6:	4b45      	ldr	r3, [pc, #276]	; (800400c <enter_setup_state+0x2a8>)
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	4b31      	ldr	r3, [pc, #196]	; (8003fc0 <enter_setup_state+0x25c>)
 8003efc:	4a44      	ldr	r2, [pc, #272]	; (8004010 <enter_setup_state+0x2ac>)
 8003efe:	4945      	ldr	r1, [pc, #276]	; (8004014 <enter_setup_state+0x2b0>)
 8003f00:	482d      	ldr	r0, [pc, #180]	; (8003fb8 <enter_setup_state+0x254>)
 8003f02:	f00a fca1 	bl	800e848 <iprintf>
	    printf("\r\n CAN:\r\n");
 8003f06:	4844      	ldr	r0, [pc, #272]	; (8004018 <enter_setup_state+0x2b4>)
 8003f08:	f00a fd24 	bl	800e954 <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8003f0c:	4b43      	ldr	r3, [pc, #268]	; (800401c <enter_setup_state+0x2b8>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	9301      	str	r3, [sp, #4]
 8003f12:	4b43      	ldr	r3, [pc, #268]	; (8004020 <enter_setup_state+0x2bc>)
 8003f14:	9300      	str	r3, [sp, #0]
 8003f16:	4b1c      	ldr	r3, [pc, #112]	; (8003f88 <enter_setup_state+0x224>)
 8003f18:	4a42      	ldr	r2, [pc, #264]	; (8004024 <enter_setup_state+0x2c0>)
 8003f1a:	4943      	ldr	r1, [pc, #268]	; (8004028 <enter_setup_state+0x2c4>)
 8003f1c:	4843      	ldr	r0, [pc, #268]	; (800402c <enter_setup_state+0x2c8>)
 8003f1e:	f00a fc93 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN TX ID", "0", "127", CAN_MASTER);
 8003f22:	4b3e      	ldr	r3, [pc, #248]	; (800401c <enter_setup_state+0x2b8>)
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	9301      	str	r3, [sp, #4]
 8003f28:	4b3d      	ldr	r3, [pc, #244]	; (8004020 <enter_setup_state+0x2bc>)
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	4b16      	ldr	r3, [pc, #88]	; (8003f88 <enter_setup_state+0x224>)
 8003f2e:	4a40      	ldr	r2, [pc, #256]	; (8004030 <enter_setup_state+0x2cc>)
 8003f30:	4940      	ldr	r1, [pc, #256]	; (8004034 <enter_setup_state+0x2d0>)
 8003f32:	483e      	ldr	r0, [pc, #248]	; (800402c <enter_setup_state+0x2c8>)
 8003f34:	f00a fc88 	bl	800e848 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 8003f38:	4b38      	ldr	r3, [pc, #224]	; (800401c <enter_setup_state+0x2b8>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	9301      	str	r3, [sp, #4]
 8003f3e:	4b3e      	ldr	r3, [pc, #248]	; (8004038 <enter_setup_state+0x2d4>)
 8003f40:	9300      	str	r3, [sp, #0]
 8003f42:	4b11      	ldr	r3, [pc, #68]	; (8003f88 <enter_setup_state+0x224>)
 8003f44:	4a3d      	ldr	r2, [pc, #244]	; (800403c <enter_setup_state+0x2d8>)
 8003f46:	493e      	ldr	r1, [pc, #248]	; (8004040 <enter_setup_state+0x2dc>)
 8003f48:	483e      	ldr	r0, [pc, #248]	; (8004044 <enter_setup_state+0x2e0>)
 8003f4a:	f00a fc7d 	bl	800e848 <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 8003f4e:	483e      	ldr	r0, [pc, #248]	; (8004048 <enter_setup_state+0x2e4>)
 8003f50:	f00a fc7a 	bl	800e848 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 8003f54:	483d      	ldr	r0, [pc, #244]	; (800404c <enter_setup_state+0x2e8>)
 8003f56:	f00a fc77 	bl	800e848 <iprintf>
 }
 8003f5a:	bf00      	nop
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	08012f20 	.word	0x08012f20
 8003f64:	08012f74 	.word	0x08012f74
 8003f68:	08012f84 	.word	0x08012f84
 8003f6c:	08012f3c 	.word	0x08012f3c
 8003f70:	08012f40 	.word	0x08012f40
 8003f74:	08012f4c 	.word	0x08012f4c
 8003f78:	08012f54 	.word	0x08012f54
 8003f7c:	08012f88 	.word	0x08012f88
 8003f80:	20000624 	.word	0x20000624
 8003f84:	08012fc8 	.word	0x08012fc8
 8003f88:	08012f94 	.word	0x08012f94
 8003f8c:	08012f98 	.word	0x08012f98
 8003f90:	08012fa4 	.word	0x08012fa4
 8003f94:	08012fa8 	.word	0x08012fa8
 8003f98:	08012fcc 	.word	0x08012fcc
 8003f9c:	08012fe4 	.word	0x08012fe4
 8003fa0:	08012fe8 	.word	0x08012fe8
 8003fa4:	08013008 	.word	0x08013008
 8003fa8:	08013058 	.word	0x08013058
 8003fac:	08013018 	.word	0x08013018
 8003fb0:	0801301c 	.word	0x0801301c
 8003fb4:	08013034 	.word	0x08013034
 8003fb8:	08013038 	.word	0x08013038
 8003fbc:	0801307c 	.word	0x0801307c
 8003fc0:	08013060 	.word	0x08013060
 8003fc4:	08013064 	.word	0x08013064
 8003fc8:	08013078 	.word	0x08013078
 8003fcc:	08013084 	.word	0x08013084
 8003fd0:	080130a0 	.word	0x080130a0
 8003fd4:	080130a4 	.word	0x080130a4
 8003fd8:	080130c4 	.word	0x080130c4
 8003fdc:	080130e8 	.word	0x080130e8
 8003fe0:	080130c8 	.word	0x080130c8
 8003fe4:	080130e4 	.word	0x080130e4
 8003fe8:	08013114 	.word	0x08013114
 8003fec:	080130f0 	.word	0x080130f0
 8003ff0:	08013110 	.word	0x08013110
 8003ff4:	08013134 	.word	0x08013134
 8003ff8:	08013118 	.word	0x08013118
 8003ffc:	08013130 	.word	0x08013130
 8004000:	08013158 	.word	0x08013158
 8004004:	0801313c 	.word	0x0801313c
 8004008:	08013154 	.word	0x08013154
 800400c:	0801317c 	.word	0x0801317c
 8004010:	08013160 	.word	0x08013160
 8004014:	08013178 	.word	0x08013178
 8004018:	08013184 	.word	0x08013184
 800401c:	200006c4 	.word	0x200006c4
 8004020:	080131bc 	.word	0x080131bc
 8004024:	08013190 	.word	0x08013190
 8004028:	08013198 	.word	0x08013198
 800402c:	0801319c 	.word	0x0801319c
 8004030:	080131c0 	.word	0x080131c0
 8004034:	080131cc 	.word	0x080131cc
 8004038:	08013210 	.word	0x08013210
 800403c:	080131d0 	.word	0x080131d0
 8004040:	080131f0 	.word	0x080131f0
 8004044:	080131f4 	.word	0x080131f4
 8004048:	08013218 	.word	0x08013218
 800404c:	08013264 	.word	0x08013264

08004050 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af02      	add	r7, sp, #8
 8004056:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	7b5b      	ldrb	r3, [r3, #13]
 800405c:	3b61      	subs	r3, #97	; 0x61
 800405e:	2b17      	cmp	r3, #23
 8004060:	f200 8268 	bhi.w	8004534 <process_user_input+0x4e4>
 8004064:	a201      	add	r2, pc, #4	; (adr r2, 800406c <process_user_input+0x1c>)
 8004066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406a:	bf00      	nop
 800406c:	080042cb 	.word	0x080042cb
 8004070:	080040cd 	.word	0x080040cd
 8004074:	08004277 	.word	0x08004277
 8004078:	08004449 	.word	0x08004449
 800407c:	08004535 	.word	0x08004535
 8004080:	080041b1 	.word	0x080041b1
 8004084:	0800431f 	.word	0x0800431f
 8004088:	08004223 	.word	0x08004223
 800408c:	08004121 	.word	0x08004121
 8004090:	08004535 	.word	0x08004535
 8004094:	08004363 	.word	0x08004363
 8004098:	0800415d 	.word	0x0800415d
 800409c:	0800413f 	.word	0x0800413f
 80040a0:	08004535 	.word	0x08004535
 80040a4:	08004535 	.word	0x08004535
 80040a8:	0800448d 	.word	0x0800448d
 80040ac:	08004535 	.word	0x08004535
 80040b0:	08004535 	.word	0x08004535
 80040b4:	08004535 	.word	0x08004535
 80040b8:	08004205 	.word	0x08004205
 80040bc:	08004535 	.word	0x08004535
 80040c0:	080044e1 	.word	0x080044e1
 80040c4:	08004535 	.word	0x08004535
 80040c8:	080043a7 	.word	0x080043a7
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3304      	adds	r3, #4
 80040d0:	4618      	mov	r0, r3
 80040d2:	f009 fcf7 	bl	800dac4 <atof>
 80040d6:	ec53 2b10 	vmov	r2, r3, d0
 80040da:	4610      	mov	r0, r2
 80040dc:	4619      	mov	r1, r3
 80040de:	f7fc fdab 	bl	8000c38 <__aeabi_d2f>
 80040e2:	4603      	mov	r3, r0
 80040e4:	eddf 0ac1 	vldr	s1, [pc, #772]	; 80043ec <process_user_input+0x39c>
 80040e8:	ee00 3a10 	vmov	s0, r3
 80040ec:	f00e fa97 	bl	801261e <fminf>
 80040f0:	eef0 7a40 	vmov.f32	s15, s0
 80040f4:	eddf 0abe 	vldr	s1, [pc, #760]	; 80043f0 <process_user_input+0x3a0>
 80040f8:	eeb0 0a67 	vmov.f32	s0, s15
 80040fc:	f00e fa74 	bl	80125e8 <fmaxf>
 8004100:	eef0 7a40 	vmov.f32	s15, s0
 8004104:	4bbb      	ldr	r3, [pc, #748]	; (80043f4 <process_user_input+0x3a4>)
 8004106:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 800410a:	4bba      	ldr	r3, [pc, #744]	; (80043f4 <process_user_input+0x3a4>)
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	4618      	mov	r0, r3
 8004110:	f7fc fa42 	bl	8000598 <__aeabi_f2d>
 8004114:	4602      	mov	r2, r0
 8004116:	460b      	mov	r3, r1
 8004118:	48b7      	ldr	r0, [pc, #732]	; (80043f8 <process_user_input+0x3a8>)
 800411a:	f00a fb95 	bl	800e848 <iprintf>
			 break;
 800411e:	e210      	b.n	8004542 <process_user_input+0x4f2>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3304      	adds	r3, #4
 8004124:	4618      	mov	r0, r3
 8004126:	f009 fcd0 	bl	800daca <atoi>
 800412a:	4603      	mov	r3, r0
 800412c:	4ab3      	ldr	r2, [pc, #716]	; (80043fc <process_user_input+0x3ac>)
 800412e:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 8004130:	4bb2      	ldr	r3, [pc, #712]	; (80043fc <process_user_input+0x3ac>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	4619      	mov	r1, r3
 8004136:	48b2      	ldr	r0, [pc, #712]	; (8004400 <process_user_input+0x3b0>)
 8004138:	f00a fb86 	bl	800e848 <iprintf>
			 break;
 800413c:	e201      	b.n	8004542 <process_user_input+0x4f2>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	3304      	adds	r3, #4
 8004142:	4618      	mov	r0, r3
 8004144:	f009 fcc1 	bl	800daca <atoi>
 8004148:	4603      	mov	r3, r0
 800414a:	4aac      	ldr	r2, [pc, #688]	; (80043fc <process_user_input+0x3ac>)
 800414c:	6093      	str	r3, [r2, #8]
			 printf("CAN_TX_ID set to %d\r\n", CAN_MASTER);
 800414e:	4bab      	ldr	r3, [pc, #684]	; (80043fc <process_user_input+0x3ac>)
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	4619      	mov	r1, r3
 8004154:	48ab      	ldr	r0, [pc, #684]	; (8004404 <process_user_input+0x3b4>)
 8004156:	f00a fb77 	bl	800e848 <iprintf>
			 break;
 800415a:	e1f2      	b.n	8004542 <process_user_input+0x4f2>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 60.0f), 0.0f);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	3304      	adds	r3, #4
 8004160:	4618      	mov	r0, r3
 8004162:	f009 fcaf 	bl	800dac4 <atof>
 8004166:	ec53 2b10 	vmov	r2, r3, d0
 800416a:	4610      	mov	r0, r2
 800416c:	4619      	mov	r1, r3
 800416e:	f7fc fd63 	bl	8000c38 <__aeabi_d2f>
 8004172:	4603      	mov	r3, r0
 8004174:	eddf 0aa4 	vldr	s1, [pc, #656]	; 8004408 <process_user_input+0x3b8>
 8004178:	ee00 3a10 	vmov	s0, r3
 800417c:	f00e fa4f 	bl	801261e <fminf>
 8004180:	eef0 7a40 	vmov.f32	s15, s0
 8004184:	eddf 0aaf 	vldr	s1, [pc, #700]	; 8004444 <process_user_input+0x3f4>
 8004188:	eeb0 0a67 	vmov.f32	s0, s15
 800418c:	f00e fa2c 	bl	80125e8 <fmaxf>
 8004190:	eef0 7a40 	vmov.f32	s15, s0
 8004194:	4b97      	ldr	r3, [pc, #604]	; (80043f4 <process_user_input+0x3a4>)
 8004196:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 800419a:	4b96      	ldr	r3, [pc, #600]	; (80043f4 <process_user_input+0x3a4>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	4618      	mov	r0, r3
 80041a0:	f7fc f9fa 	bl	8000598 <__aeabi_f2d>
 80041a4:	4602      	mov	r2, r0
 80041a6:	460b      	mov	r3, r1
 80041a8:	4898      	ldr	r0, [pc, #608]	; (800440c <process_user_input+0x3bc>)
 80041aa:	f00a fb4d 	bl	800e848 <iprintf>
			 break;
 80041ae:	e1c8      	b.n	8004542 <process_user_input+0x4f2>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	3304      	adds	r3, #4
 80041b4:	4618      	mov	r0, r3
 80041b6:	f009 fc85 	bl	800dac4 <atof>
 80041ba:	ec53 2b10 	vmov	r2, r3, d0
 80041be:	4610      	mov	r0, r2
 80041c0:	4619      	mov	r1, r3
 80041c2:	f7fc fd39 	bl	8000c38 <__aeabi_d2f>
 80041c6:	4603      	mov	r3, r0
 80041c8:	eddf 0a91 	vldr	s1, [pc, #580]	; 8004410 <process_user_input+0x3c0>
 80041cc:	ee00 3a10 	vmov	s0, r3
 80041d0:	f00e fa25 	bl	801261e <fminf>
 80041d4:	eef0 7a40 	vmov.f32	s15, s0
 80041d8:	eddf 0a9a 	vldr	s1, [pc, #616]	; 8004444 <process_user_input+0x3f4>
 80041dc:	eeb0 0a67 	vmov.f32	s0, s15
 80041e0:	f00e fa02 	bl	80125e8 <fmaxf>
 80041e4:	eef0 7a40 	vmov.f32	s15, s0
 80041e8:	4b82      	ldr	r3, [pc, #520]	; (80043f4 <process_user_input+0x3a4>)
 80041ea:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 80041ee:	4b81      	ldr	r3, [pc, #516]	; (80043f4 <process_user_input+0x3a4>)
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fc f9d0 	bl	8000598 <__aeabi_f2d>
 80041f8:	4602      	mov	r2, r0
 80041fa:	460b      	mov	r3, r1
 80041fc:	4885      	ldr	r0, [pc, #532]	; (8004414 <process_user_input+0x3c4>)
 80041fe:	f00a fb23 	bl	800e848 <iprintf>
			 break;
 8004202:	e19e      	b.n	8004542 <process_user_input+0x4f2>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	3304      	adds	r3, #4
 8004208:	4618      	mov	r0, r3
 800420a:	f009 fc5e 	bl	800daca <atoi>
 800420e:	4603      	mov	r3, r0
 8004210:	4a7a      	ldr	r2, [pc, #488]	; (80043fc <process_user_input+0x3ac>)
 8004212:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 8004214:	4b79      	ldr	r3, [pc, #484]	; (80043fc <process_user_input+0x3ac>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	4619      	mov	r1, r3
 800421a:	487f      	ldr	r0, [pc, #508]	; (8004418 <process_user_input+0x3c8>)
 800421c:	f00a fb14 	bl	800e848 <iprintf>
			 break;
 8004220:	e18f      	b.n	8004542 <process_user_input+0x4f2>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	3304      	adds	r3, #4
 8004226:	4618      	mov	r0, r3
 8004228:	f009 fc4c 	bl	800dac4 <atof>
 800422c:	ec53 2b10 	vmov	r2, r3, d0
 8004230:	4610      	mov	r0, r2
 8004232:	4619      	mov	r1, r3
 8004234:	f7fc fd00 	bl	8000c38 <__aeabi_d2f>
 8004238:	4603      	mov	r3, r0
 800423a:	eddf 0a78 	vldr	s1, [pc, #480]	; 800441c <process_user_input+0x3cc>
 800423e:	ee00 3a10 	vmov	s0, r3
 8004242:	f00e f9ec 	bl	801261e <fminf>
 8004246:	eef0 7a40 	vmov.f32	s15, s0
 800424a:	eddf 0a7e 	vldr	s1, [pc, #504]	; 8004444 <process_user_input+0x3f4>
 800424e:	eeb0 0a67 	vmov.f32	s0, s15
 8004252:	f00e f9c9 	bl	80125e8 <fmaxf>
 8004256:	eef0 7a40 	vmov.f32	s15, s0
 800425a:	4b66      	ldr	r3, [pc, #408]	; (80043f4 <process_user_input+0x3a4>)
 800425c:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8004260:	4b64      	ldr	r3, [pc, #400]	; (80043f4 <process_user_input+0x3a4>)
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	4618      	mov	r0, r3
 8004266:	f7fc f997 	bl	8000598 <__aeabi_f2d>
 800426a:	4602      	mov	r2, r0
 800426c:	460b      	mov	r3, r1
 800426e:	486c      	ldr	r0, [pc, #432]	; (8004420 <process_user_input+0x3d0>)
 8004270:	f00a faea 	bl	800e848 <iprintf>
			 break;
 8004274:	e165      	b.n	8004542 <process_user_input+0x4f2>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	3304      	adds	r3, #4
 800427a:	4618      	mov	r0, r3
 800427c:	f009 fc22 	bl	800dac4 <atof>
 8004280:	ec53 2b10 	vmov	r2, r3, d0
 8004284:	4610      	mov	r0, r2
 8004286:	4619      	mov	r1, r3
 8004288:	f7fc fcd6 	bl	8000c38 <__aeabi_d2f>
 800428c:	4603      	mov	r3, r0
 800428e:	eddf 0a65 	vldr	s1, [pc, #404]	; 8004424 <process_user_input+0x3d4>
 8004292:	ee00 3a10 	vmov	s0, r3
 8004296:	f00e f9c2 	bl	801261e <fminf>
 800429a:	eef0 7a40 	vmov.f32	s15, s0
 800429e:	eddf 0a69 	vldr	s1, [pc, #420]	; 8004444 <process_user_input+0x3f4>
 80042a2:	eeb0 0a67 	vmov.f32	s0, s15
 80042a6:	f00e f99f 	bl	80125e8 <fmaxf>
 80042aa:	eef0 7a40 	vmov.f32	s15, s0
 80042ae:	4b51      	ldr	r3, [pc, #324]	; (80043f4 <process_user_input+0x3a4>)
 80042b0:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 80042b4:	4b4f      	ldr	r3, [pc, #316]	; (80043f4 <process_user_input+0x3a4>)
 80042b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7fc f96d 	bl	8000598 <__aeabi_f2d>
 80042be:	4602      	mov	r2, r0
 80042c0:	460b      	mov	r3, r1
 80042c2:	4859      	ldr	r0, [pc, #356]	; (8004428 <process_user_input+0x3d8>)
 80042c4:	f00a fac0 	bl	800e848 <iprintf>
			 break;
 80042c8:	e13b      	b.n	8004542 <process_user_input+0x4f2>
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	3304      	adds	r3, #4
 80042ce:	4618      	mov	r0, r3
 80042d0:	f009 fbf8 	bl	800dac4 <atof>
 80042d4:	ec53 2b10 	vmov	r2, r3, d0
 80042d8:	4610      	mov	r0, r2
 80042da:	4619      	mov	r1, r3
 80042dc:	f7fc fcac 	bl	8000c38 <__aeabi_d2f>
 80042e0:	4603      	mov	r3, r0
 80042e2:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80042e6:	ee00 3a10 	vmov	s0, r3
 80042ea:	f00e f998 	bl	801261e <fminf>
 80042ee:	eef0 7a40 	vmov.f32	s15, s0
 80042f2:	eddf 0a54 	vldr	s1, [pc, #336]	; 8004444 <process_user_input+0x3f4>
 80042f6:	eeb0 0a67 	vmov.f32	s0, s15
 80042fa:	f00e f975 	bl	80125e8 <fmaxf>
 80042fe:	eef0 7a40 	vmov.f32	s15, s0
 8004302:	4b3c      	ldr	r3, [pc, #240]	; (80043f4 <process_user_input+0x3a4>)
 8004304:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 printf("I_CAL set to %f\r\n", I_CAL);
 8004308:	4b3a      	ldr	r3, [pc, #232]	; (80043f4 <process_user_input+0x3a4>)
 800430a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800430c:	4618      	mov	r0, r3
 800430e:	f7fc f943 	bl	8000598 <__aeabi_f2d>
 8004312:	4602      	mov	r2, r0
 8004314:	460b      	mov	r3, r1
 8004316:	4845      	ldr	r0, [pc, #276]	; (800442c <process_user_input+0x3dc>)
 8004318:	f00a fa96 	bl	800e848 <iprintf>
			 break;
 800431c:	e111      	b.n	8004542 <process_user_input+0x4f2>
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3304      	adds	r3, #4
 8004322:	4618      	mov	r0, r3
 8004324:	f009 fbce 	bl	800dac4 <atof>
 8004328:	ec53 2b10 	vmov	r2, r3, d0
 800432c:	4610      	mov	r0, r2
 800432e:	4619      	mov	r1, r3
 8004330:	f7fc fc82 	bl	8000c38 <__aeabi_d2f>
 8004334:	4603      	mov	r3, r0
 8004336:	eddf 0a3e 	vldr	s1, [pc, #248]	; 8004430 <process_user_input+0x3e0>
 800433a:	ee00 3a10 	vmov	s0, r3
 800433e:	f00e f953 	bl	80125e8 <fmaxf>
 8004342:	eef0 7a40 	vmov.f32	s15, s0
 8004346:	4b2b      	ldr	r3, [pc, #172]	; (80043f4 <process_user_input+0x3a4>)
 8004348:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("GR set to %f\r\n", GR);
 800434c:	4b29      	ldr	r3, [pc, #164]	; (80043f4 <process_user_input+0x3a4>)
 800434e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004350:	4618      	mov	r0, r3
 8004352:	f7fc f921 	bl	8000598 <__aeabi_f2d>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	4836      	ldr	r0, [pc, #216]	; (8004434 <process_user_input+0x3e4>)
 800435c:	f00a fa74 	bl	800e848 <iprintf>
			 break;
 8004360:	e0ef      	b.n	8004542 <process_user_input+0x4f2>
		 case 'k':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	3304      	adds	r3, #4
 8004366:	4618      	mov	r0, r3
 8004368:	f009 fbac 	bl	800dac4 <atof>
 800436c:	ec53 2b10 	vmov	r2, r3, d0
 8004370:	4610      	mov	r0, r2
 8004372:	4619      	mov	r1, r3
 8004374:	f7fc fc60 	bl	8000c38 <__aeabi_d2f>
 8004378:	4603      	mov	r3, r0
 800437a:	eddf 0a2f 	vldr	s1, [pc, #188]	; 8004438 <process_user_input+0x3e8>
 800437e:	ee00 3a10 	vmov	s0, r3
 8004382:	f00e f931 	bl	80125e8 <fmaxf>
 8004386:	eef0 7a40 	vmov.f32	s15, s0
 800438a:	4b1a      	ldr	r3, [pc, #104]	; (80043f4 <process_user_input+0x3a4>)
 800438c:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 8004390:	4b18      	ldr	r3, [pc, #96]	; (80043f4 <process_user_input+0x3a4>)
 8004392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004394:	4618      	mov	r0, r3
 8004396:	f7fc f8ff 	bl	8000598 <__aeabi_f2d>
 800439a:	4602      	mov	r2, r0
 800439c:	460b      	mov	r3, r1
 800439e:	4827      	ldr	r0, [pc, #156]	; (800443c <process_user_input+0x3ec>)
 80043a0:	f00a fa52 	bl	800e848 <iprintf>
			 break;
 80043a4:	e0cd      	b.n	8004542 <process_user_input+0x4f2>
		 case 'x':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	3304      	adds	r3, #4
 80043aa:	4618      	mov	r0, r3
 80043ac:	f009 fb8a 	bl	800dac4 <atof>
 80043b0:	ec53 2b10 	vmov	r2, r3, d0
 80043b4:	4610      	mov	r0, r2
 80043b6:	4619      	mov	r1, r3
 80043b8:	f7fc fc3e 	bl	8000c38 <__aeabi_d2f>
 80043bc:	4603      	mov	r3, r0
 80043be:	eddf 0a21 	vldr	s1, [pc, #132]	; 8004444 <process_user_input+0x3f4>
 80043c2:	ee00 3a10 	vmov	s0, r3
 80043c6:	f00e f90f 	bl	80125e8 <fmaxf>
 80043ca:	eef0 7a40 	vmov.f32	s15, s0
 80043ce:	4b09      	ldr	r3, [pc, #36]	; (80043f4 <process_user_input+0x3a4>)
 80043d0:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 80043d4:	4b07      	ldr	r3, [pc, #28]	; (80043f4 <process_user_input+0x3a4>)
 80043d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043d8:	4618      	mov	r0, r3
 80043da:	f7fc f8dd 	bl	8000598 <__aeabi_f2d>
 80043de:	4602      	mov	r2, r0
 80043e0:	460b      	mov	r3, r1
 80043e2:	4817      	ldr	r0, [pc, #92]	; (8004440 <process_user_input+0x3f0>)
 80043e4:	f00a fa30 	bl	800e848 <iprintf>
			 break;
 80043e8:	e0ab      	b.n	8004542 <process_user_input+0x4f2>
 80043ea:	bf00      	nop
 80043ec:	44fa0000 	.word	0x44fa0000
 80043f0:	42c80000 	.word	0x42c80000
 80043f4:	20000624 	.word	0x20000624
 80043f8:	08013290 	.word	0x08013290
 80043fc:	200006c4 	.word	0x200006c4
 8004400:	080132a4 	.word	0x080132a4
 8004404:	080132b8 	.word	0x080132b8
 8004408:	42700000 	.word	0x42700000
 800440c:	080132d0 	.word	0x080132d0
 8004410:	42040000 	.word	0x42040000
 8004414:	080132e4 	.word	0x080132e4
 8004418:	080132fc 	.word	0x080132fc
 800441c:	43160000 	.word	0x43160000
 8004420:	08013314 	.word	0x08013314
 8004424:	42200000 	.word	0x42200000
 8004428:	0801332c 	.word	0x0801332c
 800442c:	08013344 	.word	0x08013344
 8004430:	3a83126f 	.word	0x3a83126f
 8004434:	08013358 	.word	0x08013358
 8004438:	38d1b717 	.word	0x38d1b717
 800443c:	08013368 	.word	0x08013368
 8004440:	08013378 	.word	0x08013378
 8004444:	00000000 	.word	0x00000000
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	3304      	adds	r3, #4
 800444c:	4618      	mov	r0, r3
 800444e:	f009 fb39 	bl	800dac4 <atof>
 8004452:	ec53 2b10 	vmov	r2, r3, d0
 8004456:	4610      	mov	r0, r2
 8004458:	4619      	mov	r1, r3
 800445a:	f7fc fbed 	bl	8000c38 <__aeabi_d2f>
 800445e:	4603      	mov	r3, r0
 8004460:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 8004444 <process_user_input+0x3f4>
 8004464:	ee00 3a10 	vmov	s0, r3
 8004468:	f00e f8be 	bl	80125e8 <fmaxf>
 800446c:	eef0 7a40 	vmov.f32	s15, s0
 8004470:	4b4b      	ldr	r3, [pc, #300]	; (80045a0 <process_user_input+0x550>)
 8004472:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 8004476:	4b4a      	ldr	r3, [pc, #296]	; (80045a0 <process_user_input+0x550>)
 8004478:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800447a:	4618      	mov	r0, r3
 800447c:	f7fc f88c 	bl	8000598 <__aeabi_f2d>
 8004480:	4602      	mov	r2, r0
 8004482:	460b      	mov	r3, r1
 8004484:	4847      	ldr	r0, [pc, #284]	; (80045a4 <process_user_input+0x554>)
 8004486:	f00a f9df 	bl	800e848 <iprintf>
			 break;
 800448a:	e05a      	b.n	8004542 <process_user_input+0x4f2>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	3304      	adds	r3, #4
 8004490:	4618      	mov	r0, r3
 8004492:	f009 fb17 	bl	800dac4 <atof>
 8004496:	ec53 2b10 	vmov	r2, r3, d0
 800449a:	4610      	mov	r0, r2
 800449c:	4619      	mov	r1, r3
 800449e:	f7fc fbcb 	bl	8000c38 <__aeabi_d2f>
 80044a2:	4603      	mov	r3, r0
 80044a4:	eddf 0a40 	vldr	s1, [pc, #256]	; 80045a8 <process_user_input+0x558>
 80044a8:	ee00 3a10 	vmov	s0, r3
 80044ac:	f00e f89c 	bl	80125e8 <fmaxf>
 80044b0:	eef0 7a40 	vmov.f32	s15, s0
 80044b4:	4b3a      	ldr	r3, [pc, #232]	; (80045a0 <process_user_input+0x550>)
 80044b6:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 P_MIN = -P_MAX;
 80044ba:	4b39      	ldr	r3, [pc, #228]	; (80045a0 <process_user_input+0x550>)
 80044bc:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80044c0:	eef1 7a67 	vneg.f32	s15, s15
 80044c4:	4b36      	ldr	r3, [pc, #216]	; (80045a0 <process_user_input+0x550>)
 80044c6:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
			 printf("P_MAX set to %f\r\n", P_MAX);
 80044ca:	4b35      	ldr	r3, [pc, #212]	; (80045a0 <process_user_input+0x550>)
 80044cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7fc f862 	bl	8000598 <__aeabi_f2d>
 80044d4:	4602      	mov	r2, r0
 80044d6:	460b      	mov	r3, r1
 80044d8:	4834      	ldr	r0, [pc, #208]	; (80045ac <process_user_input+0x55c>)
 80044da:	f00a f9b5 	bl	800e848 <iprintf>
			 break;
 80044de:	e030      	b.n	8004542 <process_user_input+0x4f2>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	3304      	adds	r3, #4
 80044e4:	4618      	mov	r0, r3
 80044e6:	f009 faed 	bl	800dac4 <atof>
 80044ea:	ec53 2b10 	vmov	r2, r3, d0
 80044ee:	4610      	mov	r0, r2
 80044f0:	4619      	mov	r1, r3
 80044f2:	f7fc fba1 	bl	8000c38 <__aeabi_d2f>
 80044f6:	4603      	mov	r3, r0
 80044f8:	eddf 0a2b 	vldr	s1, [pc, #172]	; 80045a8 <process_user_input+0x558>
 80044fc:	ee00 3a10 	vmov	s0, r3
 8004500:	f00e f872 	bl	80125e8 <fmaxf>
 8004504:	eef0 7a40 	vmov.f32	s15, s0
 8004508:	4b25      	ldr	r3, [pc, #148]	; (80045a0 <process_user_input+0x550>)
 800450a:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 V_MIN = -V_MAX;
 800450e:	4b24      	ldr	r3, [pc, #144]	; (80045a0 <process_user_input+0x550>)
 8004510:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004514:	eef1 7a67 	vneg.f32	s15, s15
 8004518:	4b21      	ldr	r3, [pc, #132]	; (80045a0 <process_user_input+0x550>)
 800451a:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			 printf("V_MAX set to %f\r\n", V_MAX);
 800451e:	4b20      	ldr	r3, [pc, #128]	; (80045a0 <process_user_input+0x550>)
 8004520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004522:	4618      	mov	r0, r3
 8004524:	f7fc f838 	bl	8000598 <__aeabi_f2d>
 8004528:	4602      	mov	r2, r0
 800452a:	460b      	mov	r3, r1
 800452c:	4820      	ldr	r0, [pc, #128]	; (80045b0 <process_user_input+0x560>)
 800452e:	f00a f98b 	bl	800e848 <iprintf>
			 break;
 8004532:	e006      	b.n	8004542 <process_user_input+0x4f2>
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3304      	adds	r3, #4
 8004538:	4619      	mov	r1, r3
 800453a:	481e      	ldr	r0, [pc, #120]	; (80045b4 <process_user_input+0x564>)
 800453c:	f00a f984 	bl	800e848 <iprintf>
			 break;
 8004540:	bf00      	nop

		 }

	 /* Write new settings to flash */

	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8004542:	4b1d      	ldr	r3, [pc, #116]	; (80045b8 <process_user_input+0x568>)
 8004544:	691a      	ldr	r2, [r3, #16]
 8004546:	9200      	str	r2, [sp, #0]
 8004548:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800454a:	f000 ff8f 	bl	800546c <preference_writer_ready>
 800454e:	4603      	mov	r3, r0
 8004550:	f083 0301 	eor.w	r3, r3, #1
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <process_user_input+0x510>
 800455a:	4817      	ldr	r0, [pc, #92]	; (80045b8 <process_user_input+0x568>)
 800455c:	f000 ff77 	bl	800544e <preference_writer_open>
	 preference_writer_flush(&prefs);
 8004560:	4815      	ldr	r0, [pc, #84]	; (80045b8 <process_user_input+0x568>)
 8004562:	f000 ff91 	bl	8005488 <preference_writer_flush>
	 preference_writer_close(&prefs);
 8004566:	4814      	ldr	r0, [pc, #80]	; (80045b8 <process_user_input+0x568>)
 8004568:	f001 f808 	bl	800557c <preference_writer_close>
	 preference_writer_load(prefs);
 800456c:	4b12      	ldr	r3, [pc, #72]	; (80045b8 <process_user_input+0x568>)
 800456e:	691a      	ldr	r2, [r3, #16]
 8004570:	9200      	str	r2, [sp, #0]
 8004572:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004574:	f000 ffc2 	bl	80054fc <preference_writer_load>

	 enter_setup_state();
 8004578:	f7ff fbf4 	bl	8003d64 <enter_setup_state>

	 fsmstate->bytecount = 0;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	731a      	strb	r2, [r3, #12]
	 fsmstate->cmd_id = 0;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	735a      	strb	r2, [r3, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	3304      	adds	r3, #4
 800458c:	2208      	movs	r2, #8
 800458e:	2100      	movs	r1, #0
 8004590:	4618      	mov	r0, r3
 8004592:	f009 fad7 	bl	800db44 <memset>
 }
 8004596:	bf00      	nop
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	20000624 	.word	0x20000624
 80045a4:	0801338c 	.word	0x0801338c
 80045a8:	00000000 	.word	0x00000000
 80045ac:	080133a0 	.word	0x080133a0
 80045b0:	080133b4 	.word	0x080133b4
 80045b4:	080133c8 	.word	0x080133c8
 80045b8:	200006ec 	.word	0x200006ec

080045bc <MX_GPIO_Init>:

/** Configure pins
     PA4   ------> COMP_DAC11_group
*/
void MX_GPIO_Init(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b08a      	sub	sp, #40	; 0x28
 80045c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045c2:	f107 0314 	add.w	r3, r7, #20
 80045c6:	2200      	movs	r2, #0
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	605a      	str	r2, [r3, #4]
 80045cc:	609a      	str	r2, [r3, #8]
 80045ce:	60da      	str	r2, [r3, #12]
 80045d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80045d2:	4b5a      	ldr	r3, [pc, #360]	; (800473c <MX_GPIO_Init+0x180>)
 80045d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045d6:	4a59      	ldr	r2, [pc, #356]	; (800473c <MX_GPIO_Init+0x180>)
 80045d8:	f043 0304 	orr.w	r3, r3, #4
 80045dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80045de:	4b57      	ldr	r3, [pc, #348]	; (800473c <MX_GPIO_Init+0x180>)
 80045e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045e2:	f003 0304 	and.w	r3, r3, #4
 80045e6:	613b      	str	r3, [r7, #16]
 80045e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80045ea:	4b54      	ldr	r3, [pc, #336]	; (800473c <MX_GPIO_Init+0x180>)
 80045ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ee:	4a53      	ldr	r2, [pc, #332]	; (800473c <MX_GPIO_Init+0x180>)
 80045f0:	f043 0320 	orr.w	r3, r3, #32
 80045f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80045f6:	4b51      	ldr	r3, [pc, #324]	; (800473c <MX_GPIO_Init+0x180>)
 80045f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fa:	f003 0320 	and.w	r3, r3, #32
 80045fe:	60fb      	str	r3, [r7, #12]
 8004600:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004602:	4b4e      	ldr	r3, [pc, #312]	; (800473c <MX_GPIO_Init+0x180>)
 8004604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004606:	4a4d      	ldr	r2, [pc, #308]	; (800473c <MX_GPIO_Init+0x180>)
 8004608:	f043 0301 	orr.w	r3, r3, #1
 800460c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800460e:	4b4b      	ldr	r3, [pc, #300]	; (800473c <MX_GPIO_Init+0x180>)
 8004610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004612:	f003 0301 	and.w	r3, r3, #1
 8004616:	60bb      	str	r3, [r7, #8]
 8004618:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800461a:	4b48      	ldr	r3, [pc, #288]	; (800473c <MX_GPIO_Init+0x180>)
 800461c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800461e:	4a47      	ldr	r2, [pc, #284]	; (800473c <MX_GPIO_Init+0x180>)
 8004620:	f043 0302 	orr.w	r3, r3, #2
 8004624:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004626:	4b45      	ldr	r3, [pc, #276]	; (800473c <MX_GPIO_Init+0x180>)
 8004628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	607b      	str	r3, [r7, #4]
 8004630:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4, GPIO_PIN_RESET);
 8004632:	2200      	movs	r2, #0
 8004634:	f24c 0110 	movw	r1, #49168	; 0xc010
 8004638:	4841      	ldr	r0, [pc, #260]	; (8004740 <MX_GPIO_Init+0x184>)
 800463a:	f004 f9dd 	bl	80089f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800463e:	2200      	movs	r2, #0
 8004640:	2103      	movs	r1, #3
 8004642:	4840      	ldr	r0, [pc, #256]	; (8004744 <MX_GPIO_Init+0x188>)
 8004644:	f004 f9d8 	bl	80089f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8004648:	2200      	movs	r2, #0
 800464a:	2108      	movs	r1, #8
 800464c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004650:	f004 f9d2 	bl	80089f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_9, GPIO_PIN_RESET);
 8004654:	2200      	movs	r2, #0
 8004656:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 800465a:	483b      	ldr	r0, [pc, #236]	; (8004748 <MX_GPIO_Init+0x18c>)
 800465c:	f004 f9cc 	bl	80089f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4;
 8004660:	f24c 0310 	movw	r3, #49168	; 0xc010
 8004664:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004666:	2301      	movs	r3, #1
 8004668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800466a:	2300      	movs	r3, #0
 800466c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800466e:	2300      	movs	r3, #0
 8004670:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004672:	f107 0314 	add.w	r3, r7, #20
 8004676:	4619      	mov	r1, r3
 8004678:	4831      	ldr	r0, [pc, #196]	; (8004740 <MX_GPIO_Init+0x184>)
 800467a:	f004 f83b 	bl	80086f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800467e:	2303      	movs	r3, #3
 8004680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004682:	2301      	movs	r3, #1
 8004684:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004686:	2300      	movs	r3, #0
 8004688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800468a:	2300      	movs	r3, #0
 800468c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800468e:	f107 0314 	add.w	r3, r7, #20
 8004692:	4619      	mov	r1, r3
 8004694:	482b      	ldr	r0, [pc, #172]	; (8004744 <MX_GPIO_Init+0x188>)
 8004696:	f004 f82d 	bl	80086f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800469a:	2308      	movs	r3, #8
 800469c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800469e:	2301      	movs	r3, #1
 80046a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046a6:	2300      	movs	r3, #0
 80046a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046aa:	f107 0314 	add.w	r3, r7, #20
 80046ae:	4619      	mov	r1, r3
 80046b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80046b4:	f004 f81e 	bl	80086f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80046b8:	2310      	movs	r3, #16
 80046ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046bc:	2303      	movs	r3, #3
 80046be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046c0:	2300      	movs	r3, #0
 80046c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046c4:	f107 0314 	add.w	r3, r7, #20
 80046c8:	4619      	mov	r1, r3
 80046ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80046ce:	f004 f811 	bl	80086f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80046d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80046d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046d8:	2301      	movs	r3, #1
 80046da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046dc:	2300      	movs	r3, #0
 80046de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046e0:	2300      	movs	r3, #0
 80046e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046e4:	f107 0314 	add.w	r3, r7, #20
 80046e8:	4619      	mov	r1, r3
 80046ea:	4817      	ldr	r0, [pc, #92]	; (8004748 <MX_GPIO_Init+0x18c>)
 80046ec:	f004 f802 	bl	80086f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80046f0:	2370      	movs	r3, #112	; 0x70
 80046f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80046f4:	2300      	movs	r3, #0
 80046f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046f8:	2300      	movs	r3, #0
 80046fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046fc:	f107 0314 	add.w	r3, r7, #20
 8004700:	4619      	mov	r1, r3
 8004702:	4811      	ldr	r0, [pc, #68]	; (8004748 <MX_GPIO_Init+0x18c>)
 8004704:	f003 fff6 	bl	80086f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004708:	f44f 7300 	mov.w	r3, #512	; 0x200
 800470c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800470e:	2301      	movs	r3, #1
 8004710:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004712:	2300      	movs	r3, #0
 8004714:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004716:	2303      	movs	r3, #3
 8004718:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800471a:	f107 0314 	add.w	r3, r7, #20
 800471e:	4619      	mov	r1, r3
 8004720:	4809      	ldr	r0, [pc, #36]	; (8004748 <MX_GPIO_Init+0x18c>)
 8004722:	f003 ffe7 	bl	80086f4 <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 8004726:	4b09      	ldr	r3, [pc, #36]	; (800474c <MX_GPIO_Init+0x190>)
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	4a08      	ldr	r2, [pc, #32]	; (800474c <MX_GPIO_Init+0x190>)
 800472c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004730:	6053      	str	r3, [r2, #4]

}
 8004732:	bf00      	nop
 8004734:	3728      	adds	r7, #40	; 0x28
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	40021000 	.word	0x40021000
 8004740:	48000800 	.word	0x48000800
 8004744:	48001400 	.word	0x48001400
 8004748:	48000400 	.word	0x48000400
 800474c:	40010000 	.word	0x40010000

08004750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b08a      	sub	sp, #40	; 0x28
 8004754:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004756:	f001 fb8c 	bl	8005e72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800475a:	f000 fac3 	bl	8004ce4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800475e:	f7ff ff2d 	bl	80045bc <MX_GPIO_Init>
  MX_DMA_Init();
 8004762:	f7fd fcbd 	bl	80020e0 <MX_DMA_Init>
  MX_ADC1_Init();
 8004766:	f7fc fc6f 	bl	8001048 <MX_ADC1_Init>
  MX_ADC2_Init();
 800476a:	f7fc fce5 	bl	8001138 <MX_ADC2_Init>
  MX_ADC3_Init();
 800476e:	f7fc fd49 	bl	8001204 <MX_ADC3_Init>
  MX_ADC5_Init();
 8004772:	f7fc fe25 	bl	80013c0 <MX_ADC5_Init>
  MX_SPI1_Init();
 8004776:	f000 ff11 	bl	800559c <MX_SPI1_Init>
  MX_SPI2_Init();
 800477a:	f000 ff4d 	bl	8005618 <MX_SPI2_Init>
  MX_TIM2_Init();
 800477e:	f001 f999 	bl	8005ab4 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8004782:	f001 fa7b 	bl	8005c7c <MX_USART3_UART_Init>
  MX_ADC4_Init();
 8004786:	f7fc fdb5 	bl	80012f4 <MX_ADC4_Init>
  MX_FDCAN1_Init();
 800478a:	f7fd ff4d 	bl	8002628 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  /* Load settings from flash */
  preference_writer_init(&prefs, 0);
 800478e:	2100      	movs	r1, #0
 8004790:	48af      	ldr	r0, [pc, #700]	; (8004a50 <main+0x300>)
 8004792:	f000 fe4b 	bl	800542c <preference_writer_init>
  preference_writer_load(prefs);
 8004796:	4bae      	ldr	r3, [pc, #696]	; (8004a50 <main+0x300>)
 8004798:	691a      	ldr	r2, [r3, #16]
 800479a:	9200      	str	r2, [sp, #0]
 800479c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800479e:	f000 fead 	bl	80054fc <preference_writer_load>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80047a2:	2201      	movs	r2, #1
 80047a4:	2108      	movs	r1, #8
 80047a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047aa:	f004 f925 	bl	80089f8 <HAL_GPIO_WritePin>



  /* Sanitize configs in case flash is empty*/
  if(E_ZERO==-1){E_ZERO = 0;}
 80047ae:	4ba9      	ldr	r3, [pc, #676]	; (8004a54 <main+0x304>)
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b6:	d102      	bne.n	80047be <main+0x6e>
 80047b8:	4ba6      	ldr	r3, [pc, #664]	; (8004a54 <main+0x304>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	615a      	str	r2, [r3, #20]
  if(M_ZERO==-1){M_ZERO = 0;}
 80047be:	4ba5      	ldr	r3, [pc, #660]	; (8004a54 <main+0x304>)
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c6:	d102      	bne.n	80047ce <main+0x7e>
 80047c8:	4ba2      	ldr	r3, [pc, #648]	; (8004a54 <main+0x304>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	611a      	str	r2, [r3, #16]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 80047ce:	4ba2      	ldr	r3, [pc, #648]	; (8004a58 <main+0x308>)
 80047d0:	edd3 7a02 	vldr	s15, [r3, #8]
 80047d4:	eef4 7a67 	vcmp.f32	s15, s15
 80047d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047dc:	d609      	bvs.n	80047f2 <main+0xa2>
 80047de:	4b9e      	ldr	r3, [pc, #632]	; (8004a58 <main+0x308>)
 80047e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80047e4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80047e8:	eef4 7a47 	vcmp.f32	s15, s14
 80047ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f0:	d102      	bne.n	80047f8 <main+0xa8>
 80047f2:	4b99      	ldr	r3, [pc, #612]	; (8004a58 <main+0x308>)
 80047f4:	4a99      	ldr	r2, [pc, #612]	; (8004a5c <main+0x30c>)
 80047f6:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 80047f8:	4b97      	ldr	r3, [pc, #604]	; (8004a58 <main+0x308>)
 80047fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80047fe:	eef4 7a67 	vcmp.f32	s15, s15
 8004802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004806:	d609      	bvs.n	800481c <main+0xcc>
 8004808:	4b93      	ldr	r3, [pc, #588]	; (8004a58 <main+0x308>)
 800480a:	edd3 7a03 	vldr	s15, [r3, #12]
 800480e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004812:	eef4 7a47 	vcmp.f32	s15, s14
 8004816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800481a:	d102      	bne.n	8004822 <main+0xd2>
 800481c:	4b8e      	ldr	r3, [pc, #568]	; (8004a58 <main+0x308>)
 800481e:	4a90      	ldr	r2, [pc, #576]	; (8004a60 <main+0x310>)
 8004820:	60da      	str	r2, [r3, #12]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8004822:	4b8d      	ldr	r3, [pc, #564]	; (8004a58 <main+0x308>)
 8004824:	edd3 7a06 	vldr	s15, [r3, #24]
 8004828:	eef4 7a67 	vcmp.f32	s15, s15
 800482c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004830:	d609      	bvs.n	8004846 <main+0xf6>
 8004832:	4b89      	ldr	r3, [pc, #548]	; (8004a58 <main+0x308>)
 8004834:	edd3 7a06 	vldr	s15, [r3, #24]
 8004838:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800483c:	eef4 7a47 	vcmp.f32	s15, s14
 8004840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004844:	d103      	bne.n	800484e <main+0xfe>
 8004846:	4b84      	ldr	r3, [pc, #528]	; (8004a58 <main+0x308>)
 8004848:	f04f 0200 	mov.w	r2, #0
 800484c:	619a      	str	r2, [r3, #24]
  if(CAN_ID==-1){CAN_ID = 1;}
 800484e:	4b81      	ldr	r3, [pc, #516]	; (8004a54 <main+0x304>)
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004856:	d102      	bne.n	800485e <main+0x10e>
 8004858:	4b7e      	ldr	r3, [pc, #504]	; (8004a54 <main+0x304>)
 800485a:	2201      	movs	r2, #1
 800485c:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 800485e:	4b7d      	ldr	r3, [pc, #500]	; (8004a54 <main+0x304>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004866:	d102      	bne.n	800486e <main+0x11e>
 8004868:	4b7a      	ldr	r3, [pc, #488]	; (8004a54 <main+0x304>)
 800486a:	2200      	movs	r2, #0
 800486c:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 800486e:	4b79      	ldr	r3, [pc, #484]	; (8004a54 <main+0x304>)
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004876:	d103      	bne.n	8004880 <main+0x130>
 8004878:	4b76      	ldr	r3, [pc, #472]	; (8004a54 <main+0x304>)
 800487a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800487e:	60da      	str	r2, [r3, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8004880:	4b75      	ldr	r3, [pc, #468]	; (8004a58 <main+0x308>)
 8004882:	edd3 7a07 	vldr	s15, [r3, #28]
 8004886:	eef4 7a67 	vcmp.f32	s15, s15
 800488a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800488e:	d609      	bvs.n	80048a4 <main+0x154>
 8004890:	4b71      	ldr	r3, [pc, #452]	; (8004a58 <main+0x308>)
 8004892:	edd3 7a07 	vldr	s15, [r3, #28]
 8004896:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800489a:	eef4 7a47 	vcmp.f32	s15, s14
 800489e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a2:	d103      	bne.n	80048ac <main+0x15c>
 80048a4:	4b6c      	ldr	r3, [pc, #432]	; (8004a58 <main+0x308>)
 80048a6:	f04f 0200 	mov.w	r2, #0
 80048aa:	61da      	str	r2, [r3, #28]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 80048ac:	4b6a      	ldr	r3, [pc, #424]	; (8004a58 <main+0x308>)
 80048ae:	edd3 7a08 	vldr	s15, [r3, #32]
 80048b2:	eef4 7a67 	vcmp.f32	s15, s15
 80048b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ba:	d609      	bvs.n	80048d0 <main+0x180>
 80048bc:	4b66      	ldr	r3, [pc, #408]	; (8004a58 <main+0x308>)
 80048be:	edd3 7a08 	vldr	s15, [r3, #32]
 80048c2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80048c6:	eef4 7a47 	vcmp.f32	s15, s14
 80048ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ce:	d102      	bne.n	80048d6 <main+0x186>
 80048d0:	4b61      	ldr	r3, [pc, #388]	; (8004a58 <main+0x308>)
 80048d2:	4a64      	ldr	r2, [pc, #400]	; (8004a64 <main+0x314>)
 80048d4:	621a      	str	r2, [r3, #32]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 80048d6:	4b60      	ldr	r3, [pc, #384]	; (8004a58 <main+0x308>)
 80048d8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80048dc:	eef4 7a67 	vcmp.f32	s15, s15
 80048e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e4:	d609      	bvs.n	80048fa <main+0x1aa>
 80048e6:	4b5c      	ldr	r3, [pc, #368]	; (8004a58 <main+0x308>)
 80048e8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80048ec:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80048f0:	eef4 7a47 	vcmp.f32	s15, s14
 80048f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f8:	d102      	bne.n	8004900 <main+0x1b0>
 80048fa:	4b57      	ldr	r3, [pc, #348]	; (8004a58 <main+0x308>)
 80048fc:	4a5a      	ldr	r2, [pc, #360]	; (8004a68 <main+0x318>)
 80048fe:	625a      	str	r2, [r3, #36]	; 0x24
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8004900:	4b55      	ldr	r3, [pc, #340]	; (8004a58 <main+0x308>)
 8004902:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004906:	eef4 7a67 	vcmp.f32	s15, s15
 800490a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800490e:	d609      	bvs.n	8004924 <main+0x1d4>
 8004910:	4b51      	ldr	r3, [pc, #324]	; (8004a58 <main+0x308>)
 8004912:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004916:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800491a:	eef4 7a47 	vcmp.f32	s15, s14
 800491e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004922:	d102      	bne.n	800492a <main+0x1da>
 8004924:	4b4c      	ldr	r3, [pc, #304]	; (8004a58 <main+0x308>)
 8004926:	4a51      	ldr	r2, [pc, #324]	; (8004a6c <main+0x31c>)
 8004928:	649a      	str	r2, [r3, #72]	; 0x48
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 800492a:	4b4b      	ldr	r3, [pc, #300]	; (8004a58 <main+0x308>)
 800492c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004930:	eef4 7a67 	vcmp.f32	s15, s15
 8004934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004938:	d609      	bvs.n	800494e <main+0x1fe>
 800493a:	4b47      	ldr	r3, [pc, #284]	; (8004a58 <main+0x308>)
 800493c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004940:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004944:	eef4 7a47 	vcmp.f32	s15, s14
 8004948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800494c:	d102      	bne.n	8004954 <main+0x204>
 800494e:	4b42      	ldr	r3, [pc, #264]	; (8004a58 <main+0x308>)
 8004950:	4a47      	ldr	r2, [pc, #284]	; (8004a70 <main+0x320>)
 8004952:	629a      	str	r2, [r3, #40]	; 0x28
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8004954:	4b40      	ldr	r3, [pc, #256]	; (8004a58 <main+0x308>)
 8004956:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800495a:	eef4 7a67 	vcmp.f32	s15, s15
 800495e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004962:	d609      	bvs.n	8004978 <main+0x228>
 8004964:	4b3c      	ldr	r3, [pc, #240]	; (8004a58 <main+0x308>)
 8004966:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800496a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800496e:	eef4 7a47 	vcmp.f32	s15, s14
 8004972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004976:	d103      	bne.n	8004980 <main+0x230>
 8004978:	4b37      	ldr	r3, [pc, #220]	; (8004a58 <main+0x308>)
 800497a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800497e:	645a      	str	r2, [r3, #68]	; 0x44
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8004980:	4b35      	ldr	r3, [pc, #212]	; (8004a58 <main+0x308>)
 8004982:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004986:	eef4 7a67 	vcmp.f32	s15, s15
 800498a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800498e:	d609      	bvs.n	80049a4 <main+0x254>
 8004990:	4b31      	ldr	r3, [pc, #196]	; (8004a58 <main+0x308>)
 8004992:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004996:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800499a:	eef4 7a47 	vcmp.f32	s15, s14
 800499e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049a2:	d103      	bne.n	80049ac <main+0x25c>
 80049a4:	4b2c      	ldr	r3, [pc, #176]	; (8004a58 <main+0x308>)
 80049a6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80049aa:	639a      	str	r2, [r3, #56]	; 0x38
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 80049ac:	4b2a      	ldr	r3, [pc, #168]	; (8004a58 <main+0x308>)
 80049ae:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80049b2:	eef4 7a67 	vcmp.f32	s15, s15
 80049b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ba:	d609      	bvs.n	80049d0 <main+0x280>
 80049bc:	4b26      	ldr	r3, [pc, #152]	; (8004a58 <main+0x308>)
 80049be:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80049c2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80049c6:	eef4 7a47 	vcmp.f32	s15, s14
 80049ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ce:	d102      	bne.n	80049d6 <main+0x286>
 80049d0:	4b21      	ldr	r3, [pc, #132]	; (8004a58 <main+0x308>)
 80049d2:	4a28      	ldr	r2, [pc, #160]	; (8004a74 <main+0x324>)
 80049d4:	65da      	str	r2, [r3, #92]	; 0x5c
  if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 80049d6:	4b20      	ldr	r3, [pc, #128]	; (8004a58 <main+0x308>)
 80049d8:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80049dc:	eef4 7a67 	vcmp.f32	s15, s15
 80049e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049e4:	d609      	bvs.n	80049fa <main+0x2aa>
 80049e6:	4b1c      	ldr	r3, [pc, #112]	; (8004a58 <main+0x308>)
 80049e8:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80049ec:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80049f0:	eef4 7a47 	vcmp.f32	s15, s14
 80049f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049f8:	d102      	bne.n	8004a00 <main+0x2b0>
 80049fa:	4b17      	ldr	r3, [pc, #92]	; (8004a58 <main+0x308>)
 80049fc:	4a1b      	ldr	r2, [pc, #108]	; (8004a6c <main+0x31c>)
 80049fe:	661a      	str	r2, [r3, #96]	; 0x60
  if(isnan(P_MAX)){P_MAX = 12.5f;}
 8004a00:	4b15      	ldr	r3, [pc, #84]	; (8004a58 <main+0x308>)
 8004a02:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004a06:	eef4 7a67 	vcmp.f32	s15, s15
 8004a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a0e:	d702      	bvc.n	8004a16 <main+0x2c6>
 8004a10:	4b11      	ldr	r3, [pc, #68]	; (8004a58 <main+0x308>)
 8004a12:	4a19      	ldr	r2, [pc, #100]	; (8004a78 <main+0x328>)
 8004a14:	651a      	str	r2, [r3, #80]	; 0x50
  if(isnan(P_MIN)){P_MIN = -12.5f;}
 8004a16:	4b10      	ldr	r3, [pc, #64]	; (8004a58 <main+0x308>)
 8004a18:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004a1c:	eef4 7a67 	vcmp.f32	s15, s15
 8004a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a24:	d702      	bvc.n	8004a2c <main+0x2dc>
 8004a26:	4b0c      	ldr	r3, [pc, #48]	; (8004a58 <main+0x308>)
 8004a28:	4a14      	ldr	r2, [pc, #80]	; (8004a7c <main+0x32c>)
 8004a2a:	64da      	str	r2, [r3, #76]	; 0x4c
  if(isnan(V_MAX)){V_MAX = 65.0f;}
 8004a2c:	4b0a      	ldr	r3, [pc, #40]	; (8004a58 <main+0x308>)
 8004a2e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004a32:	eef4 7a67 	vcmp.f32	s15, s15
 8004a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a3a:	d702      	bvc.n	8004a42 <main+0x2f2>
 8004a3c:	4b06      	ldr	r3, [pc, #24]	; (8004a58 <main+0x308>)
 8004a3e:	4a10      	ldr	r2, [pc, #64]	; (8004a80 <main+0x330>)
 8004a40:	659a      	str	r2, [r3, #88]	; 0x58
  if(isnan(V_MIN)){V_MIN = -65.0f;}
 8004a42:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <main+0x308>)
 8004a44:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004a48:	eef4 7a67 	vcmp.f32	s15, s15
 8004a4c:	e01a      	b.n	8004a84 <main+0x334>
 8004a4e:	bf00      	nop
 8004a50:	200006ec 	.word	0x200006ec
 8004a54:	200006c4 	.word	0x200006c4
 8004a58:	20000624 	.word	0x20000624
 8004a5c:	447a0000 	.word	0x447a0000
 8004a60:	42200000 	.word	0x42200000
 8004a64:	42fa0000 	.word	0x42fa0000
 8004a68:	41600000 	.word	0x41600000
 8004a6c:	40a00000 	.word	0x40a00000
 8004a70:	41a80000 	.word	0x41a80000
 8004a74:	43fa0000 	.word	0x43fa0000
 8004a78:	41480000 	.word	0x41480000
 8004a7c:	c1480000 	.word	0xc1480000
 8004a80:	42820000 	.word	0x42820000
 8004a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a88:	d702      	bvc.n	8004a90 <main+0x340>
 8004a8a:	4b7e      	ldr	r3, [pc, #504]	; (8004c84 <main+0x534>)
 8004a8c:	4a7e      	ldr	r2, [pc, #504]	; (8004c88 <main+0x538>)
 8004a8e:	655a      	str	r2, [r3, #84]	; 0x54

  printf("\r\nFirmware Version Number: %.2f\n", VERSION_NUM);
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004a98:	487c      	ldr	r0, [pc, #496]	; (8004c8c <main+0x53c>)
 8004a9a:	f009 fed5 	bl	800e848 <iprintf>
  printf("\r\nPorted to STM32G4 by RoboDesign Lab UIUC\r\n\n");
 8004a9e:	487c      	ldr	r0, [pc, #496]	; (8004c90 <main+0x540>)
 8004aa0:	f009 ff58 	bl	800e954 <puts>
  }
  else{

  }

  init_controller_params(&controller);
 8004aa4:	487b      	ldr	r0, [pc, #492]	; (8004c94 <main+0x544>)
 8004aa6:	f7fe fa7f 	bl	8002fa8 <init_controller_params>

  /* calibration "encoder" zeroing */
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8004aaa:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 8004aae:	2100      	movs	r1, #0
 8004ab0:	4879      	ldr	r0, [pc, #484]	; (8004c98 <main+0x548>)
 8004ab2:	f009 f847 	bl	800db44 <memset>

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 8004ab6:	4b79      	ldr	r3, [pc, #484]	; (8004c9c <main+0x54c>)
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	4a79      	ldr	r2, [pc, #484]	; (8004ca0 <main+0x550>)
 8004abc:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
  comm_encoder.e_zero = E_ZERO;
 8004ac0:	4b76      	ldr	r3, [pc, #472]	; (8004c9c <main+0x54c>)
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	4a76      	ldr	r2, [pc, #472]	; (8004ca0 <main+0x550>)
 8004ac6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
  comm_encoder.ppairs = PPAIRS;
 8004aca:	4b6e      	ldr	r3, [pc, #440]	; (8004c84 <main+0x534>)
 8004acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ace:	4a74      	ldr	r2, [pc, #464]	; (8004ca0 <main+0x550>)
 8004ad0:	6693      	str	r3, [r2, #104]	; 0x68
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8004ad2:	2164      	movs	r1, #100	; 0x64
 8004ad4:	4872      	ldr	r0, [pc, #456]	; (8004ca0 <main+0x550>)
 8004ad6:	f000 fa93 	bl	8005000 <ps_warmup>

  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 8004ada:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ade:	4971      	ldr	r1, [pc, #452]	; (8004ca4 <main+0x554>)
 8004ae0:	4871      	ldr	r0, [pc, #452]	; (8004ca8 <main+0x558>)
 8004ae2:	f009 f821 	bl	800db28 <memcpy>
  else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
  //for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 8004ae6:	4871      	ldr	r0, [pc, #452]	; (8004cac <main+0x55c>)
 8004ae8:	f001 fe48 	bl	800677c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8004aec:	4870      	ldr	r0, [pc, #448]	; (8004cb0 <main+0x560>)
 8004aee:	f001 fe45 	bl	800677c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8004af2:	4870      	ldr	r0, [pc, #448]	; (8004cb4 <main+0x564>)
 8004af4:	f001 fe42 	bl	800677c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc4);//JB
 8004af8:	486f      	ldr	r0, [pc, #444]	; (8004cb8 <main+0x568>)
 8004afa:	f001 fe3f 	bl	800677c <HAL_ADC_Start>

  /* DRV8323 setup */
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8004afe:	2201      	movs	r2, #1
 8004b00:	2110      	movs	r1, #16
 8004b02:	486e      	ldr	r0, [pc, #440]	; (8004cbc <main+0x56c>)
 8004b04:	f003 ff78 	bl	80089f8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 8004b08:	2201      	movs	r2, #1
 8004b0a:	2108      	movs	r1, #8
 8004b0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b10:	f003 ff72 	bl	80089f8 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8004b14:	2001      	movs	r0, #1
 8004b16:	f001 fa1d 	bl	8005f54 <HAL_Delay>
  //drv_calibrate(drv);
  HAL_Delay(1);
 8004b1a:	2001      	movs	r0, #1
 8004b1c:	f001 fa1a 	bl	8005f54 <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8004b20:	4967      	ldr	r1, [pc, #412]	; (8004cc0 <main+0x570>)
 8004b22:	2301      	movs	r3, #1
 8004b24:	9306      	str	r3, [sp, #24]
 8004b26:	2300      	movs	r3, #0
 8004b28:	9305      	str	r3, [sp, #20]
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	9304      	str	r3, [sp, #16]
 8004b2e:	2300      	movs	r3, #0
 8004b30:	9303      	str	r3, [sp, #12]
 8004b32:	2300      	movs	r3, #0
 8004b34:	9302      	str	r3, [sp, #8]
 8004b36:	2301      	movs	r3, #1
 8004b38:	9301      	str	r3, [sp, #4]
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	9300      	str	r3, [sp, #0]
 8004b3e:	2300      	movs	r3, #0
 8004b40:	2200      	movs	r2, #0
 8004b42:	c903      	ldmia	r1, {r0, r1}
 8004b44:	f7fd fb95 	bl	8002272 <drv_write_DCR>
  HAL_Delay(1);
 8004b48:	2001      	movs	r0, #1
 8004b4a:	f001 fa03 	bl	8005f54 <HAL_Delay>
  int CSA_GAIN;
  if(I_MAX <= 40.0f){CSA_GAIN = CSA_GAIN_40;}	// Up to 40A use 40X amplifier gain
 8004b4e:	4b4d      	ldr	r3, [pc, #308]	; (8004c84 <main+0x534>)
 8004b50:	edd3 7a03 	vldr	s15, [r3, #12]
 8004b54:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8004cc4 <main+0x574>
 8004b58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b60:	d802      	bhi.n	8004b68 <main+0x418>
 8004b62:	2303      	movs	r3, #3
 8004b64:	607b      	str	r3, [r7, #4]
 8004b66:	e001      	b.n	8004b6c <main+0x41c>
  else{CSA_GAIN = CSA_GAIN_20;}					// From 40-60A use 20X amplifier gain.  (Make this generic in the future)
 8004b68:	2302      	movs	r3, #2
 8004b6a:	607b      	str	r3, [r7, #4]
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_0_25);
 8004b6c:	4954      	ldr	r1, [pc, #336]	; (8004cc0 <main+0x570>)
 8004b6e:	2300      	movs	r3, #0
 8004b70:	9306      	str	r3, [sp, #24]
 8004b72:	2301      	movs	r3, #1
 8004b74:	9305      	str	r3, [sp, #20]
 8004b76:	2301      	movs	r3, #1
 8004b78:	9304      	str	r3, [sp, #16]
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	9303      	str	r3, [sp, #12]
 8004b7e:	2300      	movs	r3, #0
 8004b80:	9302      	str	r3, [sp, #8]
 8004b82:	2303      	movs	r3, #3
 8004b84:	9301      	str	r3, [sp, #4]
 8004b86:	2300      	movs	r3, #0
 8004b88:	9300      	str	r3, [sp, #0]
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	c903      	ldmia	r1, {r0, r1}
 8004b90:	f7fd fbdf 	bl	8002352 <drv_write_CSACR>
  HAL_Delay(1);
 8004b94:	2001      	movs	r0, #1
 8004b96:	f001 f9dd 	bl	8005f54 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN, 0x1, 0x0, 0x0, 0x0, SEN_LVL_0_25);
 8004b9a:	4949      	ldr	r1, [pc, #292]	; (8004cc0 <main+0x570>)
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	9306      	str	r3, [sp, #24]
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	9305      	str	r3, [sp, #20]
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	9304      	str	r3, [sp, #16]
 8004ba8:	2300      	movs	r3, #0
 8004baa:	9303      	str	r3, [sp, #12]
 8004bac:	2301      	movs	r3, #1
 8004bae:	9302      	str	r3, [sp, #8]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	9301      	str	r3, [sp, #4]
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	2301      	movs	r3, #1
 8004bba:	2200      	movs	r2, #0
 8004bbc:	c903      	ldmia	r1, {r0, r1}
 8004bbe:	f7fd fbc8 	bl	8002352 <drv_write_CSACR>
  HAL_Delay(1);
 8004bc2:	2001      	movs	r0, #1
 8004bc4:	f001 f9c6 	bl	8005f54 <HAL_Delay>
  zero_current(&controller);
 8004bc8:	4832      	ldr	r0, [pc, #200]	; (8004c94 <main+0x544>)
 8004bca:	f7fe f9a9 	bl	8002f20 <zero_current>
  HAL_Delay(1);
 8004bce:	2001      	movs	r0, #1
 8004bd0:	f001 f9c0 	bl	8005f54 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_RETRY, OCP_DEG_4US, VDS_LVL_0_45);
 8004bd4:	493a      	ldr	r1, [pc, #232]	; (8004cc0 <main+0x570>)
 8004bd6:	2305      	movs	r3, #5
 8004bd8:	9302      	str	r3, [sp, #8]
 8004bda:	2301      	movs	r3, #1
 8004bdc:	9301      	str	r3, [sp, #4]
 8004bde:	2301      	movs	r3, #1
 8004be0:	9300      	str	r3, [sp, #0]
 8004be2:	2300      	movs	r3, #0
 8004be4:	2201      	movs	r2, #1
 8004be6:	c903      	ldmia	r1, {r0, r1}
 8004be8:	f7fd fb85 	bl	80022f6 <drv_write_OCPCR>
  HAL_Delay(1);
 8004bec:	2001      	movs	r0, #1
 8004bee:	f001 f9b1 	bl	8005f54 <HAL_Delay>
  drv_disable_gd(drv);
 8004bf2:	4b33      	ldr	r3, [pc, #204]	; (8004cc0 <main+0x570>)
 8004bf4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004bf8:	f7fd fc07 	bl	800240a <drv_disable_gd>
  HAL_Delay(1);
 8004bfc:	2001      	movs	r0, #1
 8004bfe:	f001 f9a9 	bl	8005f54 <HAL_Delay>

// drv_enable_gd(drv);
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 8004c02:	4b24      	ldr	r3, [pc, #144]	; (8004c94 <main+0x544>)
 8004c04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c08:	4a22      	ldr	r2, [pc, #136]	; (8004c94 <main+0x544>)
 8004c0a:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 8004c0e:	4619      	mov	r1, r3
 8004c10:	482d      	ldr	r0, [pc, #180]	; (8004cc8 <main+0x578>)
 8004c12:	f009 fe19 	bl	800e848 <iprintf>

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8004c16:	2100      	movs	r1, #0
 8004c18:	482c      	ldr	r0, [pc, #176]	; (8004ccc <main+0x57c>)
 8004c1a:	f005 fc7f 	bl	800a51c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8004c1e:	2104      	movs	r1, #4
 8004c20:	482a      	ldr	r0, [pc, #168]	; (8004ccc <main+0x57c>)
 8004c22:	f005 fc7b 	bl	800a51c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8004c26:	2108      	movs	r1, #8
 8004c28:	4828      	ldr	r0, [pc, #160]	; (8004ccc <main+0x57c>)
 8004c2a:	f005 fc77 	bl	800a51c <HAL_TIM_PWM_Start>

  /* CAN setup */
  can_rx_init(&can_rx);//JB
 8004c2e:	4828      	ldr	r0, [pc, #160]	; (8004cd0 <main+0x580>)
 8004c30:	f7fd fa42 	bl	80020b8 <can_rx_init>
  can_tx_init(&can_tx);
 8004c34:	4827      	ldr	r0, [pc, #156]	; (8004cd4 <main+0x584>)
 8004c36:	f7fd fa49 	bl	80020cc <can_tx_init>
  //HAL_CAN_Start(&CAN_H); //start CAN//JB
  //__HAL_CAN_ENABLE_IT(&CAN_H, CAN_IT_RX_FIFO0_MSG_PENDING); // Start can interrupt//JB

  /* Set Interrupt Priorities */
  HAL_NVIC_SetPriority(PWM_ISR, 0x0,0x0); // commutation > communication
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	201c      	movs	r0, #28
 8004c40:	f002 fe3f 	bl	80078c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(CAN_ISR, 0x01, 0x01);
 8004c44:	2201      	movs	r2, #1
 8004c46:	2101      	movs	r1, #1
 8004c48:	2015      	movs	r0, #21
 8004c4a:	f002 fe3a 	bl	80078c2 <HAL_NVIC_SetPriority>

  /* Start the FSM */
  state.state = MENU_MODE;
 8004c4e:	4b22      	ldr	r3, [pc, #136]	; (8004cd8 <main+0x588>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 8004c54:	4b20      	ldr	r3, [pc, #128]	; (8004cd8 <main+0x588>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 8004c5a:	4b1f      	ldr	r3, [pc, #124]	; (8004cd8 <main+0x588>)
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	70da      	strb	r2, [r3, #3]


  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart3, (uint8_t *)Serial2RxBuffer, 1);
 8004c60:	2201      	movs	r2, #1
 8004c62:	491e      	ldr	r1, [pc, #120]	; (8004cdc <main+0x58c>)
 8004c64:	481e      	ldr	r0, [pc, #120]	; (8004ce0 <main+0x590>)
 8004c66:	f006 ff9d 	bl	800bba4 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8004c6a:	4818      	ldr	r0, [pc, #96]	; (8004ccc <main+0x57c>)
 8004c6c:	f005 fb7c 	bl	800a368 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 8004c70:	2064      	movs	r0, #100	; 0x64
 8004c72:	f001 f96f 	bl	8005f54 <HAL_Delay>
	  drv_print_faults(drv);
 8004c76:	4b12      	ldr	r3, [pc, #72]	; (8004cc0 <main+0x570>)
 8004c78:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004c7c:	f7fd fbe0 	bl	8002440 <drv_print_faults>
	  HAL_Delay(100);
 8004c80:	e7f6      	b.n	8004c70 <main+0x520>
 8004c82:	bf00      	nop
 8004c84:	20000624 	.word	0x20000624
 8004c88:	c2820000 	.word	0xc2820000
 8004c8c:	080133f0 	.word	0x080133f0
 8004c90:	08013414 	.word	0x08013414
 8004c94:	20000700 	.word	0x20000700
 8004c98:	20008f1c 	.word	0x20008f1c
 8004c9c:	200006c4 	.word	0x200006c4
 8004ca0:	20000a08 	.word	0x20000a08
 8004ca4:	200006dc 	.word	0x200006dc
 8004ca8:	20000ae4 	.word	0x20000ae4
 8004cac:	2000021c 	.word	0x2000021c
 8004cb0:	20000288 	.word	0x20000288
 8004cb4:	200002f4 	.word	0x200002f4
 8004cb8:	20000360 	.word	0x20000360
 8004cbc:	48000800 	.word	0x48000800
 8004cc0:	20000ce8 	.word	0x20000ce8
 8004cc4:	42200000 	.word	0x42200000
 8004cc8:	08013444 	.word	0x08013444
 8004ccc:	20009344 	.word	0x20009344
 8004cd0:	20009228 	.word	0x20009228
 8004cd4:	200091fc 	.word	0x200091fc
 8004cd8:	200009f8 	.word	0x200009f8
 8004cdc:	20009274 	.word	0x20009274
 8004ce0:	20009390 	.word	0x20009390

08004ce4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b094      	sub	sp, #80	; 0x50
 8004ce8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004cea:	f107 0318 	add.w	r3, r7, #24
 8004cee:	2238      	movs	r2, #56	; 0x38
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f008 ff26 	bl	800db44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004cf8:	1d3b      	adds	r3, r7, #4
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	605a      	str	r2, [r3, #4]
 8004d00:	609a      	str	r2, [r3, #8]
 8004d02:	60da      	str	r2, [r3, #12]
 8004d04:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004d06:	2000      	movs	r0, #0
 8004d08:	f003 fe8e 	bl	8008a28 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004d10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d14:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004d16:	2340      	movs	r3, #64	; 0x40
 8004d18:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004d1e:	2302      	movs	r3, #2
 8004d20:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8004d22:	2304      	movs	r3, #4
 8004d24:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8004d26:	2355      	movs	r3, #85	; 0x55
 8004d28:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004d2a:	2302      	movs	r3, #2
 8004d2c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004d2e:	2302      	movs	r3, #2
 8004d30:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004d32:	2302      	movs	r3, #2
 8004d34:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004d36:	f107 0318 	add.w	r3, r7, #24
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f003 ff18 	bl	8008b70 <HAL_RCC_OscConfig>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8004d46:	f000 f818 	bl	8004d7a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004d4a:	230f      	movs	r3, #15
 8004d4c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004d52:	2300      	movs	r3, #0
 8004d54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004d56:	2300      	movs	r3, #0
 8004d58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004d5e:	1d3b      	adds	r3, r7, #4
 8004d60:	2104      	movs	r1, #4
 8004d62:	4618      	mov	r0, r3
 8004d64:	f004 fa1c 	bl	80091a0 <HAL_RCC_ClockConfig>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d001      	beq.n	8004d72 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8004d6e:	f000 f804 	bl	8004d7a <Error_Handler>
  }
}
 8004d72:	bf00      	nop
 8004d74:	3750      	adds	r7, #80	; 0x50
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004d7e:	bf00      	nop
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004d92:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 8004d96:	ed97 7a01 	vldr	s14, [r7, #4]
 8004d9a:	edd7 7a00 	vldr	s15, [r7]
 8004d9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da6:	dd01      	ble.n	8004dac <fast_fmaxf+0x24>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	e000      	b.n	8004dae <fast_fmaxf+0x26>
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	ee07 3a90 	vmov	s15, r3
    }
 8004db2:	eeb0 0a67 	vmov.f32	s0, s15
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <fast_fminf>:

float fast_fminf(float x, float y){
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	ed87 0a01 	vstr	s0, [r7, #4]
 8004dca:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 8004dce:	ed97 7a01 	vldr	s14, [r7, #4]
 8004dd2:	edd7 7a00 	vldr	s15, [r7]
 8004dd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dde:	d501      	bpl.n	8004de4 <fast_fminf+0x24>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	e000      	b.n	8004de6 <fast_fminf+0x26>
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	ee07 3a90 	vmov	s15, r3
    }
 8004dea:	eeb0 0a67 	vmov.f32	s0, s15
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <fmaxf3>:

float fmaxf3(float x, float y, float z){
 8004df8:	b480      	push	{r7}
 8004dfa:	b085      	sub	sp, #20
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	ed87 0a03 	vstr	s0, [r7, #12]
 8004e02:	edc7 0a02 	vstr	s1, [r7, #8]
 8004e06:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 8004e0a:	ed97 7a03 	vldr	s14, [r7, #12]
 8004e0e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e1a:	dd0c      	ble.n	8004e36 <fmaxf3+0x3e>
 8004e1c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004e20:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e2c:	dd01      	ble.n	8004e32 <fmaxf3+0x3a>
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	e00d      	b.n	8004e4e <fmaxf3+0x56>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	e00b      	b.n	8004e4e <fmaxf3+0x56>
 8004e36:	ed97 7a02 	vldr	s14, [r7, #8]
 8004e3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e46:	dd01      	ble.n	8004e4c <fmaxf3+0x54>
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	e000      	b.n	8004e4e <fmaxf3+0x56>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	ee07 3a90 	vmov	s15, r3
    }
 8004e52:	eeb0 0a67 	vmov.f32	s0, s15
 8004e56:	3714      	adds	r7, #20
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <fminf3>:

float fminf3(float x, float y, float z){
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	ed87 0a03 	vstr	s0, [r7, #12]
 8004e6a:	edc7 0a02 	vstr	s1, [r7, #8]
 8004e6e:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 8004e72:	ed97 7a03 	vldr	s14, [r7, #12]
 8004e76:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e82:	d50c      	bpl.n	8004e9e <fminf3+0x3e>
 8004e84:	ed97 7a03 	vldr	s14, [r7, #12]
 8004e88:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e94:	d501      	bpl.n	8004e9a <fminf3+0x3a>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	e00d      	b.n	8004eb6 <fminf3+0x56>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	e00b      	b.n	8004eb6 <fminf3+0x56>
 8004e9e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004ea2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ea6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eae:	d501      	bpl.n	8004eb4 <fminf3+0x54>
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	e000      	b.n	8004eb6 <fminf3+0x56>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	ee07 3a90 	vmov	s15, r3
    }
 8004eba:	eeb0 0a67 	vmov.f32	s0, s15
 8004ebe:	3714      	adds	r7, #20
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	ed93 7a00 	vldr	s14, [r3]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	edd3 7a00 	vldr	s15, [r3]
 8004ee2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	edd3 6a00 	vldr	s13, [r3]
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	edd3 7a00 	vldr	s15, [r3]
 8004ef2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ef6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004efa:	eeb0 0a67 	vmov.f32	s0, s15
 8004efe:	f00d fc2f 	bl	8012760 <sqrtf>
 8004f02:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 8004f06:	ed97 7a05 	vldr	s14, [r7, #20]
 8004f0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f16:	dc00      	bgt.n	8004f1a <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 8004f18:	e01b      	b.n	8004f52 <limit_norm+0x8a>
        *x = *x * limit/norm;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	ed93 7a00 	vldr	s14, [r3]
 8004f20:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f24:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004f28:	ed97 7a05 	vldr	s14, [r7, #20]
 8004f2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	ed93 7a00 	vldr	s14, [r3]
 8004f3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f40:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004f44:	ed97 7a05 	vldr	s14, [r7, #20]
 8004f48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	edc3 7a00 	vstr	s15, [r3]
    }
 8004f52:	bf00      	nop
 8004f54:	3718      	adds	r7, #24
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
	...

08004f5c <sin_lut>:
    float span = x_max - x_min;
    float offset = x_min;
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
    }

float sin_lut(float theta){
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 8004f66:	eddf 0a17 	vldr	s1, [pc, #92]	; 8004fc4 <sin_lut+0x68>
 8004f6a:	ed97 0a01 	vldr	s0, [r7, #4]
 8004f6e:	f00d fbd7 	bl	8012720 <fmodf>
 8004f72:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8004f76:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f82:	d506      	bpl.n	8004f92 <sin_lut+0x36>
 8004f84:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f88:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004fc4 <sin_lut+0x68>
 8004f8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004f90:	e001      	b.n	8004f96 <sin_lut+0x3a>
 8004f92:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f96:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 8004f9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f9e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8004fc8 <sin_lut+0x6c>
 8004fa2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004fa6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004faa:	ee17 3a90 	vmov	r3, s15
 8004fae:	4a07      	ldr	r2, [pc, #28]	; (8004fcc <sin_lut+0x70>)
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	4413      	add	r3, r2
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	ee07 3a90 	vmov	s15, r3
}
 8004fba:	eeb0 0a67 	vmov.f32	s0, s15
 8004fbe:	3708      	adds	r7, #8
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	40c90fdb 	.word	0x40c90fdb
 8004fc8:	42a2f983 	.word	0x42a2f983
 8004fcc:	080134d8 	.word	0x080134d8

08004fd0 <cos_lut>:

float cos_lut(float theta){
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b082      	sub	sp, #8
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 8004fda:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8004ffc <cos_lut+0x2c>
 8004fde:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fe2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8004fea:	f7ff ffb7 	bl	8004f5c <sin_lut>
 8004fee:	eef0 7a40 	vmov.f32	s15, s0
}
 8004ff2:	eeb0 0a67 	vmov.f32	s0, s15
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	3fc90fdb 	.word	0x3fc90fdb

08005000 <ps_warmup>:
#define AS4047D_CS1_Pin GPIO_PIN_11
#define ENC_CS_HIGH AS4047D_CS1_Port->BSRR=(uint32_t)AS4047D_CS1_Pin
#define ENC_CS_LOW AS4047D_CS1_Port->BRR=(uint32_t)AS4047D_CS1_Pin
#define READ_POS_REG 0xFFFF

void ps_warmup(EncoderStruct * encoder, int n){
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af02      	add	r7, sp, #8
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 800500a:	2300      	movs	r3, #0
 800500c:	60fb      	str	r3, [r7, #12]
 800500e:	e021      	b.n	8005054 <ps_warmup+0x54>
		encoder->spi_tx_word = 0x0000;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8005016:	2200      	movs	r2, #0
 8005018:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800501c:	4812      	ldr	r0, [pc, #72]	; (8005068 <ps_warmup+0x68>)
 800501e:	f003 fceb 	bl	80089f8 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 8005022:	6879      	ldr	r1, [r7, #4]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	1c9a      	adds	r2, r3, #2
 8005028:	2364      	movs	r3, #100	; 0x64
 800502a:	9300      	str	r3, [sp, #0]
 800502c:	2301      	movs	r3, #1
 800502e:	480f      	ldr	r0, [pc, #60]	; (800506c <ps_warmup+0x6c>)
 8005030:	f004 fdcb 	bl	8009bca <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8005034:	bf00      	nop
 8005036:	4b0d      	ldr	r3, [pc, #52]	; (800506c <ps_warmup+0x6c>)
 8005038:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800503c:	b2db      	uxtb	r3, r3
 800503e:	2b02      	cmp	r3, #2
 8005040:	d0f9      	beq.n	8005036 <ps_warmup+0x36>
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8005042:	2201      	movs	r2, #1
 8005044:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005048:	4807      	ldr	r0, [pc, #28]	; (8005068 <ps_warmup+0x68>)
 800504a:	f003 fcd5 	bl	80089f8 <HAL_GPIO_WritePin>
	for(int i = 0; i<n; i++){
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	3301      	adds	r3, #1
 8005052:	60fb      	str	r3, [r7, #12]
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	429a      	cmp	r2, r3
 800505a:	dbd9      	blt.n	8005010 <ps_warmup+0x10>
	}
}
 800505c:	bf00      	nop
 800505e:	bf00      	nop
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	48000400 	.word	0x48000400
 800506c:	200092dc 	.word	0x200092dc

08005070 <AS5047_Read_Pos>:

uint16_t AS5047_Read_Pos()
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
	ENC_CS_LOW;
 8005076:	4b20      	ldr	r3, [pc, #128]	; (80050f8 <AS5047_Read_Pos+0x88>)
 8005078:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800507c:	629a      	str	r2, [r3, #40]	; 0x28
	while ((SPI2->SR & SPI_SR_BSY) != 0);
 800507e:	bf00      	nop
 8005080:	4b1e      	ldr	r3, [pc, #120]	; (80050fc <AS5047_Read_Pos+0x8c>)
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1f9      	bne.n	8005080 <AS5047_Read_Pos+0x10>
	SPI2->DR = READ_POS_REG;
 800508c:	4b1b      	ldr	r3, [pc, #108]	; (80050fc <AS5047_Read_Pos+0x8c>)
 800508e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005092:	60da      	str	r2, [r3, #12]
	SPI2->CR1 |= SPI_CR1_SPE;
 8005094:	4b19      	ldr	r3, [pc, #100]	; (80050fc <AS5047_Read_Pos+0x8c>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a18      	ldr	r2, [pc, #96]	; (80050fc <AS5047_Read_Pos+0x8c>)
 800509a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800509e:	6013      	str	r3, [r2, #0]
	while ((SPI2->SR & SPI_SR_RXNE) == 0);
 80050a0:	bf00      	nop
 80050a2:	4b16      	ldr	r3, [pc, #88]	; (80050fc <AS5047_Read_Pos+0x8c>)
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	f003 0301 	and.w	r3, r3, #1
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d0f9      	beq.n	80050a2 <AS5047_Read_Pos+0x32>
	uint16_t result = SPI2->DR;
 80050ae:	4b13      	ldr	r3, [pc, #76]	; (80050fc <AS5047_Read_Pos+0x8c>)
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	80fb      	strh	r3, [r7, #6]
	while ((SPI2->SR & SPI_SR_TXE) == 0);
 80050b4:	bf00      	nop
 80050b6:	4b11      	ldr	r3, [pc, #68]	; (80050fc <AS5047_Read_Pos+0x8c>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f003 0302 	and.w	r3, r3, #2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d0f9      	beq.n	80050b6 <AS5047_Read_Pos+0x46>
	while ((SPI2->SR & SPI_SR_BSY) != 0);
 80050c2:	bf00      	nop
 80050c4:	4b0d      	ldr	r3, [pc, #52]	; (80050fc <AS5047_Read_Pos+0x8c>)
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1f9      	bne.n	80050c4 <AS5047_Read_Pos+0x54>
	SPI2->CR1 &= ~(SPI_CR1_SPE);
 80050d0:	4b0a      	ldr	r3, [pc, #40]	; (80050fc <AS5047_Read_Pos+0x8c>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a09      	ldr	r2, [pc, #36]	; (80050fc <AS5047_Read_Pos+0x8c>)
 80050d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050da:	6013      	str	r3, [r2, #0]
	ENC_CS_HIGH;
 80050dc:	4b06      	ldr	r3, [pc, #24]	; (80050f8 <AS5047_Read_Pos+0x88>)
 80050de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050e2:	619a      	str	r2, [r3, #24]
	return (result & 0x3FFF);
 80050e4:	88fb      	ldrh	r3, [r7, #6]
 80050e6:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80050ea:	b29b      	uxth	r3, r3
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr
 80050f8:	48000400 	.word	0x48000400
 80050fc:	40003800 	.word	0x40003800

08005100 <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 8005100:	b580      	push	{r7, lr}
 8005102:	b08a      	sub	sp, #40	; 0x28
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	609a      	str	r2, [r3, #8]
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
 8005114:	2313      	movs	r3, #19
 8005116:	627b      	str	r3, [r7, #36]	; 0x24
 8005118:	e011      	b.n	800513e <ps_sample+0x3e>
 800511a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511c:	3b01      	subs	r3, #1
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	3302      	adds	r3, #2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	3304      	adds	r3, #4
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512e:	3302      	adds	r3, #2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	440b      	add	r3, r1
 8005134:	3304      	adds	r3, #4
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513a:	3b01      	subs	r3, #1
 800513c:	627b      	str	r3, [r7, #36]	; 0x24
 800513e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005140:	2b00      	cmp	r3, #0
 8005142:	dcea      	bgt.n	800511a <ps_sample+0x1a>
//	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
//	HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 2, 100);
//	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
//	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
//	encoder->raw = encoder ->spi_rx_word;
	encoder->raw = AS5047_Read_Pos(); // JB
 8005144:	f7ff ff94 	bl	8005070 <AS5047_Read_Pos>
 8005148:	4603      	mov	r3, r0
 800514a:	461a      	mov	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	675a      	str	r2, [r3, #116]	; 0x74

	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005154:	125b      	asrs	r3, r3, #9
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	3336      	adds	r3, #54	; 0x36
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	4413      	add	r3, r2
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	61fb      	str	r3, [r7, #28]
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005166:	125b      	asrs	r3, r3, #9
 8005168:	3301      	adds	r3, #1
 800516a:	425a      	negs	r2, r3
 800516c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005170:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005174:	bf58      	it	pl
 8005176:	4253      	negpl	r3, r2
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	3336      	adds	r3, #54	; 0x36
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4413      	add	r3, r2
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	61bb      	str	r3, [r7, #24]
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800518e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005192:	fb02 f303 	mul.w	r3, r2, r3
 8005196:	125b      	asrs	r3, r3, #9
 8005198:	69fa      	ldr	r2, [r7, #28]
 800519a:	4413      	add	r3, r2
 800519c:	617b      	str	r3, [r7, #20]
	encoder->count = encoder->raw + off_interp;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	441a      	add	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	679a      	str	r2, [r3, #120]	; 0x78


	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80051ae:	4b77      	ldr	r3, [pc, #476]	; (800538c <ps_sample+0x28c>)
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	ee07 3a90 	vmov	s15, r3
 80051b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80051bc:	eddf 6a74 	vldr	s13, [pc, #464]	; 8005390 <ps_sample+0x290>
 80051c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	edc3 7a01 	vstr	s15, [r3, #4]
	int int_angle = encoder->angle_singleturn;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80051d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051d4:	ee17 3a90 	vmov	r3, s15
 80051d8:	613b      	str	r3, [r7, #16]
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	ed93 7a01 	vldr	s14, [r3, #4]
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	ee07 3a90 	vmov	s15, r3
 80051e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051ee:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8005394 <ps_sample+0x294>
 80051f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	edc3 7a01 	vstr	s15, [r3, #4]
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8005202:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800520a:	d507      	bpl.n	800521c <ps_sample+0x11c>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	edd3 7a01 	vldr	s15, [r3, #4]
 8005212:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8005394 <ps_sample+0x294>
 8005216:	ee77 7a87 	vadd.f32	s15, s15, s14
 800521a:	e002      	b.n	8005222 <ps_sample+0x122>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	edd3 7a01 	vldr	s15, [r3, #4]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	edc3 7a01 	vstr	s15, [r3, #4]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8005232:	4b56      	ldr	r3, [pc, #344]	; (800538c <ps_sample+0x28c>)
 8005234:	695b      	ldr	r3, [r3, #20]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	ee07 3a90 	vmov	s15, r3
 800523c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005240:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005244:	eddf 6a52 	vldr	s13, [pc, #328]	; 8005390 <ps_sample+0x290>
 8005248:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	int_angle = (int)encoder->elec_angle;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8005258:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800525c:	ee17 3a90 	vmov	r3, s15
 8005260:	613b      	str	r3, [r7, #16]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	ee07 3a90 	vmov	s15, r3
 800526e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005272:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005276:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8005394 <ps_sample+0x294>
 800527a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	//encoder->elec_angle = TWO_PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800528a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800528e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005292:	d507      	bpl.n	80052a4 <ps_sample+0x1a4>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800529a:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8005394 <ps_sample+0x294>
 800529e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80052a2:	e002      	b.n	80052aa <ps_sample+0x1aa>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	/* Rollover */
	int rollover = 0;
 80052b0:	2300      	movs	r3, #0
 80052b2:	623b      	str	r3, [r7, #32]
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	edd3 7a02 	vldr	s15, [r3, #8]
 80052c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052c4:	edc7 7a03 	vstr	s15, [r7, #12]
	if(angle_diff > PI_F){rollover = -1;}
 80052c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80052cc:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8005398 <ps_sample+0x298>
 80052d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052d8:	dd03      	ble.n	80052e2 <ps_sample+0x1e2>
 80052da:	f04f 33ff 	mov.w	r3, #4294967295
 80052de:	623b      	str	r3, [r7, #32]
 80052e0:	e00a      	b.n	80052f8 <ps_sample+0x1f8>
	else if(angle_diff < -PI_F){rollover = 1;}
 80052e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80052e6:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800539c <ps_sample+0x29c>
 80052ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052f2:	d501      	bpl.n	80052f8 <ps_sample+0x1f8>
 80052f4:	2301      	movs	r3, #1
 80052f6:	623b      	str	r3, [r7, #32]
	encoder->turns += rollover;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	441a      	add	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if(!encoder->first_sample){
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 32dc 	ldrb.w	r3, [r3, #732]	; 0x2dc
 800530e:	2b00      	cmp	r3, #0
 8005310:	d107      	bne.n	8005322 <ps_sample+0x222>
		encoder->turns = 0;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		encoder->first_sample = 1;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
	}



	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	ed93 7a01 	vldr	s14, [r3, #4]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800532e:	ee07 3a90 	vmov	s15, r3
 8005332:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005336:	eddf 6a17 	vldr	s13, [pc, #92]	; 8005394 <ps_sample+0x294>
 800533a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800533e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	edc3 7a03 	vstr	s15, [r3, #12]
//
//	float vel = (new_pos_avg - old_pos_avg)/(dt*9.0);



	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	ed93 7a03 	vldr	s14, [r3, #12]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8005354:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005358:	edd7 7a00 	vldr	s15, [r7]
 800535c:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8005360:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005364:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800537a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

}
 8005384:	bf00      	nop
 8005386:	3728      	adds	r7, #40	; 0x28
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	200006c4 	.word	0x200006c4
 8005390:	46800000 	.word	0x46800000
 8005394:	40c90fdb 	.word	0x40c90fdb
 8005398:	40490fdb 	.word	0x40490fdb
 800539c:	c0490fdb 	.word	0xc0490fdb

080053a0 <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
	printf("Raw: %d", encoder->raw);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053ae:	4619      	mov	r1, r3
 80053b0:	4818      	ldr	r0, [pc, #96]	; (8005414 <ps_print+0x74>)
 80053b2:	f009 fa49 	bl	800e848 <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80053ba:	4619      	mov	r1, r3
 80053bc:	4816      	ldr	r0, [pc, #88]	; (8005418 <ps_print+0x78>)
 80053be:	f009 fa43 	bl	800e848 <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7fb f8e6 	bl	8000598 <__aeabi_f2d>
 80053cc:	4602      	mov	r2, r0
 80053ce:	460b      	mov	r3, r1
 80053d0:	4812      	ldr	r0, [pc, #72]	; (800541c <ps_print+0x7c>)
 80053d2:	f009 fa39 	bl	800e848 <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	4618      	mov	r0, r3
 80053dc:	f7fb f8dc 	bl	8000598 <__aeabi_f2d>
 80053e0:	4602      	mov	r2, r0
 80053e2:	460b      	mov	r3, r1
 80053e4:	480e      	ldr	r0, [pc, #56]	; (8005420 <ps_print+0x80>)
 80053e6:	f009 fa2f 	bl	800e848 <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7fb f8d2 	bl	8000598 <__aeabi_f2d>
 80053f4:	4602      	mov	r2, r0
 80053f6:	460b      	mov	r3, r1
 80053f8:	480a      	ldr	r0, [pc, #40]	; (8005424 <ps_print+0x84>)
 80053fa:	f009 fa25 	bl	800e848 <iprintf>
	printf("   Turns:  %d\r\n", encoder->turns);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005404:	4619      	mov	r1, r3
 8005406:	4808      	ldr	r0, [pc, #32]	; (8005428 <ps_print+0x88>)
 8005408:	f009 fa1e 	bl	800e848 <iprintf>
	//HAL_Delay(dt_ms);
}
 800540c:	bf00      	nop
 800540e:	3708      	adds	r7, #8
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	0801346c 	.word	0x0801346c
 8005418:	08013474 	.word	0x08013474
 800541c:	0801348c 	.word	0x0801348c
 8005420:	080134a0 	.word	0x080134a0
 8005424:	080134b4 	.word	0x080134b4
 8005428:	080134c8 	.word	0x080134c8

0800542c <preference_writer_init>:
    __sector = sector;
    __ready = false;
}
*/

void preference_writer_init(PreferenceWriter * pr, uint32_t sector){
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
	flash_writer_init(&pr->fw, sector);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6839      	ldr	r1, [r7, #0]
 800543a:	4618      	mov	r0, r3
 800543c:	f7fd f9ba 	bl	80027b4 <flash_writer_init>
	pr->sector = sector;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	683a      	ldr	r2, [r7, #0]
 8005444:	60da      	str	r2, [r3, #12]
}
 8005446:	bf00      	nop
 8005448:	3708      	adds	r7, #8
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}

0800544e <preference_writer_open>:


void preference_writer_open(PreferenceWriter * pr) {
 800544e:	b580      	push	{r7, lr}
 8005450:	b082      	sub	sp, #8
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
    flash_writer_open(&pr->fw);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4618      	mov	r0, r3
 800545a:	f7fd f9c7 	bl	80027ec <flash_writer_open>
    pr->ready = true;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	741a      	strb	r2, [r3, #16]
}
 8005464:	bf00      	nop
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <preference_writer_ready>:

bool  preference_writer_ready(PreferenceWriter pr) {
 800546c:	b084      	sub	sp, #16
 800546e:	b490      	push	{r4, r7}
 8005470:	af00      	add	r7, sp, #0
 8005472:	f107 0408 	add.w	r4, r7, #8
 8005476:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return pr.ready;
 800547a:	7e3b      	ldrb	r3, [r7, #24]
}
 800547c:	4618      	mov	r0, r3
 800547e:	46bd      	mov	sp, r7
 8005480:	bc90      	pop	{r4, r7}
 8005482:	b004      	add	sp, #16
 8005484:	4770      	bx	lr
	...

08005488 <preference_writer_flush>:

void preference_writer_write_float(float x, int index) {
    __float_reg[index] = x;
}

void preference_writer_flush(PreferenceWriter * pr) {
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af02      	add	r7, sp, #8
 800548e:	6078      	str	r0, [r7, #4]
    int offs;
    for (offs = 0; offs < MAX_INTS_IN_FLASH; offs++) {
 8005490:	2300      	movs	r3, #0
 8005492:	60fb      	str	r3, [r7, #12]
 8005494:	e00d      	b.n	80054b2 <preference_writer_flush+0x2a>
        flash_writer_write_int(pr->fw, offs, __int_reg[offs]);
 8005496:	68f9      	ldr	r1, [r7, #12]
 8005498:	4a16      	ldr	r2, [pc, #88]	; (80054f4 <preference_writer_flush+0x6c>)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	9300      	str	r3, [sp, #0]
 80054a4:	460b      	mov	r3, r1
 80054a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80054a8:	f7fd f9b6 	bl	8002818 <flash_writer_write_int>
    for (offs = 0; offs < MAX_INTS_IN_FLASH; offs++) {
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	3301      	adds	r3, #1
 80054b0:	60fb      	str	r3, [r7, #12]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2b09      	cmp	r3, #9
 80054b6:	ddee      	ble.n	8005496 <preference_writer_flush+0xe>
    }
    for (; offs < MAX_INTS_IN_FLASH+MAX_FLOATS_IN_FLASH; offs++) {
 80054b8:	e011      	b.n	80054de <preference_writer_flush+0x56>
        flash_writer_write_float(pr->fw, offs, __float_reg[offs - MAX_INTS_IN_FLASH]);
 80054ba:	68f9      	ldr	r1, [r7, #12]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	3b0a      	subs	r3, #10
 80054c0:	4a0d      	ldr	r2, [pc, #52]	; (80054f8 <preference_writer_flush+0x70>)
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	4413      	add	r3, r2
 80054c6:	edd3 7a00 	vldr	s15, [r3]
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	eeb0 0a67 	vmov.f32	s0, s15
 80054d0:	460b      	mov	r3, r1
 80054d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80054d4:	f7fd f9be 	bl	8002854 <flash_writer_write_float>
    for (; offs < MAX_INTS_IN_FLASH+MAX_FLOATS_IN_FLASH; offs++) {
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	3301      	adds	r3, #1
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2b31      	cmp	r3, #49	; 0x31
 80054e2:	ddea      	ble.n	80054ba <preference_writer_flush+0x32>
    }
    pr->ready = false;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	741a      	strb	r2, [r3, #16]
}
 80054ea:	bf00      	nop
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	200006c4 	.word	0x200006c4
 80054f8:	20000624 	.word	0x20000624

080054fc <preference_writer_load>:

void preference_writer_load(PreferenceWriter pr) {
 80054fc:	b084      	sub	sp, #16
 80054fe:	b590      	push	{r4, r7, lr}
 8005500:	b083      	sub	sp, #12
 8005502:	af00      	add	r7, sp, #0
 8005504:	f107 0418 	add.w	r4, r7, #24
 8005508:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int offs;
    for (offs = 0; offs < MAX_INTS_IN_FLASH; offs++) {
 800550c:	2300      	movs	r3, #0
 800550e:	607b      	str	r3, [r7, #4]
 8005510:	e00d      	b.n	800552e <preference_writer_load+0x32>
        __int_reg[offs] = flash_read_int(pr.fw, offs);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f107 0218 	add.w	r2, r7, #24
 8005518:	ca07      	ldmia	r2, {r0, r1, r2}
 800551a:	f7fd f9c9 	bl	80028b0 <flash_read_int>
 800551e:	4602      	mov	r2, r0
 8005520:	4914      	ldr	r1, [pc, #80]	; (8005574 <preference_writer_load+0x78>)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (offs = 0; offs < MAX_INTS_IN_FLASH; offs++) {
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	3301      	adds	r3, #1
 800552c:	607b      	str	r3, [r7, #4]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2b09      	cmp	r3, #9
 8005532:	ddee      	ble.n	8005512 <preference_writer_load+0x16>
    }
    for(; offs < MAX_INTS_IN_FLASH+MAX_FLOATS_IN_FLASH; offs++) {
 8005534:	e013      	b.n	800555e <preference_writer_load+0x62>
        __float_reg[offs - MAX_INTS_IN_FLASH] = flash_read_float(pr.fw, offs);
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f1a3 040a 	sub.w	r4, r3, #10
 800553e:	4613      	mov	r3, r2
 8005540:	f107 0218 	add.w	r2, r7, #24
 8005544:	ca07      	ldmia	r2, {r0, r1, r2}
 8005546:	f7fd f9c6 	bl	80028d6 <flash_read_float>
 800554a:	eef0 7a40 	vmov.f32	s15, s0
 800554e:	4a0a      	ldr	r2, [pc, #40]	; (8005578 <preference_writer_load+0x7c>)
 8005550:	00a3      	lsls	r3, r4, #2
 8005552:	4413      	add	r3, r2
 8005554:	edc3 7a00 	vstr	s15, [r3]
    for(; offs < MAX_INTS_IN_FLASH+MAX_FLOATS_IN_FLASH; offs++) {
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	3301      	adds	r3, #1
 800555c:	607b      	str	r3, [r7, #4]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2b31      	cmp	r3, #49	; 0x31
 8005562:	dde8      	ble.n	8005536 <preference_writer_load+0x3a>
    }
}
 8005564:	bf00      	nop
 8005566:	bf00      	nop
 8005568:	370c      	adds	r7, #12
 800556a:	46bd      	mov	sp, r7
 800556c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005570:	b004      	add	sp, #16
 8005572:	4770      	bx	lr
 8005574:	200006c4 	.word	0x200006c4
 8005578:	20000624 	.word	0x20000624

0800557c <preference_writer_close>:

void preference_writer_close(PreferenceWriter *pr) {
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
    pr->ready = false;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	741a      	strb	r2, [r3, #16]
    flash_writer_close(&pr->fw);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4618      	mov	r0, r3
 800558e:	f7fd f982 	bl	8002896 <flash_writer_close>
}
 8005592:	bf00      	nop
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
	...

0800559c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80055a0:	4b1b      	ldr	r3, [pc, #108]	; (8005610 <MX_SPI1_Init+0x74>)
 80055a2:	4a1c      	ldr	r2, [pc, #112]	; (8005614 <MX_SPI1_Init+0x78>)
 80055a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80055a6:	4b1a      	ldr	r3, [pc, #104]	; (8005610 <MX_SPI1_Init+0x74>)
 80055a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80055ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80055ae:	4b18      	ldr	r3, [pc, #96]	; (8005610 <MX_SPI1_Init+0x74>)
 80055b0:	2200      	movs	r2, #0
 80055b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80055b4:	4b16      	ldr	r3, [pc, #88]	; (8005610 <MX_SPI1_Init+0x74>)
 80055b6:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80055ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80055bc:	4b14      	ldr	r3, [pc, #80]	; (8005610 <MX_SPI1_Init+0x74>)
 80055be:	2200      	movs	r2, #0
 80055c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80055c2:	4b13      	ldr	r3, [pc, #76]	; (8005610 <MX_SPI1_Init+0x74>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80055c8:	4b11      	ldr	r3, [pc, #68]	; (8005610 <MX_SPI1_Init+0x74>)
 80055ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80055d0:	4b0f      	ldr	r3, [pc, #60]	; (8005610 <MX_SPI1_Init+0x74>)
 80055d2:	2228      	movs	r2, #40	; 0x28
 80055d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80055d6:	4b0e      	ldr	r3, [pc, #56]	; (8005610 <MX_SPI1_Init+0x74>)
 80055d8:	2200      	movs	r2, #0
 80055da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80055dc:	4b0c      	ldr	r3, [pc, #48]	; (8005610 <MX_SPI1_Init+0x74>)
 80055de:	2200      	movs	r2, #0
 80055e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055e2:	4b0b      	ldr	r3, [pc, #44]	; (8005610 <MX_SPI1_Init+0x74>)
 80055e4:	2200      	movs	r2, #0
 80055e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80055e8:	4b09      	ldr	r3, [pc, #36]	; (8005610 <MX_SPI1_Init+0x74>)
 80055ea:	2207      	movs	r2, #7
 80055ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80055ee:	4b08      	ldr	r3, [pc, #32]	; (8005610 <MX_SPI1_Init+0x74>)
 80055f0:	2200      	movs	r2, #0
 80055f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80055f4:	4b06      	ldr	r3, [pc, #24]	; (8005610 <MX_SPI1_Init+0x74>)
 80055f6:	2208      	movs	r2, #8
 80055f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80055fa:	4805      	ldr	r0, [pc, #20]	; (8005610 <MX_SPI1_Init+0x74>)
 80055fc:	f004 fa3a 	bl	8009a74 <HAL_SPI_Init>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d001      	beq.n	800560a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8005606:	f7ff fbb8 	bl	8004d7a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800560a:	bf00      	nop
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	20009278 	.word	0x20009278
 8005614:	40013000 	.word	0x40013000

08005618 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800561c:	4b1b      	ldr	r3, [pc, #108]	; (800568c <MX_SPI2_Init+0x74>)
 800561e:	4a1c      	ldr	r2, [pc, #112]	; (8005690 <MX_SPI2_Init+0x78>)
 8005620:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005622:	4b1a      	ldr	r3, [pc, #104]	; (800568c <MX_SPI2_Init+0x74>)
 8005624:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005628:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800562a:	4b18      	ldr	r3, [pc, #96]	; (800568c <MX_SPI2_Init+0x74>)
 800562c:	2200      	movs	r2, #0
 800562e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8005630:	4b16      	ldr	r3, [pc, #88]	; (800568c <MX_SPI2_Init+0x74>)
 8005632:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8005636:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005638:	4b14      	ldr	r3, [pc, #80]	; (800568c <MX_SPI2_Init+0x74>)
 800563a:	2200      	movs	r2, #0
 800563c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800563e:	4b13      	ldr	r3, [pc, #76]	; (800568c <MX_SPI2_Init+0x74>)
 8005640:	2201      	movs	r2, #1
 8005642:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005644:	4b11      	ldr	r3, [pc, #68]	; (800568c <MX_SPI2_Init+0x74>)
 8005646:	f44f 7200 	mov.w	r2, #512	; 0x200
 800564a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800564c:	4b0f      	ldr	r3, [pc, #60]	; (800568c <MX_SPI2_Init+0x74>)
 800564e:	2210      	movs	r2, #16
 8005650:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005652:	4b0e      	ldr	r3, [pc, #56]	; (800568c <MX_SPI2_Init+0x74>)
 8005654:	2200      	movs	r2, #0
 8005656:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005658:	4b0c      	ldr	r3, [pc, #48]	; (800568c <MX_SPI2_Init+0x74>)
 800565a:	2200      	movs	r2, #0
 800565c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800565e:	4b0b      	ldr	r3, [pc, #44]	; (800568c <MX_SPI2_Init+0x74>)
 8005660:	2200      	movs	r2, #0
 8005662:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8005664:	4b09      	ldr	r3, [pc, #36]	; (800568c <MX_SPI2_Init+0x74>)
 8005666:	2207      	movs	r2, #7
 8005668:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800566a:	4b08      	ldr	r3, [pc, #32]	; (800568c <MX_SPI2_Init+0x74>)
 800566c:	2200      	movs	r2, #0
 800566e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005670:	4b06      	ldr	r3, [pc, #24]	; (800568c <MX_SPI2_Init+0x74>)
 8005672:	2200      	movs	r2, #0
 8005674:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005676:	4805      	ldr	r0, [pc, #20]	; (800568c <MX_SPI2_Init+0x74>)
 8005678:	f004 f9fc 	bl	8009a74 <HAL_SPI_Init>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8005682:	f7ff fb7a 	bl	8004d7a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8005686:	bf00      	nop
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	200092dc 	.word	0x200092dc
 8005690:	40003800 	.word	0x40003800

08005694 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b08c      	sub	sp, #48	; 0x30
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800569c:	f107 031c 	add.w	r3, r7, #28
 80056a0:	2200      	movs	r2, #0
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	605a      	str	r2, [r3, #4]
 80056a6:	609a      	str	r2, [r3, #8]
 80056a8:	60da      	str	r2, [r3, #12]
 80056aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a2f      	ldr	r2, [pc, #188]	; (8005770 <HAL_SPI_MspInit+0xdc>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d129      	bne.n	800570a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80056b6:	4b2f      	ldr	r3, [pc, #188]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 80056b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056ba:	4a2e      	ldr	r2, [pc, #184]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 80056bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80056c0:	6613      	str	r3, [r2, #96]	; 0x60
 80056c2:	4b2c      	ldr	r3, [pc, #176]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 80056c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056ca:	61bb      	str	r3, [r7, #24]
 80056cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056ce:	4b29      	ldr	r3, [pc, #164]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 80056d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056d2:	4a28      	ldr	r2, [pc, #160]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 80056d4:	f043 0301 	orr.w	r3, r3, #1
 80056d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80056da:	4b26      	ldr	r3, [pc, #152]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 80056dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80056e6:	23e0      	movs	r3, #224	; 0xe0
 80056e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056ea:	2302      	movs	r3, #2
 80056ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056f2:	2300      	movs	r3, #0
 80056f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80056f6:	2305      	movs	r3, #5
 80056f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056fa:	f107 031c 	add.w	r3, r7, #28
 80056fe:	4619      	mov	r1, r3
 8005700:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005704:	f002 fff6 	bl	80086f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8005708:	e02d      	b.n	8005766 <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI2)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a1a      	ldr	r2, [pc, #104]	; (8005778 <HAL_SPI_MspInit+0xe4>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d128      	bne.n	8005766 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005714:	4b17      	ldr	r3, [pc, #92]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 8005716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005718:	4a16      	ldr	r2, [pc, #88]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 800571a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800571e:	6593      	str	r3, [r2, #88]	; 0x58
 8005720:	4b14      	ldr	r3, [pc, #80]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 8005722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005724:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005728:	613b      	str	r3, [r7, #16]
 800572a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800572c:	4b11      	ldr	r3, [pc, #68]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 800572e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005730:	4a10      	ldr	r2, [pc, #64]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 8005732:	f043 0302 	orr.w	r3, r3, #2
 8005736:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005738:	4b0e      	ldr	r3, [pc, #56]	; (8005774 <HAL_SPI_MspInit+0xe0>)
 800573a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800573c:	f003 0302 	and.w	r3, r3, #2
 8005740:	60fb      	str	r3, [r7, #12]
 8005742:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005744:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800574a:	2302      	movs	r3, #2
 800574c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800574e:	2300      	movs	r3, #0
 8005750:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005752:	2300      	movs	r3, #0
 8005754:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005756:	2305      	movs	r3, #5
 8005758:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800575a:	f107 031c 	add.w	r3, r7, #28
 800575e:	4619      	mov	r1, r3
 8005760:	4806      	ldr	r0, [pc, #24]	; (800577c <HAL_SPI_MspInit+0xe8>)
 8005762:	f002 ffc7 	bl	80086f4 <HAL_GPIO_Init>
}
 8005766:	bf00      	nop
 8005768:	3730      	adds	r7, #48	; 0x30
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	40013000 	.word	0x40013000
 8005774:	40021000 	.word	0x40021000
 8005778:	40003800 	.word	0x40003800
 800577c:	48000400 	.word	0x48000400

08005780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005786:	4b0f      	ldr	r3, [pc, #60]	; (80057c4 <HAL_MspInit+0x44>)
 8005788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800578a:	4a0e      	ldr	r2, [pc, #56]	; (80057c4 <HAL_MspInit+0x44>)
 800578c:	f043 0301 	orr.w	r3, r3, #1
 8005790:	6613      	str	r3, [r2, #96]	; 0x60
 8005792:	4b0c      	ldr	r3, [pc, #48]	; (80057c4 <HAL_MspInit+0x44>)
 8005794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005796:	f003 0301 	and.w	r3, r3, #1
 800579a:	607b      	str	r3, [r7, #4]
 800579c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800579e:	4b09      	ldr	r3, [pc, #36]	; (80057c4 <HAL_MspInit+0x44>)
 80057a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057a2:	4a08      	ldr	r2, [pc, #32]	; (80057c4 <HAL_MspInit+0x44>)
 80057a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057a8:	6593      	str	r3, [r2, #88]	; 0x58
 80057aa:	4b06      	ldr	r3, [pc, #24]	; (80057c4 <HAL_MspInit+0x44>)
 80057ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057b2:	603b      	str	r3, [r7, #0]
 80057b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80057b6:	bf00      	nop
 80057b8:	370c      	adds	r7, #12
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	40021000 	.word	0x40021000

080057c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 80057cc:	e7fe      	b.n	80057cc <NMI_Handler+0x4>

080057ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80057ce:	b480      	push	{r7}
 80057d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057d2:	e7fe      	b.n	80057d2 <HardFault_Handler+0x4>

080057d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80057d8:	e7fe      	b.n	80057d8 <MemManage_Handler+0x4>

080057da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80057da:	b480      	push	{r7}
 80057dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80057de:	e7fe      	b.n	80057de <BusFault_Handler+0x4>

080057e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057e0:	b480      	push	{r7}
 80057e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80057e4:	e7fe      	b.n	80057e4 <UsageFault_Handler+0x4>

080057e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80057e6:	b480      	push	{r7}
 80057e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80057ea:	bf00      	nop
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057f4:	b480      	push	{r7}
 80057f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057f8:	bf00      	nop
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005802:	b480      	push	{r7}
 8005804:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005806:	bf00      	nop
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005814:	f000 fb80 	bl	8005f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005818:	bf00      	nop
 800581a:	bd80      	pop	{r7, pc}

0800581c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005820:	4802      	ldr	r0, [pc, #8]	; (800582c <DMA1_Channel1_IRQHandler+0x10>)
 8005822:	f002 f9eb 	bl	8007bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005826:	bf00      	nop
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20000438 	.word	0x20000438

08005830 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005834:	4802      	ldr	r0, [pc, #8]	; (8005840 <DMA1_Channel2_IRQHandler+0x10>)
 8005836:	f002 f9e1 	bl	8007bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800583a:	bf00      	nop
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	20000498 	.word	0x20000498

08005844 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8005848:	4802      	ldr	r0, [pc, #8]	; (8005854 <DMA1_Channel3_IRQHandler+0x10>)
 800584a:	f002 f9d7 	bl	8007bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800584e:	bf00      	nop
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	200004f8 	.word	0x200004f8

08005858 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 800585c:	4802      	ldr	r0, [pc, #8]	; (8005868 <DMA1_Channel4_IRQHandler+0x10>)
 800585e:	f002 f9cd 	bl	8007bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8005862:	bf00      	nop
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	20000558 	.word	0x20000558

0800586c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	GPIOB->BSRR = (uint32_t)GPIO_PIN_9;
 8005870:	4b10      	ldr	r3, [pc, #64]	; (80058b4 <TIM2_IRQHandler+0x48>)
 8005872:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005876:	619a      	str	r2, [r3, #24]
	//HAL_GPIO_WritePin(LED, GPIO_PIN_SET );	// Useful for timing

	/* Sample ADCs */
	analog_sample(&controller);
 8005878:	480f      	ldr	r0, [pc, #60]	; (80058b8 <TIM2_IRQHandler+0x4c>)
 800587a:	f7fd f905 	bl	8002a88 <analog_sample>

	/* Sample position sensor */
	ps_sample(&comm_encoder, DT);
 800587e:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80058bc <TIM2_IRQHandler+0x50>
 8005882:	480f      	ldr	r0, [pc, #60]	; (80058c0 <TIM2_IRQHandler+0x54>)
 8005884:	f7ff fc3c 	bl	8005100 <ps_sample>

	/* Run Finite State Machine */
	run_fsm(&state);
 8005888:	480e      	ldr	r0, [pc, #56]	; (80058c4 <TIM2_IRQHandler+0x58>)
 800588a:	f7fd ffc3 	bl	8003814 <run_fsm>

	/* Check for CAN messages */
	can_tx_rx();
 800588e:	f000 f839 	bl	8005904 <can_tx_rx>

	/* increment loop count */
	controller.loop_count++;
 8005892:	4b09      	ldr	r3, [pc, #36]	; (80058b8 <TIM2_IRQHandler+0x4c>)
 8005894:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005898:	3301      	adds	r3, #1
 800589a:	4a07      	ldr	r2, [pc, #28]	; (80058b8 <TIM2_IRQHandler+0x4c>)
 800589c:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
	//HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
	GPIOB->BRR = (uint32_t)GPIO_PIN_9;
 80058a0:	4b04      	ldr	r3, [pc, #16]	; (80058b4 <TIM2_IRQHandler+0x48>)
 80058a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058a6:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80058a8:	4807      	ldr	r0, [pc, #28]	; (80058c8 <TIM2_IRQHandler+0x5c>)
 80058aa:	f004 ff49 	bl	800a740 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80058ae:	bf00      	nop
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	48000400 	.word	0x48000400
 80058b8:	20000700 	.word	0x20000700
 80058bc:	37d1b717 	.word	0x37d1b717
 80058c0:	20000a08 	.word	0x20000a08
 80058c4:	200009f8 	.word	0x200009f8
 80058c8:	20009344 	.word	0x20009344

080058cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

	HAL_UART_IRQHandler(&huart3);
 80058d2:	4809      	ldr	r0, [pc, #36]	; (80058f8 <USART3_IRQHandler+0x2c>)
 80058d4:	f006 f9bc 	bl	800bc50 <HAL_UART_IRQHandler>

	char c = Serial2RxBuffer[0];
 80058d8:	4b08      	ldr	r3, [pc, #32]	; (80058fc <USART3_IRQHandler+0x30>)
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	71fb      	strb	r3, [r7, #7]
	update_fsm(&state, c);
 80058de:	79fb      	ldrb	r3, [r7, #7]
 80058e0:	4619      	mov	r1, r3
 80058e2:	4807      	ldr	r0, [pc, #28]	; (8005900 <USART3_IRQHandler+0x34>)
 80058e4:	f7fe f93c 	bl	8003b60 <update_fsm>

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80058e8:	4803      	ldr	r0, [pc, #12]	; (80058f8 <USART3_IRQHandler+0x2c>)
 80058ea:	f006 f9b1 	bl	800bc50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80058ee:	bf00      	nop
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	20009390 	.word	0x20009390
 80058fc:	20009274 	.word	0x20009274
 8005900:	200009f8 	.word	0x200009f8

08005904 <can_tx_rx>:

/* USER CODE BEGIN 1 */


void can_tx_rx(void){ //JB
 8005904:	b480      	push	{r7}
 8005906:	af00      	add	r7, sp, #0
//			unpack_cmd(can_rx, controller.commands);	// Unpack commands
//			controller.timeout = 0;					// Reset timeout counter
//		}
//	}

}
 8005908:	bf00      	nop
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr

08005912 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005912:	b480      	push	{r7}
 8005914:	af00      	add	r7, sp, #0
	return 1;
 8005916:	2301      	movs	r3, #1
}
 8005918:	4618      	mov	r0, r3
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr

08005922 <_kill>:

int _kill(int pid, int sig)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b082      	sub	sp, #8
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
 800592a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800592c:	f008 f8d2 	bl	800dad4 <__errno>
 8005930:	4603      	mov	r3, r0
 8005932:	2216      	movs	r2, #22
 8005934:	601a      	str	r2, [r3, #0]
	return -1;
 8005936:	f04f 33ff 	mov.w	r3, #4294967295
}
 800593a:	4618      	mov	r0, r3
 800593c:	3708      	adds	r7, #8
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}

08005942 <_exit>:

void _exit (int status)
{
 8005942:	b580      	push	{r7, lr}
 8005944:	b082      	sub	sp, #8
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800594a:	f04f 31ff 	mov.w	r1, #4294967295
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f7ff ffe7 	bl	8005922 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005954:	e7fe      	b.n	8005954 <_exit+0x12>

08005956 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005956:	b580      	push	{r7, lr}
 8005958:	b086      	sub	sp, #24
 800595a:	af00      	add	r7, sp, #0
 800595c:	60f8      	str	r0, [r7, #12]
 800595e:	60b9      	str	r1, [r7, #8]
 8005960:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005962:	2300      	movs	r3, #0
 8005964:	617b      	str	r3, [r7, #20]
 8005966:	e00a      	b.n	800597e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005968:	f3af 8000 	nop.w
 800596c:	4601      	mov	r1, r0
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	1c5a      	adds	r2, r3, #1
 8005972:	60ba      	str	r2, [r7, #8]
 8005974:	b2ca      	uxtb	r2, r1
 8005976:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	3301      	adds	r3, #1
 800597c:	617b      	str	r3, [r7, #20]
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	429a      	cmp	r2, r3
 8005984:	dbf0      	blt.n	8005968 <_read+0x12>
	}

return len;
 8005986:	687b      	ldr	r3, [r7, #4]
}
 8005988:	4618      	mov	r0, r3
 800598a:	3718      	adds	r7, #24
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b086      	sub	sp, #24
 8005994:	af00      	add	r7, sp, #0
 8005996:	60f8      	str	r0, [r7, #12]
 8005998:	60b9      	str	r1, [r7, #8]
 800599a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800599c:	2300      	movs	r3, #0
 800599e:	617b      	str	r3, [r7, #20]
 80059a0:	e009      	b.n	80059b6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	1c5a      	adds	r2, r3, #1
 80059a6:	60ba      	str	r2, [r7, #8]
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 fa14 	bl	8005dd8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	3301      	adds	r3, #1
 80059b4:	617b      	str	r3, [r7, #20]
 80059b6:	697a      	ldr	r2, [r7, #20]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	dbf1      	blt.n	80059a2 <_write+0x12>
	}
	return len;
 80059be:	687b      	ldr	r3, [r7, #4]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3718      	adds	r7, #24
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <_close>:

int _close(int file)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
	return -1;
 80059d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	370c      	adds	r7, #12
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80059f0:	605a      	str	r2, [r3, #4]
	return 0;
 80059f2:	2300      	movs	r3, #0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <_isatty>:

int _isatty(int file)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
	return 1;
 8005a08:	2301      	movs	r3, #1
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	370c      	adds	r7, #12
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr

08005a16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b085      	sub	sp, #20
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	60f8      	str	r0, [r7, #12]
 8005a1e:	60b9      	str	r1, [r7, #8]
 8005a20:	607a      	str	r2, [r7, #4]
	return 0;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3714      	adds	r7, #20
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005a38:	4b11      	ldr	r3, [pc, #68]	; (8005a80 <_sbrk+0x50>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d102      	bne.n	8005a46 <_sbrk+0x16>
		heap_end = &end;
 8005a40:	4b0f      	ldr	r3, [pc, #60]	; (8005a80 <_sbrk+0x50>)
 8005a42:	4a10      	ldr	r2, [pc, #64]	; (8005a84 <_sbrk+0x54>)
 8005a44:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005a46:	4b0e      	ldr	r3, [pc, #56]	; (8005a80 <_sbrk+0x50>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005a4c:	4b0c      	ldr	r3, [pc, #48]	; (8005a80 <_sbrk+0x50>)
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4413      	add	r3, r2
 8005a54:	466a      	mov	r2, sp
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d907      	bls.n	8005a6a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005a5a:	f008 f83b 	bl	800dad4 <__errno>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	220c      	movs	r2, #12
 8005a62:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8005a64:	f04f 33ff 	mov.w	r3, #4294967295
 8005a68:	e006      	b.n	8005a78 <_sbrk+0x48>
	}

	heap_end += incr;
 8005a6a:	4b05      	ldr	r3, [pc, #20]	; (8005a80 <_sbrk+0x50>)
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4413      	add	r3, r2
 8005a72:	4a03      	ldr	r2, [pc, #12]	; (8005a80 <_sbrk+0x50>)
 8005a74:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005a76:	68fb      	ldr	r3, [r7, #12]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	20009340 	.word	0x20009340
 8005a84:	20009438 	.word	0x20009438

08005a88 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005a8c:	4b08      	ldr	r3, [pc, #32]	; (8005ab0 <SystemInit+0x28>)
 8005a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a92:	4a07      	ldr	r2, [pc, #28]	; (8005ab0 <SystemInit+0x28>)
 8005a94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005a98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8005a9c:	4b04      	ldr	r3, [pc, #16]	; (8005ab0 <SystemInit+0x28>)
 8005a9e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005aa2:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005aa4:	bf00      	nop
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	e000ed00 	.word	0xe000ed00

08005ab4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b08e      	sub	sp, #56	; 0x38
 8005ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005aba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005abe:	2200      	movs	r2, #0
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	605a      	str	r2, [r3, #4]
 8005ac4:	609a      	str	r2, [r3, #8]
 8005ac6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ac8:	f107 031c 	add.w	r3, r7, #28
 8005acc:	2200      	movs	r2, #0
 8005ace:	601a      	str	r2, [r3, #0]
 8005ad0:	605a      	str	r2, [r3, #4]
 8005ad2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005ad4:	463b      	mov	r3, r7
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	601a      	str	r2, [r3, #0]
 8005ada:	605a      	str	r2, [r3, #4]
 8005adc:	609a      	str	r2, [r3, #8]
 8005ade:	60da      	str	r2, [r3, #12]
 8005ae0:	611a      	str	r2, [r3, #16]
 8005ae2:	615a      	str	r2, [r3, #20]
 8005ae4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005ae6:	4b38      	ldr	r3, [pc, #224]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005ae8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005aec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005aee:	4b36      	ldr	r3, [pc, #216]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005af0:	2200      	movs	r2, #0
 8005af2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8005af4:	4b34      	ldr	r3, [pc, #208]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005af6:	2220      	movs	r2, #32
 8005af8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4250;
 8005afa:	4b33      	ldr	r3, [pc, #204]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005afc:	f241 029a 	movw	r2, #4250	; 0x109a
 8005b00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b02:	4b31      	ldr	r3, [pc, #196]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b08:	4b2f      	ldr	r3, [pc, #188]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005b0a:	2280      	movs	r2, #128	; 0x80
 8005b0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005b0e:	482e      	ldr	r0, [pc, #184]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005b10:	f004 fbd2 	bl	800a2b8 <HAL_TIM_Base_Init>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d001      	beq.n	8005b1e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8005b1a:	f7ff f92e 	bl	8004d7a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b22:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005b24:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005b28:	4619      	mov	r1, r3
 8005b2a:	4827      	ldr	r0, [pc, #156]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005b2c:	f005 f89c 	bl	800ac68 <HAL_TIM_ConfigClockSource>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d001      	beq.n	8005b3a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8005b36:	f7ff f920 	bl	8004d7a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005b3a:	4823      	ldr	r0, [pc, #140]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005b3c:	f004 fc8c 	bl	800a458 <HAL_TIM_PWM_Init>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d001      	beq.n	8005b4a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8005b46:	f7ff f918 	bl	8004d7a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005b52:	f107 031c 	add.w	r3, r7, #28
 8005b56:	4619      	mov	r1, r3
 8005b58:	481b      	ldr	r0, [pc, #108]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005b5a:	f005 fe61 	bl	800b820 <HAL_TIMEx_MasterConfigSynchronization>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d001      	beq.n	8005b68 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8005b64:	f7ff f909 	bl	8004d7a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005b68:	2360      	movs	r3, #96	; 0x60
 8005b6a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8005b70:	2302      	movs	r3, #2
 8005b72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005b74:	2304      	movs	r3, #4
 8005b76:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005b78:	463b      	mov	r3, r7
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	4812      	ldr	r0, [pc, #72]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005b80:	f004 ff5e 	bl	800aa40 <HAL_TIM_PWM_ConfigChannel>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d001      	beq.n	8005b8e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8005b8a:	f7ff f8f6 	bl	8004d7a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005b8e:	463b      	mov	r3, r7
 8005b90:	2204      	movs	r2, #4
 8005b92:	4619      	mov	r1, r3
 8005b94:	480c      	ldr	r0, [pc, #48]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005b96:	f004 ff53 	bl	800aa40 <HAL_TIM_PWM_ConfigChannel>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d001      	beq.n	8005ba4 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8005ba0:	f7ff f8eb 	bl	8004d7a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005ba4:	463b      	mov	r3, r7
 8005ba6:	2208      	movs	r2, #8
 8005ba8:	4619      	mov	r1, r3
 8005baa:	4807      	ldr	r0, [pc, #28]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005bac:	f004 ff48 	bl	800aa40 <HAL_TIM_PWM_ConfigChannel>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8005bb6:	f7ff f8e0 	bl	8004d7a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005bba:	4803      	ldr	r0, [pc, #12]	; (8005bc8 <MX_TIM2_Init+0x114>)
 8005bbc:	f000 f82a 	bl	8005c14 <HAL_TIM_MspPostInit>

}
 8005bc0:	bf00      	nop
 8005bc2:	3738      	adds	r7, #56	; 0x38
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	20009344 	.word	0x20009344

08005bcc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bdc:	d113      	bne.n	8005c06 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005bde:	4b0c      	ldr	r3, [pc, #48]	; (8005c10 <HAL_TIM_Base_MspInit+0x44>)
 8005be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005be2:	4a0b      	ldr	r2, [pc, #44]	; (8005c10 <HAL_TIM_Base_MspInit+0x44>)
 8005be4:	f043 0301 	orr.w	r3, r3, #1
 8005be8:	6593      	str	r3, [r2, #88]	; 0x58
 8005bea:	4b09      	ldr	r3, [pc, #36]	; (8005c10 <HAL_TIM_Base_MspInit+0x44>)
 8005bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	60fb      	str	r3, [r7, #12]
 8005bf4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	2100      	movs	r1, #0
 8005bfa:	201c      	movs	r0, #28
 8005bfc:	f001 fe61 	bl	80078c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005c00:	201c      	movs	r0, #28
 8005c02:	f001 fe78 	bl	80078f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8005c06:	bf00      	nop
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	40021000 	.word	0x40021000

08005c14 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b088      	sub	sp, #32
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c1c:	f107 030c 	add.w	r3, r7, #12
 8005c20:	2200      	movs	r2, #0
 8005c22:	601a      	str	r2, [r3, #0]
 8005c24:	605a      	str	r2, [r3, #4]
 8005c26:	609a      	str	r2, [r3, #8]
 8005c28:	60da      	str	r2, [r3, #12]
 8005c2a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c34:	d11c      	bne.n	8005c70 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c36:	4b10      	ldr	r3, [pc, #64]	; (8005c78 <HAL_TIM_MspPostInit+0x64>)
 8005c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c3a:	4a0f      	ldr	r2, [pc, #60]	; (8005c78 <HAL_TIM_MspPostInit+0x64>)
 8005c3c:	f043 0301 	orr.w	r3, r3, #1
 8005c40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c42:	4b0d      	ldr	r3, [pc, #52]	; (8005c78 <HAL_TIM_MspPostInit+0x64>)
 8005c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c46:	f003 0301 	and.w	r3, r3, #1
 8005c4a:	60bb      	str	r3, [r7, #8]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8005c4e:	2307      	movs	r3, #7
 8005c50:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c52:	2302      	movs	r3, #2
 8005c54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c56:	2300      	movs	r3, #0
 8005c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c62:	f107 030c 	add.w	r3, r7, #12
 8005c66:	4619      	mov	r1, r3
 8005c68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c6c:	f002 fd42 	bl	80086f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005c70:	bf00      	nop
 8005c72:	3720      	adds	r7, #32
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	40021000 	.word	0x40021000

08005c7c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005c80:	4b22      	ldr	r3, [pc, #136]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005c82:	4a23      	ldr	r2, [pc, #140]	; (8005d10 <MX_USART3_UART_Init+0x94>)
 8005c84:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005c86:	4b21      	ldr	r3, [pc, #132]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005c88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005c8c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005c8e:	4b1f      	ldr	r3, [pc, #124]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005c90:	2200      	movs	r2, #0
 8005c92:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005c94:	4b1d      	ldr	r3, [pc, #116]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005c96:	2200      	movs	r2, #0
 8005c98:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005c9a:	4b1c      	ldr	r3, [pc, #112]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005ca0:	4b1a      	ldr	r3, [pc, #104]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005ca2:	220c      	movs	r2, #12
 8005ca4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ca6:	4b19      	ldr	r3, [pc, #100]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005ca8:	2200      	movs	r2, #0
 8005caa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005cac:	4b17      	ldr	r3, [pc, #92]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005cb2:	4b16      	ldr	r3, [pc, #88]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005cb8:	4b14      	ldr	r3, [pc, #80]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005cba:	2200      	movs	r2, #0
 8005cbc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005cbe:	4b13      	ldr	r3, [pc, #76]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005cc4:	4811      	ldr	r0, [pc, #68]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005cc6:	f005 fe87 	bl	800b9d8 <HAL_UART_Init>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d001      	beq.n	8005cd4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8005cd0:	f7ff f853 	bl	8004d7a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005cd4:	2100      	movs	r1, #0
 8005cd6:	480d      	ldr	r0, [pc, #52]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005cd8:	f007 fe29 	bl	800d92e <HAL_UARTEx_SetTxFifoThreshold>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d001      	beq.n	8005ce6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8005ce2:	f7ff f84a 	bl	8004d7a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005ce6:	2100      	movs	r1, #0
 8005ce8:	4808      	ldr	r0, [pc, #32]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005cea:	f007 fe5e 	bl	800d9aa <HAL_UARTEx_SetRxFifoThreshold>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d001      	beq.n	8005cf8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8005cf4:	f7ff f841 	bl	8004d7a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005cf8:	4804      	ldr	r0, [pc, #16]	; (8005d0c <MX_USART3_UART_Init+0x90>)
 8005cfa:	f007 fddf 	bl	800d8bc <HAL_UARTEx_DisableFifoMode>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d001      	beq.n	8005d08 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8005d04:	f7ff f839 	bl	8004d7a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005d08:	bf00      	nop
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	20009390 	.word	0x20009390
 8005d10:	40004800 	.word	0x40004800

08005d14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b09e      	sub	sp, #120	; 0x78
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d1c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005d20:	2200      	movs	r2, #0
 8005d22:	601a      	str	r2, [r3, #0]
 8005d24:	605a      	str	r2, [r3, #4]
 8005d26:	609a      	str	r2, [r3, #8]
 8005d28:	60da      	str	r2, [r3, #12]
 8005d2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005d2c:	f107 0310 	add.w	r3, r7, #16
 8005d30:	2254      	movs	r2, #84	; 0x54
 8005d32:	2100      	movs	r1, #0
 8005d34:	4618      	mov	r0, r3
 8005d36:	f007 ff05 	bl	800db44 <memset>
  if(uartHandle->Instance==USART3)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a23      	ldr	r2, [pc, #140]	; (8005dcc <HAL_UART_MspInit+0xb8>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d13e      	bne.n	8005dc2 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005d44:	2304      	movs	r3, #4
 8005d46:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005d4c:	f107 0310 	add.w	r3, r7, #16
 8005d50:	4618      	mov	r0, r3
 8005d52:	f003 fc41 	bl	80095d8 <HAL_RCCEx_PeriphCLKConfig>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005d5c:	f7ff f80d 	bl	8004d7a <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005d60:	4b1b      	ldr	r3, [pc, #108]	; (8005dd0 <HAL_UART_MspInit+0xbc>)
 8005d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d64:	4a1a      	ldr	r2, [pc, #104]	; (8005dd0 <HAL_UART_MspInit+0xbc>)
 8005d66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d6a:	6593      	str	r3, [r2, #88]	; 0x58
 8005d6c:	4b18      	ldr	r3, [pc, #96]	; (8005dd0 <HAL_UART_MspInit+0xbc>)
 8005d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d74:	60fb      	str	r3, [r7, #12]
 8005d76:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d78:	4b15      	ldr	r3, [pc, #84]	; (8005dd0 <HAL_UART_MspInit+0xbc>)
 8005d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d7c:	4a14      	ldr	r2, [pc, #80]	; (8005dd0 <HAL_UART_MspInit+0xbc>)
 8005d7e:	f043 0304 	orr.w	r3, r3, #4
 8005d82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d84:	4b12      	ldr	r3, [pc, #72]	; (8005dd0 <HAL_UART_MspInit+0xbc>)
 8005d86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d88:	f003 0304 	and.w	r3, r3, #4
 8005d8c:	60bb      	str	r3, [r7, #8]
 8005d8e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005d90:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005d94:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d96:	2302      	movs	r3, #2
 8005d98:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005da2:	2307      	movs	r3, #7
 8005da4:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005da6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005daa:	4619      	mov	r1, r3
 8005dac:	4809      	ldr	r0, [pc, #36]	; (8005dd4 <HAL_UART_MspInit+0xc0>)
 8005dae:	f002 fca1 	bl	80086f4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005db2:	2200      	movs	r2, #0
 8005db4:	2100      	movs	r1, #0
 8005db6:	2027      	movs	r0, #39	; 0x27
 8005db8:	f001 fd83 	bl	80078c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005dbc:	2027      	movs	r0, #39	; 0x27
 8005dbe:	f001 fd9a 	bl	80078f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005dc2:	bf00      	nop
 8005dc4:	3778      	adds	r7, #120	; 0x78
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	40004800 	.word	0x40004800
 8005dd0:	40021000 	.word	0x40021000
 8005dd4:	48000800 	.word	0x48000800

08005dd8 <__io_putchar>:
  /* USER CODE END USART3_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, 0xffff);
 8005de0:	1d39      	adds	r1, r7, #4
 8005de2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005de6:	2201      	movs	r2, #1
 8005de8:	4803      	ldr	r0, [pc, #12]	; (8005df8 <__io_putchar+0x20>)
 8005dea:	f005 fe45 	bl	800ba78 <HAL_UART_Transmit>
return 0;
 8005dee:	2300      	movs	r3, #0
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	3708      	adds	r7, #8
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}
 8005df8:	20009390 	.word	0x20009390

08005dfc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart3, (uint8_t *)Serial2RxBuffer, 1);
 8005e04:	2201      	movs	r2, #1
 8005e06:	4904      	ldr	r1, [pc, #16]	; (8005e18 <HAL_UART_RxCpltCallback+0x1c>)
 8005e08:	4804      	ldr	r0, [pc, #16]	; (8005e1c <HAL_UART_RxCpltCallback+0x20>)
 8005e0a:	f005 fecb 	bl	800bba4 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005e0e:	bf00      	nop
 8005e10:	3708      	adds	r7, #8
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	20009274 	.word	0x20009274
 8005e1c:	20009390 	.word	0x20009390

08005e20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005e20:	480d      	ldr	r0, [pc, #52]	; (8005e58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005e22:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005e24:	480d      	ldr	r0, [pc, #52]	; (8005e5c <LoopForever+0x6>)
  ldr r1, =_edata
 8005e26:	490e      	ldr	r1, [pc, #56]	; (8005e60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005e28:	4a0e      	ldr	r2, [pc, #56]	; (8005e64 <LoopForever+0xe>)
  movs r3, #0
 8005e2a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005e2c:	e002      	b.n	8005e34 <LoopCopyDataInit>

08005e2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e32:	3304      	adds	r3, #4

08005e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e38:	d3f9      	bcc.n	8005e2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e3a:	4a0b      	ldr	r2, [pc, #44]	; (8005e68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005e3c:	4c0b      	ldr	r4, [pc, #44]	; (8005e6c <LoopForever+0x16>)
  movs r3, #0
 8005e3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e40:	e001      	b.n	8005e46 <LoopFillZerobss>

08005e42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e44:	3204      	adds	r2, #4

08005e46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e48:	d3fb      	bcc.n	8005e42 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005e4a:	f7ff fe1d 	bl	8005a88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005e4e:	f007 fe47 	bl	800dae0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005e52:	f7fe fc7d 	bl	8004750 <main>

08005e56 <LoopForever>:

LoopForever:
    b LoopForever
 8005e56:	e7fe      	b.n	8005e56 <LoopForever>
  ldr   r0, =_estack
 8005e58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005e5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e60:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8005e64:	08014210 	.word	0x08014210
  ldr r2, =_sbss
 8005e68:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8005e6c:	20009434 	.word	0x20009434

08005e70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005e70:	e7fe      	b.n	8005e70 <ADC1_2_IRQHandler>

08005e72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b082      	sub	sp, #8
 8005e76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e7c:	2003      	movs	r0, #3
 8005e7e:	f001 fd15 	bl	80078ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005e82:	2000      	movs	r0, #0
 8005e84:	f000 f80e 	bl	8005ea4 <HAL_InitTick>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d002      	beq.n	8005e94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	71fb      	strb	r3, [r7, #7]
 8005e92:	e001      	b.n	8005e98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005e94:	f7ff fc74 	bl	8005780 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005e98:	79fb      	ldrb	r3, [r7, #7]

}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3708      	adds	r7, #8
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
	...

08005ea4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005eac:	2300      	movs	r3, #0
 8005eae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005eb0:	4b16      	ldr	r3, [pc, #88]	; (8005f0c <HAL_InitTick+0x68>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d022      	beq.n	8005efe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005eb8:	4b15      	ldr	r3, [pc, #84]	; (8005f10 <HAL_InitTick+0x6c>)
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	4b13      	ldr	r3, [pc, #76]	; (8005f0c <HAL_InitTick+0x68>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005ec4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f001 fd20 	bl	8007912 <HAL_SYSTICK_Config>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d10f      	bne.n	8005ef8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b0f      	cmp	r3, #15
 8005edc:	d809      	bhi.n	8005ef2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ede:	2200      	movs	r2, #0
 8005ee0:	6879      	ldr	r1, [r7, #4]
 8005ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ee6:	f001 fcec 	bl	80078c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005eea:	4a0a      	ldr	r2, [pc, #40]	; (8005f14 <HAL_InitTick+0x70>)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6013      	str	r3, [r2, #0]
 8005ef0:	e007      	b.n	8005f02 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	73fb      	strb	r3, [r7, #15]
 8005ef6:	e004      	b.n	8005f02 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	73fb      	strb	r3, [r7, #15]
 8005efc:	e001      	b.n	8005f02 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	20000008 	.word	0x20000008
 8005f10:	20000000 	.word	0x20000000
 8005f14:	20000004 	.word	0x20000004

08005f18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005f1c:	4b05      	ldr	r3, [pc, #20]	; (8005f34 <HAL_IncTick+0x1c>)
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	4b05      	ldr	r3, [pc, #20]	; (8005f38 <HAL_IncTick+0x20>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4413      	add	r3, r2
 8005f26:	4a03      	ldr	r2, [pc, #12]	; (8005f34 <HAL_IncTick+0x1c>)
 8005f28:	6013      	str	r3, [r2, #0]
}
 8005f2a:	bf00      	nop
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr
 8005f34:	20009420 	.word	0x20009420
 8005f38:	20000008 	.word	0x20000008

08005f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8005f40:	4b03      	ldr	r3, [pc, #12]	; (8005f50 <HAL_GetTick+0x14>)
 8005f42:	681b      	ldr	r3, [r3, #0]
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	20009420 	.word	0x20009420

08005f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f5c:	f7ff ffee 	bl	8005f3c <HAL_GetTick>
 8005f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6c:	d004      	beq.n	8005f78 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f6e:	4b09      	ldr	r3, [pc, #36]	; (8005f94 <HAL_Delay+0x40>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	4413      	add	r3, r2
 8005f76:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005f78:	bf00      	nop
 8005f7a:	f7ff ffdf 	bl	8005f3c <HAL_GetTick>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d8f7      	bhi.n	8005f7a <HAL_Delay+0x26>
  {
  }
}
 8005f8a:	bf00      	nop
 8005f8c:	bf00      	nop
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	20000008 	.word	0x20000008

08005f98 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	431a      	orrs	r2, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	609a      	str	r2, [r3, #8]
}
 8005fb2:	bf00      	nop
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b083      	sub	sp, #12
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
 8005fc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	431a      	orrs	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	609a      	str	r2, [r3, #8]
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006000:	b480      	push	{r7}
 8006002:	b087      	sub	sp, #28
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	607a      	str	r2, [r7, #4]
 800600c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	3360      	adds	r3, #96	; 0x60
 8006012:	461a      	mov	r2, r3
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	4413      	add	r3, r2
 800601a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	4b08      	ldr	r3, [pc, #32]	; (8006044 <LL_ADC_SetOffset+0x44>)
 8006022:	4013      	ands	r3, r2
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800602a:	683a      	ldr	r2, [r7, #0]
 800602c:	430a      	orrs	r2, r1
 800602e:	4313      	orrs	r3, r2
 8006030:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006038:	bf00      	nop
 800603a:	371c      	adds	r7, #28
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr
 8006044:	03fff000 	.word	0x03fff000

08006048 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006048:	b480      	push	{r7}
 800604a:	b085      	sub	sp, #20
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	3360      	adds	r3, #96	; 0x60
 8006056:	461a      	mov	r2, r3
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	4413      	add	r3, r2
 800605e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8006068:	4618      	mov	r0, r3
 800606a:	3714      	adds	r7, #20
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr

08006074 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006074:	b480      	push	{r7}
 8006076:	b087      	sub	sp, #28
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	3360      	adds	r3, #96	; 0x60
 8006084:	461a      	mov	r2, r3
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	4413      	add	r3, r2
 800608c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	431a      	orrs	r2, r3
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800609e:	bf00      	nop
 80060a0:	371c      	adds	r7, #28
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr

080060aa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80060aa:	b480      	push	{r7}
 80060ac:	b087      	sub	sp, #28
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	60f8      	str	r0, [r7, #12]
 80060b2:	60b9      	str	r1, [r7, #8]
 80060b4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	3360      	adds	r3, #96	; 0x60
 80060ba:	461a      	mov	r2, r3
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	4413      	add	r3, r2
 80060c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	431a      	orrs	r2, r3
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80060d4:	bf00      	nop
 80060d6:	371c      	adds	r7, #28
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b087      	sub	sp, #28
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	3360      	adds	r3, #96	; 0x60
 80060f0:	461a      	mov	r2, r3
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	4413      	add	r3, r2
 80060f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	431a      	orrs	r2, r3
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800610a:	bf00      	nop
 800610c:	371c      	adds	r7, #28
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006116:	b480      	push	{r7}
 8006118:	b083      	sub	sp, #12
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
 800611e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	695b      	ldr	r3, [r3, #20]
 8006124:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	431a      	orrs	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	615a      	str	r2, [r3, #20]
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800614c:	2b00      	cmp	r3, #0
 800614e:	d101      	bne.n	8006154 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006150:	2301      	movs	r3, #1
 8006152:	e000      	b.n	8006156 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	370c      	adds	r7, #12
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr

08006162 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006162:	b480      	push	{r7}
 8006164:	b087      	sub	sp, #28
 8006166:	af00      	add	r7, sp, #0
 8006168:	60f8      	str	r0, [r7, #12]
 800616a:	60b9      	str	r1, [r7, #8]
 800616c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	3330      	adds	r3, #48	; 0x30
 8006172:	461a      	mov	r2, r3
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	0a1b      	lsrs	r3, r3, #8
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	f003 030c 	and.w	r3, r3, #12
 800617e:	4413      	add	r3, r2
 8006180:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	f003 031f 	and.w	r3, r3, #31
 800618c:	211f      	movs	r1, #31
 800618e:	fa01 f303 	lsl.w	r3, r1, r3
 8006192:	43db      	mvns	r3, r3
 8006194:	401a      	ands	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	0e9b      	lsrs	r3, r3, #26
 800619a:	f003 011f 	and.w	r1, r3, #31
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	f003 031f 	and.w	r3, r3, #31
 80061a4:	fa01 f303 	lsl.w	r3, r1, r3
 80061a8:	431a      	orrs	r2, r3
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80061ae:	bf00      	nop
 80061b0:	371c      	adds	r7, #28
 80061b2:	46bd      	mov	sp, r7
 80061b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b8:	4770      	bx	lr

080061ba <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80061ba:	b480      	push	{r7}
 80061bc:	b087      	sub	sp, #28
 80061be:	af00      	add	r7, sp, #0
 80061c0:	60f8      	str	r0, [r7, #12]
 80061c2:	60b9      	str	r1, [r7, #8]
 80061c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	3314      	adds	r3, #20
 80061ca:	461a      	mov	r2, r3
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	0e5b      	lsrs	r3, r3, #25
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	f003 0304 	and.w	r3, r3, #4
 80061d6:	4413      	add	r3, r2
 80061d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	0d1b      	lsrs	r3, r3, #20
 80061e2:	f003 031f 	and.w	r3, r3, #31
 80061e6:	2107      	movs	r1, #7
 80061e8:	fa01 f303 	lsl.w	r3, r1, r3
 80061ec:	43db      	mvns	r3, r3
 80061ee:	401a      	ands	r2, r3
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	0d1b      	lsrs	r3, r3, #20
 80061f4:	f003 031f 	and.w	r3, r3, #31
 80061f8:	6879      	ldr	r1, [r7, #4]
 80061fa:	fa01 f303 	lsl.w	r3, r1, r3
 80061fe:	431a      	orrs	r2, r3
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006204:	bf00      	nop
 8006206:	371c      	adds	r7, #28
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr

08006210 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006210:	b480      	push	{r7}
 8006212:	b085      	sub	sp, #20
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a0f      	ldr	r2, [pc, #60]	; (800625c <LL_ADC_SetChannelSingleDiff+0x4c>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d10a      	bne.n	800623a <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006230:	431a      	orrs	r2, r3
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8006238:	e00a      	b.n	8006250 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006246:	43db      	mvns	r3, r3
 8006248:	401a      	ands	r2, r3
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8006250:	bf00      	nop
 8006252:	3714      	adds	r7, #20
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr
 800625c:	407f0000 	.word	0x407f0000

08006260 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	f003 031f 	and.w	r3, r3, #31
}
 8006270:	4618      	mov	r0, r3
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800628c:	4618      	mov	r0, r3
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80062a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	6093      	str	r3, [r2, #8]
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062d0:	d101      	bne.n	80062d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e000      	b.n	80062d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80062f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80062f8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800631c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006320:	d101      	bne.n	8006326 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006322:	2301      	movs	r3, #1
 8006324:	e000      	b.n	8006328 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006344:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006348:	f043 0201 	orr.w	r2, r3, #1
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006350:	bf00      	nop
 8006352:	370c      	adds	r7, #12
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	f003 0301 	and.w	r3, r3, #1
 800636c:	2b01      	cmp	r3, #1
 800636e:	d101      	bne.n	8006374 <LL_ADC_IsEnabled+0x18>
 8006370:	2301      	movs	r3, #1
 8006372:	e000      	b.n	8006376 <LL_ADC_IsEnabled+0x1a>
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006382:	b480      	push	{r7}
 8006384:	b083      	sub	sp, #12
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006392:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006396:	f043 0204 	orr.w	r2, r3, #4
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr

080063aa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80063aa:	b480      	push	{r7}
 80063ac:	b083      	sub	sp, #12
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f003 0304 	and.w	r3, r3, #4
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	d101      	bne.n	80063c2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80063be:	2301      	movs	r3, #1
 80063c0:	e000      	b.n	80063c4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	f003 0308 	and.w	r3, r3, #8
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d101      	bne.n	80063e8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80063e4:	2301      	movs	r3, #1
 80063e6:	e000      	b.n	80063ea <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	370c      	adds	r7, #12
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr
	...

080063f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80063f8:	b590      	push	{r4, r7, lr}
 80063fa:	b089      	sub	sp, #36	; 0x24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006400:	2300      	movs	r3, #0
 8006402:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006404:	2300      	movs	r3, #0
 8006406:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e1af      	b.n	8006772 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800641c:	2b00      	cmp	r3, #0
 800641e:	d109      	bne.n	8006434 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f7fb f833 	bl	800148c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4618      	mov	r0, r3
 800643a:	f7ff ff3f 	bl	80062bc <LL_ADC_IsDeepPowerDownEnabled>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d004      	beq.n	800644e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4618      	mov	r0, r3
 800644a:	f7ff ff25 	bl	8006298 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4618      	mov	r0, r3
 8006454:	f7ff ff5a 	bl	800630c <LL_ADC_IsInternalRegulatorEnabled>
 8006458:	4603      	mov	r3, r0
 800645a:	2b00      	cmp	r3, #0
 800645c:	d115      	bne.n	800648a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4618      	mov	r0, r3
 8006464:	f7ff ff3e 	bl	80062e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006468:	4b9f      	ldr	r3, [pc, #636]	; (80066e8 <HAL_ADC_Init+0x2f0>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	099b      	lsrs	r3, r3, #6
 800646e:	4a9f      	ldr	r2, [pc, #636]	; (80066ec <HAL_ADC_Init+0x2f4>)
 8006470:	fba2 2303 	umull	r2, r3, r2, r3
 8006474:	099b      	lsrs	r3, r3, #6
 8006476:	3301      	adds	r3, #1
 8006478:	005b      	lsls	r3, r3, #1
 800647a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800647c:	e002      	b.n	8006484 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	3b01      	subs	r3, #1
 8006482:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1f9      	bne.n	800647e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4618      	mov	r0, r3
 8006490:	f7ff ff3c 	bl	800630c <LL_ADC_IsInternalRegulatorEnabled>
 8006494:	4603      	mov	r3, r0
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10d      	bne.n	80064b6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800649e:	f043 0210 	orr.w	r2, r3, #16
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064aa:	f043 0201 	orr.w	r2, r3, #1
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7ff ff75 	bl	80063aa <LL_ADC_REG_IsConversionOngoing>
 80064c0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064c6:	f003 0310 	and.w	r3, r3, #16
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f040 8148 	bne.w	8006760 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	f040 8144 	bne.w	8006760 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064dc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80064e0:	f043 0202 	orr.w	r2, r3, #2
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4618      	mov	r0, r3
 80064ee:	f7ff ff35 	bl	800635c <LL_ADC_IsEnabled>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d141      	bne.n	800657c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006500:	d004      	beq.n	800650c <HAL_ADC_Init+0x114>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a7a      	ldr	r2, [pc, #488]	; (80066f0 <HAL_ADC_Init+0x2f8>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d10f      	bne.n	800652c <HAL_ADC_Init+0x134>
 800650c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006510:	f7ff ff24 	bl	800635c <LL_ADC_IsEnabled>
 8006514:	4604      	mov	r4, r0
 8006516:	4876      	ldr	r0, [pc, #472]	; (80066f0 <HAL_ADC_Init+0x2f8>)
 8006518:	f7ff ff20 	bl	800635c <LL_ADC_IsEnabled>
 800651c:	4603      	mov	r3, r0
 800651e:	4323      	orrs	r3, r4
 8006520:	2b00      	cmp	r3, #0
 8006522:	bf0c      	ite	eq
 8006524:	2301      	moveq	r3, #1
 8006526:	2300      	movne	r3, #0
 8006528:	b2db      	uxtb	r3, r3
 800652a:	e012      	b.n	8006552 <HAL_ADC_Init+0x15a>
 800652c:	4871      	ldr	r0, [pc, #452]	; (80066f4 <HAL_ADC_Init+0x2fc>)
 800652e:	f7ff ff15 	bl	800635c <LL_ADC_IsEnabled>
 8006532:	4604      	mov	r4, r0
 8006534:	4870      	ldr	r0, [pc, #448]	; (80066f8 <HAL_ADC_Init+0x300>)
 8006536:	f7ff ff11 	bl	800635c <LL_ADC_IsEnabled>
 800653a:	4603      	mov	r3, r0
 800653c:	431c      	orrs	r4, r3
 800653e:	486f      	ldr	r0, [pc, #444]	; (80066fc <HAL_ADC_Init+0x304>)
 8006540:	f7ff ff0c 	bl	800635c <LL_ADC_IsEnabled>
 8006544:	4603      	mov	r3, r0
 8006546:	4323      	orrs	r3, r4
 8006548:	2b00      	cmp	r3, #0
 800654a:	bf0c      	ite	eq
 800654c:	2301      	moveq	r3, #1
 800654e:	2300      	movne	r3, #0
 8006550:	b2db      	uxtb	r3, r3
 8006552:	2b00      	cmp	r3, #0
 8006554:	d012      	beq.n	800657c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800655e:	d004      	beq.n	800656a <HAL_ADC_Init+0x172>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a62      	ldr	r2, [pc, #392]	; (80066f0 <HAL_ADC_Init+0x2f8>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d101      	bne.n	800656e <HAL_ADC_Init+0x176>
 800656a:	4a65      	ldr	r2, [pc, #404]	; (8006700 <HAL_ADC_Init+0x308>)
 800656c:	e000      	b.n	8006570 <HAL_ADC_Init+0x178>
 800656e:	4a65      	ldr	r2, [pc, #404]	; (8006704 <HAL_ADC_Init+0x30c>)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	4619      	mov	r1, r3
 8006576:	4610      	mov	r0, r2
 8006578:	f7ff fd0e 	bl	8005f98 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	7f5b      	ldrb	r3, [r3, #29]
 8006580:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006586:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800658c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8006592:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800659a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800659c:	4313      	orrs	r3, r2
 800659e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d106      	bne.n	80065b8 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ae:	3b01      	subs	r3, #1
 80065b0:	045b      	lsls	r3, r3, #17
 80065b2:	69ba      	ldr	r2, [r7, #24]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d009      	beq.n	80065d4 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065cc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80065ce:	69ba      	ldr	r2, [r7, #24]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68da      	ldr	r2, [r3, #12]
 80065da:	4b4b      	ldr	r3, [pc, #300]	; (8006708 <HAL_ADC_Init+0x310>)
 80065dc:	4013      	ands	r3, r2
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	6812      	ldr	r2, [r2, #0]
 80065e2:	69b9      	ldr	r1, [r7, #24]
 80065e4:	430b      	orrs	r3, r1
 80065e6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4618      	mov	r0, r3
 8006604:	f7ff fed1 	bl	80063aa <LL_ADC_REG_IsConversionOngoing>
 8006608:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4618      	mov	r0, r3
 8006610:	f7ff fede 	bl	80063d0 <LL_ADC_INJ_IsConversionOngoing>
 8006614:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d17f      	bne.n	800671c <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d17c      	bne.n	800671c <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006626:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800662e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006630:	4313      	orrs	r3, r2
 8006632:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800663e:	f023 0302 	bic.w	r3, r3, #2
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	6812      	ldr	r2, [r2, #0]
 8006646:	69b9      	ldr	r1, [r7, #24]
 8006648:	430b      	orrs	r3, r1
 800664a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d017      	beq.n	8006684 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	691a      	ldr	r2, [r3, #16]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006662:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800666c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006670:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	6911      	ldr	r1, [r2, #16]
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	6812      	ldr	r2, [r2, #0]
 800667c:	430b      	orrs	r3, r1
 800667e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8006682:	e013      	b.n	80066ac <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	691a      	ldr	r2, [r3, #16]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006692:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	6812      	ldr	r2, [r2, #0]
 80066a0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80066a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80066a8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d12a      	bne.n	800670c <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80066c0:	f023 0304 	bic.w	r3, r3, #4
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80066cc:	4311      	orrs	r1, r2
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80066d2:	4311      	orrs	r1, r2
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80066d8:	430a      	orrs	r2, r1
 80066da:	431a      	orrs	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f042 0201 	orr.w	r2, r2, #1
 80066e4:	611a      	str	r2, [r3, #16]
 80066e6:	e019      	b.n	800671c <HAL_ADC_Init+0x324>
 80066e8:	20000000 	.word	0x20000000
 80066ec:	053e2d63 	.word	0x053e2d63
 80066f0:	50000100 	.word	0x50000100
 80066f4:	50000400 	.word	0x50000400
 80066f8:	50000500 	.word	0x50000500
 80066fc:	50000600 	.word	0x50000600
 8006700:	50000300 	.word	0x50000300
 8006704:	50000700 	.word	0x50000700
 8006708:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	691a      	ldr	r2, [r3, #16]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f022 0201 	bic.w	r2, r2, #1
 800671a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	695b      	ldr	r3, [r3, #20]
 8006720:	2b01      	cmp	r3, #1
 8006722:	d10c      	bne.n	800673e <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800672a:	f023 010f 	bic.w	r1, r3, #15
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a1b      	ldr	r3, [r3, #32]
 8006732:	1e5a      	subs	r2, r3, #1
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	430a      	orrs	r2, r1
 800673a:	631a      	str	r2, [r3, #48]	; 0x30
 800673c:	e007      	b.n	800674e <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f022 020f 	bic.w	r2, r2, #15
 800674c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006752:	f023 0303 	bic.w	r3, r3, #3
 8006756:	f043 0201 	orr.w	r2, r3, #1
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	65da      	str	r2, [r3, #92]	; 0x5c
 800675e:	e007      	b.n	8006770 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006764:	f043 0210 	orr.w	r2, r3, #16
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006770:	7ffb      	ldrb	r3, [r7, #31]
}
 8006772:	4618      	mov	r0, r3
 8006774:	3724      	adds	r7, #36	; 0x24
 8006776:	46bd      	mov	sp, r7
 8006778:	bd90      	pop	{r4, r7, pc}
 800677a:	bf00      	nop

0800677c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b086      	sub	sp, #24
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800678c:	d004      	beq.n	8006798 <HAL_ADC_Start+0x1c>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a67      	ldr	r2, [pc, #412]	; (8006930 <HAL_ADC_Start+0x1b4>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d101      	bne.n	800679c <HAL_ADC_Start+0x20>
 8006798:	4b66      	ldr	r3, [pc, #408]	; (8006934 <HAL_ADC_Start+0x1b8>)
 800679a:	e000      	b.n	800679e <HAL_ADC_Start+0x22>
 800679c:	4b66      	ldr	r3, [pc, #408]	; (8006938 <HAL_ADC_Start+0x1bc>)
 800679e:	4618      	mov	r0, r3
 80067a0:	f7ff fd5e 	bl	8006260 <LL_ADC_GetMultimode>
 80067a4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4618      	mov	r0, r3
 80067ac:	f7ff fdfd 	bl	80063aa <LL_ADC_REG_IsConversionOngoing>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f040 80b4 	bne.w	8006920 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d101      	bne.n	80067c6 <HAL_ADC_Start+0x4a>
 80067c2:	2302      	movs	r3, #2
 80067c4:	e0af      	b.n	8006926 <HAL_ADC_Start+0x1aa>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 fe0c 	bl	80073ec <ADC_Enable>
 80067d4:	4603      	mov	r3, r0
 80067d6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80067d8:	7dfb      	ldrb	r3, [r7, #23]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	f040 809b 	bne.w	8006916 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80067e8:	f023 0301 	bic.w	r3, r3, #1
 80067ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a4d      	ldr	r2, [pc, #308]	; (8006930 <HAL_ADC_Start+0x1b4>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d009      	beq.n	8006812 <HAL_ADC_Start+0x96>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a4e      	ldr	r2, [pc, #312]	; (800693c <HAL_ADC_Start+0x1c0>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d002      	beq.n	800680e <HAL_ADC_Start+0x92>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	e003      	b.n	8006816 <HAL_ADC_Start+0x9a>
 800680e:	4b4c      	ldr	r3, [pc, #304]	; (8006940 <HAL_ADC_Start+0x1c4>)
 8006810:	e001      	b.n	8006816 <HAL_ADC_Start+0x9a>
 8006812:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	6812      	ldr	r2, [r2, #0]
 800681a:	4293      	cmp	r3, r2
 800681c:	d002      	beq.n	8006824 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d105      	bne.n	8006830 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006828:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006834:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800683c:	d106      	bne.n	800684c <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006842:	f023 0206 	bic.w	r2, r3, #6
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	661a      	str	r2, [r3, #96]	; 0x60
 800684a:	e002      	b.n	8006852 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	221c      	movs	r2, #28
 8006858:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a32      	ldr	r2, [pc, #200]	; (8006930 <HAL_ADC_Start+0x1b4>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d009      	beq.n	8006880 <HAL_ADC_Start+0x104>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a32      	ldr	r2, [pc, #200]	; (800693c <HAL_ADC_Start+0x1c0>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d002      	beq.n	800687c <HAL_ADC_Start+0x100>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	e003      	b.n	8006884 <HAL_ADC_Start+0x108>
 800687c:	4b30      	ldr	r3, [pc, #192]	; (8006940 <HAL_ADC_Start+0x1c4>)
 800687e:	e001      	b.n	8006884 <HAL_ADC_Start+0x108>
 8006880:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	6812      	ldr	r2, [r2, #0]
 8006888:	4293      	cmp	r3, r2
 800688a:	d008      	beq.n	800689e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d005      	beq.n	800689e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	2b05      	cmp	r3, #5
 8006896:	d002      	beq.n	800689e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	2b09      	cmp	r3, #9
 800689c:	d114      	bne.n	80068c8 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d007      	beq.n	80068bc <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80068b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4618      	mov	r0, r3
 80068c2:	f7ff fd5e 	bl	8006382 <LL_ADC_REG_StartConversion>
 80068c6:	e02d      	b.n	8006924 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068cc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a15      	ldr	r2, [pc, #84]	; (8006930 <HAL_ADC_Start+0x1b4>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d009      	beq.n	80068f2 <HAL_ADC_Start+0x176>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a16      	ldr	r2, [pc, #88]	; (800693c <HAL_ADC_Start+0x1c0>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d002      	beq.n	80068ee <HAL_ADC_Start+0x172>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	e003      	b.n	80068f6 <HAL_ADC_Start+0x17a>
 80068ee:	4b14      	ldr	r3, [pc, #80]	; (8006940 <HAL_ADC_Start+0x1c4>)
 80068f0:	e001      	b.n	80068f6 <HAL_ADC_Start+0x17a>
 80068f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80068f6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006900:	2b00      	cmp	r3, #0
 8006902:	d00f      	beq.n	8006924 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006908:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800690c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	65da      	str	r2, [r3, #92]	; 0x5c
 8006914:	e006      	b.n	8006924 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800691e:	e001      	b.n	8006924 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006920:	2302      	movs	r3, #2
 8006922:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006924:	7dfb      	ldrb	r3, [r7, #23]
}
 8006926:	4618      	mov	r0, r3
 8006928:	3718      	adds	r7, #24
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	50000100 	.word	0x50000100
 8006934:	50000300 	.word	0x50000300
 8006938:	50000700 	.word	0x50000700
 800693c:	50000500 	.word	0x50000500
 8006940:	50000400 	.word	0x50000400

08006944 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b088      	sub	sp, #32
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006956:	d004      	beq.n	8006962 <HAL_ADC_PollForConversion+0x1e>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a77      	ldr	r2, [pc, #476]	; (8006b3c <HAL_ADC_PollForConversion+0x1f8>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d101      	bne.n	8006966 <HAL_ADC_PollForConversion+0x22>
 8006962:	4b77      	ldr	r3, [pc, #476]	; (8006b40 <HAL_ADC_PollForConversion+0x1fc>)
 8006964:	e000      	b.n	8006968 <HAL_ADC_PollForConversion+0x24>
 8006966:	4b77      	ldr	r3, [pc, #476]	; (8006b44 <HAL_ADC_PollForConversion+0x200>)
 8006968:	4618      	mov	r0, r3
 800696a:	f7ff fc79 	bl	8006260 <LL_ADC_GetMultimode>
 800696e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	2b08      	cmp	r3, #8
 8006976:	d102      	bne.n	800697e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006978:	2308      	movs	r3, #8
 800697a:	61fb      	str	r3, [r7, #28]
 800697c:	e037      	b.n	80069ee <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d005      	beq.n	8006990 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	2b05      	cmp	r3, #5
 8006988:	d002      	beq.n	8006990 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	2b09      	cmp	r3, #9
 800698e:	d111      	bne.n	80069b4 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	f003 0301 	and.w	r3, r3, #1
 800699a:	2b00      	cmp	r3, #0
 800699c:	d007      	beq.n	80069ae <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069a2:	f043 0220 	orr.w	r2, r3, #32
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e0c1      	b.n	8006b32 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80069ae:	2304      	movs	r3, #4
 80069b0:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80069b2:	e01c      	b.n	80069ee <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80069bc:	d004      	beq.n	80069c8 <HAL_ADC_PollForConversion+0x84>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a5e      	ldr	r2, [pc, #376]	; (8006b3c <HAL_ADC_PollForConversion+0x1f8>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d101      	bne.n	80069cc <HAL_ADC_PollForConversion+0x88>
 80069c8:	4b5d      	ldr	r3, [pc, #372]	; (8006b40 <HAL_ADC_PollForConversion+0x1fc>)
 80069ca:	e000      	b.n	80069ce <HAL_ADC_PollForConversion+0x8a>
 80069cc:	4b5d      	ldr	r3, [pc, #372]	; (8006b44 <HAL_ADC_PollForConversion+0x200>)
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7ff fc54 	bl	800627c <LL_ADC_GetMultiDMATransfer>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d007      	beq.n	80069ea <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069de:	f043 0220 	orr.w	r2, r3, #32
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e0a3      	b.n	8006b32 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80069ea:	2304      	movs	r3, #4
 80069ec:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80069ee:	f7ff faa5 	bl	8005f3c <HAL_GetTick>
 80069f2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80069f4:	e021      	b.n	8006a3a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fc:	d01d      	beq.n	8006a3a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80069fe:	f7ff fa9d 	bl	8005f3c <HAL_GetTick>
 8006a02:	4602      	mov	r2, r0
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	1ad3      	subs	r3, r2, r3
 8006a08:	683a      	ldr	r2, [r7, #0]
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d302      	bcc.n	8006a14 <HAL_ADC_PollForConversion+0xd0>
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d112      	bne.n	8006a3a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d10b      	bne.n	8006a3a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a26:	f043 0204 	orr.w	r2, r3, #4
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e07b      	b.n	8006b32 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	4013      	ands	r3, r2
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d0d6      	beq.n	80069f6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a4c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f7ff fb6f 	bl	800613c <LL_ADC_REG_IsTriggerSourceSWStart>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d01c      	beq.n	8006a9e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	7f5b      	ldrb	r3, [r3, #29]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d118      	bne.n	8006a9e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 0308 	and.w	r3, r3, #8
 8006a76:	2b08      	cmp	r3, #8
 8006a78:	d111      	bne.n	8006a9e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d105      	bne.n	8006a9e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a96:	f043 0201 	orr.w	r2, r3, #1
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a26      	ldr	r2, [pc, #152]	; (8006b3c <HAL_ADC_PollForConversion+0x1f8>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d009      	beq.n	8006abc <HAL_ADC_PollForConversion+0x178>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a26      	ldr	r2, [pc, #152]	; (8006b48 <HAL_ADC_PollForConversion+0x204>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d002      	beq.n	8006ab8 <HAL_ADC_PollForConversion+0x174>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	e003      	b.n	8006ac0 <HAL_ADC_PollForConversion+0x17c>
 8006ab8:	4b24      	ldr	r3, [pc, #144]	; (8006b4c <HAL_ADC_PollForConversion+0x208>)
 8006aba:	e001      	b.n	8006ac0 <HAL_ADC_PollForConversion+0x17c>
 8006abc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	6812      	ldr	r2, [r2, #0]
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d008      	beq.n	8006ada <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d005      	beq.n	8006ada <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	2b05      	cmp	r3, #5
 8006ad2:	d002      	beq.n	8006ada <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	2b09      	cmp	r3, #9
 8006ad8:	d104      	bne.n	8006ae4 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	61bb      	str	r3, [r7, #24]
 8006ae2:	e014      	b.n	8006b0e <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a14      	ldr	r2, [pc, #80]	; (8006b3c <HAL_ADC_PollForConversion+0x1f8>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d009      	beq.n	8006b02 <HAL_ADC_PollForConversion+0x1be>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a15      	ldr	r2, [pc, #84]	; (8006b48 <HAL_ADC_PollForConversion+0x204>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d002      	beq.n	8006afe <HAL_ADC_PollForConversion+0x1ba>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	e003      	b.n	8006b06 <HAL_ADC_PollForConversion+0x1c2>
 8006afe:	4b13      	ldr	r3, [pc, #76]	; (8006b4c <HAL_ADC_PollForConversion+0x208>)
 8006b00:	e001      	b.n	8006b06 <HAL_ADC_PollForConversion+0x1c2>
 8006b02:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006b06:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	2b08      	cmp	r3, #8
 8006b12:	d104      	bne.n	8006b1e <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2208      	movs	r2, #8
 8006b1a:	601a      	str	r2, [r3, #0]
 8006b1c:	e008      	b.n	8006b30 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d103      	bne.n	8006b30 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	220c      	movs	r2, #12
 8006b2e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3720      	adds	r7, #32
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	50000100 	.word	0x50000100
 8006b40:	50000300 	.word	0x50000300
 8006b44:	50000700 	.word	0x50000700
 8006b48:	50000500 	.word	0x50000500
 8006b4c:	50000400 	.word	0x50000400

08006b50 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	370c      	adds	r7, #12
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
	...

08006b6c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b0b6      	sub	sp, #216	; 0xd8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b76:	2300      	movs	r3, #0
 8006b78:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d102      	bne.n	8006b90 <HAL_ADC_ConfigChannel+0x24>
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	f000 bc13 	b.w	80073b6 <HAL_ADC_ConfigChannel+0x84a>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7ff fc04 	bl	80063aa <LL_ADC_REG_IsConversionOngoing>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	f040 83f3 	bne.w	8007390 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6818      	ldr	r0, [r3, #0]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	6859      	ldr	r1, [r3, #4]
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	f7ff fad3 	bl	8006162 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f7ff fbf2 	bl	80063aa <LL_ADC_REG_IsConversionOngoing>
 8006bc6:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7ff fbfe 	bl	80063d0 <LL_ADC_INJ_IsConversionOngoing>
 8006bd4:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006bd8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f040 81d9 	bne.w	8006f94 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006be2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f040 81d4 	bne.w	8006f94 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006bf4:	d10f      	bne.n	8006c16 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6818      	ldr	r0, [r3, #0]
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	4619      	mov	r1, r3
 8006c02:	f7ff fada 	bl	80061ba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f7ff fa81 	bl	8006116 <LL_ADC_SetSamplingTimeCommonConfig>
 8006c14:	e00e      	b.n	8006c34 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6818      	ldr	r0, [r3, #0]
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	6819      	ldr	r1, [r3, #0]
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	461a      	mov	r2, r3
 8006c24:	f7ff fac9 	bl	80061ba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2100      	movs	r1, #0
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7ff fa71 	bl	8006116 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	695a      	ldr	r2, [r3, #20]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	08db      	lsrs	r3, r3, #3
 8006c40:	f003 0303 	and.w	r3, r3, #3
 8006c44:	005b      	lsls	r3, r3, #1
 8006c46:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	691b      	ldr	r3, [r3, #16]
 8006c52:	2b04      	cmp	r3, #4
 8006c54:	d022      	beq.n	8006c9c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6818      	ldr	r0, [r3, #0]
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	6919      	ldr	r1, [r3, #16]
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c66:	f7ff f9cb 	bl	8006000 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6818      	ldr	r0, [r3, #0]
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	6919      	ldr	r1, [r3, #16]
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	461a      	mov	r2, r3
 8006c78:	f7ff fa17 	bl	80060aa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6818      	ldr	r0, [r3, #0]
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	6919      	ldr	r1, [r3, #16]
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	7f1b      	ldrb	r3, [r3, #28]
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d102      	bne.n	8006c92 <HAL_ADC_ConfigChannel+0x126>
 8006c8c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c90:	e000      	b.n	8006c94 <HAL_ADC_ConfigChannel+0x128>
 8006c92:	2300      	movs	r3, #0
 8006c94:	461a      	mov	r2, r3
 8006c96:	f7ff fa23 	bl	80060e0 <LL_ADC_SetOffsetSaturation>
 8006c9a:	e17b      	b.n	8006f94 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7ff f9d0 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d10a      	bne.n	8006cc8 <HAL_ADC_ConfigChannel+0x15c>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2100      	movs	r1, #0
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f7ff f9c5 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	0e9b      	lsrs	r3, r3, #26
 8006cc2:	f003 021f 	and.w	r2, r3, #31
 8006cc6:	e01e      	b.n	8006d06 <HAL_ADC_ConfigChannel+0x19a>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	2100      	movs	r1, #0
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7ff f9ba 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cda:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006cde:	fa93 f3a3 	rbit	r3, r3
 8006ce2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006ce6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006cea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006cee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d101      	bne.n	8006cfa <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8006cf6:	2320      	movs	r3, #32
 8006cf8:	e004      	b.n	8006d04 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8006cfa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006cfe:	fab3 f383 	clz	r3, r3
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d105      	bne.n	8006d1e <HAL_ADC_ConfigChannel+0x1b2>
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	0e9b      	lsrs	r3, r3, #26
 8006d18:	f003 031f 	and.w	r3, r3, #31
 8006d1c:	e018      	b.n	8006d50 <HAL_ADC_ConfigChannel+0x1e4>
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d26:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006d2a:	fa93 f3a3 	rbit	r3, r3
 8006d2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8006d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006d36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8006d3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d101      	bne.n	8006d46 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8006d42:	2320      	movs	r3, #32
 8006d44:	e004      	b.n	8006d50 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8006d46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006d4a:	fab3 f383 	clz	r3, r3
 8006d4e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d106      	bne.n	8006d62 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	2100      	movs	r1, #0
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f7ff f989 	bl	8006074 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2101      	movs	r1, #1
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f7ff f96d 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d10a      	bne.n	8006d8e <HAL_ADC_ConfigChannel+0x222>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2101      	movs	r1, #1
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7ff f962 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006d84:	4603      	mov	r3, r0
 8006d86:	0e9b      	lsrs	r3, r3, #26
 8006d88:	f003 021f 	and.w	r2, r3, #31
 8006d8c:	e01e      	b.n	8006dcc <HAL_ADC_ConfigChannel+0x260>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2101      	movs	r1, #1
 8006d94:	4618      	mov	r0, r3
 8006d96:	f7ff f957 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006da0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006da4:	fa93 f3a3 	rbit	r3, r3
 8006da8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8006dac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006db0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8006db4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d101      	bne.n	8006dc0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8006dbc:	2320      	movs	r3, #32
 8006dbe:	e004      	b.n	8006dca <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8006dc0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006dc4:	fab3 f383 	clz	r3, r3
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d105      	bne.n	8006de4 <HAL_ADC_ConfigChannel+0x278>
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	0e9b      	lsrs	r3, r3, #26
 8006dde:	f003 031f 	and.w	r3, r3, #31
 8006de2:	e018      	b.n	8006e16 <HAL_ADC_ConfigChannel+0x2aa>
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006df0:	fa93 f3a3 	rbit	r3, r3
 8006df4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8006df8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006dfc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8006e00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d101      	bne.n	8006e0c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8006e08:	2320      	movs	r3, #32
 8006e0a:	e004      	b.n	8006e16 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8006e0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006e10:	fab3 f383 	clz	r3, r3
 8006e14:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d106      	bne.n	8006e28 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	2101      	movs	r1, #1
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7ff f926 	bl	8006074 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2102      	movs	r1, #2
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7ff f90a 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006e34:	4603      	mov	r3, r0
 8006e36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d10a      	bne.n	8006e54 <HAL_ADC_ConfigChannel+0x2e8>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2102      	movs	r1, #2
 8006e44:	4618      	mov	r0, r3
 8006e46:	f7ff f8ff 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	0e9b      	lsrs	r3, r3, #26
 8006e4e:	f003 021f 	and.w	r2, r3, #31
 8006e52:	e01e      	b.n	8006e92 <HAL_ADC_ConfigChannel+0x326>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	2102      	movs	r1, #2
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f7ff f8f4 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006e60:	4603      	mov	r3, r0
 8006e62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006e6a:	fa93 f3a3 	rbit	r3, r3
 8006e6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8006e72:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006e76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006e7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d101      	bne.n	8006e86 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8006e82:	2320      	movs	r3, #32
 8006e84:	e004      	b.n	8006e90 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8006e86:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e8a:	fab3 f383 	clz	r3, r3
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d105      	bne.n	8006eaa <HAL_ADC_ConfigChannel+0x33e>
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	0e9b      	lsrs	r3, r3, #26
 8006ea4:	f003 031f 	and.w	r3, r3, #31
 8006ea8:	e016      	b.n	8006ed8 <HAL_ADC_ConfigChannel+0x36c>
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eb2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006eb6:	fa93 f3a3 	rbit	r3, r3
 8006eba:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006ebc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006ebe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8006ec2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d101      	bne.n	8006ece <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8006eca:	2320      	movs	r3, #32
 8006ecc:	e004      	b.n	8006ed8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8006ece:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ed2:	fab3 f383 	clz	r3, r3
 8006ed6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d106      	bne.n	8006eea <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	2102      	movs	r1, #2
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7ff f8c5 	bl	8006074 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2103      	movs	r1, #3
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7ff f8a9 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d10a      	bne.n	8006f16 <HAL_ADC_ConfigChannel+0x3aa>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2103      	movs	r1, #3
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7ff f89e 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	0e9b      	lsrs	r3, r3, #26
 8006f10:	f003 021f 	and.w	r2, r3, #31
 8006f14:	e017      	b.n	8006f46 <HAL_ADC_ConfigChannel+0x3da>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2103      	movs	r1, #3
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f7ff f893 	bl	8006048 <LL_ADC_GetOffsetChannel>
 8006f22:	4603      	mov	r3, r0
 8006f24:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f28:	fa93 f3a3 	rbit	r3, r3
 8006f2c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8006f2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006f30:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8006f32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d101      	bne.n	8006f3c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8006f38:	2320      	movs	r3, #32
 8006f3a:	e003      	b.n	8006f44 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8006f3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f3e:	fab3 f383 	clz	r3, r3
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d105      	bne.n	8006f5e <HAL_ADC_ConfigChannel+0x3f2>
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	0e9b      	lsrs	r3, r3, #26
 8006f58:	f003 031f 	and.w	r3, r3, #31
 8006f5c:	e011      	b.n	8006f82 <HAL_ADC_ConfigChannel+0x416>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006f66:	fa93 f3a3 	rbit	r3, r3
 8006f6a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006f6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006f6e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006f70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d101      	bne.n	8006f7a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8006f76:	2320      	movs	r3, #32
 8006f78:	e003      	b.n	8006f82 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8006f7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f7c:	fab3 f383 	clz	r3, r3
 8006f80:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d106      	bne.n	8006f94 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	2103      	movs	r1, #3
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7ff f870 	bl	8006074 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7ff f9df 	bl	800635c <LL_ADC_IsEnabled>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f040 813d 	bne.w	8007220 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6818      	ldr	r0, [r3, #0]
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	6819      	ldr	r1, [r3, #0]
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	f7ff f92c 	bl	8006210 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	68db      	ldr	r3, [r3, #12]
 8006fbc:	4aa2      	ldr	r2, [pc, #648]	; (8007248 <HAL_ADC_ConfigChannel+0x6dc>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	f040 812e 	bne.w	8007220 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d10b      	bne.n	8006fec <HAL_ADC_ConfigChannel+0x480>
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	0e9b      	lsrs	r3, r3, #26
 8006fda:	3301      	adds	r3, #1
 8006fdc:	f003 031f 	and.w	r3, r3, #31
 8006fe0:	2b09      	cmp	r3, #9
 8006fe2:	bf94      	ite	ls
 8006fe4:	2301      	movls	r3, #1
 8006fe6:	2300      	movhi	r3, #0
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	e019      	b.n	8007020 <HAL_ADC_ConfigChannel+0x4b4>
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ff4:	fa93 f3a3 	rbit	r3, r3
 8006ff8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006ffa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ffc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006ffe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007000:	2b00      	cmp	r3, #0
 8007002:	d101      	bne.n	8007008 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8007004:	2320      	movs	r3, #32
 8007006:	e003      	b.n	8007010 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8007008:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800700a:	fab3 f383 	clz	r3, r3
 800700e:	b2db      	uxtb	r3, r3
 8007010:	3301      	adds	r3, #1
 8007012:	f003 031f 	and.w	r3, r3, #31
 8007016:	2b09      	cmp	r3, #9
 8007018:	bf94      	ite	ls
 800701a:	2301      	movls	r3, #1
 800701c:	2300      	movhi	r3, #0
 800701e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007020:	2b00      	cmp	r3, #0
 8007022:	d079      	beq.n	8007118 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800702c:	2b00      	cmp	r3, #0
 800702e:	d107      	bne.n	8007040 <HAL_ADC_ConfigChannel+0x4d4>
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	0e9b      	lsrs	r3, r3, #26
 8007036:	3301      	adds	r3, #1
 8007038:	069b      	lsls	r3, r3, #26
 800703a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800703e:	e015      	b.n	800706c <HAL_ADC_ConfigChannel+0x500>
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007046:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007048:	fa93 f3a3 	rbit	r3, r3
 800704c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800704e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007050:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8007052:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007054:	2b00      	cmp	r3, #0
 8007056:	d101      	bne.n	800705c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8007058:	2320      	movs	r3, #32
 800705a:	e003      	b.n	8007064 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800705c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800705e:	fab3 f383 	clz	r3, r3
 8007062:	b2db      	uxtb	r3, r3
 8007064:	3301      	adds	r3, #1
 8007066:	069b      	lsls	r3, r3, #26
 8007068:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007074:	2b00      	cmp	r3, #0
 8007076:	d109      	bne.n	800708c <HAL_ADC_ConfigChannel+0x520>
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	0e9b      	lsrs	r3, r3, #26
 800707e:	3301      	adds	r3, #1
 8007080:	f003 031f 	and.w	r3, r3, #31
 8007084:	2101      	movs	r1, #1
 8007086:	fa01 f303 	lsl.w	r3, r1, r3
 800708a:	e017      	b.n	80070bc <HAL_ADC_ConfigChannel+0x550>
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007092:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007094:	fa93 f3a3 	rbit	r3, r3
 8007098:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800709a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800709c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800709e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d101      	bne.n	80070a8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80070a4:	2320      	movs	r3, #32
 80070a6:	e003      	b.n	80070b0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80070a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070aa:	fab3 f383 	clz	r3, r3
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	3301      	adds	r3, #1
 80070b2:	f003 031f 	and.w	r3, r3, #31
 80070b6:	2101      	movs	r1, #1
 80070b8:	fa01 f303 	lsl.w	r3, r1, r3
 80070bc:	ea42 0103 	orr.w	r1, r2, r3
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d10a      	bne.n	80070e2 <HAL_ADC_ConfigChannel+0x576>
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	0e9b      	lsrs	r3, r3, #26
 80070d2:	3301      	adds	r3, #1
 80070d4:	f003 021f 	and.w	r2, r3, #31
 80070d8:	4613      	mov	r3, r2
 80070da:	005b      	lsls	r3, r3, #1
 80070dc:	4413      	add	r3, r2
 80070de:	051b      	lsls	r3, r3, #20
 80070e0:	e018      	b.n	8007114 <HAL_ADC_ConfigChannel+0x5a8>
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ea:	fa93 f3a3 	rbit	r3, r3
 80070ee:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80070f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80070f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d101      	bne.n	80070fe <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80070fa:	2320      	movs	r3, #32
 80070fc:	e003      	b.n	8007106 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80070fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007100:	fab3 f383 	clz	r3, r3
 8007104:	b2db      	uxtb	r3, r3
 8007106:	3301      	adds	r3, #1
 8007108:	f003 021f 	and.w	r2, r3, #31
 800710c:	4613      	mov	r3, r2
 800710e:	005b      	lsls	r3, r3, #1
 8007110:	4413      	add	r3, r2
 8007112:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007114:	430b      	orrs	r3, r1
 8007116:	e07e      	b.n	8007216 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007120:	2b00      	cmp	r3, #0
 8007122:	d107      	bne.n	8007134 <HAL_ADC_ConfigChannel+0x5c8>
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	0e9b      	lsrs	r3, r3, #26
 800712a:	3301      	adds	r3, #1
 800712c:	069b      	lsls	r3, r3, #26
 800712e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007132:	e015      	b.n	8007160 <HAL_ADC_ConfigChannel+0x5f4>
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800713a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800713c:	fa93 f3a3 	rbit	r3, r3
 8007140:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8007142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007144:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8007146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007148:	2b00      	cmp	r3, #0
 800714a:	d101      	bne.n	8007150 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800714c:	2320      	movs	r3, #32
 800714e:	e003      	b.n	8007158 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8007150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007152:	fab3 f383 	clz	r3, r3
 8007156:	b2db      	uxtb	r3, r3
 8007158:	3301      	adds	r3, #1
 800715a:	069b      	lsls	r3, r3, #26
 800715c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007168:	2b00      	cmp	r3, #0
 800716a:	d109      	bne.n	8007180 <HAL_ADC_ConfigChannel+0x614>
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	0e9b      	lsrs	r3, r3, #26
 8007172:	3301      	adds	r3, #1
 8007174:	f003 031f 	and.w	r3, r3, #31
 8007178:	2101      	movs	r1, #1
 800717a:	fa01 f303 	lsl.w	r3, r1, r3
 800717e:	e017      	b.n	80071b0 <HAL_ADC_ConfigChannel+0x644>
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007186:	6a3b      	ldr	r3, [r7, #32]
 8007188:	fa93 f3a3 	rbit	r3, r3
 800718c:	61fb      	str	r3, [r7, #28]
  return result;
 800718e:	69fb      	ldr	r3, [r7, #28]
 8007190:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8007192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007194:	2b00      	cmp	r3, #0
 8007196:	d101      	bne.n	800719c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8007198:	2320      	movs	r3, #32
 800719a:	e003      	b.n	80071a4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800719c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719e:	fab3 f383 	clz	r3, r3
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	3301      	adds	r3, #1
 80071a6:	f003 031f 	and.w	r3, r3, #31
 80071aa:	2101      	movs	r1, #1
 80071ac:	fa01 f303 	lsl.w	r3, r1, r3
 80071b0:	ea42 0103 	orr.w	r1, r2, r3
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d10d      	bne.n	80071dc <HAL_ADC_ConfigChannel+0x670>
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	0e9b      	lsrs	r3, r3, #26
 80071c6:	3301      	adds	r3, #1
 80071c8:	f003 021f 	and.w	r2, r3, #31
 80071cc:	4613      	mov	r3, r2
 80071ce:	005b      	lsls	r3, r3, #1
 80071d0:	4413      	add	r3, r2
 80071d2:	3b1e      	subs	r3, #30
 80071d4:	051b      	lsls	r3, r3, #20
 80071d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80071da:	e01b      	b.n	8007214 <HAL_ADC_ConfigChannel+0x6a8>
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	fa93 f3a3 	rbit	r3, r3
 80071e8:	613b      	str	r3, [r7, #16]
  return result;
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d101      	bne.n	80071f8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80071f4:	2320      	movs	r3, #32
 80071f6:	e003      	b.n	8007200 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80071f8:	69bb      	ldr	r3, [r7, #24]
 80071fa:	fab3 f383 	clz	r3, r3
 80071fe:	b2db      	uxtb	r3, r3
 8007200:	3301      	adds	r3, #1
 8007202:	f003 021f 	and.w	r2, r3, #31
 8007206:	4613      	mov	r3, r2
 8007208:	005b      	lsls	r3, r3, #1
 800720a:	4413      	add	r3, r2
 800720c:	3b1e      	subs	r3, #30
 800720e:	051b      	lsls	r3, r3, #20
 8007210:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007214:	430b      	orrs	r3, r1
 8007216:	683a      	ldr	r2, [r7, #0]
 8007218:	6892      	ldr	r2, [r2, #8]
 800721a:	4619      	mov	r1, r3
 800721c:	f7fe ffcd 	bl	80061ba <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	4b09      	ldr	r3, [pc, #36]	; (800724c <HAL_ADC_ConfigChannel+0x6e0>)
 8007226:	4013      	ands	r3, r2
 8007228:	2b00      	cmp	r3, #0
 800722a:	f000 80be 	beq.w	80073aa <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007236:	d004      	beq.n	8007242 <HAL_ADC_ConfigChannel+0x6d6>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a04      	ldr	r2, [pc, #16]	; (8007250 <HAL_ADC_ConfigChannel+0x6e4>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d10a      	bne.n	8007258 <HAL_ADC_ConfigChannel+0x6ec>
 8007242:	4b04      	ldr	r3, [pc, #16]	; (8007254 <HAL_ADC_ConfigChannel+0x6e8>)
 8007244:	e009      	b.n	800725a <HAL_ADC_ConfigChannel+0x6ee>
 8007246:	bf00      	nop
 8007248:	407f0000 	.word	0x407f0000
 800724c:	80080000 	.word	0x80080000
 8007250:	50000100 	.word	0x50000100
 8007254:	50000300 	.word	0x50000300
 8007258:	4b59      	ldr	r3, [pc, #356]	; (80073c0 <HAL_ADC_ConfigChannel+0x854>)
 800725a:	4618      	mov	r0, r3
 800725c:	f7fe fec2 	bl	8005fe4 <LL_ADC_GetCommonPathInternalCh>
 8007260:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a56      	ldr	r2, [pc, #344]	; (80073c4 <HAL_ADC_ConfigChannel+0x858>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d004      	beq.n	8007278 <HAL_ADC_ConfigChannel+0x70c>
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a55      	ldr	r2, [pc, #340]	; (80073c8 <HAL_ADC_ConfigChannel+0x85c>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d13a      	bne.n	80072ee <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007278:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800727c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007280:	2b00      	cmp	r3, #0
 8007282:	d134      	bne.n	80072ee <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800728c:	d005      	beq.n	800729a <HAL_ADC_ConfigChannel+0x72e>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a4e      	ldr	r2, [pc, #312]	; (80073cc <HAL_ADC_ConfigChannel+0x860>)
 8007294:	4293      	cmp	r3, r2
 8007296:	f040 8085 	bne.w	80073a4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072a2:	d004      	beq.n	80072ae <HAL_ADC_ConfigChannel+0x742>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a49      	ldr	r2, [pc, #292]	; (80073d0 <HAL_ADC_ConfigChannel+0x864>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d101      	bne.n	80072b2 <HAL_ADC_ConfigChannel+0x746>
 80072ae:	4a49      	ldr	r2, [pc, #292]	; (80073d4 <HAL_ADC_ConfigChannel+0x868>)
 80072b0:	e000      	b.n	80072b4 <HAL_ADC_ConfigChannel+0x748>
 80072b2:	4a43      	ldr	r2, [pc, #268]	; (80073c0 <HAL_ADC_ConfigChannel+0x854>)
 80072b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80072b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80072bc:	4619      	mov	r1, r3
 80072be:	4610      	mov	r0, r2
 80072c0:	f7fe fe7d 	bl	8005fbe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80072c4:	4b44      	ldr	r3, [pc, #272]	; (80073d8 <HAL_ADC_ConfigChannel+0x86c>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	099b      	lsrs	r3, r3, #6
 80072ca:	4a44      	ldr	r2, [pc, #272]	; (80073dc <HAL_ADC_ConfigChannel+0x870>)
 80072cc:	fba2 2303 	umull	r2, r3, r2, r3
 80072d0:	099b      	lsrs	r3, r3, #6
 80072d2:	1c5a      	adds	r2, r3, #1
 80072d4:	4613      	mov	r3, r2
 80072d6:	005b      	lsls	r3, r3, #1
 80072d8:	4413      	add	r3, r2
 80072da:	009b      	lsls	r3, r3, #2
 80072dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80072de:	e002      	b.n	80072e6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	3b01      	subs	r3, #1
 80072e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d1f9      	bne.n	80072e0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80072ec:	e05a      	b.n	80073a4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a3b      	ldr	r2, [pc, #236]	; (80073e0 <HAL_ADC_ConfigChannel+0x874>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d125      	bne.n	8007344 <HAL_ADC_ConfigChannel+0x7d8>
 80072f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80072fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007300:	2b00      	cmp	r3, #0
 8007302:	d11f      	bne.n	8007344 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a31      	ldr	r2, [pc, #196]	; (80073d0 <HAL_ADC_ConfigChannel+0x864>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d104      	bne.n	8007318 <HAL_ADC_ConfigChannel+0x7ac>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a34      	ldr	r2, [pc, #208]	; (80073e4 <HAL_ADC_ConfigChannel+0x878>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d047      	beq.n	80073a8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007320:	d004      	beq.n	800732c <HAL_ADC_ConfigChannel+0x7c0>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a2a      	ldr	r2, [pc, #168]	; (80073d0 <HAL_ADC_ConfigChannel+0x864>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d101      	bne.n	8007330 <HAL_ADC_ConfigChannel+0x7c4>
 800732c:	4a29      	ldr	r2, [pc, #164]	; (80073d4 <HAL_ADC_ConfigChannel+0x868>)
 800732e:	e000      	b.n	8007332 <HAL_ADC_ConfigChannel+0x7c6>
 8007330:	4a23      	ldr	r2, [pc, #140]	; (80073c0 <HAL_ADC_ConfigChannel+0x854>)
 8007332:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007336:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800733a:	4619      	mov	r1, r3
 800733c:	4610      	mov	r0, r2
 800733e:	f7fe fe3e 	bl	8005fbe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007342:	e031      	b.n	80073a8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a27      	ldr	r2, [pc, #156]	; (80073e8 <HAL_ADC_ConfigChannel+0x87c>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d12d      	bne.n	80073aa <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800734e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007356:	2b00      	cmp	r3, #0
 8007358:	d127      	bne.n	80073aa <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a1c      	ldr	r2, [pc, #112]	; (80073d0 <HAL_ADC_ConfigChannel+0x864>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d022      	beq.n	80073aa <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800736c:	d004      	beq.n	8007378 <HAL_ADC_ConfigChannel+0x80c>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a17      	ldr	r2, [pc, #92]	; (80073d0 <HAL_ADC_ConfigChannel+0x864>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d101      	bne.n	800737c <HAL_ADC_ConfigChannel+0x810>
 8007378:	4a16      	ldr	r2, [pc, #88]	; (80073d4 <HAL_ADC_ConfigChannel+0x868>)
 800737a:	e000      	b.n	800737e <HAL_ADC_ConfigChannel+0x812>
 800737c:	4a10      	ldr	r2, [pc, #64]	; (80073c0 <HAL_ADC_ConfigChannel+0x854>)
 800737e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007382:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007386:	4619      	mov	r1, r3
 8007388:	4610      	mov	r0, r2
 800738a:	f7fe fe18 	bl	8005fbe <LL_ADC_SetCommonPathInternalCh>
 800738e:	e00c      	b.n	80073aa <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007394:	f043 0220 	orr.w	r2, r3, #32
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80073a2:	e002      	b.n	80073aa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80073a4:	bf00      	nop
 80073a6:	e000      	b.n	80073aa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80073a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80073b2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	37d8      	adds	r7, #216	; 0xd8
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	50000700 	.word	0x50000700
 80073c4:	c3210000 	.word	0xc3210000
 80073c8:	90c00010 	.word	0x90c00010
 80073cc:	50000600 	.word	0x50000600
 80073d0:	50000100 	.word	0x50000100
 80073d4:	50000300 	.word	0x50000300
 80073d8:	20000000 	.word	0x20000000
 80073dc:	053e2d63 	.word	0x053e2d63
 80073e0:	c7520000 	.word	0xc7520000
 80073e4:	50000500 	.word	0x50000500
 80073e8:	cb840000 	.word	0xcb840000

080073ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4618      	mov	r0, r3
 80073fa:	f7fe ffaf 	bl	800635c <LL_ADC_IsEnabled>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d14d      	bne.n	80074a0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	689a      	ldr	r2, [r3, #8]
 800740a:	4b28      	ldr	r3, [pc, #160]	; (80074ac <ADC_Enable+0xc0>)
 800740c:	4013      	ands	r3, r2
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00d      	beq.n	800742e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007416:	f043 0210 	orr.w	r2, r3, #16
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007422:	f043 0201 	orr.w	r2, r3, #1
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e039      	b.n	80074a2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4618      	mov	r0, r3
 8007434:	f7fe ff7e 	bl	8006334 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007438:	f7fe fd80 	bl	8005f3c <HAL_GetTick>
 800743c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800743e:	e028      	b.n	8007492 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4618      	mov	r0, r3
 8007446:	f7fe ff89 	bl	800635c <LL_ADC_IsEnabled>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d104      	bne.n	800745a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4618      	mov	r0, r3
 8007456:	f7fe ff6d 	bl	8006334 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800745a:	f7fe fd6f 	bl	8005f3c <HAL_GetTick>
 800745e:	4602      	mov	r2, r0
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	1ad3      	subs	r3, r2, r3
 8007464:	2b02      	cmp	r3, #2
 8007466:	d914      	bls.n	8007492 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 0301 	and.w	r3, r3, #1
 8007472:	2b01      	cmp	r3, #1
 8007474:	d00d      	beq.n	8007492 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800747a:	f043 0210 	orr.w	r2, r3, #16
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007486:	f043 0201 	orr.w	r2, r3, #1
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e007      	b.n	80074a2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0301 	and.w	r3, r3, #1
 800749c:	2b01      	cmp	r3, #1
 800749e:	d1cf      	bne.n	8007440 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80074a0:	2300      	movs	r3, #0
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3710      	adds	r7, #16
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	8000003f 	.word	0x8000003f

080074b0 <LL_ADC_IsEnabled>:
{
 80074b0:	b480      	push	{r7}
 80074b2:	b083      	sub	sp, #12
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d101      	bne.n	80074c8 <LL_ADC_IsEnabled+0x18>
 80074c4:	2301      	movs	r3, #1
 80074c6:	e000      	b.n	80074ca <LL_ADC_IsEnabled+0x1a>
 80074c8:	2300      	movs	r3, #0
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	370c      	adds	r7, #12
 80074ce:	46bd      	mov	sp, r7
 80074d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d4:	4770      	bx	lr

080074d6 <LL_ADC_REG_IsConversionOngoing>:
{
 80074d6:	b480      	push	{r7}
 80074d8:	b083      	sub	sp, #12
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	f003 0304 	and.w	r3, r3, #4
 80074e6:	2b04      	cmp	r3, #4
 80074e8:	d101      	bne.n	80074ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80074ea:	2301      	movs	r3, #1
 80074ec:	e000      	b.n	80074f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80074ee:	2300      	movs	r3, #0
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80074fc:	b590      	push	{r4, r7, lr}
 80074fe:	b0a1      	sub	sp, #132	; 0x84
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007506:	2300      	movs	r3, #0
 8007508:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8007512:	2b01      	cmp	r3, #1
 8007514:	d101      	bne.n	800751a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007516:	2302      	movs	r3, #2
 8007518:	e0e7      	b.n	80076ea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8007522:	2300      	movs	r3, #0
 8007524:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8007526:	2300      	movs	r3, #0
 8007528:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007532:	d102      	bne.n	800753a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007534:	4b6f      	ldr	r3, [pc, #444]	; (80076f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007536:	60bb      	str	r3, [r7, #8]
 8007538:	e009      	b.n	800754e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a6e      	ldr	r2, [pc, #440]	; (80076f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d102      	bne.n	800754a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8007544:	4b6d      	ldr	r3, [pc, #436]	; (80076fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007546:	60bb      	str	r3, [r7, #8]
 8007548:	e001      	b.n	800754e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800754a:	2300      	movs	r3, #0
 800754c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10b      	bne.n	800756c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007558:	f043 0220 	orr.w	r2, r3, #32
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8007568:	2301      	movs	r3, #1
 800756a:	e0be      	b.n	80076ea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	4618      	mov	r0, r3
 8007570:	f7ff ffb1 	bl	80074d6 <LL_ADC_REG_IsConversionOngoing>
 8007574:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4618      	mov	r0, r3
 800757c:	f7ff ffab 	bl	80074d6 <LL_ADC_REG_IsConversionOngoing>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	f040 80a0 	bne.w	80076c8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007588:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800758a:	2b00      	cmp	r3, #0
 800758c:	f040 809c 	bne.w	80076c8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007598:	d004      	beq.n	80075a4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4a55      	ldr	r2, [pc, #340]	; (80076f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d101      	bne.n	80075a8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80075a4:	4b56      	ldr	r3, [pc, #344]	; (8007700 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80075a6:	e000      	b.n	80075aa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80075a8:	4b56      	ldr	r3, [pc, #344]	; (8007704 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80075aa:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d04b      	beq.n	800764c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80075b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	6859      	ldr	r1, [r3, #4]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80075c6:	035b      	lsls	r3, r3, #13
 80075c8:	430b      	orrs	r3, r1
 80075ca:	431a      	orrs	r2, r3
 80075cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075ce:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80075d8:	d004      	beq.n	80075e4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a45      	ldr	r2, [pc, #276]	; (80076f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d10f      	bne.n	8007604 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80075e4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80075e8:	f7ff ff62 	bl	80074b0 <LL_ADC_IsEnabled>
 80075ec:	4604      	mov	r4, r0
 80075ee:	4841      	ldr	r0, [pc, #260]	; (80076f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80075f0:	f7ff ff5e 	bl	80074b0 <LL_ADC_IsEnabled>
 80075f4:	4603      	mov	r3, r0
 80075f6:	4323      	orrs	r3, r4
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	bf0c      	ite	eq
 80075fc:	2301      	moveq	r3, #1
 80075fe:	2300      	movne	r3, #0
 8007600:	b2db      	uxtb	r3, r3
 8007602:	e012      	b.n	800762a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8007604:	483c      	ldr	r0, [pc, #240]	; (80076f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007606:	f7ff ff53 	bl	80074b0 <LL_ADC_IsEnabled>
 800760a:	4604      	mov	r4, r0
 800760c:	483b      	ldr	r0, [pc, #236]	; (80076fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800760e:	f7ff ff4f 	bl	80074b0 <LL_ADC_IsEnabled>
 8007612:	4603      	mov	r3, r0
 8007614:	431c      	orrs	r4, r3
 8007616:	483c      	ldr	r0, [pc, #240]	; (8007708 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007618:	f7ff ff4a 	bl	80074b0 <LL_ADC_IsEnabled>
 800761c:	4603      	mov	r3, r0
 800761e:	4323      	orrs	r3, r4
 8007620:	2b00      	cmp	r3, #0
 8007622:	bf0c      	ite	eq
 8007624:	2301      	moveq	r3, #1
 8007626:	2300      	movne	r3, #0
 8007628:	b2db      	uxtb	r3, r3
 800762a:	2b00      	cmp	r3, #0
 800762c:	d056      	beq.n	80076dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800762e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007636:	f023 030f 	bic.w	r3, r3, #15
 800763a:	683a      	ldr	r2, [r7, #0]
 800763c:	6811      	ldr	r1, [r2, #0]
 800763e:	683a      	ldr	r2, [r7, #0]
 8007640:	6892      	ldr	r2, [r2, #8]
 8007642:	430a      	orrs	r2, r1
 8007644:	431a      	orrs	r2, r3
 8007646:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007648:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800764a:	e047      	b.n	80076dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800764c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007654:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007656:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007660:	d004      	beq.n	800766c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a23      	ldr	r2, [pc, #140]	; (80076f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d10f      	bne.n	800768c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800766c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007670:	f7ff ff1e 	bl	80074b0 <LL_ADC_IsEnabled>
 8007674:	4604      	mov	r4, r0
 8007676:	481f      	ldr	r0, [pc, #124]	; (80076f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007678:	f7ff ff1a 	bl	80074b0 <LL_ADC_IsEnabled>
 800767c:	4603      	mov	r3, r0
 800767e:	4323      	orrs	r3, r4
 8007680:	2b00      	cmp	r3, #0
 8007682:	bf0c      	ite	eq
 8007684:	2301      	moveq	r3, #1
 8007686:	2300      	movne	r3, #0
 8007688:	b2db      	uxtb	r3, r3
 800768a:	e012      	b.n	80076b2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800768c:	481a      	ldr	r0, [pc, #104]	; (80076f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800768e:	f7ff ff0f 	bl	80074b0 <LL_ADC_IsEnabled>
 8007692:	4604      	mov	r4, r0
 8007694:	4819      	ldr	r0, [pc, #100]	; (80076fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007696:	f7ff ff0b 	bl	80074b0 <LL_ADC_IsEnabled>
 800769a:	4603      	mov	r3, r0
 800769c:	431c      	orrs	r4, r3
 800769e:	481a      	ldr	r0, [pc, #104]	; (8007708 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80076a0:	f7ff ff06 	bl	80074b0 <LL_ADC_IsEnabled>
 80076a4:	4603      	mov	r3, r0
 80076a6:	4323      	orrs	r3, r4
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	bf0c      	ite	eq
 80076ac:	2301      	moveq	r3, #1
 80076ae:	2300      	movne	r3, #0
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d012      	beq.n	80076dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80076b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80076be:	f023 030f 	bic.w	r3, r3, #15
 80076c2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80076c4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80076c6:	e009      	b.n	80076dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076cc:	f043 0220 	orr.w	r2, r3, #32
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80076da:	e000      	b.n	80076de <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80076dc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80076e6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3784      	adds	r7, #132	; 0x84
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd90      	pop	{r4, r7, pc}
 80076f2:	bf00      	nop
 80076f4:	50000100 	.word	0x50000100
 80076f8:	50000400 	.word	0x50000400
 80076fc:	50000500 	.word	0x50000500
 8007700:	50000300 	.word	0x50000300
 8007704:	50000700 	.word	0x50000700
 8007708:	50000600 	.word	0x50000600

0800770c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f003 0307 	and.w	r3, r3, #7
 800771a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800771c:	4b0c      	ldr	r3, [pc, #48]	; (8007750 <__NVIC_SetPriorityGrouping+0x44>)
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007722:	68ba      	ldr	r2, [r7, #8]
 8007724:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007728:	4013      	ands	r3, r2
 800772a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007734:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007738:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800773c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800773e:	4a04      	ldr	r2, [pc, #16]	; (8007750 <__NVIC_SetPriorityGrouping+0x44>)
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	60d3      	str	r3, [r2, #12]
}
 8007744:	bf00      	nop
 8007746:	3714      	adds	r7, #20
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr
 8007750:	e000ed00 	.word	0xe000ed00

08007754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007754:	b480      	push	{r7}
 8007756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007758:	4b04      	ldr	r3, [pc, #16]	; (800776c <__NVIC_GetPriorityGrouping+0x18>)
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	0a1b      	lsrs	r3, r3, #8
 800775e:	f003 0307 	and.w	r3, r3, #7
}
 8007762:	4618      	mov	r0, r3
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr
 800776c:	e000ed00 	.word	0xe000ed00

08007770 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	4603      	mov	r3, r0
 8007778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800777a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800777e:	2b00      	cmp	r3, #0
 8007780:	db0b      	blt.n	800779a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007782:	79fb      	ldrb	r3, [r7, #7]
 8007784:	f003 021f 	and.w	r2, r3, #31
 8007788:	4907      	ldr	r1, [pc, #28]	; (80077a8 <__NVIC_EnableIRQ+0x38>)
 800778a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800778e:	095b      	lsrs	r3, r3, #5
 8007790:	2001      	movs	r0, #1
 8007792:	fa00 f202 	lsl.w	r2, r0, r2
 8007796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800779a:	bf00      	nop
 800779c:	370c      	adds	r7, #12
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	e000e100 	.word	0xe000e100

080077ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	4603      	mov	r3, r0
 80077b4:	6039      	str	r1, [r7, #0]
 80077b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80077b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	db0a      	blt.n	80077d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	b2da      	uxtb	r2, r3
 80077c4:	490c      	ldr	r1, [pc, #48]	; (80077f8 <__NVIC_SetPriority+0x4c>)
 80077c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077ca:	0112      	lsls	r2, r2, #4
 80077cc:	b2d2      	uxtb	r2, r2
 80077ce:	440b      	add	r3, r1
 80077d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80077d4:	e00a      	b.n	80077ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	b2da      	uxtb	r2, r3
 80077da:	4908      	ldr	r1, [pc, #32]	; (80077fc <__NVIC_SetPriority+0x50>)
 80077dc:	79fb      	ldrb	r3, [r7, #7]
 80077de:	f003 030f 	and.w	r3, r3, #15
 80077e2:	3b04      	subs	r3, #4
 80077e4:	0112      	lsls	r2, r2, #4
 80077e6:	b2d2      	uxtb	r2, r2
 80077e8:	440b      	add	r3, r1
 80077ea:	761a      	strb	r2, [r3, #24]
}
 80077ec:	bf00      	nop
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr
 80077f8:	e000e100 	.word	0xe000e100
 80077fc:	e000ed00 	.word	0xe000ed00

08007800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007800:	b480      	push	{r7}
 8007802:	b089      	sub	sp, #36	; 0x24
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f003 0307 	and.w	r3, r3, #7
 8007812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	f1c3 0307 	rsb	r3, r3, #7
 800781a:	2b04      	cmp	r3, #4
 800781c:	bf28      	it	cs
 800781e:	2304      	movcs	r3, #4
 8007820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	3304      	adds	r3, #4
 8007826:	2b06      	cmp	r3, #6
 8007828:	d902      	bls.n	8007830 <NVIC_EncodePriority+0x30>
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	3b03      	subs	r3, #3
 800782e:	e000      	b.n	8007832 <NVIC_EncodePriority+0x32>
 8007830:	2300      	movs	r3, #0
 8007832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007834:	f04f 32ff 	mov.w	r2, #4294967295
 8007838:	69bb      	ldr	r3, [r7, #24]
 800783a:	fa02 f303 	lsl.w	r3, r2, r3
 800783e:	43da      	mvns	r2, r3
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	401a      	ands	r2, r3
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007848:	f04f 31ff 	mov.w	r1, #4294967295
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	fa01 f303 	lsl.w	r3, r1, r3
 8007852:	43d9      	mvns	r1, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007858:	4313      	orrs	r3, r2
         );
}
 800785a:	4618      	mov	r0, r3
 800785c:	3724      	adds	r7, #36	; 0x24
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr
	...

08007868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	3b01      	subs	r3, #1
 8007874:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007878:	d301      	bcc.n	800787e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800787a:	2301      	movs	r3, #1
 800787c:	e00f      	b.n	800789e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800787e:	4a0a      	ldr	r2, [pc, #40]	; (80078a8 <SysTick_Config+0x40>)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	3b01      	subs	r3, #1
 8007884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007886:	210f      	movs	r1, #15
 8007888:	f04f 30ff 	mov.w	r0, #4294967295
 800788c:	f7ff ff8e 	bl	80077ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007890:	4b05      	ldr	r3, [pc, #20]	; (80078a8 <SysTick_Config+0x40>)
 8007892:	2200      	movs	r2, #0
 8007894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007896:	4b04      	ldr	r3, [pc, #16]	; (80078a8 <SysTick_Config+0x40>)
 8007898:	2207      	movs	r2, #7
 800789a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800789c:	2300      	movs	r3, #0
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3708      	adds	r7, #8
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	e000e010 	.word	0xe000e010

080078ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f7ff ff29 	bl	800770c <__NVIC_SetPriorityGrouping>
}
 80078ba:	bf00      	nop
 80078bc:	3708      	adds	r7, #8
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80078c2:	b580      	push	{r7, lr}
 80078c4:	b086      	sub	sp, #24
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	4603      	mov	r3, r0
 80078ca:	60b9      	str	r1, [r7, #8]
 80078cc:	607a      	str	r2, [r7, #4]
 80078ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80078d0:	f7ff ff40 	bl	8007754 <__NVIC_GetPriorityGrouping>
 80078d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	68b9      	ldr	r1, [r7, #8]
 80078da:	6978      	ldr	r0, [r7, #20]
 80078dc:	f7ff ff90 	bl	8007800 <NVIC_EncodePriority>
 80078e0:	4602      	mov	r2, r0
 80078e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078e6:	4611      	mov	r1, r2
 80078e8:	4618      	mov	r0, r3
 80078ea:	f7ff ff5f 	bl	80077ac <__NVIC_SetPriority>
}
 80078ee:	bf00      	nop
 80078f0:	3718      	adds	r7, #24
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}

080078f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80078f6:	b580      	push	{r7, lr}
 80078f8:	b082      	sub	sp, #8
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	4603      	mov	r3, r0
 80078fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007904:	4618      	mov	r0, r3
 8007906:	f7ff ff33 	bl	8007770 <__NVIC_EnableIRQ>
}
 800790a:	bf00      	nop
 800790c:	3708      	adds	r7, #8
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}

08007912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007912:	b580      	push	{r7, lr}
 8007914:	b082      	sub	sp, #8
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f7ff ffa4 	bl	8007868 <SysTick_Config>
 8007920:	4603      	mov	r3, r0
}
 8007922:	4618      	mov	r0, r3
 8007924:	3708      	adds	r7, #8
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
	...

0800792c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d101      	bne.n	800793e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	e08d      	b.n	8007a5a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	461a      	mov	r2, r3
 8007944:	4b47      	ldr	r3, [pc, #284]	; (8007a64 <HAL_DMA_Init+0x138>)
 8007946:	429a      	cmp	r2, r3
 8007948:	d80f      	bhi.n	800796a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	461a      	mov	r2, r3
 8007950:	4b45      	ldr	r3, [pc, #276]	; (8007a68 <HAL_DMA_Init+0x13c>)
 8007952:	4413      	add	r3, r2
 8007954:	4a45      	ldr	r2, [pc, #276]	; (8007a6c <HAL_DMA_Init+0x140>)
 8007956:	fba2 2303 	umull	r2, r3, r2, r3
 800795a:	091b      	lsrs	r3, r3, #4
 800795c:	009a      	lsls	r2, r3, #2
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	4a42      	ldr	r2, [pc, #264]	; (8007a70 <HAL_DMA_Init+0x144>)
 8007966:	641a      	str	r2, [r3, #64]	; 0x40
 8007968:	e00e      	b.n	8007988 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	461a      	mov	r2, r3
 8007970:	4b40      	ldr	r3, [pc, #256]	; (8007a74 <HAL_DMA_Init+0x148>)
 8007972:	4413      	add	r3, r2
 8007974:	4a3d      	ldr	r2, [pc, #244]	; (8007a6c <HAL_DMA_Init+0x140>)
 8007976:	fba2 2303 	umull	r2, r3, r2, r3
 800797a:	091b      	lsrs	r3, r3, #4
 800797c:	009a      	lsls	r2, r3, #2
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	4a3c      	ldr	r2, [pc, #240]	; (8007a78 <HAL_DMA_Init+0x14c>)
 8007986:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2202      	movs	r2, #2
 800798c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800799e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079a2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80079ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	699b      	ldr	r3, [r3, #24]
 80079be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80079cc:	68fa      	ldr	r2, [r7, #12]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68fa      	ldr	r2, [r7, #12]
 80079d8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f9be 	bl	8007d5c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079e8:	d102      	bne.n	80079f0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	685a      	ldr	r2, [r3, #4]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079f8:	b2d2      	uxtb	r2, r2
 80079fa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007a04:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d010      	beq.n	8007a30 <HAL_DMA_Init+0x104>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	2b04      	cmp	r3, #4
 8007a14:	d80c      	bhi.n	8007a30 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 f9de 	bl	8007dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a20:	2200      	movs	r2, #0
 8007a22:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007a2c:	605a      	str	r2, [r3, #4]
 8007a2e:	e008      	b.n	8007a42 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	40020407 	.word	0x40020407
 8007a68:	bffdfff8 	.word	0xbffdfff8
 8007a6c:	cccccccd 	.word	0xcccccccd
 8007a70:	40020000 	.word	0x40020000
 8007a74:	bffdfbf8 	.word	0xbffdfbf8
 8007a78:	40020400 	.word	0x40020400

08007a7c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b085      	sub	sp, #20
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a84:	2300      	movs	r3, #0
 8007a86:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007a8e:	b2db      	uxtb	r3, r3
 8007a90:	2b02      	cmp	r3, #2
 8007a92:	d005      	beq.n	8007aa0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2204      	movs	r2, #4
 8007a98:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	73fb      	strb	r3, [r7, #15]
 8007a9e:	e037      	b.n	8007b10 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f022 020e 	bic.w	r2, r2, #14
 8007aae:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007aba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007abe:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f022 0201 	bic.w	r2, r2, #1
 8007ace:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad4:	f003 021f 	and.w	r2, r3, #31
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007adc:	2101      	movs	r1, #1
 8007ade:	fa01 f202 	lsl.w	r2, r1, r2
 8007ae2:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007aec:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d00c      	beq.n	8007b10 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b04:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007b0e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8007b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3714      	adds	r7, #20
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr

08007b2e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007b2e:	b580      	push	{r7, lr}
 8007b30:	b084      	sub	sp, #16
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b36:	2300      	movs	r3, #0
 8007b38:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	2b02      	cmp	r3, #2
 8007b44:	d00d      	beq.n	8007b62 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2204      	movs	r2, #4
 8007b4a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2200      	movs	r2, #0
 8007b58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	73fb      	strb	r3, [r7, #15]
 8007b60:	e047      	b.n	8007bf2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f022 020e 	bic.w	r2, r2, #14
 8007b70:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f022 0201 	bic.w	r2, r2, #1
 8007b80:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b96:	f003 021f 	and.w	r2, r3, #31
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9e:	2101      	movs	r1, #1
 8007ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8007ba4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007baa:	687a      	ldr	r2, [r7, #4]
 8007bac:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007bae:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d00c      	beq.n	8007bd2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bc2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007bc6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007bd0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d003      	beq.n	8007bf2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	4798      	blx	r3
    }
  }
  return status;
 8007bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3710      	adds	r7, #16
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}

08007bfc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c18:	f003 031f 	and.w	r3, r3, #31
 8007c1c:	2204      	movs	r2, #4
 8007c1e:	409a      	lsls	r2, r3
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	4013      	ands	r3, r2
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d026      	beq.n	8007c76 <HAL_DMA_IRQHandler+0x7a>
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	f003 0304 	and.w	r3, r3, #4
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d021      	beq.n	8007c76 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f003 0320 	and.w	r3, r3, #32
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d107      	bne.n	8007c50 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f022 0204 	bic.w	r2, r2, #4
 8007c4e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c54:	f003 021f 	and.w	r2, r3, #31
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c5c:	2104      	movs	r1, #4
 8007c5e:	fa01 f202 	lsl.w	r2, r1, r2
 8007c62:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d071      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007c74:	e06c      	b.n	8007d50 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c7a:	f003 031f 	and.w	r3, r3, #31
 8007c7e:	2202      	movs	r2, #2
 8007c80:	409a      	lsls	r2, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	4013      	ands	r3, r2
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d02e      	beq.n	8007ce8 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	f003 0302 	and.w	r3, r3, #2
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d029      	beq.n	8007ce8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 0320 	and.w	r3, r3, #32
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d10b      	bne.n	8007cba <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f022 020a 	bic.w	r2, r2, #10
 8007cb0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cbe:	f003 021f 	and.w	r2, r3, #31
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc6:	2102      	movs	r1, #2
 8007cc8:	fa01 f202 	lsl.w	r2, r1, r2
 8007ccc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d038      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007ce6:	e033      	b.n	8007d50 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cec:	f003 031f 	and.w	r3, r3, #31
 8007cf0:	2208      	movs	r2, #8
 8007cf2:	409a      	lsls	r2, r3
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	4013      	ands	r3, r2
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d02a      	beq.n	8007d52 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	f003 0308 	and.w	r3, r3, #8
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d025      	beq.n	8007d52 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f022 020e 	bic.w	r2, r2, #14
 8007d14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d1a:	f003 021f 	and.w	r2, r3, #31
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d22:	2101      	movs	r1, #1
 8007d24:	fa01 f202 	lsl.w	r2, r1, r2
 8007d28:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d004      	beq.n	8007d52 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007d50:	bf00      	nop
 8007d52:	bf00      	nop
}
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
	...

08007d5c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b087      	sub	sp, #28
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	461a      	mov	r2, r3
 8007d6a:	4b16      	ldr	r3, [pc, #88]	; (8007dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d802      	bhi.n	8007d76 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007d70:	4b15      	ldr	r3, [pc, #84]	; (8007dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007d72:	617b      	str	r3, [r7, #20]
 8007d74:	e001      	b.n	8007d7a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8007d76:	4b15      	ldr	r3, [pc, #84]	; (8007dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007d78:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	3b08      	subs	r3, #8
 8007d86:	4a12      	ldr	r2, [pc, #72]	; (8007dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007d88:	fba2 2303 	umull	r2, r3, r2, r3
 8007d8c:	091b      	lsrs	r3, r3, #4
 8007d8e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d94:	089b      	lsrs	r3, r3, #2
 8007d96:	009a      	lsls	r2, r3, #2
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	4413      	add	r3, r2
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a0b      	ldr	r2, [pc, #44]	; (8007dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007da6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f003 031f 	and.w	r3, r3, #31
 8007dae:	2201      	movs	r2, #1
 8007db0:	409a      	lsls	r2, r3
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007db6:	bf00      	nop
 8007db8:	371c      	adds	r7, #28
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	40020407 	.word	0x40020407
 8007dc8:	40020800 	.word	0x40020800
 8007dcc:	40020820 	.word	0x40020820
 8007dd0:	cccccccd 	.word	0xcccccccd
 8007dd4:	40020880 	.word	0x40020880

08007dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	4b0b      	ldr	r3, [pc, #44]	; (8007e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007dec:	4413      	add	r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	461a      	mov	r2, r3
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a08      	ldr	r2, [pc, #32]	; (8007e1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007dfa:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	3b01      	subs	r3, #1
 8007e00:	f003 031f 	and.w	r3, r3, #31
 8007e04:	2201      	movs	r2, #1
 8007e06:	409a      	lsls	r2, r3
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007e0c:	bf00      	nop
 8007e0e:	3714      	adds	r7, #20
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr
 8007e18:	1000823f 	.word	0x1000823f
 8007e1c:	40020940 	.word	0x40020940

08007e20 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d101      	bne.n	8007e32 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e147      	b.n	80080c2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d106      	bne.n	8007e4c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f7fa fc34 	bl	80026b4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	699a      	ldr	r2, [r3, #24]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f022 0210 	bic.w	r2, r2, #16
 8007e5a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007e5c:	f7fe f86e 	bl	8005f3c <HAL_GetTick>
 8007e60:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007e62:	e012      	b.n	8007e8a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007e64:	f7fe f86a 	bl	8005f3c <HAL_GetTick>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	2b0a      	cmp	r3, #10
 8007e70:	d90b      	bls.n	8007e8a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e76:	f043 0201 	orr.w	r2, r3, #1
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2203      	movs	r2, #3
 8007e82:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e11b      	b.n	80080c2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	699b      	ldr	r3, [r3, #24]
 8007e90:	f003 0308 	and.w	r3, r3, #8
 8007e94:	2b08      	cmp	r3, #8
 8007e96:	d0e5      	beq.n	8007e64 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	699a      	ldr	r2, [r3, #24]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f042 0201 	orr.w	r2, r2, #1
 8007ea6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007ea8:	f7fe f848 	bl	8005f3c <HAL_GetTick>
 8007eac:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007eae:	e012      	b.n	8007ed6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007eb0:	f7fe f844 	bl	8005f3c <HAL_GetTick>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	1ad3      	subs	r3, r2, r3
 8007eba:	2b0a      	cmp	r3, #10
 8007ebc:	d90b      	bls.n	8007ed6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ec2:	f043 0201 	orr.w	r2, r3, #1
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2203      	movs	r2, #3
 8007ece:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e0f5      	b.n	80080c2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	699b      	ldr	r3, [r3, #24]
 8007edc:	f003 0301 	and.w	r3, r3, #1
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d0e5      	beq.n	8007eb0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	699a      	ldr	r2, [r3, #24]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f042 0202 	orr.w	r2, r2, #2
 8007ef2:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a74      	ldr	r2, [pc, #464]	; (80080cc <HAL_FDCAN_Init+0x2ac>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d103      	bne.n	8007f06 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007efe:	4a74      	ldr	r2, [pc, #464]	; (80080d0 <HAL_FDCAN_Init+0x2b0>)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	7c1b      	ldrb	r3, [r3, #16]
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d108      	bne.n	8007f20 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	699a      	ldr	r2, [r3, #24]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f1c:	619a      	str	r2, [r3, #24]
 8007f1e:	e007      	b.n	8007f30 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	699a      	ldr	r2, [r3, #24]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f2e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	7c5b      	ldrb	r3, [r3, #17]
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d108      	bne.n	8007f4a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	699a      	ldr	r2, [r3, #24]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f46:	619a      	str	r2, [r3, #24]
 8007f48:	e007      	b.n	8007f5a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	699a      	ldr	r2, [r3, #24]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007f58:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	7c9b      	ldrb	r3, [r3, #18]
 8007f5e:	2b01      	cmp	r3, #1
 8007f60:	d108      	bne.n	8007f74 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	699a      	ldr	r2, [r3, #24]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007f70:	619a      	str	r2, [r3, #24]
 8007f72:	e007      	b.n	8007f84 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	699a      	ldr	r2, [r3, #24]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007f82:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	699b      	ldr	r3, [r3, #24]
 8007f8a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	689a      	ldr	r2, [r3, #8]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	430a      	orrs	r2, r1
 8007f98:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	699a      	ldr	r2, [r3, #24]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007fa8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	691a      	ldr	r2, [r3, #16]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f022 0210 	bic.w	r2, r2, #16
 8007fb8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d108      	bne.n	8007fd4 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	699a      	ldr	r2, [r3, #24]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f042 0204 	orr.w	r2, r2, #4
 8007fd0:	619a      	str	r2, [r3, #24]
 8007fd2:	e02c      	b.n	800802e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d028      	beq.n	800802e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	68db      	ldr	r3, [r3, #12]
 8007fe0:	2b02      	cmp	r3, #2
 8007fe2:	d01c      	beq.n	800801e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	699a      	ldr	r2, [r3, #24]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ff2:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	691a      	ldr	r2, [r3, #16]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f042 0210 	orr.w	r2, r2, #16
 8008002:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	68db      	ldr	r3, [r3, #12]
 8008008:	2b03      	cmp	r3, #3
 800800a:	d110      	bne.n	800802e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	699a      	ldr	r2, [r3, #24]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f042 0220 	orr.w	r2, r2, #32
 800801a:	619a      	str	r2, [r3, #24]
 800801c:	e007      	b.n	800802e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	699a      	ldr	r2, [r3, #24]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f042 0220 	orr.w	r2, r2, #32
 800802c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	3b01      	subs	r3, #1
 8008034:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	69db      	ldr	r3, [r3, #28]
 800803a:	3b01      	subs	r3, #1
 800803c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800803e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6a1b      	ldr	r3, [r3, #32]
 8008044:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008046:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	695b      	ldr	r3, [r3, #20]
 800804e:	3b01      	subs	r3, #1
 8008050:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8008056:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008058:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008062:	d115      	bne.n	8008090 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008068:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800806e:	3b01      	subs	r3, #1
 8008070:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008072:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008078:	3b01      	subs	r3, #1
 800807a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800807c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008084:	3b01      	subs	r3, #1
 8008086:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800808c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800808e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	430a      	orrs	r2, r1
 80080a2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 f814 	bl	80080d4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2200      	movs	r2, #0
 80080b6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2201      	movs	r2, #1
 80080bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 80080c0:	2300      	movs	r3, #0
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	bf00      	nop
 80080cc:	40006400 	.word	0x40006400
 80080d0:	40006500 	.word	0x40006500

080080d4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b085      	sub	sp, #20
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80080dc:	4b30      	ldr	r3, [pc, #192]	; (80081a0 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80080de:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a2f      	ldr	r2, [pc, #188]	; (80081a4 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d103      	bne.n	80080f2 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80080f0:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a2c      	ldr	r2, [pc, #176]	; (80081a8 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d103      	bne.n	8008104 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8008102:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	68ba      	ldr	r2, [r7, #8]
 8008108:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008112:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800811a:	041a      	lsls	r2, r3, #16
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	430a      	orrs	r2, r1
 8008122:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	f103 0270 	add.w	r2, r3, #112	; 0x70
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008138:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008140:	061a      	lsls	r2, r3, #24
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	430a      	orrs	r2, r1
 8008148:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	60fb      	str	r3, [r7, #12]
 8008178:	e005      	b.n	8008186 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2200      	movs	r2, #0
 800817e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	3304      	adds	r3, #4
 8008184:	60fb      	str	r3, [r7, #12]
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800818c:	68fa      	ldr	r2, [r7, #12]
 800818e:	429a      	cmp	r2, r3
 8008190:	d3f3      	bcc.n	800817a <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8008192:	bf00      	nop
 8008194:	bf00      	nop
 8008196:	3714      	adds	r7, #20
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr
 80081a0:	4000a400 	.word	0x4000a400
 80081a4:	40006800 	.word	0x40006800
 80081a8:	40006c00 	.word	0x40006c00

080081ac <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b086      	sub	sp, #24
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	60b9      	str	r1, [r7, #8]
 80081b6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80081ba:	2300      	movs	r3, #0
 80081bc:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80081be:	4b24      	ldr	r3, [pc, #144]	; (8008250 <HAL_FLASH_Program+0xa4>)
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d101      	bne.n	80081ca <HAL_FLASH_Program+0x1e>
 80081c6:	2302      	movs	r3, #2
 80081c8:	e03e      	b.n	8008248 <HAL_FLASH_Program+0x9c>
 80081ca:	4b21      	ldr	r3, [pc, #132]	; (8008250 <HAL_FLASH_Program+0xa4>)
 80081cc:	2201      	movs	r2, #1
 80081ce:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80081d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80081d4:	f000 f87c 	bl	80082d0 <FLASH_WaitForLastOperation>
 80081d8:	4603      	mov	r3, r0
 80081da:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80081dc:	7dfb      	ldrb	r3, [r7, #23]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d12e      	bne.n	8008240 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80081e2:	4b1b      	ldr	r3, [pc, #108]	; (8008250 <HAL_FLASH_Program+0xa4>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d107      	bne.n	80081fe <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80081ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081f2:	68b8      	ldr	r0, [r7, #8]
 80081f4:	f000 f8c0 	bl	8008378 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80081f8:	2301      	movs	r3, #1
 80081fa:	613b      	str	r3, [r7, #16]
 80081fc:	e010      	b.n	8008220 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2b01      	cmp	r3, #1
 8008202:	d002      	beq.n	800820a <HAL_FLASH_Program+0x5e>
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2b02      	cmp	r3, #2
 8008208:	d10a      	bne.n	8008220 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	4619      	mov	r1, r3
 800820e:	68b8      	ldr	r0, [r7, #8]
 8008210:	f000 f8d8 	bl	80083c4 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2b02      	cmp	r3, #2
 8008218:	d102      	bne.n	8008220 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 800821a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800821e:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008220:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008224:	f000 f854 	bl	80082d0 <FLASH_WaitForLastOperation>
 8008228:	4603      	mov	r3, r0
 800822a:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d006      	beq.n	8008240 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8008232:	4b08      	ldr	r3, [pc, #32]	; (8008254 <HAL_FLASH_Program+0xa8>)
 8008234:	695a      	ldr	r2, [r3, #20]
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	43db      	mvns	r3, r3
 800823a:	4906      	ldr	r1, [pc, #24]	; (8008254 <HAL_FLASH_Program+0xa8>)
 800823c:	4013      	ands	r3, r2
 800823e:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008240:	4b03      	ldr	r3, [pc, #12]	; (8008250 <HAL_FLASH_Program+0xa4>)
 8008242:	2200      	movs	r2, #0
 8008244:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8008246:	7dfb      	ldrb	r3, [r7, #23]
}
 8008248:	4618      	mov	r0, r3
 800824a:	3718      	adds	r7, #24
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}
 8008250:	2000000c 	.word	0x2000000c
 8008254:	40022000 	.word	0x40022000

08008258 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008258:	b480      	push	{r7}
 800825a:	b083      	sub	sp, #12
 800825c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800825e:	2300      	movs	r3, #0
 8008260:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008262:	4b0b      	ldr	r3, [pc, #44]	; (8008290 <HAL_FLASH_Unlock+0x38>)
 8008264:	695b      	ldr	r3, [r3, #20]
 8008266:	2b00      	cmp	r3, #0
 8008268:	da0b      	bge.n	8008282 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800826a:	4b09      	ldr	r3, [pc, #36]	; (8008290 <HAL_FLASH_Unlock+0x38>)
 800826c:	4a09      	ldr	r2, [pc, #36]	; (8008294 <HAL_FLASH_Unlock+0x3c>)
 800826e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008270:	4b07      	ldr	r3, [pc, #28]	; (8008290 <HAL_FLASH_Unlock+0x38>)
 8008272:	4a09      	ldr	r2, [pc, #36]	; (8008298 <HAL_FLASH_Unlock+0x40>)
 8008274:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008276:	4b06      	ldr	r3, [pc, #24]	; (8008290 <HAL_FLASH_Unlock+0x38>)
 8008278:	695b      	ldr	r3, [r3, #20]
 800827a:	2b00      	cmp	r3, #0
 800827c:	da01      	bge.n	8008282 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8008282:	79fb      	ldrb	r3, [r7, #7]
}
 8008284:	4618      	mov	r0, r3
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr
 8008290:	40022000 	.word	0x40022000
 8008294:	45670123 	.word	0x45670123
 8008298:	cdef89ab 	.word	0xcdef89ab

0800829c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80082a6:	4b09      	ldr	r3, [pc, #36]	; (80082cc <HAL_FLASH_Lock+0x30>)
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	4a08      	ldr	r2, [pc, #32]	; (80082cc <HAL_FLASH_Lock+0x30>)
 80082ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80082b0:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80082b2:	4b06      	ldr	r3, [pc, #24]	; (80082cc <HAL_FLASH_Lock+0x30>)
 80082b4:	695b      	ldr	r3, [r3, #20]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	da01      	bge.n	80082be <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 80082ba:	2300      	movs	r3, #0
 80082bc:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80082be:	79fb      	ldrb	r3, [r7, #7]
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr
 80082cc:	40022000 	.word	0x40022000

080082d0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b084      	sub	sp, #16
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80082d8:	f7fd fe30 	bl	8005f3c <HAL_GetTick>
 80082dc:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80082de:	e009      	b.n	80082f4 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 80082e0:	f7fd fe2c 	bl	8005f3c <HAL_GetTick>
 80082e4:	4602      	mov	r2, r0
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d201      	bcs.n	80082f4 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80082f0:	2303      	movs	r3, #3
 80082f2:	e038      	b.n	8008366 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80082f4:	4b1e      	ldr	r3, [pc, #120]	; (8008370 <FLASH_WaitForLastOperation+0xa0>)
 80082f6:	691b      	ldr	r3, [r3, #16]
 80082f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008300:	d0ee      	beq.n	80082e0 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8008302:	4b1b      	ldr	r3, [pc, #108]	; (8008370 <FLASH_WaitForLastOperation+0xa0>)
 8008304:	691a      	ldr	r2, [r3, #16]
 8008306:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 800830a:	4013      	ands	r3, r2
 800830c:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d01e      	beq.n	8008352 <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8008314:	4b17      	ldr	r3, [pc, #92]	; (8008374 <FLASH_WaitForLastOperation+0xa4>)
 8008316:	685a      	ldr	r2, [r3, #4]
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	4313      	orrs	r3, r2
 800831c:	4a15      	ldr	r2, [pc, #84]	; (8008374 <FLASH_WaitForLastOperation+0xa4>)
 800831e:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008326:	2b00      	cmp	r3, #0
 8008328:	d007      	beq.n	800833a <FLASH_WaitForLastOperation+0x6a>
 800832a:	4b11      	ldr	r3, [pc, #68]	; (8008370 <FLASH_WaitForLastOperation+0xa0>)
 800832c:	699a      	ldr	r2, [r3, #24]
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008334:	490e      	ldr	r1, [pc, #56]	; (8008370 <FLASH_WaitForLastOperation+0xa0>)
 8008336:	4313      	orrs	r3, r2
 8008338:	618b      	str	r3, [r1, #24]
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008340:	2b00      	cmp	r3, #0
 8008342:	d004      	beq.n	800834e <FLASH_WaitForLastOperation+0x7e>
 8008344:	4a0a      	ldr	r2, [pc, #40]	; (8008370 <FLASH_WaitForLastOperation+0xa0>)
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800834c:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800834e:	2301      	movs	r3, #1
 8008350:	e009      	b.n	8008366 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8008352:	4b07      	ldr	r3, [pc, #28]	; (8008370 <FLASH_WaitForLastOperation+0xa0>)
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	2b01      	cmp	r3, #1
 800835c:	d102      	bne.n	8008364 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800835e:	4b04      	ldr	r3, [pc, #16]	; (8008370 <FLASH_WaitForLastOperation+0xa0>)
 8008360:	2201      	movs	r2, #1
 8008362:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3710      	adds	r7, #16
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	40022000 	.word	0x40022000
 8008374:	2000000c 	.word	0x2000000c

08008378 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8008384:	4b0e      	ldr	r3, [pc, #56]	; (80083c0 <FLASH_Program_DoubleWord+0x48>)
 8008386:	695b      	ldr	r3, [r3, #20]
 8008388:	4a0d      	ldr	r2, [pc, #52]	; (80083c0 <FLASH_Program_DoubleWord+0x48>)
 800838a:	f043 0301 	orr.w	r3, r3, #1
 800838e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	683a      	ldr	r2, [r7, #0]
 8008394:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8008396:	f3bf 8f6f 	isb	sy
}
 800839a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800839c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80083a0:	f04f 0200 	mov.w	r2, #0
 80083a4:	f04f 0300 	mov.w	r3, #0
 80083a8:	000a      	movs	r2, r1
 80083aa:	2300      	movs	r3, #0
 80083ac:	68f9      	ldr	r1, [r7, #12]
 80083ae:	3104      	adds	r1, #4
 80083b0:	4613      	mov	r3, r2
 80083b2:	600b      	str	r3, [r1, #0]
}
 80083b4:	bf00      	nop
 80083b6:	3714      	adds	r7, #20
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr
 80083c0:	40022000 	.word	0x40022000

080083c4 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b089      	sub	sp, #36	; 0x24
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80083ce:	2340      	movs	r3, #64	; 0x40
 80083d0:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80083da:	4b14      	ldr	r3, [pc, #80]	; (800842c <FLASH_Program_Fast+0x68>)
 80083dc:	695b      	ldr	r3, [r3, #20]
 80083de:	4a13      	ldr	r2, [pc, #76]	; (800842c <FLASH_Program_Fast+0x68>)
 80083e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80083e4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083e6:	f3ef 8310 	mrs	r3, PRIMASK
 80083ea:	60fb      	str	r3, [r7, #12]
  return(result);
 80083ec:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80083ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80083f0:	b672      	cpsid	i
}
 80083f2:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	69bb      	ldr	r3, [r7, #24]
 80083fa:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80083fc:	69bb      	ldr	r3, [r7, #24]
 80083fe:	3304      	adds	r3, #4
 8008400:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	3304      	adds	r3, #4
 8008406:	617b      	str	r3, [r7, #20]
    row_index--;
 8008408:	7ffb      	ldrb	r3, [r7, #31]
 800840a:	3b01      	subs	r3, #1
 800840c:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800840e:	7ffb      	ldrb	r3, [r7, #31]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d1ef      	bne.n	80083f4 <FLASH_Program_Fast+0x30>
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	f383 8810 	msr	PRIMASK, r3
}
 800841e:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8008420:	bf00      	nop
 8008422:	3724      	adds	r7, #36	; 0x24
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr
 800842c:	40022000 	.word	0x40022000

08008430 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800843a:	4b49      	ldr	r3, [pc, #292]	; (8008560 <HAL_FLASHEx_Erase+0x130>)
 800843c:	781b      	ldrb	r3, [r3, #0]
 800843e:	2b01      	cmp	r3, #1
 8008440:	d101      	bne.n	8008446 <HAL_FLASHEx_Erase+0x16>
 8008442:	2302      	movs	r3, #2
 8008444:	e087      	b.n	8008556 <HAL_FLASHEx_Erase+0x126>
 8008446:	4b46      	ldr	r3, [pc, #280]	; (8008560 <HAL_FLASHEx_Erase+0x130>)
 8008448:	2201      	movs	r2, #1
 800844a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800844c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008450:	f7ff ff3e 	bl	80082d0 <FLASH_WaitForLastOperation>
 8008454:	4603      	mov	r3, r0
 8008456:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8008458:	7bfb      	ldrb	r3, [r7, #15]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d177      	bne.n	800854e <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800845e:	4b40      	ldr	r3, [pc, #256]	; (8008560 <HAL_FLASHEx_Erase+0x130>)
 8008460:	2200      	movs	r2, #0
 8008462:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8008464:	4b3f      	ldr	r3, [pc, #252]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800846c:	2b00      	cmp	r3, #0
 800846e:	d013      	beq.n	8008498 <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8008470:	4b3c      	ldr	r3, [pc, #240]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008478:	2b00      	cmp	r3, #0
 800847a:	d009      	beq.n	8008490 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800847c:	4b39      	ldr	r3, [pc, #228]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a38      	ldr	r2, [pc, #224]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 8008482:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008486:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8008488:	4b35      	ldr	r3, [pc, #212]	; (8008560 <HAL_FLASHEx_Erase+0x130>)
 800848a:	2203      	movs	r2, #3
 800848c:	771a      	strb	r2, [r3, #28]
 800848e:	e016      	b.n	80084be <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8008490:	4b33      	ldr	r3, [pc, #204]	; (8008560 <HAL_FLASHEx_Erase+0x130>)
 8008492:	2201      	movs	r2, #1
 8008494:	771a      	strb	r2, [r3, #28]
 8008496:	e012      	b.n	80084be <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8008498:	4b32      	ldr	r3, [pc, #200]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d009      	beq.n	80084b8 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80084a4:	4b2f      	ldr	r3, [pc, #188]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a2e      	ldr	r2, [pc, #184]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 80084aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80084ae:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80084b0:	4b2b      	ldr	r3, [pc, #172]	; (8008560 <HAL_FLASHEx_Erase+0x130>)
 80084b2:	2202      	movs	r2, #2
 80084b4:	771a      	strb	r2, [r3, #28]
 80084b6:	e002      	b.n	80084be <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80084b8:	4b29      	ldr	r3, [pc, #164]	; (8008560 <HAL_FLASHEx_Erase+0x130>)
 80084ba:	2200      	movs	r2, #0
 80084bc:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d113      	bne.n	80084ee <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	4618      	mov	r0, r3
 80084cc:	f000 f84c 	bl	8008568 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80084d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80084d4:	f7ff fefc 	bl	80082d0 <FLASH_WaitForLastOperation>
 80084d8:	4603      	mov	r3, r0
 80084da:	73fb      	strb	r3, [r7, #15]

#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80084dc:	4b21      	ldr	r3, [pc, #132]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 80084de:	695b      	ldr	r3, [r3, #20]
 80084e0:	4a20      	ldr	r2, [pc, #128]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 80084e2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80084e6:	f023 0304 	bic.w	r3, r3, #4
 80084ea:	6153      	str	r3, [r2, #20]
 80084ec:	e02d      	b.n	800854a <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	f04f 32ff 	mov.w	r2, #4294967295
 80084f4:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	60bb      	str	r3, [r7, #8]
 80084fc:	e01d      	b.n	800853a <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	4619      	mov	r1, r3
 8008504:	68b8      	ldr	r0, [r7, #8]
 8008506:	f000 f867 	bl	80085d8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800850a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800850e:	f7ff fedf 	bl	80082d0 <FLASH_WaitForLastOperation>
 8008512:	4603      	mov	r3, r0
 8008514:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8008516:	4b13      	ldr	r3, [pc, #76]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 8008518:	695b      	ldr	r3, [r3, #20]
 800851a:	4a12      	ldr	r2, [pc, #72]	; (8008564 <HAL_FLASHEx_Erase+0x134>)
 800851c:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8008520:	f023 0302 	bic.w	r3, r3, #2
 8008524:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8008526:	7bfb      	ldrb	r3, [r7, #15]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d003      	beq.n	8008534 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	68ba      	ldr	r2, [r7, #8]
 8008530:	601a      	str	r2, [r3, #0]
          break;
 8008532:	e00a      	b.n	800854a <HAL_FLASHEx_Erase+0x11a>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	3301      	adds	r3, #1
 8008538:	60bb      	str	r3, [r7, #8]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	689a      	ldr	r2, [r3, #8]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	68db      	ldr	r3, [r3, #12]
 8008542:	4413      	add	r3, r2
 8008544:	68ba      	ldr	r2, [r7, #8]
 8008546:	429a      	cmp	r2, r3
 8008548:	d3d9      	bcc.n	80084fe <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800854a:	f000 f889 	bl	8008660 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800854e:	4b04      	ldr	r3, [pc, #16]	; (8008560 <HAL_FLASHEx_Erase+0x130>)
 8008550:	2200      	movs	r2, #0
 8008552:	701a      	strb	r2, [r3, #0]

  return status;
 8008554:	7bfb      	ldrb	r3, [r7, #15]
}
 8008556:	4618      	mov	r0, r3
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	2000000c 	.word	0x2000000c
 8008564:	40022000 	.word	0x40022000

08008568 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8008568:	b480      	push	{r7}
 800856a:	b083      	sub	sp, #12
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 8008570:	4b18      	ldr	r3, [pc, #96]	; (80085d4 <FLASH_MassErase+0x6c>)
 8008572:	6a1b      	ldr	r3, [r3, #32]
 8008574:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008578:	2b00      	cmp	r3, #0
 800857a:	d016      	beq.n	80085aa <FLASH_MassErase+0x42>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f003 0301 	and.w	r3, r3, #1
 8008582:	2b00      	cmp	r3, #0
 8008584:	d005      	beq.n	8008592 <FLASH_MassErase+0x2a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8008586:	4b13      	ldr	r3, [pc, #76]	; (80085d4 <FLASH_MassErase+0x6c>)
 8008588:	695b      	ldr	r3, [r3, #20]
 800858a:	4a12      	ldr	r2, [pc, #72]	; (80085d4 <FLASH_MassErase+0x6c>)
 800858c:	f043 0304 	orr.w	r3, r3, #4
 8008590:	6153      	str	r3, [r2, #20]
    }

#if defined (FLASH_OPTR_DBANK)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if ((Banks & FLASH_BANK_2) != 0U)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f003 0302 	and.w	r3, r3, #2
 8008598:	2b00      	cmp	r3, #0
 800859a:	d00e      	beq.n	80085ba <FLASH_MassErase+0x52>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 800859c:	4b0d      	ldr	r3, [pc, #52]	; (80085d4 <FLASH_MassErase+0x6c>)
 800859e:	695b      	ldr	r3, [r3, #20]
 80085a0:	4a0c      	ldr	r2, [pc, #48]	; (80085d4 <FLASH_MassErase+0x6c>)
 80085a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085a6:	6153      	str	r3, [r2, #20]
 80085a8:	e007      	b.n	80085ba <FLASH_MassErase+0x52>
#endif
  }
#if defined (FLASH_OPTR_DBANK)
  else
  {
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80085aa:	4b0a      	ldr	r3, [pc, #40]	; (80085d4 <FLASH_MassErase+0x6c>)
 80085ac:	695b      	ldr	r3, [r3, #20]
 80085ae:	4a09      	ldr	r2, [pc, #36]	; (80085d4 <FLASH_MassErase+0x6c>)
 80085b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085b4:	f043 0304 	orr.w	r3, r3, #4
 80085b8:	6153      	str	r3, [r2, #20]
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80085ba:	4b06      	ldr	r3, [pc, #24]	; (80085d4 <FLASH_MassErase+0x6c>)
 80085bc:	695b      	ldr	r3, [r3, #20]
 80085be:	4a05      	ldr	r2, [pc, #20]	; (80085d4 <FLASH_MassErase+0x6c>)
 80085c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085c4:	6153      	str	r3, [r2, #20]
}
 80085c6:	bf00      	nop
 80085c8:	370c      	adds	r7, #12
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	40022000 	.word	0x40022000

080085d8 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 80085e2:	4b1e      	ldr	r3, [pc, #120]	; (800865c <FLASH_PageErase+0x84>)
 80085e4:	6a1b      	ldr	r3, [r3, #32]
 80085e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d106      	bne.n	80085fc <FLASH_PageErase+0x24>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 80085ee:	4b1b      	ldr	r3, [pc, #108]	; (800865c <FLASH_PageErase+0x84>)
 80085f0:	695b      	ldr	r3, [r3, #20]
 80085f2:	4a1a      	ldr	r2, [pc, #104]	; (800865c <FLASH_PageErase+0x84>)
 80085f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80085f8:	6153      	str	r3, [r2, #20]
 80085fa:	e011      	b.n	8008620 <FLASH_PageErase+0x48>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if ((Banks & FLASH_BANK_1) != 0U)
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	f003 0301 	and.w	r3, r3, #1
 8008602:	2b00      	cmp	r3, #0
 8008604:	d006      	beq.n	8008614 <FLASH_PageErase+0x3c>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8008606:	4b15      	ldr	r3, [pc, #84]	; (800865c <FLASH_PageErase+0x84>)
 8008608:	695b      	ldr	r3, [r3, #20]
 800860a:	4a14      	ldr	r2, [pc, #80]	; (800865c <FLASH_PageErase+0x84>)
 800860c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008610:	6153      	str	r3, [r2, #20]
 8008612:	e005      	b.n	8008620 <FLASH_PageErase+0x48>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8008614:	4b11      	ldr	r3, [pc, #68]	; (800865c <FLASH_PageErase+0x84>)
 8008616:	695b      	ldr	r3, [r3, #20]
 8008618:	4a10      	ldr	r2, [pc, #64]	; (800865c <FLASH_PageErase+0x84>)
 800861a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800861e:	6153      	str	r3, [r2, #20]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8008620:	4b0e      	ldr	r3, [pc, #56]	; (800865c <FLASH_PageErase+0x84>)
 8008622:	695b      	ldr	r3, [r3, #20]
 8008624:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	00db      	lsls	r3, r3, #3
 800862c:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8008630:	490a      	ldr	r1, [pc, #40]	; (800865c <FLASH_PageErase+0x84>)
 8008632:	4313      	orrs	r3, r2
 8008634:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8008636:	4b09      	ldr	r3, [pc, #36]	; (800865c <FLASH_PageErase+0x84>)
 8008638:	695b      	ldr	r3, [r3, #20]
 800863a:	4a08      	ldr	r2, [pc, #32]	; (800865c <FLASH_PageErase+0x84>)
 800863c:	f043 0302 	orr.w	r3, r3, #2
 8008640:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8008642:	4b06      	ldr	r3, [pc, #24]	; (800865c <FLASH_PageErase+0x84>)
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	4a05      	ldr	r2, [pc, #20]	; (800865c <FLASH_PageErase+0x84>)
 8008648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800864c:	6153      	str	r3, [r2, #20]
}
 800864e:	bf00      	nop
 8008650:	370c      	adds	r7, #12
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	40022000 	.word	0x40022000

08008660 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8008666:	4b21      	ldr	r3, [pc, #132]	; (80086ec <FLASH_FlushCaches+0x8c>)
 8008668:	7f1b      	ldrb	r3, [r3, #28]
 800866a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800866c:	79fb      	ldrb	r3, [r7, #7]
 800866e:	2b01      	cmp	r3, #1
 8008670:	d002      	beq.n	8008678 <FLASH_FlushCaches+0x18>
 8008672:	79fb      	ldrb	r3, [r7, #7]
 8008674:	2b03      	cmp	r3, #3
 8008676:	d117      	bne.n	80086a8 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8008678:	4b1d      	ldr	r3, [pc, #116]	; (80086f0 <FLASH_FlushCaches+0x90>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a1c      	ldr	r2, [pc, #112]	; (80086f0 <FLASH_FlushCaches+0x90>)
 800867e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008682:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8008684:	4b1a      	ldr	r3, [pc, #104]	; (80086f0 <FLASH_FlushCaches+0x90>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a19      	ldr	r2, [pc, #100]	; (80086f0 <FLASH_FlushCaches+0x90>)
 800868a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800868e:	6013      	str	r3, [r2, #0]
 8008690:	4b17      	ldr	r3, [pc, #92]	; (80086f0 <FLASH_FlushCaches+0x90>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a16      	ldr	r2, [pc, #88]	; (80086f0 <FLASH_FlushCaches+0x90>)
 8008696:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800869a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800869c:	4b14      	ldr	r3, [pc, #80]	; (80086f0 <FLASH_FlushCaches+0x90>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a13      	ldr	r2, [pc, #76]	; (80086f0 <FLASH_FlushCaches+0x90>)
 80086a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80086a6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80086a8:	79fb      	ldrb	r3, [r7, #7]
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d002      	beq.n	80086b4 <FLASH_FlushCaches+0x54>
 80086ae:	79fb      	ldrb	r3, [r7, #7]
 80086b0:	2b03      	cmp	r3, #3
 80086b2:	d111      	bne.n	80086d8 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80086b4:	4b0e      	ldr	r3, [pc, #56]	; (80086f0 <FLASH_FlushCaches+0x90>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a0d      	ldr	r2, [pc, #52]	; (80086f0 <FLASH_FlushCaches+0x90>)
 80086ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80086be:	6013      	str	r3, [r2, #0]
 80086c0:	4b0b      	ldr	r3, [pc, #44]	; (80086f0 <FLASH_FlushCaches+0x90>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a0a      	ldr	r2, [pc, #40]	; (80086f0 <FLASH_FlushCaches+0x90>)
 80086c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086ca:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80086cc:	4b08      	ldr	r3, [pc, #32]	; (80086f0 <FLASH_FlushCaches+0x90>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a07      	ldr	r2, [pc, #28]	; (80086f0 <FLASH_FlushCaches+0x90>)
 80086d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80086d6:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80086d8:	4b04      	ldr	r3, [pc, #16]	; (80086ec <FLASH_FlushCaches+0x8c>)
 80086da:	2200      	movs	r2, #0
 80086dc:	771a      	strb	r2, [r3, #28]
}
 80086de:	bf00      	nop
 80086e0:	370c      	adds	r7, #12
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr
 80086ea:	bf00      	nop
 80086ec:	2000000c 	.word	0x2000000c
 80086f0:	40022000 	.word	0x40022000

080086f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b087      	sub	sp, #28
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80086fe:	2300      	movs	r3, #0
 8008700:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008702:	e15a      	b.n	80089ba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	2101      	movs	r1, #1
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	fa01 f303 	lsl.w	r3, r1, r3
 8008710:	4013      	ands	r3, r2
 8008712:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2b00      	cmp	r3, #0
 8008718:	f000 814c 	beq.w	80089b4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	f003 0303 	and.w	r3, r3, #3
 8008724:	2b01      	cmp	r3, #1
 8008726:	d005      	beq.n	8008734 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008730:	2b02      	cmp	r3, #2
 8008732:	d130      	bne.n	8008796 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	005b      	lsls	r3, r3, #1
 800873e:	2203      	movs	r2, #3
 8008740:	fa02 f303 	lsl.w	r3, r2, r3
 8008744:	43db      	mvns	r3, r3
 8008746:	693a      	ldr	r2, [r7, #16]
 8008748:	4013      	ands	r3, r2
 800874a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	68da      	ldr	r2, [r3, #12]
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	005b      	lsls	r3, r3, #1
 8008754:	fa02 f303 	lsl.w	r3, r2, r3
 8008758:	693a      	ldr	r2, [r7, #16]
 800875a:	4313      	orrs	r3, r2
 800875c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	693a      	ldr	r2, [r7, #16]
 8008762:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800876a:	2201      	movs	r2, #1
 800876c:	697b      	ldr	r3, [r7, #20]
 800876e:	fa02 f303 	lsl.w	r3, r2, r3
 8008772:	43db      	mvns	r3, r3
 8008774:	693a      	ldr	r2, [r7, #16]
 8008776:	4013      	ands	r3, r2
 8008778:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	091b      	lsrs	r3, r3, #4
 8008780:	f003 0201 	and.w	r2, r3, #1
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	fa02 f303 	lsl.w	r3, r2, r3
 800878a:	693a      	ldr	r2, [r7, #16]
 800878c:	4313      	orrs	r3, r2
 800878e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	693a      	ldr	r2, [r7, #16]
 8008794:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	f003 0303 	and.w	r3, r3, #3
 800879e:	2b03      	cmp	r3, #3
 80087a0:	d017      	beq.n	80087d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	68db      	ldr	r3, [r3, #12]
 80087a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	005b      	lsls	r3, r3, #1
 80087ac:	2203      	movs	r2, #3
 80087ae:	fa02 f303 	lsl.w	r3, r2, r3
 80087b2:	43db      	mvns	r3, r3
 80087b4:	693a      	ldr	r2, [r7, #16]
 80087b6:	4013      	ands	r3, r2
 80087b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	689a      	ldr	r2, [r3, #8]
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	005b      	lsls	r3, r3, #1
 80087c2:	fa02 f303 	lsl.w	r3, r2, r3
 80087c6:	693a      	ldr	r2, [r7, #16]
 80087c8:	4313      	orrs	r3, r2
 80087ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	693a      	ldr	r2, [r7, #16]
 80087d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	f003 0303 	and.w	r3, r3, #3
 80087da:	2b02      	cmp	r3, #2
 80087dc:	d123      	bne.n	8008826 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	08da      	lsrs	r2, r3, #3
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	3208      	adds	r2, #8
 80087e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	f003 0307 	and.w	r3, r3, #7
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	220f      	movs	r2, #15
 80087f6:	fa02 f303 	lsl.w	r3, r2, r3
 80087fa:	43db      	mvns	r3, r3
 80087fc:	693a      	ldr	r2, [r7, #16]
 80087fe:	4013      	ands	r3, r2
 8008800:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	691a      	ldr	r2, [r3, #16]
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	f003 0307 	and.w	r3, r3, #7
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	fa02 f303 	lsl.w	r3, r2, r3
 8008812:	693a      	ldr	r2, [r7, #16]
 8008814:	4313      	orrs	r3, r2
 8008816:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	08da      	lsrs	r2, r3, #3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	3208      	adds	r2, #8
 8008820:	6939      	ldr	r1, [r7, #16]
 8008822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	005b      	lsls	r3, r3, #1
 8008830:	2203      	movs	r2, #3
 8008832:	fa02 f303 	lsl.w	r3, r2, r3
 8008836:	43db      	mvns	r3, r3
 8008838:	693a      	ldr	r2, [r7, #16]
 800883a:	4013      	ands	r3, r2
 800883c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	f003 0203 	and.w	r2, r3, #3
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	005b      	lsls	r3, r3, #1
 800884a:	fa02 f303 	lsl.w	r3, r2, r3
 800884e:	693a      	ldr	r2, [r7, #16]
 8008850:	4313      	orrs	r3, r2
 8008852:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	693a      	ldr	r2, [r7, #16]
 8008858:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008862:	2b00      	cmp	r3, #0
 8008864:	f000 80a6 	beq.w	80089b4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008868:	4b5b      	ldr	r3, [pc, #364]	; (80089d8 <HAL_GPIO_Init+0x2e4>)
 800886a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800886c:	4a5a      	ldr	r2, [pc, #360]	; (80089d8 <HAL_GPIO_Init+0x2e4>)
 800886e:	f043 0301 	orr.w	r3, r3, #1
 8008872:	6613      	str	r3, [r2, #96]	; 0x60
 8008874:	4b58      	ldr	r3, [pc, #352]	; (80089d8 <HAL_GPIO_Init+0x2e4>)
 8008876:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008878:	f003 0301 	and.w	r3, r3, #1
 800887c:	60bb      	str	r3, [r7, #8]
 800887e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008880:	4a56      	ldr	r2, [pc, #344]	; (80089dc <HAL_GPIO_Init+0x2e8>)
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	089b      	lsrs	r3, r3, #2
 8008886:	3302      	adds	r3, #2
 8008888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800888c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	f003 0303 	and.w	r3, r3, #3
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	220f      	movs	r2, #15
 8008898:	fa02 f303 	lsl.w	r3, r2, r3
 800889c:	43db      	mvns	r3, r3
 800889e:	693a      	ldr	r2, [r7, #16]
 80088a0:	4013      	ands	r3, r2
 80088a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80088aa:	d01f      	beq.n	80088ec <HAL_GPIO_Init+0x1f8>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	4a4c      	ldr	r2, [pc, #304]	; (80089e0 <HAL_GPIO_Init+0x2ec>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d019      	beq.n	80088e8 <HAL_GPIO_Init+0x1f4>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4a4b      	ldr	r2, [pc, #300]	; (80089e4 <HAL_GPIO_Init+0x2f0>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d013      	beq.n	80088e4 <HAL_GPIO_Init+0x1f0>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a4a      	ldr	r2, [pc, #296]	; (80089e8 <HAL_GPIO_Init+0x2f4>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d00d      	beq.n	80088e0 <HAL_GPIO_Init+0x1ec>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	4a49      	ldr	r2, [pc, #292]	; (80089ec <HAL_GPIO_Init+0x2f8>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d007      	beq.n	80088dc <HAL_GPIO_Init+0x1e8>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	4a48      	ldr	r2, [pc, #288]	; (80089f0 <HAL_GPIO_Init+0x2fc>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d101      	bne.n	80088d8 <HAL_GPIO_Init+0x1e4>
 80088d4:	2305      	movs	r3, #5
 80088d6:	e00a      	b.n	80088ee <HAL_GPIO_Init+0x1fa>
 80088d8:	2306      	movs	r3, #6
 80088da:	e008      	b.n	80088ee <HAL_GPIO_Init+0x1fa>
 80088dc:	2304      	movs	r3, #4
 80088de:	e006      	b.n	80088ee <HAL_GPIO_Init+0x1fa>
 80088e0:	2303      	movs	r3, #3
 80088e2:	e004      	b.n	80088ee <HAL_GPIO_Init+0x1fa>
 80088e4:	2302      	movs	r3, #2
 80088e6:	e002      	b.n	80088ee <HAL_GPIO_Init+0x1fa>
 80088e8:	2301      	movs	r3, #1
 80088ea:	e000      	b.n	80088ee <HAL_GPIO_Init+0x1fa>
 80088ec:	2300      	movs	r3, #0
 80088ee:	697a      	ldr	r2, [r7, #20]
 80088f0:	f002 0203 	and.w	r2, r2, #3
 80088f4:	0092      	lsls	r2, r2, #2
 80088f6:	4093      	lsls	r3, r2
 80088f8:	693a      	ldr	r2, [r7, #16]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80088fe:	4937      	ldr	r1, [pc, #220]	; (80089dc <HAL_GPIO_Init+0x2e8>)
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	089b      	lsrs	r3, r3, #2
 8008904:	3302      	adds	r3, #2
 8008906:	693a      	ldr	r2, [r7, #16]
 8008908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800890c:	4b39      	ldr	r3, [pc, #228]	; (80089f4 <HAL_GPIO_Init+0x300>)
 800890e:	689b      	ldr	r3, [r3, #8]
 8008910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	43db      	mvns	r3, r3
 8008916:	693a      	ldr	r2, [r7, #16]
 8008918:	4013      	ands	r3, r2
 800891a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008924:	2b00      	cmp	r3, #0
 8008926:	d003      	beq.n	8008930 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008928:	693a      	ldr	r2, [r7, #16]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	4313      	orrs	r3, r2
 800892e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008930:	4a30      	ldr	r2, [pc, #192]	; (80089f4 <HAL_GPIO_Init+0x300>)
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008936:	4b2f      	ldr	r3, [pc, #188]	; (80089f4 <HAL_GPIO_Init+0x300>)
 8008938:	68db      	ldr	r3, [r3, #12]
 800893a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	43db      	mvns	r3, r3
 8008940:	693a      	ldr	r2, [r7, #16]
 8008942:	4013      	ands	r3, r2
 8008944:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800894e:	2b00      	cmp	r3, #0
 8008950:	d003      	beq.n	800895a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008952:	693a      	ldr	r2, [r7, #16]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	4313      	orrs	r3, r2
 8008958:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800895a:	4a26      	ldr	r2, [pc, #152]	; (80089f4 <HAL_GPIO_Init+0x300>)
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008960:	4b24      	ldr	r3, [pc, #144]	; (80089f4 <HAL_GPIO_Init+0x300>)
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	43db      	mvns	r3, r3
 800896a:	693a      	ldr	r2, [r7, #16]
 800896c:	4013      	ands	r3, r2
 800896e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008978:	2b00      	cmp	r3, #0
 800897a:	d003      	beq.n	8008984 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800897c:	693a      	ldr	r2, [r7, #16]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	4313      	orrs	r3, r2
 8008982:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008984:	4a1b      	ldr	r2, [pc, #108]	; (80089f4 <HAL_GPIO_Init+0x300>)
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800898a:	4b1a      	ldr	r3, [pc, #104]	; (80089f4 <HAL_GPIO_Init+0x300>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	43db      	mvns	r3, r3
 8008994:	693a      	ldr	r2, [r7, #16]
 8008996:	4013      	ands	r3, r2
 8008998:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d003      	beq.n	80089ae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80089a6:	693a      	ldr	r2, [r7, #16]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80089ae:	4a11      	ldr	r2, [pc, #68]	; (80089f4 <HAL_GPIO_Init+0x300>)
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	3301      	adds	r3, #1
 80089b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	681a      	ldr	r2, [r3, #0]
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	fa22 f303 	lsr.w	r3, r2, r3
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	f47f ae9d 	bne.w	8008704 <HAL_GPIO_Init+0x10>
  }
}
 80089ca:	bf00      	nop
 80089cc:	bf00      	nop
 80089ce:	371c      	adds	r7, #28
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr
 80089d8:	40021000 	.word	0x40021000
 80089dc:	40010000 	.word	0x40010000
 80089e0:	48000400 	.word	0x48000400
 80089e4:	48000800 	.word	0x48000800
 80089e8:	48000c00 	.word	0x48000c00
 80089ec:	48001000 	.word	0x48001000
 80089f0:	48001400 	.word	0x48001400
 80089f4:	40010400 	.word	0x40010400

080089f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b083      	sub	sp, #12
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	460b      	mov	r3, r1
 8008a02:	807b      	strh	r3, [r7, #2]
 8008a04:	4613      	mov	r3, r2
 8008a06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008a08:	787b      	ldrb	r3, [r7, #1]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d003      	beq.n	8008a16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008a0e:	887a      	ldrh	r2, [r7, #2]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008a14:	e002      	b.n	8008a1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008a16:	887a      	ldrh	r2, [r7, #2]
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008a1c:	bf00      	nop
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr

08008a28 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d141      	bne.n	8008aba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008a36:	4b4b      	ldr	r3, [pc, #300]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008a3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a42:	d131      	bne.n	8008aa8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008a44:	4b47      	ldr	r3, [pc, #284]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a4a:	4a46      	ldr	r2, [pc, #280]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a50:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008a54:	4b43      	ldr	r3, [pc, #268]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008a5c:	4a41      	ldr	r2, [pc, #260]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008a62:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008a64:	4b40      	ldr	r3, [pc, #256]	; (8008b68 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	2232      	movs	r2, #50	; 0x32
 8008a6a:	fb02 f303 	mul.w	r3, r2, r3
 8008a6e:	4a3f      	ldr	r2, [pc, #252]	; (8008b6c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008a70:	fba2 2303 	umull	r2, r3, r2, r3
 8008a74:	0c9b      	lsrs	r3, r3, #18
 8008a76:	3301      	adds	r3, #1
 8008a78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008a7a:	e002      	b.n	8008a82 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	3b01      	subs	r3, #1
 8008a80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008a82:	4b38      	ldr	r3, [pc, #224]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a84:	695b      	ldr	r3, [r3, #20]
 8008a86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a8e:	d102      	bne.n	8008a96 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1f2      	bne.n	8008a7c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008a96:	4b33      	ldr	r3, [pc, #204]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a98:	695b      	ldr	r3, [r3, #20]
 8008a9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008aa2:	d158      	bne.n	8008b56 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008aa4:	2303      	movs	r3, #3
 8008aa6:	e057      	b.n	8008b58 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008aa8:	4b2e      	ldr	r3, [pc, #184]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008aae:	4a2d      	ldr	r2, [pc, #180]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ab4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008ab8:	e04d      	b.n	8008b56 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ac0:	d141      	bne.n	8008b46 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008ac2:	4b28      	ldr	r3, [pc, #160]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008aca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ace:	d131      	bne.n	8008b34 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008ad0:	4b24      	ldr	r3, [pc, #144]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008ad6:	4a23      	ldr	r2, [pc, #140]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ad8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008adc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008ae0:	4b20      	ldr	r3, [pc, #128]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008ae8:	4a1e      	ldr	r2, [pc, #120]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008aea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008aee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008af0:	4b1d      	ldr	r3, [pc, #116]	; (8008b68 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	2232      	movs	r2, #50	; 0x32
 8008af6:	fb02 f303 	mul.w	r3, r2, r3
 8008afa:	4a1c      	ldr	r2, [pc, #112]	; (8008b6c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008afc:	fba2 2303 	umull	r2, r3, r2, r3
 8008b00:	0c9b      	lsrs	r3, r3, #18
 8008b02:	3301      	adds	r3, #1
 8008b04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008b06:	e002      	b.n	8008b0e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008b0e:	4b15      	ldr	r3, [pc, #84]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b10:	695b      	ldr	r3, [r3, #20]
 8008b12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b1a:	d102      	bne.n	8008b22 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d1f2      	bne.n	8008b08 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008b22:	4b10      	ldr	r3, [pc, #64]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b24:	695b      	ldr	r3, [r3, #20]
 8008b26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b2e:	d112      	bne.n	8008b56 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008b30:	2303      	movs	r3, #3
 8008b32:	e011      	b.n	8008b58 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008b34:	4b0b      	ldr	r3, [pc, #44]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b3a:	4a0a      	ldr	r2, [pc, #40]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b40:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008b44:	e007      	b.n	8008b56 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008b46:	4b07      	ldr	r3, [pc, #28]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008b4e:	4a05      	ldr	r2, [pc, #20]	; (8008b64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b50:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008b54:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008b56:	2300      	movs	r3, #0
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3714      	adds	r7, #20
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr
 8008b64:	40007000 	.word	0x40007000
 8008b68:	20000000 	.word	0x20000000
 8008b6c:	431bde83 	.word	0x431bde83

08008b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b088      	sub	sp, #32
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d101      	bne.n	8008b82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e306      	b.n	8009190 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f003 0301 	and.w	r3, r3, #1
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d075      	beq.n	8008c7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b8e:	4b97      	ldr	r3, [pc, #604]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008b90:	689b      	ldr	r3, [r3, #8]
 8008b92:	f003 030c 	and.w	r3, r3, #12
 8008b96:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008b98:	4b94      	ldr	r3, [pc, #592]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	f003 0303 	and.w	r3, r3, #3
 8008ba0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008ba2:	69bb      	ldr	r3, [r7, #24]
 8008ba4:	2b0c      	cmp	r3, #12
 8008ba6:	d102      	bne.n	8008bae <HAL_RCC_OscConfig+0x3e>
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	2b03      	cmp	r3, #3
 8008bac:	d002      	beq.n	8008bb4 <HAL_RCC_OscConfig+0x44>
 8008bae:	69bb      	ldr	r3, [r7, #24]
 8008bb0:	2b08      	cmp	r3, #8
 8008bb2:	d10b      	bne.n	8008bcc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008bb4:	4b8d      	ldr	r3, [pc, #564]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d05b      	beq.n	8008c78 <HAL_RCC_OscConfig+0x108>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d157      	bne.n	8008c78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e2e1      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008bd4:	d106      	bne.n	8008be4 <HAL_RCC_OscConfig+0x74>
 8008bd6:	4b85      	ldr	r3, [pc, #532]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a84      	ldr	r2, [pc, #528]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008bdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008be0:	6013      	str	r3, [r2, #0]
 8008be2:	e01d      	b.n	8008c20 <HAL_RCC_OscConfig+0xb0>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008bec:	d10c      	bne.n	8008c08 <HAL_RCC_OscConfig+0x98>
 8008bee:	4b7f      	ldr	r3, [pc, #508]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a7e      	ldr	r2, [pc, #504]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008bf4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008bf8:	6013      	str	r3, [r2, #0]
 8008bfa:	4b7c      	ldr	r3, [pc, #496]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a7b      	ldr	r2, [pc, #492]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008c00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c04:	6013      	str	r3, [r2, #0]
 8008c06:	e00b      	b.n	8008c20 <HAL_RCC_OscConfig+0xb0>
 8008c08:	4b78      	ldr	r3, [pc, #480]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a77      	ldr	r2, [pc, #476]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008c0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c12:	6013      	str	r3, [r2, #0]
 8008c14:	4b75      	ldr	r3, [pc, #468]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a74      	ldr	r2, [pc, #464]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008c1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d013      	beq.n	8008c50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c28:	f7fd f988 	bl	8005f3c <HAL_GetTick>
 8008c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c2e:	e008      	b.n	8008c42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c30:	f7fd f984 	bl	8005f3c <HAL_GetTick>
 8008c34:	4602      	mov	r2, r0
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	1ad3      	subs	r3, r2, r3
 8008c3a:	2b64      	cmp	r3, #100	; 0x64
 8008c3c:	d901      	bls.n	8008c42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008c3e:	2303      	movs	r3, #3
 8008c40:	e2a6      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c42:	4b6a      	ldr	r3, [pc, #424]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d0f0      	beq.n	8008c30 <HAL_RCC_OscConfig+0xc0>
 8008c4e:	e014      	b.n	8008c7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c50:	f7fd f974 	bl	8005f3c <HAL_GetTick>
 8008c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008c56:	e008      	b.n	8008c6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c58:	f7fd f970 	bl	8005f3c <HAL_GetTick>
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	1ad3      	subs	r3, r2, r3
 8008c62:	2b64      	cmp	r3, #100	; 0x64
 8008c64:	d901      	bls.n	8008c6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008c66:	2303      	movs	r3, #3
 8008c68:	e292      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008c6a:	4b60      	ldr	r3, [pc, #384]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d1f0      	bne.n	8008c58 <HAL_RCC_OscConfig+0xe8>
 8008c76:	e000      	b.n	8008c7a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f003 0302 	and.w	r3, r3, #2
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d075      	beq.n	8008d72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008c86:	4b59      	ldr	r3, [pc, #356]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	f003 030c 	and.w	r3, r3, #12
 8008c8e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008c90:	4b56      	ldr	r3, [pc, #344]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008c92:	68db      	ldr	r3, [r3, #12]
 8008c94:	f003 0303 	and.w	r3, r3, #3
 8008c98:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008c9a:	69bb      	ldr	r3, [r7, #24]
 8008c9c:	2b0c      	cmp	r3, #12
 8008c9e:	d102      	bne.n	8008ca6 <HAL_RCC_OscConfig+0x136>
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	2b02      	cmp	r3, #2
 8008ca4:	d002      	beq.n	8008cac <HAL_RCC_OscConfig+0x13c>
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	2b04      	cmp	r3, #4
 8008caa:	d11f      	bne.n	8008cec <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008cac:	4b4f      	ldr	r3, [pc, #316]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d005      	beq.n	8008cc4 <HAL_RCC_OscConfig+0x154>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	68db      	ldr	r3, [r3, #12]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d101      	bne.n	8008cc4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	e265      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008cc4:	4b49      	ldr	r3, [pc, #292]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	691b      	ldr	r3, [r3, #16]
 8008cd0:	061b      	lsls	r3, r3, #24
 8008cd2:	4946      	ldr	r1, [pc, #280]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008cd8:	4b45      	ldr	r3, [pc, #276]	; (8008df0 <HAL_RCC_OscConfig+0x280>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7fd f8e1 	bl	8005ea4 <HAL_InitTick>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d043      	beq.n	8008d70 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e251      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d023      	beq.n	8008d3c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008cf4:	4b3d      	ldr	r3, [pc, #244]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a3c      	ldr	r2, [pc, #240]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008cfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008cfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d00:	f7fd f91c 	bl	8005f3c <HAL_GetTick>
 8008d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d06:	e008      	b.n	8008d1a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d08:	f7fd f918 	bl	8005f3c <HAL_GetTick>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d901      	bls.n	8008d1a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008d16:	2303      	movs	r3, #3
 8008d18:	e23a      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d1a:	4b34      	ldr	r3, [pc, #208]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d0f0      	beq.n	8008d08 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d26:	4b31      	ldr	r3, [pc, #196]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	691b      	ldr	r3, [r3, #16]
 8008d32:	061b      	lsls	r3, r3, #24
 8008d34:	492d      	ldr	r1, [pc, #180]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008d36:	4313      	orrs	r3, r2
 8008d38:	604b      	str	r3, [r1, #4]
 8008d3a:	e01a      	b.n	8008d72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008d3c:	4b2b      	ldr	r3, [pc, #172]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a2a      	ldr	r2, [pc, #168]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008d42:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d48:	f7fd f8f8 	bl	8005f3c <HAL_GetTick>
 8008d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008d4e:	e008      	b.n	8008d62 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d50:	f7fd f8f4 	bl	8005f3c <HAL_GetTick>
 8008d54:	4602      	mov	r2, r0
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	1ad3      	subs	r3, r2, r3
 8008d5a:	2b02      	cmp	r3, #2
 8008d5c:	d901      	bls.n	8008d62 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008d5e:	2303      	movs	r3, #3
 8008d60:	e216      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008d62:	4b22      	ldr	r3, [pc, #136]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d1f0      	bne.n	8008d50 <HAL_RCC_OscConfig+0x1e0>
 8008d6e:	e000      	b.n	8008d72 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d70:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f003 0308 	and.w	r3, r3, #8
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d041      	beq.n	8008e02 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	695b      	ldr	r3, [r3, #20]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d01c      	beq.n	8008dc0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008d86:	4b19      	ldr	r3, [pc, #100]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008d8c:	4a17      	ldr	r2, [pc, #92]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008d8e:	f043 0301 	orr.w	r3, r3, #1
 8008d92:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d96:	f7fd f8d1 	bl	8005f3c <HAL_GetTick>
 8008d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008d9c:	e008      	b.n	8008db0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008d9e:	f7fd f8cd 	bl	8005f3c <HAL_GetTick>
 8008da2:	4602      	mov	r2, r0
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	1ad3      	subs	r3, r2, r3
 8008da8:	2b02      	cmp	r3, #2
 8008daa:	d901      	bls.n	8008db0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008dac:	2303      	movs	r3, #3
 8008dae:	e1ef      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008db0:	4b0e      	ldr	r3, [pc, #56]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008db2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008db6:	f003 0302 	and.w	r3, r3, #2
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d0ef      	beq.n	8008d9e <HAL_RCC_OscConfig+0x22e>
 8008dbe:	e020      	b.n	8008e02 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008dc0:	4b0a      	ldr	r3, [pc, #40]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008dc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008dc6:	4a09      	ldr	r2, [pc, #36]	; (8008dec <HAL_RCC_OscConfig+0x27c>)
 8008dc8:	f023 0301 	bic.w	r3, r3, #1
 8008dcc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008dd0:	f7fd f8b4 	bl	8005f3c <HAL_GetTick>
 8008dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008dd6:	e00d      	b.n	8008df4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008dd8:	f7fd f8b0 	bl	8005f3c <HAL_GetTick>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	1ad3      	subs	r3, r2, r3
 8008de2:	2b02      	cmp	r3, #2
 8008de4:	d906      	bls.n	8008df4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008de6:	2303      	movs	r3, #3
 8008de8:	e1d2      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
 8008dea:	bf00      	nop
 8008dec:	40021000 	.word	0x40021000
 8008df0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008df4:	4b8c      	ldr	r3, [pc, #560]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008df6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008dfa:	f003 0302 	and.w	r3, r3, #2
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d1ea      	bne.n	8008dd8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f003 0304 	and.w	r3, r3, #4
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	f000 80a6 	beq.w	8008f5c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008e10:	2300      	movs	r3, #0
 8008e12:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008e14:	4b84      	ldr	r3, [pc, #528]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d101      	bne.n	8008e24 <HAL_RCC_OscConfig+0x2b4>
 8008e20:	2301      	movs	r3, #1
 8008e22:	e000      	b.n	8008e26 <HAL_RCC_OscConfig+0x2b6>
 8008e24:	2300      	movs	r3, #0
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d00d      	beq.n	8008e46 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e2a:	4b7f      	ldr	r3, [pc, #508]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e2e:	4a7e      	ldr	r2, [pc, #504]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e34:	6593      	str	r3, [r2, #88]	; 0x58
 8008e36:	4b7c      	ldr	r3, [pc, #496]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e3e:	60fb      	str	r3, [r7, #12]
 8008e40:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008e42:	2301      	movs	r3, #1
 8008e44:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e46:	4b79      	ldr	r3, [pc, #484]	; (800902c <HAL_RCC_OscConfig+0x4bc>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d118      	bne.n	8008e84 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e52:	4b76      	ldr	r3, [pc, #472]	; (800902c <HAL_RCC_OscConfig+0x4bc>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a75      	ldr	r2, [pc, #468]	; (800902c <HAL_RCC_OscConfig+0x4bc>)
 8008e58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008e5e:	f7fd f86d 	bl	8005f3c <HAL_GetTick>
 8008e62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e64:	e008      	b.n	8008e78 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e66:	f7fd f869 	bl	8005f3c <HAL_GetTick>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	1ad3      	subs	r3, r2, r3
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	d901      	bls.n	8008e78 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008e74:	2303      	movs	r3, #3
 8008e76:	e18b      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e78:	4b6c      	ldr	r3, [pc, #432]	; (800902c <HAL_RCC_OscConfig+0x4bc>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d0f0      	beq.n	8008e66 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d108      	bne.n	8008e9e <HAL_RCC_OscConfig+0x32e>
 8008e8c:	4b66      	ldr	r3, [pc, #408]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e92:	4a65      	ldr	r2, [pc, #404]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008e94:	f043 0301 	orr.w	r3, r3, #1
 8008e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008e9c:	e024      	b.n	8008ee8 <HAL_RCC_OscConfig+0x378>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	2b05      	cmp	r3, #5
 8008ea4:	d110      	bne.n	8008ec8 <HAL_RCC_OscConfig+0x358>
 8008ea6:	4b60      	ldr	r3, [pc, #384]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008eac:	4a5e      	ldr	r2, [pc, #376]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008eae:	f043 0304 	orr.w	r3, r3, #4
 8008eb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008eb6:	4b5c      	ldr	r3, [pc, #368]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ebc:	4a5a      	ldr	r2, [pc, #360]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008ebe:	f043 0301 	orr.w	r3, r3, #1
 8008ec2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008ec6:	e00f      	b.n	8008ee8 <HAL_RCC_OscConfig+0x378>
 8008ec8:	4b57      	ldr	r3, [pc, #348]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ece:	4a56      	ldr	r2, [pc, #344]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008ed0:	f023 0301 	bic.w	r3, r3, #1
 8008ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008ed8:	4b53      	ldr	r3, [pc, #332]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ede:	4a52      	ldr	r2, [pc, #328]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008ee0:	f023 0304 	bic.w	r3, r3, #4
 8008ee4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d016      	beq.n	8008f1e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ef0:	f7fd f824 	bl	8005f3c <HAL_GetTick>
 8008ef4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008ef6:	e00a      	b.n	8008f0e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ef8:	f7fd f820 	bl	8005f3c <HAL_GetTick>
 8008efc:	4602      	mov	r2, r0
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	1ad3      	subs	r3, r2, r3
 8008f02:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d901      	bls.n	8008f0e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008f0a:	2303      	movs	r3, #3
 8008f0c:	e140      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008f0e:	4b46      	ldr	r3, [pc, #280]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f14:	f003 0302 	and.w	r3, r3, #2
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d0ed      	beq.n	8008ef8 <HAL_RCC_OscConfig+0x388>
 8008f1c:	e015      	b.n	8008f4a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f1e:	f7fd f80d 	bl	8005f3c <HAL_GetTick>
 8008f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008f24:	e00a      	b.n	8008f3c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f26:	f7fd f809 	bl	8005f3c <HAL_GetTick>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	1ad3      	subs	r3, r2, r3
 8008f30:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d901      	bls.n	8008f3c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008f38:	2303      	movs	r3, #3
 8008f3a:	e129      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008f3c:	4b3a      	ldr	r3, [pc, #232]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f42:	f003 0302 	and.w	r3, r3, #2
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d1ed      	bne.n	8008f26 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008f4a:	7ffb      	ldrb	r3, [r7, #31]
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d105      	bne.n	8008f5c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f50:	4b35      	ldr	r3, [pc, #212]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f54:	4a34      	ldr	r2, [pc, #208]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008f56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f5a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f003 0320 	and.w	r3, r3, #32
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d03c      	beq.n	8008fe2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	699b      	ldr	r3, [r3, #24]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d01c      	beq.n	8008faa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008f70:	4b2d      	ldr	r3, [pc, #180]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008f72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008f76:	4a2c      	ldr	r2, [pc, #176]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008f78:	f043 0301 	orr.w	r3, r3, #1
 8008f7c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f80:	f7fc ffdc 	bl	8005f3c <HAL_GetTick>
 8008f84:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008f86:	e008      	b.n	8008f9a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008f88:	f7fc ffd8 	bl	8005f3c <HAL_GetTick>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	1ad3      	subs	r3, r2, r3
 8008f92:	2b02      	cmp	r3, #2
 8008f94:	d901      	bls.n	8008f9a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008f96:	2303      	movs	r3, #3
 8008f98:	e0fa      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008f9a:	4b23      	ldr	r3, [pc, #140]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008f9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008fa0:	f003 0302 	and.w	r3, r3, #2
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d0ef      	beq.n	8008f88 <HAL_RCC_OscConfig+0x418>
 8008fa8:	e01b      	b.n	8008fe2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008faa:	4b1f      	ldr	r3, [pc, #124]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008fac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008fb0:	4a1d      	ldr	r2, [pc, #116]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008fb2:	f023 0301 	bic.w	r3, r3, #1
 8008fb6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fba:	f7fc ffbf 	bl	8005f3c <HAL_GetTick>
 8008fbe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008fc0:	e008      	b.n	8008fd4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008fc2:	f7fc ffbb 	bl	8005f3c <HAL_GetTick>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	1ad3      	subs	r3, r2, r3
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	d901      	bls.n	8008fd4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008fd0:	2303      	movs	r3, #3
 8008fd2:	e0dd      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008fd4:	4b14      	ldr	r3, [pc, #80]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008fd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008fda:	f003 0302 	and.w	r3, r3, #2
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d1ef      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	69db      	ldr	r3, [r3, #28]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	f000 80d1 	beq.w	800918e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008fec:	4b0e      	ldr	r3, [pc, #56]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	f003 030c 	and.w	r3, r3, #12
 8008ff4:	2b0c      	cmp	r3, #12
 8008ff6:	f000 808b 	beq.w	8009110 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	69db      	ldr	r3, [r3, #28]
 8008ffe:	2b02      	cmp	r3, #2
 8009000:	d15e      	bne.n	80090c0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009002:	4b09      	ldr	r3, [pc, #36]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a08      	ldr	r2, [pc, #32]	; (8009028 <HAL_RCC_OscConfig+0x4b8>)
 8009008:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800900c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800900e:	f7fc ff95 	bl	8005f3c <HAL_GetTick>
 8009012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009014:	e00c      	b.n	8009030 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009016:	f7fc ff91 	bl	8005f3c <HAL_GetTick>
 800901a:	4602      	mov	r2, r0
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	1ad3      	subs	r3, r2, r3
 8009020:	2b02      	cmp	r3, #2
 8009022:	d905      	bls.n	8009030 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009024:	2303      	movs	r3, #3
 8009026:	e0b3      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
 8009028:	40021000 	.word	0x40021000
 800902c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009030:	4b59      	ldr	r3, [pc, #356]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009038:	2b00      	cmp	r3, #0
 800903a:	d1ec      	bne.n	8009016 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800903c:	4b56      	ldr	r3, [pc, #344]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 800903e:	68da      	ldr	r2, [r3, #12]
 8009040:	4b56      	ldr	r3, [pc, #344]	; (800919c <HAL_RCC_OscConfig+0x62c>)
 8009042:	4013      	ands	r3, r2
 8009044:	687a      	ldr	r2, [r7, #4]
 8009046:	6a11      	ldr	r1, [r2, #32]
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800904c:	3a01      	subs	r2, #1
 800904e:	0112      	lsls	r2, r2, #4
 8009050:	4311      	orrs	r1, r2
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009056:	0212      	lsls	r2, r2, #8
 8009058:	4311      	orrs	r1, r2
 800905a:	687a      	ldr	r2, [r7, #4]
 800905c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800905e:	0852      	lsrs	r2, r2, #1
 8009060:	3a01      	subs	r2, #1
 8009062:	0552      	lsls	r2, r2, #21
 8009064:	4311      	orrs	r1, r2
 8009066:	687a      	ldr	r2, [r7, #4]
 8009068:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800906a:	0852      	lsrs	r2, r2, #1
 800906c:	3a01      	subs	r2, #1
 800906e:	0652      	lsls	r2, r2, #25
 8009070:	4311      	orrs	r1, r2
 8009072:	687a      	ldr	r2, [r7, #4]
 8009074:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009076:	06d2      	lsls	r2, r2, #27
 8009078:	430a      	orrs	r2, r1
 800907a:	4947      	ldr	r1, [pc, #284]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 800907c:	4313      	orrs	r3, r2
 800907e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009080:	4b45      	ldr	r3, [pc, #276]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a44      	ldr	r2, [pc, #272]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 8009086:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800908a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800908c:	4b42      	ldr	r3, [pc, #264]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 800908e:	68db      	ldr	r3, [r3, #12]
 8009090:	4a41      	ldr	r2, [pc, #260]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 8009092:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009096:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009098:	f7fc ff50 	bl	8005f3c <HAL_GetTick>
 800909c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800909e:	e008      	b.n	80090b2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090a0:	f7fc ff4c 	bl	8005f3c <HAL_GetTick>
 80090a4:	4602      	mov	r2, r0
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	1ad3      	subs	r3, r2, r3
 80090aa:	2b02      	cmp	r3, #2
 80090ac:	d901      	bls.n	80090b2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80090ae:	2303      	movs	r3, #3
 80090b0:	e06e      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80090b2:	4b39      	ldr	r3, [pc, #228]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d0f0      	beq.n	80090a0 <HAL_RCC_OscConfig+0x530>
 80090be:	e066      	b.n	800918e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80090c0:	4b35      	ldr	r3, [pc, #212]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a34      	ldr	r2, [pc, #208]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 80090c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80090ca:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80090cc:	4b32      	ldr	r3, [pc, #200]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	4a31      	ldr	r2, [pc, #196]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 80090d2:	f023 0303 	bic.w	r3, r3, #3
 80090d6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80090d8:	4b2f      	ldr	r3, [pc, #188]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 80090da:	68db      	ldr	r3, [r3, #12]
 80090dc:	4a2e      	ldr	r2, [pc, #184]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 80090de:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80090e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090e8:	f7fc ff28 	bl	8005f3c <HAL_GetTick>
 80090ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80090ee:	e008      	b.n	8009102 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090f0:	f7fc ff24 	bl	8005f3c <HAL_GetTick>
 80090f4:	4602      	mov	r2, r0
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	1ad3      	subs	r3, r2, r3
 80090fa:	2b02      	cmp	r3, #2
 80090fc:	d901      	bls.n	8009102 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80090fe:	2303      	movs	r3, #3
 8009100:	e046      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009102:	4b25      	ldr	r3, [pc, #148]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800910a:	2b00      	cmp	r3, #0
 800910c:	d1f0      	bne.n	80090f0 <HAL_RCC_OscConfig+0x580>
 800910e:	e03e      	b.n	800918e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	69db      	ldr	r3, [r3, #28]
 8009114:	2b01      	cmp	r3, #1
 8009116:	d101      	bne.n	800911c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8009118:	2301      	movs	r3, #1
 800911a:	e039      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800911c:	4b1e      	ldr	r3, [pc, #120]	; (8009198 <HAL_RCC_OscConfig+0x628>)
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	f003 0203 	and.w	r2, r3, #3
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6a1b      	ldr	r3, [r3, #32]
 800912c:	429a      	cmp	r2, r3
 800912e:	d12c      	bne.n	800918a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800913a:	3b01      	subs	r3, #1
 800913c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800913e:	429a      	cmp	r2, r3
 8009140:	d123      	bne.n	800918a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800914c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800914e:	429a      	cmp	r2, r3
 8009150:	d11b      	bne.n	800918a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800915c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800915e:	429a      	cmp	r2, r3
 8009160:	d113      	bne.n	800918a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800916c:	085b      	lsrs	r3, r3, #1
 800916e:	3b01      	subs	r3, #1
 8009170:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009172:	429a      	cmp	r2, r3
 8009174:	d109      	bne.n	800918a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009180:	085b      	lsrs	r3, r3, #1
 8009182:	3b01      	subs	r3, #1
 8009184:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009186:	429a      	cmp	r2, r3
 8009188:	d001      	beq.n	800918e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800918a:	2301      	movs	r3, #1
 800918c:	e000      	b.n	8009190 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800918e:	2300      	movs	r3, #0
}
 8009190:	4618      	mov	r0, r3
 8009192:	3720      	adds	r7, #32
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}
 8009198:	40021000 	.word	0x40021000
 800919c:	019f800c 	.word	0x019f800c

080091a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b086      	sub	sp, #24
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80091aa:	2300      	movs	r3, #0
 80091ac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d101      	bne.n	80091b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	e11e      	b.n	80093f6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80091b8:	4b91      	ldr	r3, [pc, #580]	; (8009400 <HAL_RCC_ClockConfig+0x260>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f003 030f 	and.w	r3, r3, #15
 80091c0:	683a      	ldr	r2, [r7, #0]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d910      	bls.n	80091e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091c6:	4b8e      	ldr	r3, [pc, #568]	; (8009400 <HAL_RCC_ClockConfig+0x260>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f023 020f 	bic.w	r2, r3, #15
 80091ce:	498c      	ldr	r1, [pc, #560]	; (8009400 <HAL_RCC_ClockConfig+0x260>)
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80091d6:	4b8a      	ldr	r3, [pc, #552]	; (8009400 <HAL_RCC_ClockConfig+0x260>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f003 030f 	and.w	r3, r3, #15
 80091de:	683a      	ldr	r2, [r7, #0]
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d001      	beq.n	80091e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80091e4:	2301      	movs	r3, #1
 80091e6:	e106      	b.n	80093f6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 0301 	and.w	r3, r3, #1
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d073      	beq.n	80092dc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	2b03      	cmp	r3, #3
 80091fa:	d129      	bne.n	8009250 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80091fc:	4b81      	ldr	r3, [pc, #516]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009204:	2b00      	cmp	r3, #0
 8009206:	d101      	bne.n	800920c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009208:	2301      	movs	r3, #1
 800920a:	e0f4      	b.n	80093f6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800920c:	f000 f99e 	bl	800954c <RCC_GetSysClockFreqFromPLLSource>
 8009210:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	4a7c      	ldr	r2, [pc, #496]	; (8009408 <HAL_RCC_ClockConfig+0x268>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d93f      	bls.n	800929a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800921a:	4b7a      	ldr	r3, [pc, #488]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d009      	beq.n	800923a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800922e:	2b00      	cmp	r3, #0
 8009230:	d033      	beq.n	800929a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009236:	2b00      	cmp	r3, #0
 8009238:	d12f      	bne.n	800929a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800923a:	4b72      	ldr	r3, [pc, #456]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009242:	4a70      	ldr	r2, [pc, #448]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 8009244:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009248:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800924a:	2380      	movs	r3, #128	; 0x80
 800924c:	617b      	str	r3, [r7, #20]
 800924e:	e024      	b.n	800929a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	2b02      	cmp	r3, #2
 8009256:	d107      	bne.n	8009268 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009258:	4b6a      	ldr	r3, [pc, #424]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009260:	2b00      	cmp	r3, #0
 8009262:	d109      	bne.n	8009278 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009264:	2301      	movs	r3, #1
 8009266:	e0c6      	b.n	80093f6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009268:	4b66      	ldr	r3, [pc, #408]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009270:	2b00      	cmp	r3, #0
 8009272:	d101      	bne.n	8009278 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009274:	2301      	movs	r3, #1
 8009276:	e0be      	b.n	80093f6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009278:	f000 f8ce 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800927c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	4a61      	ldr	r2, [pc, #388]	; (8009408 <HAL_RCC_ClockConfig+0x268>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d909      	bls.n	800929a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009286:	4b5f      	ldr	r3, [pc, #380]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 8009288:	689b      	ldr	r3, [r3, #8]
 800928a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800928e:	4a5d      	ldr	r2, [pc, #372]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 8009290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009294:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009296:	2380      	movs	r3, #128	; 0x80
 8009298:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800929a:	4b5a      	ldr	r3, [pc, #360]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 800929c:	689b      	ldr	r3, [r3, #8]
 800929e:	f023 0203 	bic.w	r2, r3, #3
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	4957      	ldr	r1, [pc, #348]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 80092a8:	4313      	orrs	r3, r2
 80092aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092ac:	f7fc fe46 	bl	8005f3c <HAL_GetTick>
 80092b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092b2:	e00a      	b.n	80092ca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092b4:	f7fc fe42 	bl	8005f3c <HAL_GetTick>
 80092b8:	4602      	mov	r2, r0
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	1ad3      	subs	r3, r2, r3
 80092be:	f241 3288 	movw	r2, #5000	; 0x1388
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d901      	bls.n	80092ca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80092c6:	2303      	movs	r3, #3
 80092c8:	e095      	b.n	80093f6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092ca:	4b4e      	ldr	r3, [pc, #312]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	f003 020c 	and.w	r2, r3, #12
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	685b      	ldr	r3, [r3, #4]
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	429a      	cmp	r2, r3
 80092da:	d1eb      	bne.n	80092b4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f003 0302 	and.w	r3, r3, #2
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d023      	beq.n	8009330 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f003 0304 	and.w	r3, r3, #4
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d005      	beq.n	8009300 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80092f4:	4b43      	ldr	r3, [pc, #268]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	4a42      	ldr	r2, [pc, #264]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 80092fa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80092fe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f003 0308 	and.w	r3, r3, #8
 8009308:	2b00      	cmp	r3, #0
 800930a:	d007      	beq.n	800931c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800930c:	4b3d      	ldr	r3, [pc, #244]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009314:	4a3b      	ldr	r2, [pc, #236]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 8009316:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800931a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800931c:	4b39      	ldr	r3, [pc, #228]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 800931e:	689b      	ldr	r3, [r3, #8]
 8009320:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	4936      	ldr	r1, [pc, #216]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 800932a:	4313      	orrs	r3, r2
 800932c:	608b      	str	r3, [r1, #8]
 800932e:	e008      	b.n	8009342 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	2b80      	cmp	r3, #128	; 0x80
 8009334:	d105      	bne.n	8009342 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009336:	4b33      	ldr	r3, [pc, #204]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 8009338:	689b      	ldr	r3, [r3, #8]
 800933a:	4a32      	ldr	r2, [pc, #200]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 800933c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009340:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009342:	4b2f      	ldr	r3, [pc, #188]	; (8009400 <HAL_RCC_ClockConfig+0x260>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f003 030f 	and.w	r3, r3, #15
 800934a:	683a      	ldr	r2, [r7, #0]
 800934c:	429a      	cmp	r2, r3
 800934e:	d21d      	bcs.n	800938c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009350:	4b2b      	ldr	r3, [pc, #172]	; (8009400 <HAL_RCC_ClockConfig+0x260>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f023 020f 	bic.w	r2, r3, #15
 8009358:	4929      	ldr	r1, [pc, #164]	; (8009400 <HAL_RCC_ClockConfig+0x260>)
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	4313      	orrs	r3, r2
 800935e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009360:	f7fc fdec 	bl	8005f3c <HAL_GetTick>
 8009364:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009366:	e00a      	b.n	800937e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009368:	f7fc fde8 	bl	8005f3c <HAL_GetTick>
 800936c:	4602      	mov	r2, r0
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	f241 3288 	movw	r2, #5000	; 0x1388
 8009376:	4293      	cmp	r3, r2
 8009378:	d901      	bls.n	800937e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800937a:	2303      	movs	r3, #3
 800937c:	e03b      	b.n	80093f6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800937e:	4b20      	ldr	r3, [pc, #128]	; (8009400 <HAL_RCC_ClockConfig+0x260>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f003 030f 	and.w	r3, r3, #15
 8009386:	683a      	ldr	r2, [r7, #0]
 8009388:	429a      	cmp	r2, r3
 800938a:	d1ed      	bne.n	8009368 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f003 0304 	and.w	r3, r3, #4
 8009394:	2b00      	cmp	r3, #0
 8009396:	d008      	beq.n	80093aa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009398:	4b1a      	ldr	r3, [pc, #104]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 800939a:	689b      	ldr	r3, [r3, #8]
 800939c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	68db      	ldr	r3, [r3, #12]
 80093a4:	4917      	ldr	r1, [pc, #92]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 80093a6:	4313      	orrs	r3, r2
 80093a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f003 0308 	and.w	r3, r3, #8
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d009      	beq.n	80093ca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80093b6:	4b13      	ldr	r3, [pc, #76]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	691b      	ldr	r3, [r3, #16]
 80093c2:	00db      	lsls	r3, r3, #3
 80093c4:	490f      	ldr	r1, [pc, #60]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 80093c6:	4313      	orrs	r3, r2
 80093c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80093ca:	f000 f825 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 80093ce:	4602      	mov	r2, r0
 80093d0:	4b0c      	ldr	r3, [pc, #48]	; (8009404 <HAL_RCC_ClockConfig+0x264>)
 80093d2:	689b      	ldr	r3, [r3, #8]
 80093d4:	091b      	lsrs	r3, r3, #4
 80093d6:	f003 030f 	and.w	r3, r3, #15
 80093da:	490c      	ldr	r1, [pc, #48]	; (800940c <HAL_RCC_ClockConfig+0x26c>)
 80093dc:	5ccb      	ldrb	r3, [r1, r3]
 80093de:	f003 031f 	and.w	r3, r3, #31
 80093e2:	fa22 f303 	lsr.w	r3, r2, r3
 80093e6:	4a0a      	ldr	r2, [pc, #40]	; (8009410 <HAL_RCC_ClockConfig+0x270>)
 80093e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80093ea:	4b0a      	ldr	r3, [pc, #40]	; (8009414 <HAL_RCC_ClockConfig+0x274>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4618      	mov	r0, r3
 80093f0:	f7fc fd58 	bl	8005ea4 <HAL_InitTick>
 80093f4:	4603      	mov	r3, r0
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	3718      	adds	r7, #24
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}
 80093fe:	bf00      	nop
 8009400:	40022000 	.word	0x40022000
 8009404:	40021000 	.word	0x40021000
 8009408:	04c4b400 	.word	0x04c4b400
 800940c:	08013cd8 	.word	0x08013cd8
 8009410:	20000000 	.word	0x20000000
 8009414:	20000004 	.word	0x20000004

08009418 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009418:	b480      	push	{r7}
 800941a:	b087      	sub	sp, #28
 800941c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800941e:	4b2c      	ldr	r3, [pc, #176]	; (80094d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009420:	689b      	ldr	r3, [r3, #8]
 8009422:	f003 030c 	and.w	r3, r3, #12
 8009426:	2b04      	cmp	r3, #4
 8009428:	d102      	bne.n	8009430 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800942a:	4b2a      	ldr	r3, [pc, #168]	; (80094d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800942c:	613b      	str	r3, [r7, #16]
 800942e:	e047      	b.n	80094c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009430:	4b27      	ldr	r3, [pc, #156]	; (80094d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	f003 030c 	and.w	r3, r3, #12
 8009438:	2b08      	cmp	r3, #8
 800943a:	d102      	bne.n	8009442 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800943c:	4b26      	ldr	r3, [pc, #152]	; (80094d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800943e:	613b      	str	r3, [r7, #16]
 8009440:	e03e      	b.n	80094c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009442:	4b23      	ldr	r3, [pc, #140]	; (80094d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	f003 030c 	and.w	r3, r3, #12
 800944a:	2b0c      	cmp	r3, #12
 800944c:	d136      	bne.n	80094bc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800944e:	4b20      	ldr	r3, [pc, #128]	; (80094d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	f003 0303 	and.w	r3, r3, #3
 8009456:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009458:	4b1d      	ldr	r3, [pc, #116]	; (80094d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800945a:	68db      	ldr	r3, [r3, #12]
 800945c:	091b      	lsrs	r3, r3, #4
 800945e:	f003 030f 	and.w	r3, r3, #15
 8009462:	3301      	adds	r3, #1
 8009464:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2b03      	cmp	r3, #3
 800946a:	d10c      	bne.n	8009486 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800946c:	4a1a      	ldr	r2, [pc, #104]	; (80094d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	fbb2 f3f3 	udiv	r3, r2, r3
 8009474:	4a16      	ldr	r2, [pc, #88]	; (80094d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009476:	68d2      	ldr	r2, [r2, #12]
 8009478:	0a12      	lsrs	r2, r2, #8
 800947a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800947e:	fb02 f303 	mul.w	r3, r2, r3
 8009482:	617b      	str	r3, [r7, #20]
      break;
 8009484:	e00c      	b.n	80094a0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009486:	4a13      	ldr	r2, [pc, #76]	; (80094d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	fbb2 f3f3 	udiv	r3, r2, r3
 800948e:	4a10      	ldr	r2, [pc, #64]	; (80094d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009490:	68d2      	ldr	r2, [r2, #12]
 8009492:	0a12      	lsrs	r2, r2, #8
 8009494:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009498:	fb02 f303 	mul.w	r3, r2, r3
 800949c:	617b      	str	r3, [r7, #20]
      break;
 800949e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80094a0:	4b0b      	ldr	r3, [pc, #44]	; (80094d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80094a2:	68db      	ldr	r3, [r3, #12]
 80094a4:	0e5b      	lsrs	r3, r3, #25
 80094a6:	f003 0303 	and.w	r3, r3, #3
 80094aa:	3301      	adds	r3, #1
 80094ac:	005b      	lsls	r3, r3, #1
 80094ae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80094b0:	697a      	ldr	r2, [r7, #20]
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80094b8:	613b      	str	r3, [r7, #16]
 80094ba:	e001      	b.n	80094c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80094bc:	2300      	movs	r3, #0
 80094be:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80094c0:	693b      	ldr	r3, [r7, #16]
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	371c      	adds	r7, #28
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr
 80094ce:	bf00      	nop
 80094d0:	40021000 	.word	0x40021000
 80094d4:	00f42400 	.word	0x00f42400
 80094d8:	007a1200 	.word	0x007a1200

080094dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80094dc:	b480      	push	{r7}
 80094de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80094e0:	4b03      	ldr	r3, [pc, #12]	; (80094f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80094e2:	681b      	ldr	r3, [r3, #0]
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	46bd      	mov	sp, r7
 80094e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ec:	4770      	bx	lr
 80094ee:	bf00      	nop
 80094f0:	20000000 	.word	0x20000000

080094f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80094f8:	f7ff fff0 	bl	80094dc <HAL_RCC_GetHCLKFreq>
 80094fc:	4602      	mov	r2, r0
 80094fe:	4b06      	ldr	r3, [pc, #24]	; (8009518 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	0a1b      	lsrs	r3, r3, #8
 8009504:	f003 0307 	and.w	r3, r3, #7
 8009508:	4904      	ldr	r1, [pc, #16]	; (800951c <HAL_RCC_GetPCLK1Freq+0x28>)
 800950a:	5ccb      	ldrb	r3, [r1, r3]
 800950c:	f003 031f 	and.w	r3, r3, #31
 8009510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009514:	4618      	mov	r0, r3
 8009516:	bd80      	pop	{r7, pc}
 8009518:	40021000 	.word	0x40021000
 800951c:	08013ce8 	.word	0x08013ce8

08009520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009524:	f7ff ffda 	bl	80094dc <HAL_RCC_GetHCLKFreq>
 8009528:	4602      	mov	r2, r0
 800952a:	4b06      	ldr	r3, [pc, #24]	; (8009544 <HAL_RCC_GetPCLK2Freq+0x24>)
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	0adb      	lsrs	r3, r3, #11
 8009530:	f003 0307 	and.w	r3, r3, #7
 8009534:	4904      	ldr	r1, [pc, #16]	; (8009548 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009536:	5ccb      	ldrb	r3, [r1, r3]
 8009538:	f003 031f 	and.w	r3, r3, #31
 800953c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009540:	4618      	mov	r0, r3
 8009542:	bd80      	pop	{r7, pc}
 8009544:	40021000 	.word	0x40021000
 8009548:	08013ce8 	.word	0x08013ce8

0800954c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800954c:	b480      	push	{r7}
 800954e:	b087      	sub	sp, #28
 8009550:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009552:	4b1e      	ldr	r3, [pc, #120]	; (80095cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009554:	68db      	ldr	r3, [r3, #12]
 8009556:	f003 0303 	and.w	r3, r3, #3
 800955a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800955c:	4b1b      	ldr	r3, [pc, #108]	; (80095cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800955e:	68db      	ldr	r3, [r3, #12]
 8009560:	091b      	lsrs	r3, r3, #4
 8009562:	f003 030f 	and.w	r3, r3, #15
 8009566:	3301      	adds	r3, #1
 8009568:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800956a:	693b      	ldr	r3, [r7, #16]
 800956c:	2b03      	cmp	r3, #3
 800956e:	d10c      	bne.n	800958a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009570:	4a17      	ldr	r2, [pc, #92]	; (80095d0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	fbb2 f3f3 	udiv	r3, r2, r3
 8009578:	4a14      	ldr	r2, [pc, #80]	; (80095cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800957a:	68d2      	ldr	r2, [r2, #12]
 800957c:	0a12      	lsrs	r2, r2, #8
 800957e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009582:	fb02 f303 	mul.w	r3, r2, r3
 8009586:	617b      	str	r3, [r7, #20]
    break;
 8009588:	e00c      	b.n	80095a4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800958a:	4a12      	ldr	r2, [pc, #72]	; (80095d4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009592:	4a0e      	ldr	r2, [pc, #56]	; (80095cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009594:	68d2      	ldr	r2, [r2, #12]
 8009596:	0a12      	lsrs	r2, r2, #8
 8009598:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800959c:	fb02 f303 	mul.w	r3, r2, r3
 80095a0:	617b      	str	r3, [r7, #20]
    break;
 80095a2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80095a4:	4b09      	ldr	r3, [pc, #36]	; (80095cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80095a6:	68db      	ldr	r3, [r3, #12]
 80095a8:	0e5b      	lsrs	r3, r3, #25
 80095aa:	f003 0303 	and.w	r3, r3, #3
 80095ae:	3301      	adds	r3, #1
 80095b0:	005b      	lsls	r3, r3, #1
 80095b2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80095b4:	697a      	ldr	r2, [r7, #20]
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80095bc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80095be:	687b      	ldr	r3, [r7, #4]
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	371c      	adds	r7, #28
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr
 80095cc:	40021000 	.word	0x40021000
 80095d0:	007a1200 	.word	0x007a1200
 80095d4:	00f42400 	.word	0x00f42400

080095d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b086      	sub	sp, #24
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80095e0:	2300      	movs	r3, #0
 80095e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80095e4:	2300      	movs	r3, #0
 80095e6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	f000 8098 	beq.w	8009726 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80095f6:	2300      	movs	r3, #0
 80095f8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80095fa:	4b43      	ldr	r3, [pc, #268]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009602:	2b00      	cmp	r3, #0
 8009604:	d10d      	bne.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009606:	4b40      	ldr	r3, [pc, #256]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800960a:	4a3f      	ldr	r2, [pc, #252]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800960c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009610:	6593      	str	r3, [r2, #88]	; 0x58
 8009612:	4b3d      	ldr	r3, [pc, #244]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800961a:	60bb      	str	r3, [r7, #8]
 800961c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800961e:	2301      	movs	r3, #1
 8009620:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009622:	4b3a      	ldr	r3, [pc, #232]	; (800970c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4a39      	ldr	r2, [pc, #228]	; (800970c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009628:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800962c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800962e:	f7fc fc85 	bl	8005f3c <HAL_GetTick>
 8009632:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009634:	e009      	b.n	800964a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009636:	f7fc fc81 	bl	8005f3c <HAL_GetTick>
 800963a:	4602      	mov	r2, r0
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	1ad3      	subs	r3, r2, r3
 8009640:	2b02      	cmp	r3, #2
 8009642:	d902      	bls.n	800964a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009644:	2303      	movs	r3, #3
 8009646:	74fb      	strb	r3, [r7, #19]
        break;
 8009648:	e005      	b.n	8009656 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800964a:	4b30      	ldr	r3, [pc, #192]	; (800970c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009652:	2b00      	cmp	r3, #0
 8009654:	d0ef      	beq.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009656:	7cfb      	ldrb	r3, [r7, #19]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d159      	bne.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800965c:	4b2a      	ldr	r3, [pc, #168]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800965e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009662:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009666:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d01e      	beq.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009672:	697a      	ldr	r2, [r7, #20]
 8009674:	429a      	cmp	r2, r3
 8009676:	d019      	beq.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009678:	4b23      	ldr	r3, [pc, #140]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800967a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800967e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009682:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009684:	4b20      	ldr	r3, [pc, #128]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009686:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800968a:	4a1f      	ldr	r2, [pc, #124]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800968c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009690:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009694:	4b1c      	ldr	r3, [pc, #112]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800969a:	4a1b      	ldr	r2, [pc, #108]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800969c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80096a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80096a4:	4a18      	ldr	r2, [pc, #96]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	f003 0301 	and.w	r3, r3, #1
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d016      	beq.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096b6:	f7fc fc41 	bl	8005f3c <HAL_GetTick>
 80096ba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80096bc:	e00b      	b.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80096be:	f7fc fc3d 	bl	8005f3c <HAL_GetTick>
 80096c2:	4602      	mov	r2, r0
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	1ad3      	subs	r3, r2, r3
 80096c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d902      	bls.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80096d0:	2303      	movs	r3, #3
 80096d2:	74fb      	strb	r3, [r7, #19]
            break;
 80096d4:	e006      	b.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80096d6:	4b0c      	ldr	r3, [pc, #48]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80096dc:	f003 0302 	and.w	r3, r3, #2
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d0ec      	beq.n	80096be <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80096e4:	7cfb      	ldrb	r3, [r7, #19]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d10b      	bne.n	8009702 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80096ea:	4b07      	ldr	r3, [pc, #28]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80096f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096f8:	4903      	ldr	r1, [pc, #12]	; (8009708 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096fa:	4313      	orrs	r3, r2
 80096fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009700:	e008      	b.n	8009714 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009702:	7cfb      	ldrb	r3, [r7, #19]
 8009704:	74bb      	strb	r3, [r7, #18]
 8009706:	e005      	b.n	8009714 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009708:	40021000 	.word	0x40021000
 800970c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009710:	7cfb      	ldrb	r3, [r7, #19]
 8009712:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009714:	7c7b      	ldrb	r3, [r7, #17]
 8009716:	2b01      	cmp	r3, #1
 8009718:	d105      	bne.n	8009726 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800971a:	4ba7      	ldr	r3, [pc, #668]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800971c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800971e:	4aa6      	ldr	r2, [pc, #664]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009720:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009724:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f003 0301 	and.w	r3, r3, #1
 800972e:	2b00      	cmp	r3, #0
 8009730:	d00a      	beq.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009732:	4ba1      	ldr	r3, [pc, #644]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009734:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009738:	f023 0203 	bic.w	r2, r3, #3
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	499d      	ldr	r1, [pc, #628]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009742:	4313      	orrs	r3, r2
 8009744:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f003 0302 	and.w	r3, r3, #2
 8009750:	2b00      	cmp	r3, #0
 8009752:	d00a      	beq.n	800976a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009754:	4b98      	ldr	r3, [pc, #608]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800975a:	f023 020c 	bic.w	r2, r3, #12
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	689b      	ldr	r3, [r3, #8]
 8009762:	4995      	ldr	r1, [pc, #596]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009764:	4313      	orrs	r3, r2
 8009766:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f003 0304 	and.w	r3, r3, #4
 8009772:	2b00      	cmp	r3, #0
 8009774:	d00a      	beq.n	800978c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009776:	4b90      	ldr	r3, [pc, #576]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009778:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800977c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	498c      	ldr	r1, [pc, #560]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009786:	4313      	orrs	r3, r2
 8009788:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f003 0308 	and.w	r3, r3, #8
 8009794:	2b00      	cmp	r3, #0
 8009796:	d00a      	beq.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009798:	4b87      	ldr	r3, [pc, #540]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800979a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800979e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	691b      	ldr	r3, [r3, #16]
 80097a6:	4984      	ldr	r1, [pc, #528]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097a8:	4313      	orrs	r3, r2
 80097aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f003 0310 	and.w	r3, r3, #16
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d00a      	beq.n	80097d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80097ba:	4b7f      	ldr	r3, [pc, #508]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	695b      	ldr	r3, [r3, #20]
 80097c8:	497b      	ldr	r1, [pc, #492]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097ca:	4313      	orrs	r3, r2
 80097cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f003 0320 	and.w	r3, r3, #32
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d00a      	beq.n	80097f2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80097dc:	4b76      	ldr	r3, [pc, #472]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	699b      	ldr	r3, [r3, #24]
 80097ea:	4973      	ldr	r1, [pc, #460]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097ec:	4313      	orrs	r3, r2
 80097ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d00a      	beq.n	8009814 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80097fe:	4b6e      	ldr	r3, [pc, #440]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009800:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009804:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	69db      	ldr	r3, [r3, #28]
 800980c:	496a      	ldr	r1, [pc, #424]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800980e:	4313      	orrs	r3, r2
 8009810:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800981c:	2b00      	cmp	r3, #0
 800981e:	d00a      	beq.n	8009836 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009820:	4b65      	ldr	r3, [pc, #404]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009826:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6a1b      	ldr	r3, [r3, #32]
 800982e:	4962      	ldr	r1, [pc, #392]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009830:	4313      	orrs	r3, r2
 8009832:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800983e:	2b00      	cmp	r3, #0
 8009840:	d00a      	beq.n	8009858 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009842:	4b5d      	ldr	r3, [pc, #372]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009848:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009850:	4959      	ldr	r1, [pc, #356]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009852:	4313      	orrs	r3, r2
 8009854:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009860:	2b00      	cmp	r3, #0
 8009862:	d00a      	beq.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009864:	4b54      	ldr	r3, [pc, #336]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009866:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800986a:	f023 0203 	bic.w	r2, r3, #3
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009872:	4951      	ldr	r1, [pc, #324]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009874:	4313      	orrs	r3, r2
 8009876:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009882:	2b00      	cmp	r3, #0
 8009884:	d00a      	beq.n	800989c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009886:	4b4c      	ldr	r3, [pc, #304]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800988c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009894:	4948      	ldr	r1, [pc, #288]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009896:	4313      	orrs	r3, r2
 8009898:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d015      	beq.n	80098d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80098a8:	4b43      	ldr	r3, [pc, #268]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098ae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098b6:	4940      	ldr	r1, [pc, #256]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098b8:	4313      	orrs	r3, r2
 80098ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80098c6:	d105      	bne.n	80098d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80098c8:	4b3b      	ldr	r3, [pc, #236]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	4a3a      	ldr	r2, [pc, #232]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80098d2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d015      	beq.n	800990c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80098e0:	4b35      	ldr	r3, [pc, #212]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098ee:	4932      	ldr	r1, [pc, #200]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098f0:	4313      	orrs	r3, r2
 80098f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80098fe:	d105      	bne.n	800990c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009900:	4b2d      	ldr	r3, [pc, #180]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009902:	68db      	ldr	r3, [r3, #12]
 8009904:	4a2c      	ldr	r2, [pc, #176]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009906:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800990a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009914:	2b00      	cmp	r3, #0
 8009916:	d015      	beq.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009918:	4b27      	ldr	r3, [pc, #156]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800991a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800991e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009926:	4924      	ldr	r1, [pc, #144]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009928:	4313      	orrs	r3, r2
 800992a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009932:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009936:	d105      	bne.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009938:	4b1f      	ldr	r3, [pc, #124]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800993a:	68db      	ldr	r3, [r3, #12]
 800993c:	4a1e      	ldr	r2, [pc, #120]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800993e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009942:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800994c:	2b00      	cmp	r3, #0
 800994e:	d015      	beq.n	800997c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009950:	4b19      	ldr	r3, [pc, #100]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009956:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800995e:	4916      	ldr	r1, [pc, #88]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009960:	4313      	orrs	r3, r2
 8009962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800996a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800996e:	d105      	bne.n	800997c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009970:	4b11      	ldr	r3, [pc, #68]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	4a10      	ldr	r2, [pc, #64]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009976:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800997a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009984:	2b00      	cmp	r3, #0
 8009986:	d019      	beq.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009988:	4b0b      	ldr	r3, [pc, #44]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800998a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800998e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009996:	4908      	ldr	r1, [pc, #32]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009998:	4313      	orrs	r3, r2
 800999a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80099a6:	d109      	bne.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80099a8:	4b03      	ldr	r3, [pc, #12]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80099aa:	68db      	ldr	r3, [r3, #12]
 80099ac:	4a02      	ldr	r2, [pc, #8]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80099ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80099b2:	60d3      	str	r3, [r2, #12]
 80099b4:	e002      	b.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80099b6:	bf00      	nop
 80099b8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d015      	beq.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80099c8:	4b29      	ldr	r3, [pc, #164]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80099ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099ce:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099d6:	4926      	ldr	r1, [pc, #152]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80099d8:	4313      	orrs	r3, r2
 80099da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80099e6:	d105      	bne.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80099e8:	4b21      	ldr	r3, [pc, #132]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80099ea:	68db      	ldr	r3, [r3, #12]
 80099ec:	4a20      	ldr	r2, [pc, #128]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80099ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099f2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d015      	beq.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009a00:	4b1b      	ldr	r3, [pc, #108]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a06:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a0e:	4918      	ldr	r1, [pc, #96]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a10:	4313      	orrs	r3, r2
 8009a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a1e:	d105      	bne.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009a20:	4b13      	ldr	r3, [pc, #76]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	4a12      	ldr	r2, [pc, #72]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a2a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d015      	beq.n	8009a64 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009a38:	4b0d      	ldr	r3, [pc, #52]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a46:	490a      	ldr	r1, [pc, #40]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a52:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009a56:	d105      	bne.n	8009a64 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009a58:	4b05      	ldr	r3, [pc, #20]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	4a04      	ldr	r2, [pc, #16]	; (8009a70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a62:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009a64:	7cbb      	ldrb	r3, [r7, #18]
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	3718      	adds	r7, #24
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	40021000 	.word	0x40021000

08009a74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b084      	sub	sp, #16
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d101      	bne.n	8009a86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a82:	2301      	movs	r3, #1
 8009a84:	e09d      	b.n	8009bc2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d108      	bne.n	8009aa0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a96:	d009      	beq.n	8009aac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	61da      	str	r2, [r3, #28]
 8009a9e:	e005      	b.n	8009aac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d106      	bne.n	8009acc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f7fb fde4 	bl	8005694 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2202      	movs	r2, #2
 8009ad0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	681a      	ldr	r2, [r3, #0]
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ae2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	68db      	ldr	r3, [r3, #12]
 8009ae8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009aec:	d902      	bls.n	8009af4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009aee:	2300      	movs	r3, #0
 8009af0:	60fb      	str	r3, [r7, #12]
 8009af2:	e002      	b.n	8009afa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009af8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	68db      	ldr	r3, [r3, #12]
 8009afe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009b02:	d007      	beq.n	8009b14 <HAL_SPI_Init+0xa0>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	68db      	ldr	r3, [r3, #12]
 8009b08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009b0c:	d002      	beq.n	8009b14 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2200      	movs	r2, #0
 8009b12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	689b      	ldr	r3, [r3, #8]
 8009b20:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009b24:	431a      	orrs	r2, r3
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	691b      	ldr	r3, [r3, #16]
 8009b2a:	f003 0302 	and.w	r3, r3, #2
 8009b2e:	431a      	orrs	r2, r3
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	695b      	ldr	r3, [r3, #20]
 8009b34:	f003 0301 	and.w	r3, r3, #1
 8009b38:	431a      	orrs	r2, r3
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	699b      	ldr	r3, [r3, #24]
 8009b3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b42:	431a      	orrs	r2, r3
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	69db      	ldr	r3, [r3, #28]
 8009b48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009b4c:	431a      	orrs	r2, r3
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6a1b      	ldr	r3, [r3, #32]
 8009b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b56:	ea42 0103 	orr.w	r1, r2, r3
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b5e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	430a      	orrs	r2, r1
 8009b68:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	699b      	ldr	r3, [r3, #24]
 8009b6e:	0c1b      	lsrs	r3, r3, #16
 8009b70:	f003 0204 	and.w	r2, r3, #4
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b78:	f003 0310 	and.w	r3, r3, #16
 8009b7c:	431a      	orrs	r2, r3
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b82:	f003 0308 	and.w	r3, r3, #8
 8009b86:	431a      	orrs	r2, r3
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	68db      	ldr	r3, [r3, #12]
 8009b8c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009b90:	ea42 0103 	orr.w	r1, r2, r3
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	430a      	orrs	r2, r1
 8009ba0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	69da      	ldr	r2, [r3, #28]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009bb0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2201      	movs	r2, #1
 8009bbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009bc0:	2300      	movs	r3, #0
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}

08009bca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009bca:	b580      	push	{r7, lr}
 8009bcc:	b08a      	sub	sp, #40	; 0x28
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	60f8      	str	r0, [r7, #12]
 8009bd2:	60b9      	str	r1, [r7, #8]
 8009bd4:	607a      	str	r2, [r7, #4]
 8009bd6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009bd8:	2301      	movs	r3, #1
 8009bda:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	d101      	bne.n	8009bf0 <HAL_SPI_TransmitReceive+0x26>
 8009bec:	2302      	movs	r3, #2
 8009bee:	e1fb      	b.n	8009fe8 <HAL_SPI_TransmitReceive+0x41e>
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009bf8:	f7fc f9a0 	bl	8005f3c <HAL_GetTick>
 8009bfc:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009c04:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009c0c:	887b      	ldrh	r3, [r7, #2]
 8009c0e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009c10:	887b      	ldrh	r3, [r7, #2]
 8009c12:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009c14:	7efb      	ldrb	r3, [r7, #27]
 8009c16:	2b01      	cmp	r3, #1
 8009c18:	d00e      	beq.n	8009c38 <HAL_SPI_TransmitReceive+0x6e>
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009c20:	d106      	bne.n	8009c30 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d102      	bne.n	8009c30 <HAL_SPI_TransmitReceive+0x66>
 8009c2a:	7efb      	ldrb	r3, [r7, #27]
 8009c2c:	2b04      	cmp	r3, #4
 8009c2e:	d003      	beq.n	8009c38 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009c30:	2302      	movs	r3, #2
 8009c32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009c36:	e1cd      	b.n	8009fd4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d005      	beq.n	8009c4a <HAL_SPI_TransmitReceive+0x80>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d002      	beq.n	8009c4a <HAL_SPI_TransmitReceive+0x80>
 8009c44:	887b      	ldrh	r3, [r7, #2]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d103      	bne.n	8009c52 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009c50:	e1c0      	b.n	8009fd4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009c58:	b2db      	uxtb	r3, r3
 8009c5a:	2b04      	cmp	r3, #4
 8009c5c:	d003      	beq.n	8009c66 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	2205      	movs	r2, #5
 8009c62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	887a      	ldrh	r2, [r7, #2]
 8009c76:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	887a      	ldrh	r2, [r7, #2]
 8009c7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	68ba      	ldr	r2, [r7, #8]
 8009c86:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	887a      	ldrh	r2, [r7, #2]
 8009c8c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	887a      	ldrh	r2, [r7, #2]
 8009c92:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	2200      	movs	r2, #0
 8009c98:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	68db      	ldr	r3, [r3, #12]
 8009ca4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009ca8:	d802      	bhi.n	8009cb0 <HAL_SPI_TransmitReceive+0xe6>
 8009caa:	8a3b      	ldrh	r3, [r7, #16]
 8009cac:	2b01      	cmp	r3, #1
 8009cae:	d908      	bls.n	8009cc2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	685a      	ldr	r2, [r3, #4]
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009cbe:	605a      	str	r2, [r3, #4]
 8009cc0:	e007      	b.n	8009cd2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	685a      	ldr	r2, [r3, #4]
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009cd0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cdc:	2b40      	cmp	r3, #64	; 0x40
 8009cde:	d007      	beq.n	8009cf0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	681a      	ldr	r2, [r3, #0]
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009cee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	68db      	ldr	r3, [r3, #12]
 8009cf4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009cf8:	d97c      	bls.n	8009df4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d002      	beq.n	8009d08 <HAL_SPI_TransmitReceive+0x13e>
 8009d02:	8a7b      	ldrh	r3, [r7, #18]
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d169      	bne.n	8009ddc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d0c:	881a      	ldrh	r2, [r3, #0]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d18:	1c9a      	adds	r2, r3, #2
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d22:	b29b      	uxth	r3, r3
 8009d24:	3b01      	subs	r3, #1
 8009d26:	b29a      	uxth	r2, r3
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009d2c:	e056      	b.n	8009ddc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	689b      	ldr	r3, [r3, #8]
 8009d34:	f003 0302 	and.w	r3, r3, #2
 8009d38:	2b02      	cmp	r3, #2
 8009d3a:	d11b      	bne.n	8009d74 <HAL_SPI_TransmitReceive+0x1aa>
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d40:	b29b      	uxth	r3, r3
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d016      	beq.n	8009d74 <HAL_SPI_TransmitReceive+0x1aa>
 8009d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d113      	bne.n	8009d74 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d50:	881a      	ldrh	r2, [r3, #0]
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d5c:	1c9a      	adds	r2, r3, #2
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d66:	b29b      	uxth	r3, r3
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	b29a      	uxth	r2, r3
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009d70:	2300      	movs	r3, #0
 8009d72:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	689b      	ldr	r3, [r3, #8]
 8009d7a:	f003 0301 	and.w	r3, r3, #1
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d11c      	bne.n	8009dbc <HAL_SPI_TransmitReceive+0x1f2>
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009d88:	b29b      	uxth	r3, r3
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d016      	beq.n	8009dbc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	68da      	ldr	r2, [r3, #12]
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d98:	b292      	uxth	r2, r2
 8009d9a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009da0:	1c9a      	adds	r2, r3, #2
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	3b01      	subs	r3, #1
 8009db0:	b29a      	uxth	r2, r3
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009db8:	2301      	movs	r3, #1
 8009dba:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009dbc:	f7fc f8be 	bl	8005f3c <HAL_GetTick>
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	69fb      	ldr	r3, [r7, #28]
 8009dc4:	1ad3      	subs	r3, r2, r3
 8009dc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d807      	bhi.n	8009ddc <HAL_SPI_TransmitReceive+0x212>
 8009dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dd2:	d003      	beq.n	8009ddc <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8009dd4:	2303      	movs	r3, #3
 8009dd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009dda:	e0fb      	b.n	8009fd4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009de0:	b29b      	uxth	r3, r3
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d1a3      	bne.n	8009d2e <HAL_SPI_TransmitReceive+0x164>
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d19d      	bne.n	8009d2e <HAL_SPI_TransmitReceive+0x164>
 8009df2:	e0df      	b.n	8009fb4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	685b      	ldr	r3, [r3, #4]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d003      	beq.n	8009e04 <HAL_SPI_TransmitReceive+0x23a>
 8009dfc:	8a7b      	ldrh	r3, [r7, #18]
 8009dfe:	2b01      	cmp	r3, #1
 8009e00:	f040 80cb 	bne.w	8009f9a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e08:	b29b      	uxth	r3, r3
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	d912      	bls.n	8009e34 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e12:	881a      	ldrh	r2, [r3, #0]
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e1e:	1c9a      	adds	r2, r3, #2
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e28:	b29b      	uxth	r3, r3
 8009e2a:	3b02      	subs	r3, #2
 8009e2c:	b29a      	uxth	r2, r3
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009e32:	e0b2      	b.n	8009f9a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	330c      	adds	r3, #12
 8009e3e:	7812      	ldrb	r2, [r2, #0]
 8009e40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e46:	1c5a      	adds	r2, r3, #1
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e50:	b29b      	uxth	r3, r3
 8009e52:	3b01      	subs	r3, #1
 8009e54:	b29a      	uxth	r2, r3
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e5a:	e09e      	b.n	8009f9a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	689b      	ldr	r3, [r3, #8]
 8009e62:	f003 0302 	and.w	r3, r3, #2
 8009e66:	2b02      	cmp	r3, #2
 8009e68:	d134      	bne.n	8009ed4 <HAL_SPI_TransmitReceive+0x30a>
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e6e:	b29b      	uxth	r3, r3
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d02f      	beq.n	8009ed4 <HAL_SPI_TransmitReceive+0x30a>
 8009e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	d12c      	bne.n	8009ed4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d912      	bls.n	8009eaa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e88:	881a      	ldrh	r2, [r3, #0]
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e94:	1c9a      	adds	r2, r3, #2
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e9e:	b29b      	uxth	r3, r3
 8009ea0:	3b02      	subs	r3, #2
 8009ea2:	b29a      	uxth	r2, r3
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009ea8:	e012      	b.n	8009ed0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	330c      	adds	r3, #12
 8009eb4:	7812      	ldrb	r2, [r2, #0]
 8009eb6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ebc:	1c5a      	adds	r2, r3, #1
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ec6:	b29b      	uxth	r3, r3
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	b29a      	uxth	r2, r3
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	689b      	ldr	r3, [r3, #8]
 8009eda:	f003 0301 	and.w	r3, r3, #1
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	d148      	bne.n	8009f74 <HAL_SPI_TransmitReceive+0x3aa>
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009ee8:	b29b      	uxth	r3, r3
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d042      	beq.n	8009f74 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009ef4:	b29b      	uxth	r3, r3
 8009ef6:	2b01      	cmp	r3, #1
 8009ef8:	d923      	bls.n	8009f42 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	68da      	ldr	r2, [r3, #12]
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f04:	b292      	uxth	r2, r2
 8009f06:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f0c:	1c9a      	adds	r2, r3, #2
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	3b02      	subs	r3, #2
 8009f1c:	b29a      	uxth	r2, r3
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f2a:	b29b      	uxth	r3, r3
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d81f      	bhi.n	8009f70 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	685a      	ldr	r2, [r3, #4]
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009f3e:	605a      	str	r2, [r3, #4]
 8009f40:	e016      	b.n	8009f70 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f103 020c 	add.w	r2, r3, #12
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f4e:	7812      	ldrb	r2, [r2, #0]
 8009f50:	b2d2      	uxtb	r2, r2
 8009f52:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f58:	1c5a      	adds	r2, r3, #1
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f64:	b29b      	uxth	r3, r3
 8009f66:	3b01      	subs	r3, #1
 8009f68:	b29a      	uxth	r2, r3
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009f70:	2301      	movs	r3, #1
 8009f72:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009f74:	f7fb ffe2 	bl	8005f3c <HAL_GetTick>
 8009f78:	4602      	mov	r2, r0
 8009f7a:	69fb      	ldr	r3, [r7, #28]
 8009f7c:	1ad3      	subs	r3, r2, r3
 8009f7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d803      	bhi.n	8009f8c <HAL_SPI_TransmitReceive+0x3c2>
 8009f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f8a:	d102      	bne.n	8009f92 <HAL_SPI_TransmitReceive+0x3c8>
 8009f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d103      	bne.n	8009f9a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8009f92:	2303      	movs	r3, #3
 8009f94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009f98:	e01c      	b.n	8009fd4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f9e:	b29b      	uxth	r3, r3
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	f47f af5b 	bne.w	8009e5c <HAL_SPI_TransmitReceive+0x292>
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	f47f af54 	bne.w	8009e5c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009fb4:	69fa      	ldr	r2, [r7, #28]
 8009fb6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	f000 f937 	bl	800a22c <SPI_EndRxTxTransaction>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d006      	beq.n	8009fd2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2220      	movs	r2, #32
 8009fce:	661a      	str	r2, [r3, #96]	; 0x60
 8009fd0:	e000      	b.n	8009fd4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8009fd2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009fe4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3728      	adds	r7, #40	; 0x28
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b088      	sub	sp, #32
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	60f8      	str	r0, [r7, #12]
 8009ff8:	60b9      	str	r1, [r7, #8]
 8009ffa:	603b      	str	r3, [r7, #0]
 8009ffc:	4613      	mov	r3, r2
 8009ffe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a000:	f7fb ff9c 	bl	8005f3c <HAL_GetTick>
 800a004:	4602      	mov	r2, r0
 800a006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a008:	1a9b      	subs	r3, r3, r2
 800a00a:	683a      	ldr	r2, [r7, #0]
 800a00c:	4413      	add	r3, r2
 800a00e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a010:	f7fb ff94 	bl	8005f3c <HAL_GetTick>
 800a014:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a016:	4b39      	ldr	r3, [pc, #228]	; (800a0fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	015b      	lsls	r3, r3, #5
 800a01c:	0d1b      	lsrs	r3, r3, #20
 800a01e:	69fa      	ldr	r2, [r7, #28]
 800a020:	fb02 f303 	mul.w	r3, r2, r3
 800a024:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a026:	e054      	b.n	800a0d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a02e:	d050      	beq.n	800a0d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a030:	f7fb ff84 	bl	8005f3c <HAL_GetTick>
 800a034:	4602      	mov	r2, r0
 800a036:	69bb      	ldr	r3, [r7, #24]
 800a038:	1ad3      	subs	r3, r2, r3
 800a03a:	69fa      	ldr	r2, [r7, #28]
 800a03c:	429a      	cmp	r2, r3
 800a03e:	d902      	bls.n	800a046 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a040:	69fb      	ldr	r3, [r7, #28]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d13d      	bne.n	800a0c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	685a      	ldr	r2, [r3, #4]
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a054:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	685b      	ldr	r3, [r3, #4]
 800a05a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a05e:	d111      	bne.n	800a084 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	689b      	ldr	r3, [r3, #8]
 800a064:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a068:	d004      	beq.n	800a074 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	689b      	ldr	r3, [r3, #8]
 800a06e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a072:	d107      	bne.n	800a084 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	681a      	ldr	r2, [r3, #0]
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a082:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a088:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a08c:	d10f      	bne.n	800a0ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a09c:	601a      	str	r2, [r3, #0]
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	681a      	ldr	r2, [r3, #0]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a0ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a0be:	2303      	movs	r3, #3
 800a0c0:	e017      	b.n	800a0f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d101      	bne.n	800a0cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	3b01      	subs	r3, #1
 800a0d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	689a      	ldr	r2, [r3, #8]
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	4013      	ands	r3, r2
 800a0dc:	68ba      	ldr	r2, [r7, #8]
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	bf0c      	ite	eq
 800a0e2:	2301      	moveq	r3, #1
 800a0e4:	2300      	movne	r3, #0
 800a0e6:	b2db      	uxtb	r3, r3
 800a0e8:	461a      	mov	r2, r3
 800a0ea:	79fb      	ldrb	r3, [r7, #7]
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d19b      	bne.n	800a028 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a0f0:	2300      	movs	r3, #0
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3720      	adds	r7, #32
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}
 800a0fa:	bf00      	nop
 800a0fc:	20000000 	.word	0x20000000

0800a100 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b08a      	sub	sp, #40	; 0x28
 800a104:	af00      	add	r7, sp, #0
 800a106:	60f8      	str	r0, [r7, #12]
 800a108:	60b9      	str	r1, [r7, #8]
 800a10a:	607a      	str	r2, [r7, #4]
 800a10c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a10e:	2300      	movs	r3, #0
 800a110:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a112:	f7fb ff13 	bl	8005f3c <HAL_GetTick>
 800a116:	4602      	mov	r2, r0
 800a118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a11a:	1a9b      	subs	r3, r3, r2
 800a11c:	683a      	ldr	r2, [r7, #0]
 800a11e:	4413      	add	r3, r2
 800a120:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800a122:	f7fb ff0b 	bl	8005f3c <HAL_GetTick>
 800a126:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	330c      	adds	r3, #12
 800a12e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a130:	4b3d      	ldr	r3, [pc, #244]	; (800a228 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a132:	681a      	ldr	r2, [r3, #0]
 800a134:	4613      	mov	r3, r2
 800a136:	009b      	lsls	r3, r3, #2
 800a138:	4413      	add	r3, r2
 800a13a:	00da      	lsls	r2, r3, #3
 800a13c:	1ad3      	subs	r3, r2, r3
 800a13e:	0d1b      	lsrs	r3, r3, #20
 800a140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a142:	fb02 f303 	mul.w	r3, r2, r3
 800a146:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a148:	e060      	b.n	800a20c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a150:	d107      	bne.n	800a162 <SPI_WaitFifoStateUntilTimeout+0x62>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d104      	bne.n	800a162 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a158:	69fb      	ldr	r3, [r7, #28]
 800a15a:	781b      	ldrb	r3, [r3, #0]
 800a15c:	b2db      	uxtb	r3, r3
 800a15e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a160:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a168:	d050      	beq.n	800a20c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a16a:	f7fb fee7 	bl	8005f3c <HAL_GetTick>
 800a16e:	4602      	mov	r2, r0
 800a170:	6a3b      	ldr	r3, [r7, #32]
 800a172:	1ad3      	subs	r3, r2, r3
 800a174:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a176:	429a      	cmp	r2, r3
 800a178:	d902      	bls.n	800a180 <SPI_WaitFifoStateUntilTimeout+0x80>
 800a17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d13d      	bne.n	800a1fc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	685a      	ldr	r2, [r3, #4]
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a18e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	685b      	ldr	r3, [r3, #4]
 800a194:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a198:	d111      	bne.n	800a1be <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	689b      	ldr	r3, [r3, #8]
 800a19e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a1a2:	d004      	beq.n	800a1ae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	689b      	ldr	r3, [r3, #8]
 800a1a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a1ac:	d107      	bne.n	800a1be <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	681a      	ldr	r2, [r3, #0]
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a1bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a1c6:	d10f      	bne.n	800a1e8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a1d6:	601a      	str	r2, [r3, #0]
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	681a      	ldr	r2, [r3, #0]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a1e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a1f8:	2303      	movs	r3, #3
 800a1fa:	e010      	b.n	800a21e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a1fc:	69bb      	ldr	r3, [r7, #24]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d101      	bne.n	800a206 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800a202:	2300      	movs	r3, #0
 800a204:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800a206:	69bb      	ldr	r3, [r7, #24]
 800a208:	3b01      	subs	r3, #1
 800a20a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	689a      	ldr	r2, [r3, #8]
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	4013      	ands	r3, r2
 800a216:	687a      	ldr	r2, [r7, #4]
 800a218:	429a      	cmp	r2, r3
 800a21a:	d196      	bne.n	800a14a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800a21c:	2300      	movs	r3, #0
}
 800a21e:	4618      	mov	r0, r3
 800a220:	3728      	adds	r7, #40	; 0x28
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}
 800a226:	bf00      	nop
 800a228:	20000000 	.word	0x20000000

0800a22c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b086      	sub	sp, #24
 800a230:	af02      	add	r7, sp, #8
 800a232:	60f8      	str	r0, [r7, #12]
 800a234:	60b9      	str	r1, [r7, #8]
 800a236:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	9300      	str	r3, [sp, #0]
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	2200      	movs	r2, #0
 800a240:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a244:	68f8      	ldr	r0, [r7, #12]
 800a246:	f7ff ff5b 	bl	800a100 <SPI_WaitFifoStateUntilTimeout>
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d007      	beq.n	800a260 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a254:	f043 0220 	orr.w	r2, r3, #32
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a25c:	2303      	movs	r3, #3
 800a25e:	e027      	b.n	800a2b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	9300      	str	r3, [sp, #0]
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	2200      	movs	r2, #0
 800a268:	2180      	movs	r1, #128	; 0x80
 800a26a:	68f8      	ldr	r0, [r7, #12]
 800a26c:	f7ff fec0 	bl	8009ff0 <SPI_WaitFlagStateUntilTimeout>
 800a270:	4603      	mov	r3, r0
 800a272:	2b00      	cmp	r3, #0
 800a274:	d007      	beq.n	800a286 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a27a:	f043 0220 	orr.w	r2, r3, #32
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a282:	2303      	movs	r3, #3
 800a284:	e014      	b.n	800a2b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	9300      	str	r3, [sp, #0]
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	2200      	movs	r2, #0
 800a28e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a292:	68f8      	ldr	r0, [r7, #12]
 800a294:	f7ff ff34 	bl	800a100 <SPI_WaitFifoStateUntilTimeout>
 800a298:	4603      	mov	r3, r0
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d007      	beq.n	800a2ae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2a2:	f043 0220 	orr.w	r2, r3, #32
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a2aa:	2303      	movs	r3, #3
 800a2ac:	e000      	b.n	800a2b0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a2ae:	2300      	movs	r3, #0
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3710      	adds	r7, #16
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}

0800a2b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b082      	sub	sp, #8
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d101      	bne.n	800a2ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	e049      	b.n	800a35e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d106      	bne.n	800a2e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f7fb fc74 	bl	8005bcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2202      	movs	r2, #2
 800a2e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681a      	ldr	r2, [r3, #0]
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	3304      	adds	r3, #4
 800a2f4:	4619      	mov	r1, r3
 800a2f6:	4610      	mov	r0, r2
 800a2f8:	f000 fdfe 	bl	800aef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2201      	movs	r2, #1
 800a300:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2201      	movs	r2, #1
 800a308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2201      	movs	r2, #1
 800a310:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2201      	movs	r2, #1
 800a318:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2201      	movs	r2, #1
 800a320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2201      	movs	r2, #1
 800a330:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2201      	movs	r2, #1
 800a338:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2201      	movs	r2, #1
 800a340:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2201      	movs	r2, #1
 800a348:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2201      	movs	r2, #1
 800a350:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2201      	movs	r2, #1
 800a358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a35c:	2300      	movs	r3, #0
}
 800a35e:	4618      	mov	r0, r3
 800a360:	3708      	adds	r7, #8
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
	...

0800a368 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a368:	b480      	push	{r7}
 800a36a:	b085      	sub	sp, #20
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a376:	b2db      	uxtb	r3, r3
 800a378:	2b01      	cmp	r3, #1
 800a37a:	d001      	beq.n	800a380 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a37c:	2301      	movs	r3, #1
 800a37e:	e054      	b.n	800a42a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2202      	movs	r2, #2
 800a384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	68da      	ldr	r2, [r3, #12]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f042 0201 	orr.w	r2, r2, #1
 800a396:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a26      	ldr	r2, [pc, #152]	; (800a438 <HAL_TIM_Base_Start_IT+0xd0>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d022      	beq.n	800a3e8 <HAL_TIM_Base_Start_IT+0x80>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3aa:	d01d      	beq.n	800a3e8 <HAL_TIM_Base_Start_IT+0x80>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a22      	ldr	r2, [pc, #136]	; (800a43c <HAL_TIM_Base_Start_IT+0xd4>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d018      	beq.n	800a3e8 <HAL_TIM_Base_Start_IT+0x80>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a21      	ldr	r2, [pc, #132]	; (800a440 <HAL_TIM_Base_Start_IT+0xd8>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d013      	beq.n	800a3e8 <HAL_TIM_Base_Start_IT+0x80>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4a1f      	ldr	r2, [pc, #124]	; (800a444 <HAL_TIM_Base_Start_IT+0xdc>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d00e      	beq.n	800a3e8 <HAL_TIM_Base_Start_IT+0x80>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	4a1e      	ldr	r2, [pc, #120]	; (800a448 <HAL_TIM_Base_Start_IT+0xe0>)
 800a3d0:	4293      	cmp	r3, r2
 800a3d2:	d009      	beq.n	800a3e8 <HAL_TIM_Base_Start_IT+0x80>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a1c      	ldr	r2, [pc, #112]	; (800a44c <HAL_TIM_Base_Start_IT+0xe4>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d004      	beq.n	800a3e8 <HAL_TIM_Base_Start_IT+0x80>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a1b      	ldr	r2, [pc, #108]	; (800a450 <HAL_TIM_Base_Start_IT+0xe8>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d115      	bne.n	800a414 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	689a      	ldr	r2, [r3, #8]
 800a3ee:	4b19      	ldr	r3, [pc, #100]	; (800a454 <HAL_TIM_Base_Start_IT+0xec>)
 800a3f0:	4013      	ands	r3, r2
 800a3f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2b06      	cmp	r3, #6
 800a3f8:	d015      	beq.n	800a426 <HAL_TIM_Base_Start_IT+0xbe>
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a400:	d011      	beq.n	800a426 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	681a      	ldr	r2, [r3, #0]
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	f042 0201 	orr.w	r2, r2, #1
 800a410:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a412:	e008      	b.n	800a426 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	681a      	ldr	r2, [r3, #0]
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f042 0201 	orr.w	r2, r2, #1
 800a422:	601a      	str	r2, [r3, #0]
 800a424:	e000      	b.n	800a428 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a426:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a428:	2300      	movs	r3, #0
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3714      	adds	r7, #20
 800a42e:	46bd      	mov	sp, r7
 800a430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a434:	4770      	bx	lr
 800a436:	bf00      	nop
 800a438:	40012c00 	.word	0x40012c00
 800a43c:	40000400 	.word	0x40000400
 800a440:	40000800 	.word	0x40000800
 800a444:	40000c00 	.word	0x40000c00
 800a448:	40013400 	.word	0x40013400
 800a44c:	40014000 	.word	0x40014000
 800a450:	40015000 	.word	0x40015000
 800a454:	00010007 	.word	0x00010007

0800a458 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b082      	sub	sp, #8
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d101      	bne.n	800a46a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a466:	2301      	movs	r3, #1
 800a468:	e049      	b.n	800a4fe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a470:	b2db      	uxtb	r3, r3
 800a472:	2b00      	cmp	r3, #0
 800a474:	d106      	bne.n	800a484 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2200      	movs	r2, #0
 800a47a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f000 f841 	bl	800a506 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2202      	movs	r2, #2
 800a488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681a      	ldr	r2, [r3, #0]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	3304      	adds	r3, #4
 800a494:	4619      	mov	r1, r3
 800a496:	4610      	mov	r0, r2
 800a498:	f000 fd2e 	bl	800aef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2201      	movs	r2, #1
 800a4a0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2201      	movs	r2, #1
 800a4b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2201      	movs	r2, #1
 800a4c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2201      	movs	r2, #1
 800a4e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2201      	movs	r2, #1
 800a4f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a4fc:	2300      	movs	r3, #0
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3708      	adds	r7, #8
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}

0800a506 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a506:	b480      	push	{r7}
 800a508:	b083      	sub	sp, #12
 800a50a:	af00      	add	r7, sp, #0
 800a50c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a50e:	bf00      	nop
 800a510:	370c      	adds	r7, #12
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
	...

0800a51c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b084      	sub	sp, #16
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
 800a524:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d109      	bne.n	800a540 <HAL_TIM_PWM_Start+0x24>
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a532:	b2db      	uxtb	r3, r3
 800a534:	2b01      	cmp	r3, #1
 800a536:	bf14      	ite	ne
 800a538:	2301      	movne	r3, #1
 800a53a:	2300      	moveq	r3, #0
 800a53c:	b2db      	uxtb	r3, r3
 800a53e:	e03c      	b.n	800a5ba <HAL_TIM_PWM_Start+0x9e>
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	2b04      	cmp	r3, #4
 800a544:	d109      	bne.n	800a55a <HAL_TIM_PWM_Start+0x3e>
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	2b01      	cmp	r3, #1
 800a550:	bf14      	ite	ne
 800a552:	2301      	movne	r3, #1
 800a554:	2300      	moveq	r3, #0
 800a556:	b2db      	uxtb	r3, r3
 800a558:	e02f      	b.n	800a5ba <HAL_TIM_PWM_Start+0x9e>
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	2b08      	cmp	r3, #8
 800a55e:	d109      	bne.n	800a574 <HAL_TIM_PWM_Start+0x58>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a566:	b2db      	uxtb	r3, r3
 800a568:	2b01      	cmp	r3, #1
 800a56a:	bf14      	ite	ne
 800a56c:	2301      	movne	r3, #1
 800a56e:	2300      	moveq	r3, #0
 800a570:	b2db      	uxtb	r3, r3
 800a572:	e022      	b.n	800a5ba <HAL_TIM_PWM_Start+0x9e>
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	2b0c      	cmp	r3, #12
 800a578:	d109      	bne.n	800a58e <HAL_TIM_PWM_Start+0x72>
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a580:	b2db      	uxtb	r3, r3
 800a582:	2b01      	cmp	r3, #1
 800a584:	bf14      	ite	ne
 800a586:	2301      	movne	r3, #1
 800a588:	2300      	moveq	r3, #0
 800a58a:	b2db      	uxtb	r3, r3
 800a58c:	e015      	b.n	800a5ba <HAL_TIM_PWM_Start+0x9e>
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	2b10      	cmp	r3, #16
 800a592:	d109      	bne.n	800a5a8 <HAL_TIM_PWM_Start+0x8c>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	bf14      	ite	ne
 800a5a0:	2301      	movne	r3, #1
 800a5a2:	2300      	moveq	r3, #0
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	e008      	b.n	800a5ba <HAL_TIM_PWM_Start+0x9e>
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a5ae:	b2db      	uxtb	r3, r3
 800a5b0:	2b01      	cmp	r3, #1
 800a5b2:	bf14      	ite	ne
 800a5b4:	2301      	movne	r3, #1
 800a5b6:	2300      	moveq	r3, #0
 800a5b8:	b2db      	uxtb	r3, r3
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d001      	beq.n	800a5c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	e0a6      	b.n	800a710 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d104      	bne.n	800a5d2 <HAL_TIM_PWM_Start+0xb6>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2202      	movs	r2, #2
 800a5cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a5d0:	e023      	b.n	800a61a <HAL_TIM_PWM_Start+0xfe>
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	2b04      	cmp	r3, #4
 800a5d6:	d104      	bne.n	800a5e2 <HAL_TIM_PWM_Start+0xc6>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2202      	movs	r2, #2
 800a5dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a5e0:	e01b      	b.n	800a61a <HAL_TIM_PWM_Start+0xfe>
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	2b08      	cmp	r3, #8
 800a5e6:	d104      	bne.n	800a5f2 <HAL_TIM_PWM_Start+0xd6>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2202      	movs	r2, #2
 800a5ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a5f0:	e013      	b.n	800a61a <HAL_TIM_PWM_Start+0xfe>
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	2b0c      	cmp	r3, #12
 800a5f6:	d104      	bne.n	800a602 <HAL_TIM_PWM_Start+0xe6>
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2202      	movs	r2, #2
 800a5fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a600:	e00b      	b.n	800a61a <HAL_TIM_PWM_Start+0xfe>
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	2b10      	cmp	r3, #16
 800a606:	d104      	bne.n	800a612 <HAL_TIM_PWM_Start+0xf6>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2202      	movs	r2, #2
 800a60c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a610:	e003      	b.n	800a61a <HAL_TIM_PWM_Start+0xfe>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2202      	movs	r2, #2
 800a616:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	2201      	movs	r2, #1
 800a620:	6839      	ldr	r1, [r7, #0]
 800a622:	4618      	mov	r0, r3
 800a624:	f001 f8d6 	bl	800b7d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	4a3a      	ldr	r2, [pc, #232]	; (800a718 <HAL_TIM_PWM_Start+0x1fc>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d018      	beq.n	800a664 <HAL_TIM_PWM_Start+0x148>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	4a39      	ldr	r2, [pc, #228]	; (800a71c <HAL_TIM_PWM_Start+0x200>)
 800a638:	4293      	cmp	r3, r2
 800a63a:	d013      	beq.n	800a664 <HAL_TIM_PWM_Start+0x148>
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a37      	ldr	r2, [pc, #220]	; (800a720 <HAL_TIM_PWM_Start+0x204>)
 800a642:	4293      	cmp	r3, r2
 800a644:	d00e      	beq.n	800a664 <HAL_TIM_PWM_Start+0x148>
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4a36      	ldr	r2, [pc, #216]	; (800a724 <HAL_TIM_PWM_Start+0x208>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d009      	beq.n	800a664 <HAL_TIM_PWM_Start+0x148>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4a34      	ldr	r2, [pc, #208]	; (800a728 <HAL_TIM_PWM_Start+0x20c>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d004      	beq.n	800a664 <HAL_TIM_PWM_Start+0x148>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4a33      	ldr	r2, [pc, #204]	; (800a72c <HAL_TIM_PWM_Start+0x210>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d101      	bne.n	800a668 <HAL_TIM_PWM_Start+0x14c>
 800a664:	2301      	movs	r3, #1
 800a666:	e000      	b.n	800a66a <HAL_TIM_PWM_Start+0x14e>
 800a668:	2300      	movs	r3, #0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d007      	beq.n	800a67e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a67c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	4a25      	ldr	r2, [pc, #148]	; (800a718 <HAL_TIM_PWM_Start+0x1fc>)
 800a684:	4293      	cmp	r3, r2
 800a686:	d022      	beq.n	800a6ce <HAL_TIM_PWM_Start+0x1b2>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a690:	d01d      	beq.n	800a6ce <HAL_TIM_PWM_Start+0x1b2>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	4a26      	ldr	r2, [pc, #152]	; (800a730 <HAL_TIM_PWM_Start+0x214>)
 800a698:	4293      	cmp	r3, r2
 800a69a:	d018      	beq.n	800a6ce <HAL_TIM_PWM_Start+0x1b2>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4a24      	ldr	r2, [pc, #144]	; (800a734 <HAL_TIM_PWM_Start+0x218>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	d013      	beq.n	800a6ce <HAL_TIM_PWM_Start+0x1b2>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4a23      	ldr	r2, [pc, #140]	; (800a738 <HAL_TIM_PWM_Start+0x21c>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d00e      	beq.n	800a6ce <HAL_TIM_PWM_Start+0x1b2>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4a19      	ldr	r2, [pc, #100]	; (800a71c <HAL_TIM_PWM_Start+0x200>)
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	d009      	beq.n	800a6ce <HAL_TIM_PWM_Start+0x1b2>
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	4a18      	ldr	r2, [pc, #96]	; (800a720 <HAL_TIM_PWM_Start+0x204>)
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d004      	beq.n	800a6ce <HAL_TIM_PWM_Start+0x1b2>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4a18      	ldr	r2, [pc, #96]	; (800a72c <HAL_TIM_PWM_Start+0x210>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d115      	bne.n	800a6fa <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	689a      	ldr	r2, [r3, #8]
 800a6d4:	4b19      	ldr	r3, [pc, #100]	; (800a73c <HAL_TIM_PWM_Start+0x220>)
 800a6d6:	4013      	ands	r3, r2
 800a6d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2b06      	cmp	r3, #6
 800a6de:	d015      	beq.n	800a70c <HAL_TIM_PWM_Start+0x1f0>
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6e6:	d011      	beq.n	800a70c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	681a      	ldr	r2, [r3, #0]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f042 0201 	orr.w	r2, r2, #1
 800a6f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6f8:	e008      	b.n	800a70c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	681a      	ldr	r2, [r3, #0]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f042 0201 	orr.w	r2, r2, #1
 800a708:	601a      	str	r2, [r3, #0]
 800a70a:	e000      	b.n	800a70e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a70c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a70e:	2300      	movs	r3, #0
}
 800a710:	4618      	mov	r0, r3
 800a712:	3710      	adds	r7, #16
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}
 800a718:	40012c00 	.word	0x40012c00
 800a71c:	40013400 	.word	0x40013400
 800a720:	40014000 	.word	0x40014000
 800a724:	40014400 	.word	0x40014400
 800a728:	40014800 	.word	0x40014800
 800a72c:	40015000 	.word	0x40015000
 800a730:	40000400 	.word	0x40000400
 800a734:	40000800 	.word	0x40000800
 800a738:	40000c00 	.word	0x40000c00
 800a73c:	00010007 	.word	0x00010007

0800a740 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	691b      	ldr	r3, [r3, #16]
 800a74e:	f003 0302 	and.w	r3, r3, #2
 800a752:	2b02      	cmp	r3, #2
 800a754:	d122      	bne.n	800a79c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68db      	ldr	r3, [r3, #12]
 800a75c:	f003 0302 	and.w	r3, r3, #2
 800a760:	2b02      	cmp	r3, #2
 800a762:	d11b      	bne.n	800a79c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f06f 0202 	mvn.w	r2, #2
 800a76c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2201      	movs	r2, #1
 800a772:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	699b      	ldr	r3, [r3, #24]
 800a77a:	f003 0303 	and.w	r3, r3, #3
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d003      	beq.n	800a78a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f000 fb9a 	bl	800aebc <HAL_TIM_IC_CaptureCallback>
 800a788:	e005      	b.n	800a796 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a78a:	6878      	ldr	r0, [r7, #4]
 800a78c:	f000 fb8c 	bl	800aea8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f000 fb9d 	bl	800aed0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2200      	movs	r2, #0
 800a79a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	691b      	ldr	r3, [r3, #16]
 800a7a2:	f003 0304 	and.w	r3, r3, #4
 800a7a6:	2b04      	cmp	r3, #4
 800a7a8:	d122      	bne.n	800a7f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	68db      	ldr	r3, [r3, #12]
 800a7b0:	f003 0304 	and.w	r3, r3, #4
 800a7b4:	2b04      	cmp	r3, #4
 800a7b6:	d11b      	bne.n	800a7f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f06f 0204 	mvn.w	r2, #4
 800a7c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2202      	movs	r2, #2
 800a7c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	699b      	ldr	r3, [r3, #24]
 800a7ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d003      	beq.n	800a7de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f000 fb70 	bl	800aebc <HAL_TIM_IC_CaptureCallback>
 800a7dc:	e005      	b.n	800a7ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f000 fb62 	bl	800aea8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7e4:	6878      	ldr	r0, [r7, #4]
 800a7e6:	f000 fb73 	bl	800aed0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	691b      	ldr	r3, [r3, #16]
 800a7f6:	f003 0308 	and.w	r3, r3, #8
 800a7fa:	2b08      	cmp	r3, #8
 800a7fc:	d122      	bne.n	800a844 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	68db      	ldr	r3, [r3, #12]
 800a804:	f003 0308 	and.w	r3, r3, #8
 800a808:	2b08      	cmp	r3, #8
 800a80a:	d11b      	bne.n	800a844 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f06f 0208 	mvn.w	r2, #8
 800a814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2204      	movs	r2, #4
 800a81a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	69db      	ldr	r3, [r3, #28]
 800a822:	f003 0303 	and.w	r3, r3, #3
 800a826:	2b00      	cmp	r3, #0
 800a828:	d003      	beq.n	800a832 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	f000 fb46 	bl	800aebc <HAL_TIM_IC_CaptureCallback>
 800a830:	e005      	b.n	800a83e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 fb38 	bl	800aea8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f000 fb49 	bl	800aed0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2200      	movs	r2, #0
 800a842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	691b      	ldr	r3, [r3, #16]
 800a84a:	f003 0310 	and.w	r3, r3, #16
 800a84e:	2b10      	cmp	r3, #16
 800a850:	d122      	bne.n	800a898 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	68db      	ldr	r3, [r3, #12]
 800a858:	f003 0310 	and.w	r3, r3, #16
 800a85c:	2b10      	cmp	r3, #16
 800a85e:	d11b      	bne.n	800a898 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f06f 0210 	mvn.w	r2, #16
 800a868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2208      	movs	r2, #8
 800a86e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	69db      	ldr	r3, [r3, #28]
 800a876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d003      	beq.n	800a886 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	f000 fb1c 	bl	800aebc <HAL_TIM_IC_CaptureCallback>
 800a884:	e005      	b.n	800a892 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a886:	6878      	ldr	r0, [r7, #4]
 800a888:	f000 fb0e 	bl	800aea8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f000 fb1f 	bl	800aed0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2200      	movs	r2, #0
 800a896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	691b      	ldr	r3, [r3, #16]
 800a89e:	f003 0301 	and.w	r3, r3, #1
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	d10e      	bne.n	800a8c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	68db      	ldr	r3, [r3, #12]
 800a8ac:	f003 0301 	and.w	r3, r3, #1
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d107      	bne.n	800a8c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f06f 0201 	mvn.w	r2, #1
 800a8bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a8be:	6878      	ldr	r0, [r7, #4]
 800a8c0:	f000 fae8 	bl	800ae94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	691b      	ldr	r3, [r3, #16]
 800a8ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a8ce:	2b80      	cmp	r3, #128	; 0x80
 800a8d0:	d10e      	bne.n	800a8f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	68db      	ldr	r3, [r3, #12]
 800a8d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a8dc:	2b80      	cmp	r3, #128	; 0x80
 800a8de:	d107      	bne.n	800a8f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a8e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f001 f838 	bl	800b960 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	691b      	ldr	r3, [r3, #16]
 800a8f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a8fe:	d10e      	bne.n	800a91e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	68db      	ldr	r3, [r3, #12]
 800a906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a90a:	2b80      	cmp	r3, #128	; 0x80
 800a90c:	d107      	bne.n	800a91e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a916:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f001 f82b 	bl	800b974 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	691b      	ldr	r3, [r3, #16]
 800a924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a928:	2b40      	cmp	r3, #64	; 0x40
 800a92a:	d10e      	bne.n	800a94a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	68db      	ldr	r3, [r3, #12]
 800a932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a936:	2b40      	cmp	r3, #64	; 0x40
 800a938:	d107      	bne.n	800a94a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a942:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 facd 	bl	800aee4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	691b      	ldr	r3, [r3, #16]
 800a950:	f003 0320 	and.w	r3, r3, #32
 800a954:	2b20      	cmp	r3, #32
 800a956:	d10e      	bne.n	800a976 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	68db      	ldr	r3, [r3, #12]
 800a95e:	f003 0320 	and.w	r3, r3, #32
 800a962:	2b20      	cmp	r3, #32
 800a964:	d107      	bne.n	800a976 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f06f 0220 	mvn.w	r2, #32
 800a96e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	f000 ffeb 	bl	800b94c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	691b      	ldr	r3, [r3, #16]
 800a97c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a980:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a984:	d10f      	bne.n	800a9a6 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	68db      	ldr	r3, [r3, #12]
 800a98c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a990:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a994:	d107      	bne.n	800a9a6 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800a99e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f000 fff1 	bl	800b988 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	691b      	ldr	r3, [r3, #16]
 800a9ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a9b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a9b4:	d10f      	bne.n	800a9d6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	68db      	ldr	r3, [r3, #12]
 800a9bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a9c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a9c4:	d107      	bne.n	800a9d6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800a9ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f000 ffe3 	bl	800b99c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	691b      	ldr	r3, [r3, #16]
 800a9dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a9e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a9e4:	d10f      	bne.n	800aa06 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	68db      	ldr	r3, [r3, #12]
 800a9ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a9f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a9f4:	d107      	bne.n	800aa06 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800a9fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f000 ffd5 	bl	800b9b0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	691b      	ldr	r3, [r3, #16]
 800aa0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa10:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aa14:	d10f      	bne.n	800aa36 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	68db      	ldr	r3, [r3, #12]
 800aa1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa20:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aa24:	d107      	bne.n	800aa36 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800aa2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 ffc7 	bl	800b9c4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aa36:	bf00      	nop
 800aa38:	3708      	adds	r7, #8
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}
	...

0800aa40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b086      	sub	sp, #24
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	60f8      	str	r0, [r7, #12]
 800aa48:	60b9      	str	r1, [r7, #8]
 800aa4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa56:	2b01      	cmp	r3, #1
 800aa58:	d101      	bne.n	800aa5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800aa5a:	2302      	movs	r3, #2
 800aa5c:	e0ff      	b.n	800ac5e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	2201      	movs	r2, #1
 800aa62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2b14      	cmp	r3, #20
 800aa6a:	f200 80f0 	bhi.w	800ac4e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800aa6e:	a201      	add	r2, pc, #4	; (adr r2, 800aa74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800aa70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa74:	0800aac9 	.word	0x0800aac9
 800aa78:	0800ac4f 	.word	0x0800ac4f
 800aa7c:	0800ac4f 	.word	0x0800ac4f
 800aa80:	0800ac4f 	.word	0x0800ac4f
 800aa84:	0800ab09 	.word	0x0800ab09
 800aa88:	0800ac4f 	.word	0x0800ac4f
 800aa8c:	0800ac4f 	.word	0x0800ac4f
 800aa90:	0800ac4f 	.word	0x0800ac4f
 800aa94:	0800ab4b 	.word	0x0800ab4b
 800aa98:	0800ac4f 	.word	0x0800ac4f
 800aa9c:	0800ac4f 	.word	0x0800ac4f
 800aaa0:	0800ac4f 	.word	0x0800ac4f
 800aaa4:	0800ab8b 	.word	0x0800ab8b
 800aaa8:	0800ac4f 	.word	0x0800ac4f
 800aaac:	0800ac4f 	.word	0x0800ac4f
 800aab0:	0800ac4f 	.word	0x0800ac4f
 800aab4:	0800abcd 	.word	0x0800abcd
 800aab8:	0800ac4f 	.word	0x0800ac4f
 800aabc:	0800ac4f 	.word	0x0800ac4f
 800aac0:	0800ac4f 	.word	0x0800ac4f
 800aac4:	0800ac0d 	.word	0x0800ac0d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	68b9      	ldr	r1, [r7, #8]
 800aace:	4618      	mov	r0, r3
 800aad0:	f000 faba 	bl	800b048 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	699a      	ldr	r2, [r3, #24]
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f042 0208 	orr.w	r2, r2, #8
 800aae2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	699a      	ldr	r2, [r3, #24]
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f022 0204 	bic.w	r2, r2, #4
 800aaf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	6999      	ldr	r1, [r3, #24]
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	691a      	ldr	r2, [r3, #16]
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	430a      	orrs	r2, r1
 800ab04:	619a      	str	r2, [r3, #24]
      break;
 800ab06:	e0a5      	b.n	800ac54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	68b9      	ldr	r1, [r7, #8]
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f000 fb34 	bl	800b17c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	699a      	ldr	r2, [r3, #24]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ab22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	699a      	ldr	r2, [r3, #24]
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ab32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	6999      	ldr	r1, [r3, #24]
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	691b      	ldr	r3, [r3, #16]
 800ab3e:	021a      	lsls	r2, r3, #8
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	430a      	orrs	r2, r1
 800ab46:	619a      	str	r2, [r3, #24]
      break;
 800ab48:	e084      	b.n	800ac54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	68b9      	ldr	r1, [r7, #8]
 800ab50:	4618      	mov	r0, r3
 800ab52:	f000 fba7 	bl	800b2a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	69da      	ldr	r2, [r3, #28]
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f042 0208 	orr.w	r2, r2, #8
 800ab64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	69da      	ldr	r2, [r3, #28]
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f022 0204 	bic.w	r2, r2, #4
 800ab74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	69d9      	ldr	r1, [r3, #28]
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	691a      	ldr	r2, [r3, #16]
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	430a      	orrs	r2, r1
 800ab86:	61da      	str	r2, [r3, #28]
      break;
 800ab88:	e064      	b.n	800ac54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	68b9      	ldr	r1, [r7, #8]
 800ab90:	4618      	mov	r0, r3
 800ab92:	f000 fc19 	bl	800b3c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	69da      	ldr	r2, [r3, #28]
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aba4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	69da      	ldr	r2, [r3, #28]
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800abb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	69d9      	ldr	r1, [r3, #28]
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	691b      	ldr	r3, [r3, #16]
 800abc0:	021a      	lsls	r2, r3, #8
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	430a      	orrs	r2, r1
 800abc8:	61da      	str	r2, [r3, #28]
      break;
 800abca:	e043      	b.n	800ac54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	68b9      	ldr	r1, [r7, #8]
 800abd2:	4618      	mov	r0, r3
 800abd4:	f000 fc8c 	bl	800b4f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	f042 0208 	orr.w	r2, r2, #8
 800abe6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f022 0204 	bic.w	r2, r2, #4
 800abf6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	691a      	ldr	r2, [r3, #16]
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	430a      	orrs	r2, r1
 800ac08:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800ac0a:	e023      	b.n	800ac54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	68b9      	ldr	r1, [r7, #8]
 800ac12:	4618      	mov	r0, r3
 800ac14:	f000 fcd6 	bl	800b5c4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ac26:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ac36:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	691b      	ldr	r3, [r3, #16]
 800ac42:	021a      	lsls	r2, r3, #8
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	430a      	orrs	r2, r1
 800ac4a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800ac4c:	e002      	b.n	800ac54 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	75fb      	strb	r3, [r7, #23]
      break;
 800ac52:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	2200      	movs	r2, #0
 800ac58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ac5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3718      	adds	r7, #24
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}
 800ac66:	bf00      	nop

0800ac68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b084      	sub	sp, #16
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
 800ac70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ac72:	2300      	movs	r3, #0
 800ac74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac7c:	2b01      	cmp	r3, #1
 800ac7e:	d101      	bne.n	800ac84 <HAL_TIM_ConfigClockSource+0x1c>
 800ac80:	2302      	movs	r3, #2
 800ac82:	e0f6      	b.n	800ae72 <HAL_TIM_ConfigClockSource+0x20a>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2201      	movs	r2, #1
 800ac88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2202      	movs	r2, #2
 800ac90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	689b      	ldr	r3, [r3, #8]
 800ac9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800aca2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800aca6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800acae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	68ba      	ldr	r2, [r7, #8]
 800acb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	4a6f      	ldr	r2, [pc, #444]	; (800ae7c <HAL_TIM_ConfigClockSource+0x214>)
 800acbe:	4293      	cmp	r3, r2
 800acc0:	f000 80c1 	beq.w	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800acc4:	4a6d      	ldr	r2, [pc, #436]	; (800ae7c <HAL_TIM_ConfigClockSource+0x214>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	f200 80c6 	bhi.w	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800accc:	4a6c      	ldr	r2, [pc, #432]	; (800ae80 <HAL_TIM_ConfigClockSource+0x218>)
 800acce:	4293      	cmp	r3, r2
 800acd0:	f000 80b9 	beq.w	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800acd4:	4a6a      	ldr	r2, [pc, #424]	; (800ae80 <HAL_TIM_ConfigClockSource+0x218>)
 800acd6:	4293      	cmp	r3, r2
 800acd8:	f200 80be 	bhi.w	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800acdc:	4a69      	ldr	r2, [pc, #420]	; (800ae84 <HAL_TIM_ConfigClockSource+0x21c>)
 800acde:	4293      	cmp	r3, r2
 800ace0:	f000 80b1 	beq.w	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800ace4:	4a67      	ldr	r2, [pc, #412]	; (800ae84 <HAL_TIM_ConfigClockSource+0x21c>)
 800ace6:	4293      	cmp	r3, r2
 800ace8:	f200 80b6 	bhi.w	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800acec:	4a66      	ldr	r2, [pc, #408]	; (800ae88 <HAL_TIM_ConfigClockSource+0x220>)
 800acee:	4293      	cmp	r3, r2
 800acf0:	f000 80a9 	beq.w	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800acf4:	4a64      	ldr	r2, [pc, #400]	; (800ae88 <HAL_TIM_ConfigClockSource+0x220>)
 800acf6:	4293      	cmp	r3, r2
 800acf8:	f200 80ae 	bhi.w	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800acfc:	4a63      	ldr	r2, [pc, #396]	; (800ae8c <HAL_TIM_ConfigClockSource+0x224>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	f000 80a1 	beq.w	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800ad04:	4a61      	ldr	r2, [pc, #388]	; (800ae8c <HAL_TIM_ConfigClockSource+0x224>)
 800ad06:	4293      	cmp	r3, r2
 800ad08:	f200 80a6 	bhi.w	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad0c:	4a60      	ldr	r2, [pc, #384]	; (800ae90 <HAL_TIM_ConfigClockSource+0x228>)
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	f000 8099 	beq.w	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800ad14:	4a5e      	ldr	r2, [pc, #376]	; (800ae90 <HAL_TIM_ConfigClockSource+0x228>)
 800ad16:	4293      	cmp	r3, r2
 800ad18:	f200 809e 	bhi.w	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad1c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ad20:	f000 8091 	beq.w	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800ad24:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ad28:	f200 8096 	bhi.w	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ad30:	f000 8089 	beq.w	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800ad34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ad38:	f200 808e 	bhi.w	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad40:	d03e      	beq.n	800adc0 <HAL_TIM_ConfigClockSource+0x158>
 800ad42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad46:	f200 8087 	bhi.w	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad4e:	f000 8086 	beq.w	800ae5e <HAL_TIM_ConfigClockSource+0x1f6>
 800ad52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad56:	d87f      	bhi.n	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad58:	2b70      	cmp	r3, #112	; 0x70
 800ad5a:	d01a      	beq.n	800ad92 <HAL_TIM_ConfigClockSource+0x12a>
 800ad5c:	2b70      	cmp	r3, #112	; 0x70
 800ad5e:	d87b      	bhi.n	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad60:	2b60      	cmp	r3, #96	; 0x60
 800ad62:	d050      	beq.n	800ae06 <HAL_TIM_ConfigClockSource+0x19e>
 800ad64:	2b60      	cmp	r3, #96	; 0x60
 800ad66:	d877      	bhi.n	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad68:	2b50      	cmp	r3, #80	; 0x50
 800ad6a:	d03c      	beq.n	800ade6 <HAL_TIM_ConfigClockSource+0x17e>
 800ad6c:	2b50      	cmp	r3, #80	; 0x50
 800ad6e:	d873      	bhi.n	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad70:	2b40      	cmp	r3, #64	; 0x40
 800ad72:	d058      	beq.n	800ae26 <HAL_TIM_ConfigClockSource+0x1be>
 800ad74:	2b40      	cmp	r3, #64	; 0x40
 800ad76:	d86f      	bhi.n	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad78:	2b30      	cmp	r3, #48	; 0x30
 800ad7a:	d064      	beq.n	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800ad7c:	2b30      	cmp	r3, #48	; 0x30
 800ad7e:	d86b      	bhi.n	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad80:	2b20      	cmp	r3, #32
 800ad82:	d060      	beq.n	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800ad84:	2b20      	cmp	r3, #32
 800ad86:	d867      	bhi.n	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d05c      	beq.n	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800ad8c:	2b10      	cmp	r3, #16
 800ad8e:	d05a      	beq.n	800ae46 <HAL_TIM_ConfigClockSource+0x1de>
 800ad90:	e062      	b.n	800ae58 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6818      	ldr	r0, [r3, #0]
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	6899      	ldr	r1, [r3, #8]
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	685a      	ldr	r2, [r3, #4]
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	68db      	ldr	r3, [r3, #12]
 800ada2:	f000 fcf7 	bl	800b794 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	689b      	ldr	r3, [r3, #8]
 800adac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800adb4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	68ba      	ldr	r2, [r7, #8]
 800adbc:	609a      	str	r2, [r3, #8]
      break;
 800adbe:	e04f      	b.n	800ae60 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	6818      	ldr	r0, [r3, #0]
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	6899      	ldr	r1, [r3, #8]
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	685a      	ldr	r2, [r3, #4]
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	68db      	ldr	r3, [r3, #12]
 800add0:	f000 fce0 	bl	800b794 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	689a      	ldr	r2, [r3, #8]
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ade2:	609a      	str	r2, [r3, #8]
      break;
 800ade4:	e03c      	b.n	800ae60 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6818      	ldr	r0, [r3, #0]
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	6859      	ldr	r1, [r3, #4]
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	68db      	ldr	r3, [r3, #12]
 800adf2:	461a      	mov	r2, r3
 800adf4:	f000 fc52 	bl	800b69c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	2150      	movs	r1, #80	; 0x50
 800adfe:	4618      	mov	r0, r3
 800ae00:	f000 fcab 	bl	800b75a <TIM_ITRx_SetConfig>
      break;
 800ae04:	e02c      	b.n	800ae60 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6818      	ldr	r0, [r3, #0]
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	6859      	ldr	r1, [r3, #4]
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	68db      	ldr	r3, [r3, #12]
 800ae12:	461a      	mov	r2, r3
 800ae14:	f000 fc71 	bl	800b6fa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	2160      	movs	r1, #96	; 0x60
 800ae1e:	4618      	mov	r0, r3
 800ae20:	f000 fc9b 	bl	800b75a <TIM_ITRx_SetConfig>
      break;
 800ae24:	e01c      	b.n	800ae60 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6818      	ldr	r0, [r3, #0]
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	6859      	ldr	r1, [r3, #4]
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	68db      	ldr	r3, [r3, #12]
 800ae32:	461a      	mov	r2, r3
 800ae34:	f000 fc32 	bl	800b69c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	2140      	movs	r1, #64	; 0x40
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f000 fc8b 	bl	800b75a <TIM_ITRx_SetConfig>
      break;
 800ae44:	e00c      	b.n	800ae60 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681a      	ldr	r2, [r3, #0]
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	4619      	mov	r1, r3
 800ae50:	4610      	mov	r0, r2
 800ae52:	f000 fc82 	bl	800b75a <TIM_ITRx_SetConfig>
      break;
 800ae56:	e003      	b.n	800ae60 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800ae58:	2301      	movs	r3, #1
 800ae5a:	73fb      	strb	r3, [r7, #15]
      break;
 800ae5c:	e000      	b.n	800ae60 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800ae5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2201      	movs	r2, #1
 800ae64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ae70:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae72:	4618      	mov	r0, r3
 800ae74:	3710      	adds	r7, #16
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}
 800ae7a:	bf00      	nop
 800ae7c:	00100070 	.word	0x00100070
 800ae80:	00100060 	.word	0x00100060
 800ae84:	00100050 	.word	0x00100050
 800ae88:	00100040 	.word	0x00100040
 800ae8c:	00100030 	.word	0x00100030
 800ae90:	00100020 	.word	0x00100020

0800ae94 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ae94:	b480      	push	{r7}
 800ae96:	b083      	sub	sp, #12
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ae9c:	bf00      	nop
 800ae9e:	370c      	adds	r7, #12
 800aea0:	46bd      	mov	sp, r7
 800aea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea6:	4770      	bx	lr

0800aea8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b083      	sub	sp, #12
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aeb0:	bf00      	nop
 800aeb2:	370c      	adds	r7, #12
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeba:	4770      	bx	lr

0800aebc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aebc:	b480      	push	{r7}
 800aebe:	b083      	sub	sp, #12
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aec4:	bf00      	nop
 800aec6:	370c      	adds	r7, #12
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr

0800aed0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b083      	sub	sp, #12
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aed8:	bf00      	nop
 800aeda:	370c      	adds	r7, #12
 800aedc:	46bd      	mov	sp, r7
 800aede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee2:	4770      	bx	lr

0800aee4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b083      	sub	sp, #12
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800aeec:	bf00      	nop
 800aeee:	370c      	adds	r7, #12
 800aef0:	46bd      	mov	sp, r7
 800aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef6:	4770      	bx	lr

0800aef8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800aef8:	b480      	push	{r7}
 800aefa:	b085      	sub	sp, #20
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	4a46      	ldr	r2, [pc, #280]	; (800b024 <TIM_Base_SetConfig+0x12c>)
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d017      	beq.n	800af40 <TIM_Base_SetConfig+0x48>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af16:	d013      	beq.n	800af40 <TIM_Base_SetConfig+0x48>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	4a43      	ldr	r2, [pc, #268]	; (800b028 <TIM_Base_SetConfig+0x130>)
 800af1c:	4293      	cmp	r3, r2
 800af1e:	d00f      	beq.n	800af40 <TIM_Base_SetConfig+0x48>
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	4a42      	ldr	r2, [pc, #264]	; (800b02c <TIM_Base_SetConfig+0x134>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d00b      	beq.n	800af40 <TIM_Base_SetConfig+0x48>
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	4a41      	ldr	r2, [pc, #260]	; (800b030 <TIM_Base_SetConfig+0x138>)
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d007      	beq.n	800af40 <TIM_Base_SetConfig+0x48>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	4a40      	ldr	r2, [pc, #256]	; (800b034 <TIM_Base_SetConfig+0x13c>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d003      	beq.n	800af40 <TIM_Base_SetConfig+0x48>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	4a3f      	ldr	r2, [pc, #252]	; (800b038 <TIM_Base_SetConfig+0x140>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d108      	bne.n	800af52 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	685b      	ldr	r3, [r3, #4]
 800af4c:	68fa      	ldr	r2, [r7, #12]
 800af4e:	4313      	orrs	r3, r2
 800af50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	4a33      	ldr	r2, [pc, #204]	; (800b024 <TIM_Base_SetConfig+0x12c>)
 800af56:	4293      	cmp	r3, r2
 800af58:	d023      	beq.n	800afa2 <TIM_Base_SetConfig+0xaa>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af60:	d01f      	beq.n	800afa2 <TIM_Base_SetConfig+0xaa>
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	4a30      	ldr	r2, [pc, #192]	; (800b028 <TIM_Base_SetConfig+0x130>)
 800af66:	4293      	cmp	r3, r2
 800af68:	d01b      	beq.n	800afa2 <TIM_Base_SetConfig+0xaa>
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	4a2f      	ldr	r2, [pc, #188]	; (800b02c <TIM_Base_SetConfig+0x134>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d017      	beq.n	800afa2 <TIM_Base_SetConfig+0xaa>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	4a2e      	ldr	r2, [pc, #184]	; (800b030 <TIM_Base_SetConfig+0x138>)
 800af76:	4293      	cmp	r3, r2
 800af78:	d013      	beq.n	800afa2 <TIM_Base_SetConfig+0xaa>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	4a2d      	ldr	r2, [pc, #180]	; (800b034 <TIM_Base_SetConfig+0x13c>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d00f      	beq.n	800afa2 <TIM_Base_SetConfig+0xaa>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4a2d      	ldr	r2, [pc, #180]	; (800b03c <TIM_Base_SetConfig+0x144>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d00b      	beq.n	800afa2 <TIM_Base_SetConfig+0xaa>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	4a2c      	ldr	r2, [pc, #176]	; (800b040 <TIM_Base_SetConfig+0x148>)
 800af8e:	4293      	cmp	r3, r2
 800af90:	d007      	beq.n	800afa2 <TIM_Base_SetConfig+0xaa>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	4a2b      	ldr	r2, [pc, #172]	; (800b044 <TIM_Base_SetConfig+0x14c>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d003      	beq.n	800afa2 <TIM_Base_SetConfig+0xaa>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	4a26      	ldr	r2, [pc, #152]	; (800b038 <TIM_Base_SetConfig+0x140>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d108      	bne.n	800afb4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800afa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	68db      	ldr	r3, [r3, #12]
 800afae:	68fa      	ldr	r2, [r7, #12]
 800afb0:	4313      	orrs	r3, r2
 800afb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	695b      	ldr	r3, [r3, #20]
 800afbe:	4313      	orrs	r3, r2
 800afc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	68fa      	ldr	r2, [r7, #12]
 800afc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	689a      	ldr	r2, [r3, #8]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	681a      	ldr	r2, [r3, #0]
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	4a12      	ldr	r2, [pc, #72]	; (800b024 <TIM_Base_SetConfig+0x12c>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d013      	beq.n	800b008 <TIM_Base_SetConfig+0x110>
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	4a14      	ldr	r2, [pc, #80]	; (800b034 <TIM_Base_SetConfig+0x13c>)
 800afe4:	4293      	cmp	r3, r2
 800afe6:	d00f      	beq.n	800b008 <TIM_Base_SetConfig+0x110>
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	4a14      	ldr	r2, [pc, #80]	; (800b03c <TIM_Base_SetConfig+0x144>)
 800afec:	4293      	cmp	r3, r2
 800afee:	d00b      	beq.n	800b008 <TIM_Base_SetConfig+0x110>
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	4a13      	ldr	r2, [pc, #76]	; (800b040 <TIM_Base_SetConfig+0x148>)
 800aff4:	4293      	cmp	r3, r2
 800aff6:	d007      	beq.n	800b008 <TIM_Base_SetConfig+0x110>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	4a12      	ldr	r2, [pc, #72]	; (800b044 <TIM_Base_SetConfig+0x14c>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d003      	beq.n	800b008 <TIM_Base_SetConfig+0x110>
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	4a0d      	ldr	r2, [pc, #52]	; (800b038 <TIM_Base_SetConfig+0x140>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d103      	bne.n	800b010 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	691a      	ldr	r2, [r3, #16]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2201      	movs	r2, #1
 800b014:	615a      	str	r2, [r3, #20]
}
 800b016:	bf00      	nop
 800b018:	3714      	adds	r7, #20
 800b01a:	46bd      	mov	sp, r7
 800b01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b020:	4770      	bx	lr
 800b022:	bf00      	nop
 800b024:	40012c00 	.word	0x40012c00
 800b028:	40000400 	.word	0x40000400
 800b02c:	40000800 	.word	0x40000800
 800b030:	40000c00 	.word	0x40000c00
 800b034:	40013400 	.word	0x40013400
 800b038:	40015000 	.word	0x40015000
 800b03c:	40014000 	.word	0x40014000
 800b040:	40014400 	.word	0x40014400
 800b044:	40014800 	.word	0x40014800

0800b048 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b048:	b480      	push	{r7}
 800b04a:	b087      	sub	sp, #28
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
 800b050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6a1b      	ldr	r3, [r3, #32]
 800b056:	f023 0201 	bic.w	r2, r3, #1
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6a1b      	ldr	r3, [r3, #32]
 800b062:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	699b      	ldr	r3, [r3, #24]
 800b06e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b07a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	f023 0303 	bic.w	r3, r3, #3
 800b082:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	68fa      	ldr	r2, [r7, #12]
 800b08a:	4313      	orrs	r3, r2
 800b08c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b08e:	697b      	ldr	r3, [r7, #20]
 800b090:	f023 0302 	bic.w	r3, r3, #2
 800b094:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	689b      	ldr	r3, [r3, #8]
 800b09a:	697a      	ldr	r2, [r7, #20]
 800b09c:	4313      	orrs	r3, r2
 800b09e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	4a30      	ldr	r2, [pc, #192]	; (800b164 <TIM_OC1_SetConfig+0x11c>)
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	d013      	beq.n	800b0d0 <TIM_OC1_SetConfig+0x88>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	4a2f      	ldr	r2, [pc, #188]	; (800b168 <TIM_OC1_SetConfig+0x120>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d00f      	beq.n	800b0d0 <TIM_OC1_SetConfig+0x88>
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	4a2e      	ldr	r2, [pc, #184]	; (800b16c <TIM_OC1_SetConfig+0x124>)
 800b0b4:	4293      	cmp	r3, r2
 800b0b6:	d00b      	beq.n	800b0d0 <TIM_OC1_SetConfig+0x88>
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	4a2d      	ldr	r2, [pc, #180]	; (800b170 <TIM_OC1_SetConfig+0x128>)
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	d007      	beq.n	800b0d0 <TIM_OC1_SetConfig+0x88>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	4a2c      	ldr	r2, [pc, #176]	; (800b174 <TIM_OC1_SetConfig+0x12c>)
 800b0c4:	4293      	cmp	r3, r2
 800b0c6:	d003      	beq.n	800b0d0 <TIM_OC1_SetConfig+0x88>
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	4a2b      	ldr	r2, [pc, #172]	; (800b178 <TIM_OC1_SetConfig+0x130>)
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	d10c      	bne.n	800b0ea <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b0d0:	697b      	ldr	r3, [r7, #20]
 800b0d2:	f023 0308 	bic.w	r3, r3, #8
 800b0d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	68db      	ldr	r3, [r3, #12]
 800b0dc:	697a      	ldr	r2, [r7, #20]
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b0e2:	697b      	ldr	r3, [r7, #20]
 800b0e4:	f023 0304 	bic.w	r3, r3, #4
 800b0e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	4a1d      	ldr	r2, [pc, #116]	; (800b164 <TIM_OC1_SetConfig+0x11c>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d013      	beq.n	800b11a <TIM_OC1_SetConfig+0xd2>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	4a1c      	ldr	r2, [pc, #112]	; (800b168 <TIM_OC1_SetConfig+0x120>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d00f      	beq.n	800b11a <TIM_OC1_SetConfig+0xd2>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	4a1b      	ldr	r2, [pc, #108]	; (800b16c <TIM_OC1_SetConfig+0x124>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d00b      	beq.n	800b11a <TIM_OC1_SetConfig+0xd2>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	4a1a      	ldr	r2, [pc, #104]	; (800b170 <TIM_OC1_SetConfig+0x128>)
 800b106:	4293      	cmp	r3, r2
 800b108:	d007      	beq.n	800b11a <TIM_OC1_SetConfig+0xd2>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	4a19      	ldr	r2, [pc, #100]	; (800b174 <TIM_OC1_SetConfig+0x12c>)
 800b10e:	4293      	cmp	r3, r2
 800b110:	d003      	beq.n	800b11a <TIM_OC1_SetConfig+0xd2>
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	4a18      	ldr	r2, [pc, #96]	; (800b178 <TIM_OC1_SetConfig+0x130>)
 800b116:	4293      	cmp	r3, r2
 800b118:	d111      	bne.n	800b13e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b120:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b128:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	695b      	ldr	r3, [r3, #20]
 800b12e:	693a      	ldr	r2, [r7, #16]
 800b130:	4313      	orrs	r3, r2
 800b132:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	699b      	ldr	r3, [r3, #24]
 800b138:	693a      	ldr	r2, [r7, #16]
 800b13a:	4313      	orrs	r3, r2
 800b13c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	693a      	ldr	r2, [r7, #16]
 800b142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	68fa      	ldr	r2, [r7, #12]
 800b148:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	685a      	ldr	r2, [r3, #4]
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	697a      	ldr	r2, [r7, #20]
 800b156:	621a      	str	r2, [r3, #32]
}
 800b158:	bf00      	nop
 800b15a:	371c      	adds	r7, #28
 800b15c:	46bd      	mov	sp, r7
 800b15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b162:	4770      	bx	lr
 800b164:	40012c00 	.word	0x40012c00
 800b168:	40013400 	.word	0x40013400
 800b16c:	40014000 	.word	0x40014000
 800b170:	40014400 	.word	0x40014400
 800b174:	40014800 	.word	0x40014800
 800b178:	40015000 	.word	0x40015000

0800b17c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b17c:	b480      	push	{r7}
 800b17e:	b087      	sub	sp, #28
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
 800b184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	6a1b      	ldr	r3, [r3, #32]
 800b18a:	f023 0210 	bic.w	r2, r3, #16
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6a1b      	ldr	r3, [r3, #32]
 800b196:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	699b      	ldr	r3, [r3, #24]
 800b1a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b1aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b1ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b1b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	021b      	lsls	r3, r3, #8
 800b1be:	68fa      	ldr	r2, [r7, #12]
 800b1c0:	4313      	orrs	r3, r2
 800b1c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	f023 0320 	bic.w	r3, r3, #32
 800b1ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	689b      	ldr	r3, [r3, #8]
 800b1d0:	011b      	lsls	r3, r3, #4
 800b1d2:	697a      	ldr	r2, [r7, #20]
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	4a2c      	ldr	r2, [pc, #176]	; (800b28c <TIM_OC2_SetConfig+0x110>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d007      	beq.n	800b1f0 <TIM_OC2_SetConfig+0x74>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	4a2b      	ldr	r2, [pc, #172]	; (800b290 <TIM_OC2_SetConfig+0x114>)
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d003      	beq.n	800b1f0 <TIM_OC2_SetConfig+0x74>
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	4a2a      	ldr	r2, [pc, #168]	; (800b294 <TIM_OC2_SetConfig+0x118>)
 800b1ec:	4293      	cmp	r3, r2
 800b1ee:	d10d      	bne.n	800b20c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b1f0:	697b      	ldr	r3, [r7, #20]
 800b1f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b1f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	68db      	ldr	r3, [r3, #12]
 800b1fc:	011b      	lsls	r3, r3, #4
 800b1fe:	697a      	ldr	r2, [r7, #20]
 800b200:	4313      	orrs	r3, r2
 800b202:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b20a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	4a1f      	ldr	r2, [pc, #124]	; (800b28c <TIM_OC2_SetConfig+0x110>)
 800b210:	4293      	cmp	r3, r2
 800b212:	d013      	beq.n	800b23c <TIM_OC2_SetConfig+0xc0>
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	4a1e      	ldr	r2, [pc, #120]	; (800b290 <TIM_OC2_SetConfig+0x114>)
 800b218:	4293      	cmp	r3, r2
 800b21a:	d00f      	beq.n	800b23c <TIM_OC2_SetConfig+0xc0>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	4a1e      	ldr	r2, [pc, #120]	; (800b298 <TIM_OC2_SetConfig+0x11c>)
 800b220:	4293      	cmp	r3, r2
 800b222:	d00b      	beq.n	800b23c <TIM_OC2_SetConfig+0xc0>
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	4a1d      	ldr	r2, [pc, #116]	; (800b29c <TIM_OC2_SetConfig+0x120>)
 800b228:	4293      	cmp	r3, r2
 800b22a:	d007      	beq.n	800b23c <TIM_OC2_SetConfig+0xc0>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	4a1c      	ldr	r2, [pc, #112]	; (800b2a0 <TIM_OC2_SetConfig+0x124>)
 800b230:	4293      	cmp	r3, r2
 800b232:	d003      	beq.n	800b23c <TIM_OC2_SetConfig+0xc0>
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	4a17      	ldr	r2, [pc, #92]	; (800b294 <TIM_OC2_SetConfig+0x118>)
 800b238:	4293      	cmp	r3, r2
 800b23a:	d113      	bne.n	800b264 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b242:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b244:	693b      	ldr	r3, [r7, #16]
 800b246:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b24a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	695b      	ldr	r3, [r3, #20]
 800b250:	009b      	lsls	r3, r3, #2
 800b252:	693a      	ldr	r2, [r7, #16]
 800b254:	4313      	orrs	r3, r2
 800b256:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	699b      	ldr	r3, [r3, #24]
 800b25c:	009b      	lsls	r3, r3, #2
 800b25e:	693a      	ldr	r2, [r7, #16]
 800b260:	4313      	orrs	r3, r2
 800b262:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	693a      	ldr	r2, [r7, #16]
 800b268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	68fa      	ldr	r2, [r7, #12]
 800b26e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	685a      	ldr	r2, [r3, #4]
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	697a      	ldr	r2, [r7, #20]
 800b27c:	621a      	str	r2, [r3, #32]
}
 800b27e:	bf00      	nop
 800b280:	371c      	adds	r7, #28
 800b282:	46bd      	mov	sp, r7
 800b284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b288:	4770      	bx	lr
 800b28a:	bf00      	nop
 800b28c:	40012c00 	.word	0x40012c00
 800b290:	40013400 	.word	0x40013400
 800b294:	40015000 	.word	0x40015000
 800b298:	40014000 	.word	0x40014000
 800b29c:	40014400 	.word	0x40014400
 800b2a0:	40014800 	.word	0x40014800

0800b2a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b087      	sub	sp, #28
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6a1b      	ldr	r3, [r3, #32]
 800b2b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6a1b      	ldr	r3, [r3, #32]
 800b2be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	685b      	ldr	r3, [r3, #4]
 800b2c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	69db      	ldr	r3, [r3, #28]
 800b2ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b2d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	f023 0303 	bic.w	r3, r3, #3
 800b2de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	68fa      	ldr	r2, [r7, #12]
 800b2e6:	4313      	orrs	r3, r2
 800b2e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b2f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	689b      	ldr	r3, [r3, #8]
 800b2f6:	021b      	lsls	r3, r3, #8
 800b2f8:	697a      	ldr	r2, [r7, #20]
 800b2fa:	4313      	orrs	r3, r2
 800b2fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	4a2b      	ldr	r2, [pc, #172]	; (800b3b0 <TIM_OC3_SetConfig+0x10c>)
 800b302:	4293      	cmp	r3, r2
 800b304:	d007      	beq.n	800b316 <TIM_OC3_SetConfig+0x72>
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	4a2a      	ldr	r2, [pc, #168]	; (800b3b4 <TIM_OC3_SetConfig+0x110>)
 800b30a:	4293      	cmp	r3, r2
 800b30c:	d003      	beq.n	800b316 <TIM_OC3_SetConfig+0x72>
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	4a29      	ldr	r2, [pc, #164]	; (800b3b8 <TIM_OC3_SetConfig+0x114>)
 800b312:	4293      	cmp	r3, r2
 800b314:	d10d      	bne.n	800b332 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b31c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	68db      	ldr	r3, [r3, #12]
 800b322:	021b      	lsls	r3, r3, #8
 800b324:	697a      	ldr	r2, [r7, #20]
 800b326:	4313      	orrs	r3, r2
 800b328:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b32a:	697b      	ldr	r3, [r7, #20]
 800b32c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b330:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	4a1e      	ldr	r2, [pc, #120]	; (800b3b0 <TIM_OC3_SetConfig+0x10c>)
 800b336:	4293      	cmp	r3, r2
 800b338:	d013      	beq.n	800b362 <TIM_OC3_SetConfig+0xbe>
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	4a1d      	ldr	r2, [pc, #116]	; (800b3b4 <TIM_OC3_SetConfig+0x110>)
 800b33e:	4293      	cmp	r3, r2
 800b340:	d00f      	beq.n	800b362 <TIM_OC3_SetConfig+0xbe>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	4a1d      	ldr	r2, [pc, #116]	; (800b3bc <TIM_OC3_SetConfig+0x118>)
 800b346:	4293      	cmp	r3, r2
 800b348:	d00b      	beq.n	800b362 <TIM_OC3_SetConfig+0xbe>
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	4a1c      	ldr	r2, [pc, #112]	; (800b3c0 <TIM_OC3_SetConfig+0x11c>)
 800b34e:	4293      	cmp	r3, r2
 800b350:	d007      	beq.n	800b362 <TIM_OC3_SetConfig+0xbe>
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	4a1b      	ldr	r2, [pc, #108]	; (800b3c4 <TIM_OC3_SetConfig+0x120>)
 800b356:	4293      	cmp	r3, r2
 800b358:	d003      	beq.n	800b362 <TIM_OC3_SetConfig+0xbe>
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	4a16      	ldr	r2, [pc, #88]	; (800b3b8 <TIM_OC3_SetConfig+0x114>)
 800b35e:	4293      	cmp	r3, r2
 800b360:	d113      	bne.n	800b38a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b362:	693b      	ldr	r3, [r7, #16]
 800b364:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b368:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b36a:	693b      	ldr	r3, [r7, #16]
 800b36c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b370:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	695b      	ldr	r3, [r3, #20]
 800b376:	011b      	lsls	r3, r3, #4
 800b378:	693a      	ldr	r2, [r7, #16]
 800b37a:	4313      	orrs	r3, r2
 800b37c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	699b      	ldr	r3, [r3, #24]
 800b382:	011b      	lsls	r3, r3, #4
 800b384:	693a      	ldr	r2, [r7, #16]
 800b386:	4313      	orrs	r3, r2
 800b388:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	693a      	ldr	r2, [r7, #16]
 800b38e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	68fa      	ldr	r2, [r7, #12]
 800b394:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	685a      	ldr	r2, [r3, #4]
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	697a      	ldr	r2, [r7, #20]
 800b3a2:	621a      	str	r2, [r3, #32]
}
 800b3a4:	bf00      	nop
 800b3a6:	371c      	adds	r7, #28
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ae:	4770      	bx	lr
 800b3b0:	40012c00 	.word	0x40012c00
 800b3b4:	40013400 	.word	0x40013400
 800b3b8:	40015000 	.word	0x40015000
 800b3bc:	40014000 	.word	0x40014000
 800b3c0:	40014400 	.word	0x40014400
 800b3c4:	40014800 	.word	0x40014800

0800b3c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b087      	sub	sp, #28
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6a1b      	ldr	r3, [r3, #32]
 800b3d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6a1b      	ldr	r3, [r3, #32]
 800b3e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	685b      	ldr	r3, [r3, #4]
 800b3e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	69db      	ldr	r3, [r3, #28]
 800b3ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b3f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b3fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b402:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	021b      	lsls	r3, r3, #8
 800b40a:	68fa      	ldr	r2, [r7, #12]
 800b40c:	4313      	orrs	r3, r2
 800b40e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b410:	697b      	ldr	r3, [r7, #20]
 800b412:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b416:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	689b      	ldr	r3, [r3, #8]
 800b41c:	031b      	lsls	r3, r3, #12
 800b41e:	697a      	ldr	r2, [r7, #20]
 800b420:	4313      	orrs	r3, r2
 800b422:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	4a2c      	ldr	r2, [pc, #176]	; (800b4d8 <TIM_OC4_SetConfig+0x110>)
 800b428:	4293      	cmp	r3, r2
 800b42a:	d007      	beq.n	800b43c <TIM_OC4_SetConfig+0x74>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	4a2b      	ldr	r2, [pc, #172]	; (800b4dc <TIM_OC4_SetConfig+0x114>)
 800b430:	4293      	cmp	r3, r2
 800b432:	d003      	beq.n	800b43c <TIM_OC4_SetConfig+0x74>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	4a2a      	ldr	r2, [pc, #168]	; (800b4e0 <TIM_OC4_SetConfig+0x118>)
 800b438:	4293      	cmp	r3, r2
 800b43a:	d10d      	bne.n	800b458 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b442:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	68db      	ldr	r3, [r3, #12]
 800b448:	031b      	lsls	r3, r3, #12
 800b44a:	697a      	ldr	r2, [r7, #20]
 800b44c:	4313      	orrs	r3, r2
 800b44e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b450:	697b      	ldr	r3, [r7, #20]
 800b452:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b456:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	4a1f      	ldr	r2, [pc, #124]	; (800b4d8 <TIM_OC4_SetConfig+0x110>)
 800b45c:	4293      	cmp	r3, r2
 800b45e:	d013      	beq.n	800b488 <TIM_OC4_SetConfig+0xc0>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	4a1e      	ldr	r2, [pc, #120]	; (800b4dc <TIM_OC4_SetConfig+0x114>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d00f      	beq.n	800b488 <TIM_OC4_SetConfig+0xc0>
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	4a1e      	ldr	r2, [pc, #120]	; (800b4e4 <TIM_OC4_SetConfig+0x11c>)
 800b46c:	4293      	cmp	r3, r2
 800b46e:	d00b      	beq.n	800b488 <TIM_OC4_SetConfig+0xc0>
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	4a1d      	ldr	r2, [pc, #116]	; (800b4e8 <TIM_OC4_SetConfig+0x120>)
 800b474:	4293      	cmp	r3, r2
 800b476:	d007      	beq.n	800b488 <TIM_OC4_SetConfig+0xc0>
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	4a1c      	ldr	r2, [pc, #112]	; (800b4ec <TIM_OC4_SetConfig+0x124>)
 800b47c:	4293      	cmp	r3, r2
 800b47e:	d003      	beq.n	800b488 <TIM_OC4_SetConfig+0xc0>
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	4a17      	ldr	r2, [pc, #92]	; (800b4e0 <TIM_OC4_SetConfig+0x118>)
 800b484:	4293      	cmp	r3, r2
 800b486:	d113      	bne.n	800b4b0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b488:	693b      	ldr	r3, [r7, #16]
 800b48a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b48e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b490:	693b      	ldr	r3, [r7, #16]
 800b492:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b496:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	695b      	ldr	r3, [r3, #20]
 800b49c:	019b      	lsls	r3, r3, #6
 800b49e:	693a      	ldr	r2, [r7, #16]
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	699b      	ldr	r3, [r3, #24]
 800b4a8:	019b      	lsls	r3, r3, #6
 800b4aa:	693a      	ldr	r2, [r7, #16]
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	693a      	ldr	r2, [r7, #16]
 800b4b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	68fa      	ldr	r2, [r7, #12]
 800b4ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	685a      	ldr	r2, [r3, #4]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	697a      	ldr	r2, [r7, #20]
 800b4c8:	621a      	str	r2, [r3, #32]
}
 800b4ca:	bf00      	nop
 800b4cc:	371c      	adds	r7, #28
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d4:	4770      	bx	lr
 800b4d6:	bf00      	nop
 800b4d8:	40012c00 	.word	0x40012c00
 800b4dc:	40013400 	.word	0x40013400
 800b4e0:	40015000 	.word	0x40015000
 800b4e4:	40014000 	.word	0x40014000
 800b4e8:	40014400 	.word	0x40014400
 800b4ec:	40014800 	.word	0x40014800

0800b4f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b087      	sub	sp, #28
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6a1b      	ldr	r3, [r3, #32]
 800b4fe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6a1b      	ldr	r3, [r3, #32]
 800b50a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	685b      	ldr	r3, [r3, #4]
 800b510:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b51e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b522:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	68fa      	ldr	r2, [r7, #12]
 800b52a:	4313      	orrs	r3, r2
 800b52c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b52e:	693b      	ldr	r3, [r7, #16]
 800b530:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b534:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	689b      	ldr	r3, [r3, #8]
 800b53a:	041b      	lsls	r3, r3, #16
 800b53c:	693a      	ldr	r2, [r7, #16]
 800b53e:	4313      	orrs	r3, r2
 800b540:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	4a19      	ldr	r2, [pc, #100]	; (800b5ac <TIM_OC5_SetConfig+0xbc>)
 800b546:	4293      	cmp	r3, r2
 800b548:	d013      	beq.n	800b572 <TIM_OC5_SetConfig+0x82>
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	4a18      	ldr	r2, [pc, #96]	; (800b5b0 <TIM_OC5_SetConfig+0xc0>)
 800b54e:	4293      	cmp	r3, r2
 800b550:	d00f      	beq.n	800b572 <TIM_OC5_SetConfig+0x82>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	4a17      	ldr	r2, [pc, #92]	; (800b5b4 <TIM_OC5_SetConfig+0xc4>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d00b      	beq.n	800b572 <TIM_OC5_SetConfig+0x82>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	4a16      	ldr	r2, [pc, #88]	; (800b5b8 <TIM_OC5_SetConfig+0xc8>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d007      	beq.n	800b572 <TIM_OC5_SetConfig+0x82>
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	4a15      	ldr	r2, [pc, #84]	; (800b5bc <TIM_OC5_SetConfig+0xcc>)
 800b566:	4293      	cmp	r3, r2
 800b568:	d003      	beq.n	800b572 <TIM_OC5_SetConfig+0x82>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	4a14      	ldr	r2, [pc, #80]	; (800b5c0 <TIM_OC5_SetConfig+0xd0>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d109      	bne.n	800b586 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b578:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	695b      	ldr	r3, [r3, #20]
 800b57e:	021b      	lsls	r3, r3, #8
 800b580:	697a      	ldr	r2, [r7, #20]
 800b582:	4313      	orrs	r3, r2
 800b584:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	697a      	ldr	r2, [r7, #20]
 800b58a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	68fa      	ldr	r2, [r7, #12]
 800b590:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	685a      	ldr	r2, [r3, #4]
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	693a      	ldr	r2, [r7, #16]
 800b59e:	621a      	str	r2, [r3, #32]
}
 800b5a0:	bf00      	nop
 800b5a2:	371c      	adds	r7, #28
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5aa:	4770      	bx	lr
 800b5ac:	40012c00 	.word	0x40012c00
 800b5b0:	40013400 	.word	0x40013400
 800b5b4:	40014000 	.word	0x40014000
 800b5b8:	40014400 	.word	0x40014400
 800b5bc:	40014800 	.word	0x40014800
 800b5c0:	40015000 	.word	0x40015000

0800b5c4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b087      	sub	sp, #28
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6a1b      	ldr	r3, [r3, #32]
 800b5d2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6a1b      	ldr	r3, [r3, #32]
 800b5de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	685b      	ldr	r3, [r3, #4]
 800b5e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b5ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b5f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b5f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	021b      	lsls	r3, r3, #8
 800b5fe:	68fa      	ldr	r2, [r7, #12]
 800b600:	4313      	orrs	r3, r2
 800b602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b604:	693b      	ldr	r3, [r7, #16]
 800b606:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b60a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	689b      	ldr	r3, [r3, #8]
 800b610:	051b      	lsls	r3, r3, #20
 800b612:	693a      	ldr	r2, [r7, #16]
 800b614:	4313      	orrs	r3, r2
 800b616:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	4a1a      	ldr	r2, [pc, #104]	; (800b684 <TIM_OC6_SetConfig+0xc0>)
 800b61c:	4293      	cmp	r3, r2
 800b61e:	d013      	beq.n	800b648 <TIM_OC6_SetConfig+0x84>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	4a19      	ldr	r2, [pc, #100]	; (800b688 <TIM_OC6_SetConfig+0xc4>)
 800b624:	4293      	cmp	r3, r2
 800b626:	d00f      	beq.n	800b648 <TIM_OC6_SetConfig+0x84>
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	4a18      	ldr	r2, [pc, #96]	; (800b68c <TIM_OC6_SetConfig+0xc8>)
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d00b      	beq.n	800b648 <TIM_OC6_SetConfig+0x84>
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	4a17      	ldr	r2, [pc, #92]	; (800b690 <TIM_OC6_SetConfig+0xcc>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d007      	beq.n	800b648 <TIM_OC6_SetConfig+0x84>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	4a16      	ldr	r2, [pc, #88]	; (800b694 <TIM_OC6_SetConfig+0xd0>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d003      	beq.n	800b648 <TIM_OC6_SetConfig+0x84>
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	4a15      	ldr	r2, [pc, #84]	; (800b698 <TIM_OC6_SetConfig+0xd4>)
 800b644:	4293      	cmp	r3, r2
 800b646:	d109      	bne.n	800b65c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b648:	697b      	ldr	r3, [r7, #20]
 800b64a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b64e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	695b      	ldr	r3, [r3, #20]
 800b654:	029b      	lsls	r3, r3, #10
 800b656:	697a      	ldr	r2, [r7, #20]
 800b658:	4313      	orrs	r3, r2
 800b65a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	697a      	ldr	r2, [r7, #20]
 800b660:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	68fa      	ldr	r2, [r7, #12]
 800b666:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	685a      	ldr	r2, [r3, #4]
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	693a      	ldr	r2, [r7, #16]
 800b674:	621a      	str	r2, [r3, #32]
}
 800b676:	bf00      	nop
 800b678:	371c      	adds	r7, #28
 800b67a:	46bd      	mov	sp, r7
 800b67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b680:	4770      	bx	lr
 800b682:	bf00      	nop
 800b684:	40012c00 	.word	0x40012c00
 800b688:	40013400 	.word	0x40013400
 800b68c:	40014000 	.word	0x40014000
 800b690:	40014400 	.word	0x40014400
 800b694:	40014800 	.word	0x40014800
 800b698:	40015000 	.word	0x40015000

0800b69c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b69c:	b480      	push	{r7}
 800b69e:	b087      	sub	sp, #28
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	60f8      	str	r0, [r7, #12]
 800b6a4:	60b9      	str	r1, [r7, #8]
 800b6a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	6a1b      	ldr	r3, [r3, #32]
 800b6ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	6a1b      	ldr	r3, [r3, #32]
 800b6b2:	f023 0201 	bic.w	r2, r3, #1
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	699b      	ldr	r3, [r3, #24]
 800b6be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b6c0:	693b      	ldr	r3, [r7, #16]
 800b6c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b6c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	011b      	lsls	r3, r3, #4
 800b6cc:	693a      	ldr	r2, [r7, #16]
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	f023 030a 	bic.w	r3, r3, #10
 800b6d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b6da:	697a      	ldr	r2, [r7, #20]
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	4313      	orrs	r3, r2
 800b6e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	693a      	ldr	r2, [r7, #16]
 800b6e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	697a      	ldr	r2, [r7, #20]
 800b6ec:	621a      	str	r2, [r3, #32]
}
 800b6ee:	bf00      	nop
 800b6f0:	371c      	adds	r7, #28
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f8:	4770      	bx	lr

0800b6fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b6fa:	b480      	push	{r7}
 800b6fc:	b087      	sub	sp, #28
 800b6fe:	af00      	add	r7, sp, #0
 800b700:	60f8      	str	r0, [r7, #12]
 800b702:	60b9      	str	r1, [r7, #8]
 800b704:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	6a1b      	ldr	r3, [r3, #32]
 800b70a:	f023 0210 	bic.w	r2, r3, #16
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	699b      	ldr	r3, [r3, #24]
 800b716:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	6a1b      	ldr	r3, [r3, #32]
 800b71c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b724:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	031b      	lsls	r3, r3, #12
 800b72a:	697a      	ldr	r2, [r7, #20]
 800b72c:	4313      	orrs	r3, r2
 800b72e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b730:	693b      	ldr	r3, [r7, #16]
 800b732:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b736:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	011b      	lsls	r3, r3, #4
 800b73c:	693a      	ldr	r2, [r7, #16]
 800b73e:	4313      	orrs	r3, r2
 800b740:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	697a      	ldr	r2, [r7, #20]
 800b746:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	693a      	ldr	r2, [r7, #16]
 800b74c:	621a      	str	r2, [r3, #32]
}
 800b74e:	bf00      	nop
 800b750:	371c      	adds	r7, #28
 800b752:	46bd      	mov	sp, r7
 800b754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b758:	4770      	bx	lr

0800b75a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b75a:	b480      	push	{r7}
 800b75c:	b085      	sub	sp, #20
 800b75e:	af00      	add	r7, sp, #0
 800b760:	6078      	str	r0, [r7, #4]
 800b762:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	689b      	ldr	r3, [r3, #8]
 800b768:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b770:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b774:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b776:	683a      	ldr	r2, [r7, #0]
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	4313      	orrs	r3, r2
 800b77c:	f043 0307 	orr.w	r3, r3, #7
 800b780:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	68fa      	ldr	r2, [r7, #12]
 800b786:	609a      	str	r2, [r3, #8]
}
 800b788:	bf00      	nop
 800b78a:	3714      	adds	r7, #20
 800b78c:	46bd      	mov	sp, r7
 800b78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b792:	4770      	bx	lr

0800b794 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b794:	b480      	push	{r7}
 800b796:	b087      	sub	sp, #28
 800b798:	af00      	add	r7, sp, #0
 800b79a:	60f8      	str	r0, [r7, #12]
 800b79c:	60b9      	str	r1, [r7, #8]
 800b79e:	607a      	str	r2, [r7, #4]
 800b7a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	689b      	ldr	r3, [r3, #8]
 800b7a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b7ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	021a      	lsls	r2, r3, #8
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	431a      	orrs	r2, r3
 800b7b8:	68bb      	ldr	r3, [r7, #8]
 800b7ba:	4313      	orrs	r3, r2
 800b7bc:	697a      	ldr	r2, [r7, #20]
 800b7be:	4313      	orrs	r3, r2
 800b7c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	697a      	ldr	r2, [r7, #20]
 800b7c6:	609a      	str	r2, [r3, #8]
}
 800b7c8:	bf00      	nop
 800b7ca:	371c      	adds	r7, #28
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d2:	4770      	bx	lr

0800b7d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b087      	sub	sp, #28
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	60b9      	str	r1, [r7, #8]
 800b7de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	f003 031f 	and.w	r3, r3, #31
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	fa02 f303 	lsl.w	r3, r2, r3
 800b7ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	6a1a      	ldr	r2, [r3, #32]
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	43db      	mvns	r3, r3
 800b7f6:	401a      	ands	r2, r3
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	6a1a      	ldr	r2, [r3, #32]
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	f003 031f 	and.w	r3, r3, #31
 800b806:	6879      	ldr	r1, [r7, #4]
 800b808:	fa01 f303 	lsl.w	r3, r1, r3
 800b80c:	431a      	orrs	r2, r3
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	621a      	str	r2, [r3, #32]
}
 800b812:	bf00      	nop
 800b814:	371c      	adds	r7, #28
 800b816:	46bd      	mov	sp, r7
 800b818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81c:	4770      	bx	lr
	...

0800b820 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b820:	b480      	push	{r7}
 800b822:	b085      	sub	sp, #20
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b830:	2b01      	cmp	r3, #1
 800b832:	d101      	bne.n	800b838 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b834:	2302      	movs	r3, #2
 800b836:	e074      	b.n	800b922 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2201      	movs	r2, #1
 800b83c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2202      	movs	r2, #2
 800b844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	685b      	ldr	r3, [r3, #4]
 800b84e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	689b      	ldr	r3, [r3, #8]
 800b856:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	4a34      	ldr	r2, [pc, #208]	; (800b930 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b85e:	4293      	cmp	r3, r2
 800b860:	d009      	beq.n	800b876 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4a33      	ldr	r2, [pc, #204]	; (800b934 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b868:	4293      	cmp	r3, r2
 800b86a:	d004      	beq.n	800b876 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	4a31      	ldr	r2, [pc, #196]	; (800b938 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d108      	bne.n	800b888 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b87c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	685b      	ldr	r3, [r3, #4]
 800b882:	68fa      	ldr	r2, [r7, #12]
 800b884:	4313      	orrs	r3, r2
 800b886:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800b88e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b892:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	68fa      	ldr	r2, [r7, #12]
 800b89a:	4313      	orrs	r3, r2
 800b89c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	68fa      	ldr	r2, [r7, #12]
 800b8a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	4a21      	ldr	r2, [pc, #132]	; (800b930 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b8ac:	4293      	cmp	r3, r2
 800b8ae:	d022      	beq.n	800b8f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8b8:	d01d      	beq.n	800b8f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	4a1f      	ldr	r2, [pc, #124]	; (800b93c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b8c0:	4293      	cmp	r3, r2
 800b8c2:	d018      	beq.n	800b8f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	4a1d      	ldr	r2, [pc, #116]	; (800b940 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d013      	beq.n	800b8f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	4a1c      	ldr	r2, [pc, #112]	; (800b944 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b8d4:	4293      	cmp	r3, r2
 800b8d6:	d00e      	beq.n	800b8f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	4a15      	ldr	r2, [pc, #84]	; (800b934 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	d009      	beq.n	800b8f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4a18      	ldr	r2, [pc, #96]	; (800b948 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d004      	beq.n	800b8f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	4a11      	ldr	r2, [pc, #68]	; (800b938 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b8f2:	4293      	cmp	r3, r2
 800b8f4:	d10c      	bne.n	800b910 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b8fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	689b      	ldr	r3, [r3, #8]
 800b902:	68ba      	ldr	r2, [r7, #8]
 800b904:	4313      	orrs	r3, r2
 800b906:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	68ba      	ldr	r2, [r7, #8]
 800b90e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2201      	movs	r2, #1
 800b914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2200      	movs	r2, #0
 800b91c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b920:	2300      	movs	r3, #0
}
 800b922:	4618      	mov	r0, r3
 800b924:	3714      	adds	r7, #20
 800b926:	46bd      	mov	sp, r7
 800b928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92c:	4770      	bx	lr
 800b92e:	bf00      	nop
 800b930:	40012c00 	.word	0x40012c00
 800b934:	40013400 	.word	0x40013400
 800b938:	40015000 	.word	0x40015000
 800b93c:	40000400 	.word	0x40000400
 800b940:	40000800 	.word	0x40000800
 800b944:	40000c00 	.word	0x40000c00
 800b948:	40014000 	.word	0x40014000

0800b94c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b94c:	b480      	push	{r7}
 800b94e:	b083      	sub	sp, #12
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b954:	bf00      	nop
 800b956:	370c      	adds	r7, #12
 800b958:	46bd      	mov	sp, r7
 800b95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95e:	4770      	bx	lr

0800b960 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b960:	b480      	push	{r7}
 800b962:	b083      	sub	sp, #12
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b968:	bf00      	nop
 800b96a:	370c      	adds	r7, #12
 800b96c:	46bd      	mov	sp, r7
 800b96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b972:	4770      	bx	lr

0800b974 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b974:	b480      	push	{r7}
 800b976:	b083      	sub	sp, #12
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b97c:	bf00      	nop
 800b97e:	370c      	adds	r7, #12
 800b980:	46bd      	mov	sp, r7
 800b982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b986:	4770      	bx	lr

0800b988 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b988:	b480      	push	{r7}
 800b98a:	b083      	sub	sp, #12
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b990:	bf00      	nop
 800b992:	370c      	adds	r7, #12
 800b994:	46bd      	mov	sp, r7
 800b996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99a:	4770      	bx	lr

0800b99c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b99c:	b480      	push	{r7}
 800b99e:	b083      	sub	sp, #12
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b9a4:	bf00      	nop
 800b9a6:	370c      	adds	r7, #12
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ae:	4770      	bx	lr

0800b9b0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b083      	sub	sp, #12
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b9b8:	bf00      	nop
 800b9ba:	370c      	adds	r7, #12
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c2:	4770      	bx	lr

0800b9c4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b083      	sub	sp, #12
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b9cc:	bf00      	nop
 800b9ce:	370c      	adds	r7, #12
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d6:	4770      	bx	lr

0800b9d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b082      	sub	sp, #8
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d101      	bne.n	800b9ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	e042      	b.n	800ba70 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d106      	bne.n	800ba02 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f7fa f989 	bl	8005d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2224      	movs	r2, #36	; 0x24
 800ba06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	681a      	ldr	r2, [r3, #0]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f022 0201 	bic.w	r2, r2, #1
 800ba18:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f000 fc50 	bl	800c2c0 <UART_SetConfig>
 800ba20:	4603      	mov	r3, r0
 800ba22:	2b01      	cmp	r3, #1
 800ba24:	d101      	bne.n	800ba2a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800ba26:	2301      	movs	r3, #1
 800ba28:	e022      	b.n	800ba70 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d002      	beq.n	800ba38 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f000 ff40 	bl	800c8b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	685a      	ldr	r2, [r3, #4]
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ba46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	689a      	ldr	r2, [r3, #8]
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ba56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	681a      	ldr	r2, [r3, #0]
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f042 0201 	orr.w	r2, r2, #1
 800ba66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ba68:	6878      	ldr	r0, [r7, #4]
 800ba6a:	f000 ffc7 	bl	800c9fc <UART_CheckIdleState>
 800ba6e:	4603      	mov	r3, r0
}
 800ba70:	4618      	mov	r0, r3
 800ba72:	3708      	adds	r7, #8
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}

0800ba78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b08a      	sub	sp, #40	; 0x28
 800ba7c:	af02      	add	r7, sp, #8
 800ba7e:	60f8      	str	r0, [r7, #12]
 800ba80:	60b9      	str	r1, [r7, #8]
 800ba82:	603b      	str	r3, [r7, #0]
 800ba84:	4613      	mov	r3, r2
 800ba86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba8e:	2b20      	cmp	r3, #32
 800ba90:	f040 8083 	bne.w	800bb9a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d002      	beq.n	800baa0 <HAL_UART_Transmit+0x28>
 800ba9a:	88fb      	ldrh	r3, [r7, #6]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d101      	bne.n	800baa4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800baa0:	2301      	movs	r3, #1
 800baa2:	e07b      	b.n	800bb9c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800baaa:	2b01      	cmp	r3, #1
 800baac:	d101      	bne.n	800bab2 <HAL_UART_Transmit+0x3a>
 800baae:	2302      	movs	r3, #2
 800bab0:	e074      	b.n	800bb9c <HAL_UART_Transmit+0x124>
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	2201      	movs	r2, #1
 800bab6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	2200      	movs	r2, #0
 800babe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	2221      	movs	r2, #33	; 0x21
 800bac6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800baca:	f7fa fa37 	bl	8005f3c <HAL_GetTick>
 800bace:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	88fa      	ldrh	r2, [r7, #6]
 800bad4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	88fa      	ldrh	r2, [r7, #6]
 800badc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	689b      	ldr	r3, [r3, #8]
 800bae4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bae8:	d108      	bne.n	800bafc <HAL_UART_Transmit+0x84>
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	691b      	ldr	r3, [r3, #16]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d104      	bne.n	800bafc <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800baf2:	2300      	movs	r3, #0
 800baf4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	61bb      	str	r3, [r7, #24]
 800bafa:	e003      	b.n	800bb04 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bb00:	2300      	movs	r3, #0
 800bb02:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	2200      	movs	r2, #0
 800bb08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800bb0c:	e02c      	b.n	800bb68 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	9300      	str	r3, [sp, #0]
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	2200      	movs	r2, #0
 800bb16:	2180      	movs	r1, #128	; 0x80
 800bb18:	68f8      	ldr	r0, [r7, #12]
 800bb1a:	f000 ffba 	bl	800ca92 <UART_WaitOnFlagUntilTimeout>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d001      	beq.n	800bb28 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800bb24:	2303      	movs	r3, #3
 800bb26:	e039      	b.n	800bb9c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800bb28:	69fb      	ldr	r3, [r7, #28]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d10b      	bne.n	800bb46 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bb2e:	69bb      	ldr	r3, [r7, #24]
 800bb30:	881b      	ldrh	r3, [r3, #0]
 800bb32:	461a      	mov	r2, r3
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bb3c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800bb3e:	69bb      	ldr	r3, [r7, #24]
 800bb40:	3302      	adds	r3, #2
 800bb42:	61bb      	str	r3, [r7, #24]
 800bb44:	e007      	b.n	800bb56 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800bb46:	69fb      	ldr	r3, [r7, #28]
 800bb48:	781a      	ldrb	r2, [r3, #0]
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800bb50:	69fb      	ldr	r3, [r7, #28]
 800bb52:	3301      	adds	r3, #1
 800bb54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800bb5c:	b29b      	uxth	r3, r3
 800bb5e:	3b01      	subs	r3, #1
 800bb60:	b29a      	uxth	r2, r3
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800bb6e:	b29b      	uxth	r3, r3
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d1cc      	bne.n	800bb0e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	9300      	str	r3, [sp, #0]
 800bb78:	697b      	ldr	r3, [r7, #20]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	2140      	movs	r1, #64	; 0x40
 800bb7e:	68f8      	ldr	r0, [r7, #12]
 800bb80:	f000 ff87 	bl	800ca92 <UART_WaitOnFlagUntilTimeout>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d001      	beq.n	800bb8e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800bb8a:	2303      	movs	r3, #3
 800bb8c:	e006      	b.n	800bb9c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	2220      	movs	r2, #32
 800bb92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800bb96:	2300      	movs	r3, #0
 800bb98:	e000      	b.n	800bb9c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800bb9a:	2302      	movs	r3, #2
  }
}
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	3720      	adds	r7, #32
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}

0800bba4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b08a      	sub	sp, #40	; 0x28
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	60f8      	str	r0, [r7, #12]
 800bbac:	60b9      	str	r1, [r7, #8]
 800bbae:	4613      	mov	r3, r2
 800bbb0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbb8:	2b20      	cmp	r3, #32
 800bbba:	d142      	bne.n	800bc42 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d002      	beq.n	800bbc8 <HAL_UART_Receive_IT+0x24>
 800bbc2:	88fb      	ldrh	r3, [r7, #6]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d101      	bne.n	800bbcc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800bbc8:	2301      	movs	r3, #1
 800bbca:	e03b      	b.n	800bc44 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bbd2:	2b01      	cmp	r3, #1
 800bbd4:	d101      	bne.n	800bbda <HAL_UART_Receive_IT+0x36>
 800bbd6:	2302      	movs	r3, #2
 800bbd8:	e034      	b.n	800bc44 <HAL_UART_Receive_IT+0xa0>
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2201      	movs	r2, #1
 800bbde:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	4a17      	ldr	r2, [pc, #92]	; (800bc4c <HAL_UART_Receive_IT+0xa8>)
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	d01f      	beq.n	800bc32 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	685b      	ldr	r3, [r3, #4]
 800bbf8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d018      	beq.n	800bc32 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	e853 3f00 	ldrex	r3, [r3]
 800bc0c:	613b      	str	r3, [r7, #16]
   return(result);
 800bc0e:	693b      	ldr	r3, [r7, #16]
 800bc10:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bc14:	627b      	str	r3, [r7, #36]	; 0x24
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	461a      	mov	r2, r3
 800bc1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc1e:	623b      	str	r3, [r7, #32]
 800bc20:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc22:	69f9      	ldr	r1, [r7, #28]
 800bc24:	6a3a      	ldr	r2, [r7, #32]
 800bc26:	e841 2300 	strex	r3, r2, [r1]
 800bc2a:	61bb      	str	r3, [r7, #24]
   return(result);
 800bc2c:	69bb      	ldr	r3, [r7, #24]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d1e6      	bne.n	800bc00 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bc32:	88fb      	ldrh	r3, [r7, #6]
 800bc34:	461a      	mov	r2, r3
 800bc36:	68b9      	ldr	r1, [r7, #8]
 800bc38:	68f8      	ldr	r0, [r7, #12]
 800bc3a:	f000 fff3 	bl	800cc24 <UART_Start_Receive_IT>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	e000      	b.n	800bc44 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800bc42:	2302      	movs	r3, #2
  }
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3728      	adds	r7, #40	; 0x28
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}
 800bc4c:	40008000 	.word	0x40008000

0800bc50 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b0ba      	sub	sp, #232	; 0xe8
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	69db      	ldr	r3, [r3, #28]
 800bc5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	689b      	ldr	r3, [r3, #8]
 800bc72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800bc76:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800bc7a:	f640 030f 	movw	r3, #2063	; 0x80f
 800bc7e:	4013      	ands	r3, r2
 800bc80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800bc84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d11b      	bne.n	800bcc4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bc8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc90:	f003 0320 	and.w	r3, r3, #32
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d015      	beq.n	800bcc4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bc98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bc9c:	f003 0320 	and.w	r3, r3, #32
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d105      	bne.n	800bcb0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bca4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d009      	beq.n	800bcc4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	f000 82d6 	beq.w	800c266 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	4798      	blx	r3
      }
      return;
 800bcc2:	e2d0      	b.n	800c266 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800bcc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	f000 811f 	beq.w	800bf0c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800bcce:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800bcd2:	4b8b      	ldr	r3, [pc, #556]	; (800bf00 <HAL_UART_IRQHandler+0x2b0>)
 800bcd4:	4013      	ands	r3, r2
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d106      	bne.n	800bce8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800bcda:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800bcde:	4b89      	ldr	r3, [pc, #548]	; (800bf04 <HAL_UART_IRQHandler+0x2b4>)
 800bce0:	4013      	ands	r3, r2
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	f000 8112 	beq.w	800bf0c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bcec:	f003 0301 	and.w	r3, r3, #1
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d011      	beq.n	800bd18 <HAL_UART_IRQHandler+0xc8>
 800bcf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bcf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d00b      	beq.n	800bd18 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	2201      	movs	r2, #1
 800bd06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd0e:	f043 0201 	orr.w	r2, r3, #1
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bd18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd1c:	f003 0302 	and.w	r3, r3, #2
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d011      	beq.n	800bd48 <HAL_UART_IRQHandler+0xf8>
 800bd24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bd28:	f003 0301 	and.w	r3, r3, #1
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d00b      	beq.n	800bd48 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	2202      	movs	r2, #2
 800bd36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd3e:	f043 0204 	orr.w	r2, r3, #4
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bd48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd4c:	f003 0304 	and.w	r3, r3, #4
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d011      	beq.n	800bd78 <HAL_UART_IRQHandler+0x128>
 800bd54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bd58:	f003 0301 	and.w	r3, r3, #1
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d00b      	beq.n	800bd78 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	2204      	movs	r2, #4
 800bd66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd6e:	f043 0202 	orr.w	r2, r3, #2
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bd78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd7c:	f003 0308 	and.w	r3, r3, #8
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d017      	beq.n	800bdb4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bd84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bd88:	f003 0320 	and.w	r3, r3, #32
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d105      	bne.n	800bd9c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bd90:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800bd94:	4b5a      	ldr	r3, [pc, #360]	; (800bf00 <HAL_UART_IRQHandler+0x2b0>)
 800bd96:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d00b      	beq.n	800bdb4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	2208      	movs	r2, #8
 800bda2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bdaa:	f043 0208 	orr.w	r2, r3, #8
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bdb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d012      	beq.n	800bde6 <HAL_UART_IRQHandler+0x196>
 800bdc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bdc4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d00c      	beq.n	800bde6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bdd4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bddc:	f043 0220 	orr.w	r2, r3, #32
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	f000 823c 	beq.w	800c26a <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bdf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdf6:	f003 0320 	and.w	r3, r3, #32
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d013      	beq.n	800be26 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bdfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800be02:	f003 0320 	and.w	r3, r3, #32
 800be06:	2b00      	cmp	r3, #0
 800be08:	d105      	bne.n	800be16 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800be0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800be0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be12:	2b00      	cmp	r3, #0
 800be14:	d007      	beq.n	800be26 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d003      	beq.n	800be26 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be2c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	689b      	ldr	r3, [r3, #8]
 800be36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be3a:	2b40      	cmp	r3, #64	; 0x40
 800be3c:	d005      	beq.n	800be4a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800be3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800be42:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800be46:	2b00      	cmp	r3, #0
 800be48:	d04f      	beq.n	800beea <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800be4a:	6878      	ldr	r0, [r7, #4]
 800be4c:	f001 f814 	bl	800ce78 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	689b      	ldr	r3, [r3, #8]
 800be56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be5a:	2b40      	cmp	r3, #64	; 0x40
 800be5c:	d141      	bne.n	800bee2 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	3308      	adds	r3, #8
 800be64:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be68:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800be6c:	e853 3f00 	ldrex	r3, [r3]
 800be70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800be74:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800be78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800be7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	3308      	adds	r3, #8
 800be86:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800be8a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800be8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be92:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800be96:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800be9a:	e841 2300 	strex	r3, r2, [r1]
 800be9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800bea2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d1d9      	bne.n	800be5e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d013      	beq.n	800beda <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800beb6:	4a14      	ldr	r2, [pc, #80]	; (800bf08 <HAL_UART_IRQHandler+0x2b8>)
 800beb8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bebe:	4618      	mov	r0, r3
 800bec0:	f7fb fe35 	bl	8007b2e <HAL_DMA_Abort_IT>
 800bec4:	4603      	mov	r3, r0
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d017      	beq.n	800befa <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bed0:	687a      	ldr	r2, [r7, #4]
 800bed2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800bed4:	4610      	mov	r0, r2
 800bed6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bed8:	e00f      	b.n	800befa <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800beda:	6878      	ldr	r0, [r7, #4]
 800bedc:	f000 f9da 	bl	800c294 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bee0:	e00b      	b.n	800befa <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bee2:	6878      	ldr	r0, [r7, #4]
 800bee4:	f000 f9d6 	bl	800c294 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bee8:	e007      	b.n	800befa <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800beea:	6878      	ldr	r0, [r7, #4]
 800beec:	f000 f9d2 	bl	800c294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2200      	movs	r2, #0
 800bef4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800bef8:	e1b7      	b.n	800c26a <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800befa:	bf00      	nop
    return;
 800befc:	e1b5      	b.n	800c26a <HAL_UART_IRQHandler+0x61a>
 800befe:	bf00      	nop
 800bf00:	10000001 	.word	0x10000001
 800bf04:	04000120 	.word	0x04000120
 800bf08:	0800cf45 	.word	0x0800cf45

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bf10:	2b01      	cmp	r3, #1
 800bf12:	f040 814a 	bne.w	800c1aa <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bf16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf1a:	f003 0310 	and.w	r3, r3, #16
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	f000 8143 	beq.w	800c1aa <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bf24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bf28:	f003 0310 	and.w	r3, r3, #16
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	f000 813c 	beq.w	800c1aa <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	2210      	movs	r2, #16
 800bf38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	689b      	ldr	r3, [r3, #8]
 800bf40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf44:	2b40      	cmp	r3, #64	; 0x40
 800bf46:	f040 80b5 	bne.w	800c0b4 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	685b      	ldr	r3, [r3, #4]
 800bf52:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bf56:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	f000 8187 	beq.w	800c26e <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800bf66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bf6a:	429a      	cmp	r2, r3
 800bf6c:	f080 817f 	bcs.w	800c26e <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bf76:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f003 0320 	and.w	r3, r3, #32
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	f040 8086 	bne.w	800c098 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bf98:	e853 3f00 	ldrex	r3, [r3]
 800bf9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bfa0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bfa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bfa8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	461a      	mov	r2, r3
 800bfb2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bfb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bfba:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bfc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bfc6:	e841 2300 	strex	r3, r2, [r1]
 800bfca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800bfce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d1da      	bne.n	800bf8c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	3308      	adds	r3, #8
 800bfdc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bfe0:	e853 3f00 	ldrex	r3, [r3]
 800bfe4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800bfe6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bfe8:	f023 0301 	bic.w	r3, r3, #1
 800bfec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	3308      	adds	r3, #8
 800bff6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bffa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800bffe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c000:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c002:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c006:	e841 2300 	strex	r3, r2, [r1]
 800c00a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800c00c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d1e1      	bne.n	800bfd6 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	3308      	adds	r3, #8
 800c018:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c01a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c01c:	e853 3f00 	ldrex	r3, [r3]
 800c020:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800c022:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c024:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c028:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	3308      	adds	r3, #8
 800c032:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c036:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c038:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c03a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c03c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c03e:	e841 2300 	strex	r3, r2, [r1]
 800c042:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800c044:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c046:	2b00      	cmp	r3, #0
 800c048:	d1e3      	bne.n	800c012 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	2220      	movs	r2, #32
 800c04e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2200      	movs	r2, #0
 800c056:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c05e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c060:	e853 3f00 	ldrex	r3, [r3]
 800c064:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c066:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c068:	f023 0310 	bic.w	r3, r3, #16
 800c06c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	461a      	mov	r2, r3
 800c076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c07a:	65bb      	str	r3, [r7, #88]	; 0x58
 800c07c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c07e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c080:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c082:	e841 2300 	strex	r3, r2, [r1]
 800c086:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c088:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d1e4      	bne.n	800c058 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c092:	4618      	mov	r0, r3
 800c094:	f7fb fcf2 	bl	8007a7c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c0a4:	b29b      	uxth	r3, r3
 800c0a6:	1ad3      	subs	r3, r2, r3
 800c0a8:	b29b      	uxth	r3, r3
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	f000 f8fb 	bl	800c2a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c0b2:	e0dc      	b.n	800c26e <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c0c0:	b29b      	uxth	r3, r3
 800c0c2:	1ad3      	subs	r3, r2, r3
 800c0c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c0ce:	b29b      	uxth	r3, r3
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	f000 80ce 	beq.w	800c272 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800c0d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	f000 80c9 	beq.w	800c272 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0e8:	e853 3f00 	ldrex	r3, [r3]
 800c0ec:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c0ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c0f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	461a      	mov	r2, r3
 800c0fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c102:	647b      	str	r3, [r7, #68]	; 0x44
 800c104:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c106:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c108:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c10a:	e841 2300 	strex	r3, r2, [r1]
 800c10e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c110:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c112:	2b00      	cmp	r3, #0
 800c114:	d1e4      	bne.n	800c0e0 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	3308      	adds	r3, #8
 800c11c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c11e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c120:	e853 3f00 	ldrex	r3, [r3]
 800c124:	623b      	str	r3, [r7, #32]
   return(result);
 800c126:	6a3b      	ldr	r3, [r7, #32]
 800c128:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c12c:	f023 0301 	bic.w	r3, r3, #1
 800c130:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	3308      	adds	r3, #8
 800c13a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800c13e:	633a      	str	r2, [r7, #48]	; 0x30
 800c140:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c142:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c144:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c146:	e841 2300 	strex	r3, r2, [r1]
 800c14a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d1e1      	bne.n	800c116 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2220      	movs	r2, #32
 800c156:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2200      	movs	r2, #0
 800c15e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2200      	movs	r2, #0
 800c164:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	e853 3f00 	ldrex	r3, [r3]
 800c172:	60fb      	str	r3, [r7, #12]
   return(result);
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	f023 0310 	bic.w	r3, r3, #16
 800c17a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	461a      	mov	r2, r3
 800c184:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c188:	61fb      	str	r3, [r7, #28]
 800c18a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c18c:	69b9      	ldr	r1, [r7, #24]
 800c18e:	69fa      	ldr	r2, [r7, #28]
 800c190:	e841 2300 	strex	r3, r2, [r1]
 800c194:	617b      	str	r3, [r7, #20]
   return(result);
 800c196:	697b      	ldr	r3, [r7, #20]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d1e4      	bne.n	800c166 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c19c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c1a0:	4619      	mov	r1, r3
 800c1a2:	6878      	ldr	r0, [r7, #4]
 800c1a4:	f000 f880 	bl	800c2a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c1a8:	e063      	b.n	800c272 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c1aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d00e      	beq.n	800c1d4 <HAL_UART_IRQHandler+0x584>
 800c1b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c1ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d008      	beq.n	800c1d4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c1ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c1cc:	6878      	ldr	r0, [r7, #4]
 800c1ce:	f001 fb57 	bl	800d880 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c1d2:	e051      	b.n	800c278 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c1d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d014      	beq.n	800c20a <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c1e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c1e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d105      	bne.n	800c1f8 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c1ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c1f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d008      	beq.n	800c20a <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d03a      	beq.n	800c276 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c204:	6878      	ldr	r0, [r7, #4]
 800c206:	4798      	blx	r3
    }
    return;
 800c208:	e035      	b.n	800c276 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c20a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c20e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c212:	2b00      	cmp	r3, #0
 800c214:	d009      	beq.n	800c22a <HAL_UART_IRQHandler+0x5da>
 800c216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c21a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d003      	beq.n	800c22a <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800c222:	6878      	ldr	r0, [r7, #4]
 800c224:	f000 fea4 	bl	800cf70 <UART_EndTransmit_IT>
    return;
 800c228:	e026      	b.n	800c278 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c22a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c22e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c232:	2b00      	cmp	r3, #0
 800c234:	d009      	beq.n	800c24a <HAL_UART_IRQHandler+0x5fa>
 800c236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c23a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d003      	beq.n	800c24a <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c242:	6878      	ldr	r0, [r7, #4]
 800c244:	f001 fb30 	bl	800d8a8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c248:	e016      	b.n	800c278 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c24a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c24e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c252:	2b00      	cmp	r3, #0
 800c254:	d010      	beq.n	800c278 <HAL_UART_IRQHandler+0x628>
 800c256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	da0c      	bge.n	800c278 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c25e:	6878      	ldr	r0, [r7, #4]
 800c260:	f001 fb18 	bl	800d894 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c264:	e008      	b.n	800c278 <HAL_UART_IRQHandler+0x628>
      return;
 800c266:	bf00      	nop
 800c268:	e006      	b.n	800c278 <HAL_UART_IRQHandler+0x628>
    return;
 800c26a:	bf00      	nop
 800c26c:	e004      	b.n	800c278 <HAL_UART_IRQHandler+0x628>
      return;
 800c26e:	bf00      	nop
 800c270:	e002      	b.n	800c278 <HAL_UART_IRQHandler+0x628>
      return;
 800c272:	bf00      	nop
 800c274:	e000      	b.n	800c278 <HAL_UART_IRQHandler+0x628>
    return;
 800c276:	bf00      	nop
  }
}
 800c278:	37e8      	adds	r7, #232	; 0xe8
 800c27a:	46bd      	mov	sp, r7
 800c27c:	bd80      	pop	{r7, pc}
 800c27e:	bf00      	nop

0800c280 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c280:	b480      	push	{r7}
 800c282:	b083      	sub	sp, #12
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c288:	bf00      	nop
 800c28a:	370c      	adds	r7, #12
 800c28c:	46bd      	mov	sp, r7
 800c28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c292:	4770      	bx	lr

0800c294 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c294:	b480      	push	{r7}
 800c296:	b083      	sub	sp, #12
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c29c:	bf00      	nop
 800c29e:	370c      	adds	r7, #12
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a6:	4770      	bx	lr

0800c2a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c2a8:	b480      	push	{r7}
 800c2aa:	b083      	sub	sp, #12
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c2b4:	bf00      	nop
 800c2b6:	370c      	adds	r7, #12
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr

0800c2c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c2c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c2c4:	b08c      	sub	sp, #48	; 0x30
 800c2c6:	af00      	add	r7, sp, #0
 800c2c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	689a      	ldr	r2, [r3, #8]
 800c2d4:	697b      	ldr	r3, [r7, #20]
 800c2d6:	691b      	ldr	r3, [r3, #16]
 800c2d8:	431a      	orrs	r2, r3
 800c2da:	697b      	ldr	r3, [r7, #20]
 800c2dc:	695b      	ldr	r3, [r3, #20]
 800c2de:	431a      	orrs	r2, r3
 800c2e0:	697b      	ldr	r3, [r7, #20]
 800c2e2:	69db      	ldr	r3, [r3, #28]
 800c2e4:	4313      	orrs	r3, r2
 800c2e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c2e8:	697b      	ldr	r3, [r7, #20]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	681a      	ldr	r2, [r3, #0]
 800c2ee:	4baa      	ldr	r3, [pc, #680]	; (800c598 <UART_SetConfig+0x2d8>)
 800c2f0:	4013      	ands	r3, r2
 800c2f2:	697a      	ldr	r2, [r7, #20]
 800c2f4:	6812      	ldr	r2, [r2, #0]
 800c2f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c2f8:	430b      	orrs	r3, r1
 800c2fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c2fc:	697b      	ldr	r3, [r7, #20]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	685b      	ldr	r3, [r3, #4]
 800c302:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c306:	697b      	ldr	r3, [r7, #20]
 800c308:	68da      	ldr	r2, [r3, #12]
 800c30a:	697b      	ldr	r3, [r7, #20]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	430a      	orrs	r2, r1
 800c310:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c312:	697b      	ldr	r3, [r7, #20]
 800c314:	699b      	ldr	r3, [r3, #24]
 800c316:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c318:	697b      	ldr	r3, [r7, #20]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	4a9f      	ldr	r2, [pc, #636]	; (800c59c <UART_SetConfig+0x2dc>)
 800c31e:	4293      	cmp	r3, r2
 800c320:	d004      	beq.n	800c32c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c322:	697b      	ldr	r3, [r7, #20]
 800c324:	6a1b      	ldr	r3, [r3, #32]
 800c326:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c328:	4313      	orrs	r3, r2
 800c32a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c32c:	697b      	ldr	r3, [r7, #20]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	689b      	ldr	r3, [r3, #8]
 800c332:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800c336:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800c33a:	697a      	ldr	r2, [r7, #20]
 800c33c:	6812      	ldr	r2, [r2, #0]
 800c33e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c340:	430b      	orrs	r3, r1
 800c342:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c344:	697b      	ldr	r3, [r7, #20]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c34a:	f023 010f 	bic.w	r1, r3, #15
 800c34e:	697b      	ldr	r3, [r7, #20]
 800c350:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c352:	697b      	ldr	r3, [r7, #20]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	430a      	orrs	r2, r1
 800c358:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	4a90      	ldr	r2, [pc, #576]	; (800c5a0 <UART_SetConfig+0x2e0>)
 800c360:	4293      	cmp	r3, r2
 800c362:	d125      	bne.n	800c3b0 <UART_SetConfig+0xf0>
 800c364:	4b8f      	ldr	r3, [pc, #572]	; (800c5a4 <UART_SetConfig+0x2e4>)
 800c366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c36a:	f003 0303 	and.w	r3, r3, #3
 800c36e:	2b03      	cmp	r3, #3
 800c370:	d81a      	bhi.n	800c3a8 <UART_SetConfig+0xe8>
 800c372:	a201      	add	r2, pc, #4	; (adr r2, 800c378 <UART_SetConfig+0xb8>)
 800c374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c378:	0800c389 	.word	0x0800c389
 800c37c:	0800c399 	.word	0x0800c399
 800c380:	0800c391 	.word	0x0800c391
 800c384:	0800c3a1 	.word	0x0800c3a1
 800c388:	2301      	movs	r3, #1
 800c38a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c38e:	e116      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c390:	2302      	movs	r3, #2
 800c392:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c396:	e112      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c398:	2304      	movs	r3, #4
 800c39a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c39e:	e10e      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c3a0:	2308      	movs	r3, #8
 800c3a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c3a6:	e10a      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c3a8:	2310      	movs	r3, #16
 800c3aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c3ae:	e106      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c3b0:	697b      	ldr	r3, [r7, #20]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	4a7c      	ldr	r2, [pc, #496]	; (800c5a8 <UART_SetConfig+0x2e8>)
 800c3b6:	4293      	cmp	r3, r2
 800c3b8:	d138      	bne.n	800c42c <UART_SetConfig+0x16c>
 800c3ba:	4b7a      	ldr	r3, [pc, #488]	; (800c5a4 <UART_SetConfig+0x2e4>)
 800c3bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3c0:	f003 030c 	and.w	r3, r3, #12
 800c3c4:	2b0c      	cmp	r3, #12
 800c3c6:	d82d      	bhi.n	800c424 <UART_SetConfig+0x164>
 800c3c8:	a201      	add	r2, pc, #4	; (adr r2, 800c3d0 <UART_SetConfig+0x110>)
 800c3ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3ce:	bf00      	nop
 800c3d0:	0800c405 	.word	0x0800c405
 800c3d4:	0800c425 	.word	0x0800c425
 800c3d8:	0800c425 	.word	0x0800c425
 800c3dc:	0800c425 	.word	0x0800c425
 800c3e0:	0800c415 	.word	0x0800c415
 800c3e4:	0800c425 	.word	0x0800c425
 800c3e8:	0800c425 	.word	0x0800c425
 800c3ec:	0800c425 	.word	0x0800c425
 800c3f0:	0800c40d 	.word	0x0800c40d
 800c3f4:	0800c425 	.word	0x0800c425
 800c3f8:	0800c425 	.word	0x0800c425
 800c3fc:	0800c425 	.word	0x0800c425
 800c400:	0800c41d 	.word	0x0800c41d
 800c404:	2300      	movs	r3, #0
 800c406:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c40a:	e0d8      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c40c:	2302      	movs	r3, #2
 800c40e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c412:	e0d4      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c414:	2304      	movs	r3, #4
 800c416:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c41a:	e0d0      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c41c:	2308      	movs	r3, #8
 800c41e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c422:	e0cc      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c424:	2310      	movs	r3, #16
 800c426:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c42a:	e0c8      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c42c:	697b      	ldr	r3, [r7, #20]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	4a5e      	ldr	r2, [pc, #376]	; (800c5ac <UART_SetConfig+0x2ec>)
 800c432:	4293      	cmp	r3, r2
 800c434:	d125      	bne.n	800c482 <UART_SetConfig+0x1c2>
 800c436:	4b5b      	ldr	r3, [pc, #364]	; (800c5a4 <UART_SetConfig+0x2e4>)
 800c438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c43c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c440:	2b30      	cmp	r3, #48	; 0x30
 800c442:	d016      	beq.n	800c472 <UART_SetConfig+0x1b2>
 800c444:	2b30      	cmp	r3, #48	; 0x30
 800c446:	d818      	bhi.n	800c47a <UART_SetConfig+0x1ba>
 800c448:	2b20      	cmp	r3, #32
 800c44a:	d00a      	beq.n	800c462 <UART_SetConfig+0x1a2>
 800c44c:	2b20      	cmp	r3, #32
 800c44e:	d814      	bhi.n	800c47a <UART_SetConfig+0x1ba>
 800c450:	2b00      	cmp	r3, #0
 800c452:	d002      	beq.n	800c45a <UART_SetConfig+0x19a>
 800c454:	2b10      	cmp	r3, #16
 800c456:	d008      	beq.n	800c46a <UART_SetConfig+0x1aa>
 800c458:	e00f      	b.n	800c47a <UART_SetConfig+0x1ba>
 800c45a:	2300      	movs	r3, #0
 800c45c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c460:	e0ad      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c462:	2302      	movs	r3, #2
 800c464:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c468:	e0a9      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c46a:	2304      	movs	r3, #4
 800c46c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c470:	e0a5      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c472:	2308      	movs	r3, #8
 800c474:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c478:	e0a1      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c47a:	2310      	movs	r3, #16
 800c47c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c480:	e09d      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c482:	697b      	ldr	r3, [r7, #20]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	4a4a      	ldr	r2, [pc, #296]	; (800c5b0 <UART_SetConfig+0x2f0>)
 800c488:	4293      	cmp	r3, r2
 800c48a:	d125      	bne.n	800c4d8 <UART_SetConfig+0x218>
 800c48c:	4b45      	ldr	r3, [pc, #276]	; (800c5a4 <UART_SetConfig+0x2e4>)
 800c48e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c492:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c496:	2bc0      	cmp	r3, #192	; 0xc0
 800c498:	d016      	beq.n	800c4c8 <UART_SetConfig+0x208>
 800c49a:	2bc0      	cmp	r3, #192	; 0xc0
 800c49c:	d818      	bhi.n	800c4d0 <UART_SetConfig+0x210>
 800c49e:	2b80      	cmp	r3, #128	; 0x80
 800c4a0:	d00a      	beq.n	800c4b8 <UART_SetConfig+0x1f8>
 800c4a2:	2b80      	cmp	r3, #128	; 0x80
 800c4a4:	d814      	bhi.n	800c4d0 <UART_SetConfig+0x210>
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d002      	beq.n	800c4b0 <UART_SetConfig+0x1f0>
 800c4aa:	2b40      	cmp	r3, #64	; 0x40
 800c4ac:	d008      	beq.n	800c4c0 <UART_SetConfig+0x200>
 800c4ae:	e00f      	b.n	800c4d0 <UART_SetConfig+0x210>
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4b6:	e082      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c4b8:	2302      	movs	r3, #2
 800c4ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4be:	e07e      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c4c0:	2304      	movs	r3, #4
 800c4c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4c6:	e07a      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c4c8:	2308      	movs	r3, #8
 800c4ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4ce:	e076      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c4d0:	2310      	movs	r3, #16
 800c4d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4d6:	e072      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c4d8:	697b      	ldr	r3, [r7, #20]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	4a35      	ldr	r2, [pc, #212]	; (800c5b4 <UART_SetConfig+0x2f4>)
 800c4de:	4293      	cmp	r3, r2
 800c4e0:	d12a      	bne.n	800c538 <UART_SetConfig+0x278>
 800c4e2:	4b30      	ldr	r3, [pc, #192]	; (800c5a4 <UART_SetConfig+0x2e4>)
 800c4e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c4ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c4f0:	d01a      	beq.n	800c528 <UART_SetConfig+0x268>
 800c4f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c4f6:	d81b      	bhi.n	800c530 <UART_SetConfig+0x270>
 800c4f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c4fc:	d00c      	beq.n	800c518 <UART_SetConfig+0x258>
 800c4fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c502:	d815      	bhi.n	800c530 <UART_SetConfig+0x270>
 800c504:	2b00      	cmp	r3, #0
 800c506:	d003      	beq.n	800c510 <UART_SetConfig+0x250>
 800c508:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c50c:	d008      	beq.n	800c520 <UART_SetConfig+0x260>
 800c50e:	e00f      	b.n	800c530 <UART_SetConfig+0x270>
 800c510:	2300      	movs	r3, #0
 800c512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c516:	e052      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c518:	2302      	movs	r3, #2
 800c51a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c51e:	e04e      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c520:	2304      	movs	r3, #4
 800c522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c526:	e04a      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c528:	2308      	movs	r3, #8
 800c52a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c52e:	e046      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c530:	2310      	movs	r3, #16
 800c532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c536:	e042      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	4a17      	ldr	r2, [pc, #92]	; (800c59c <UART_SetConfig+0x2dc>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d13a      	bne.n	800c5b8 <UART_SetConfig+0x2f8>
 800c542:	4b18      	ldr	r3, [pc, #96]	; (800c5a4 <UART_SetConfig+0x2e4>)
 800c544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c548:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c54c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c550:	d01a      	beq.n	800c588 <UART_SetConfig+0x2c8>
 800c552:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c556:	d81b      	bhi.n	800c590 <UART_SetConfig+0x2d0>
 800c558:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c55c:	d00c      	beq.n	800c578 <UART_SetConfig+0x2b8>
 800c55e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c562:	d815      	bhi.n	800c590 <UART_SetConfig+0x2d0>
 800c564:	2b00      	cmp	r3, #0
 800c566:	d003      	beq.n	800c570 <UART_SetConfig+0x2b0>
 800c568:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c56c:	d008      	beq.n	800c580 <UART_SetConfig+0x2c0>
 800c56e:	e00f      	b.n	800c590 <UART_SetConfig+0x2d0>
 800c570:	2300      	movs	r3, #0
 800c572:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c576:	e022      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c578:	2302      	movs	r3, #2
 800c57a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c57e:	e01e      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c580:	2304      	movs	r3, #4
 800c582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c586:	e01a      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c588:	2308      	movs	r3, #8
 800c58a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c58e:	e016      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c590:	2310      	movs	r3, #16
 800c592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c596:	e012      	b.n	800c5be <UART_SetConfig+0x2fe>
 800c598:	cfff69f3 	.word	0xcfff69f3
 800c59c:	40008000 	.word	0x40008000
 800c5a0:	40013800 	.word	0x40013800
 800c5a4:	40021000 	.word	0x40021000
 800c5a8:	40004400 	.word	0x40004400
 800c5ac:	40004800 	.word	0x40004800
 800c5b0:	40004c00 	.word	0x40004c00
 800c5b4:	40005000 	.word	0x40005000
 800c5b8:	2310      	movs	r3, #16
 800c5ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c5be:	697b      	ldr	r3, [r7, #20]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	4aae      	ldr	r2, [pc, #696]	; (800c87c <UART_SetConfig+0x5bc>)
 800c5c4:	4293      	cmp	r3, r2
 800c5c6:	f040 8097 	bne.w	800c6f8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c5ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c5ce:	2b08      	cmp	r3, #8
 800c5d0:	d823      	bhi.n	800c61a <UART_SetConfig+0x35a>
 800c5d2:	a201      	add	r2, pc, #4	; (adr r2, 800c5d8 <UART_SetConfig+0x318>)
 800c5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5d8:	0800c5fd 	.word	0x0800c5fd
 800c5dc:	0800c61b 	.word	0x0800c61b
 800c5e0:	0800c605 	.word	0x0800c605
 800c5e4:	0800c61b 	.word	0x0800c61b
 800c5e8:	0800c60b 	.word	0x0800c60b
 800c5ec:	0800c61b 	.word	0x0800c61b
 800c5f0:	0800c61b 	.word	0x0800c61b
 800c5f4:	0800c61b 	.word	0x0800c61b
 800c5f8:	0800c613 	.word	0x0800c613
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c5fc:	f7fc ff7a 	bl	80094f4 <HAL_RCC_GetPCLK1Freq>
 800c600:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c602:	e010      	b.n	800c626 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c604:	4b9e      	ldr	r3, [pc, #632]	; (800c880 <UART_SetConfig+0x5c0>)
 800c606:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c608:	e00d      	b.n	800c626 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c60a:	f7fc ff05 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800c60e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c610:	e009      	b.n	800c626 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c612:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c616:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c618:	e005      	b.n	800c626 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800c61a:	2300      	movs	r3, #0
 800c61c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c61e:	2301      	movs	r3, #1
 800c620:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c624:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c628:	2b00      	cmp	r3, #0
 800c62a:	f000 8130 	beq.w	800c88e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c62e:	697b      	ldr	r3, [r7, #20]
 800c630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c632:	4a94      	ldr	r2, [pc, #592]	; (800c884 <UART_SetConfig+0x5c4>)
 800c634:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c638:	461a      	mov	r2, r3
 800c63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c63c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c640:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c642:	697b      	ldr	r3, [r7, #20]
 800c644:	685a      	ldr	r2, [r3, #4]
 800c646:	4613      	mov	r3, r2
 800c648:	005b      	lsls	r3, r3, #1
 800c64a:	4413      	add	r3, r2
 800c64c:	69ba      	ldr	r2, [r7, #24]
 800c64e:	429a      	cmp	r2, r3
 800c650:	d305      	bcc.n	800c65e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c652:	697b      	ldr	r3, [r7, #20]
 800c654:	685b      	ldr	r3, [r3, #4]
 800c656:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c658:	69ba      	ldr	r2, [r7, #24]
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d903      	bls.n	800c666 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800c65e:	2301      	movs	r3, #1
 800c660:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c664:	e113      	b.n	800c88e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c668:	2200      	movs	r2, #0
 800c66a:	60bb      	str	r3, [r7, #8]
 800c66c:	60fa      	str	r2, [r7, #12]
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c672:	4a84      	ldr	r2, [pc, #528]	; (800c884 <UART_SetConfig+0x5c4>)
 800c674:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c678:	b29b      	uxth	r3, r3
 800c67a:	2200      	movs	r2, #0
 800c67c:	603b      	str	r3, [r7, #0]
 800c67e:	607a      	str	r2, [r7, #4]
 800c680:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c684:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c688:	f7f4 fb26 	bl	8000cd8 <__aeabi_uldivmod>
 800c68c:	4602      	mov	r2, r0
 800c68e:	460b      	mov	r3, r1
 800c690:	4610      	mov	r0, r2
 800c692:	4619      	mov	r1, r3
 800c694:	f04f 0200 	mov.w	r2, #0
 800c698:	f04f 0300 	mov.w	r3, #0
 800c69c:	020b      	lsls	r3, r1, #8
 800c69e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c6a2:	0202      	lsls	r2, r0, #8
 800c6a4:	6979      	ldr	r1, [r7, #20]
 800c6a6:	6849      	ldr	r1, [r1, #4]
 800c6a8:	0849      	lsrs	r1, r1, #1
 800c6aa:	2000      	movs	r0, #0
 800c6ac:	460c      	mov	r4, r1
 800c6ae:	4605      	mov	r5, r0
 800c6b0:	eb12 0804 	adds.w	r8, r2, r4
 800c6b4:	eb43 0905 	adc.w	r9, r3, r5
 800c6b8:	697b      	ldr	r3, [r7, #20]
 800c6ba:	685b      	ldr	r3, [r3, #4]
 800c6bc:	2200      	movs	r2, #0
 800c6be:	469a      	mov	sl, r3
 800c6c0:	4693      	mov	fp, r2
 800c6c2:	4652      	mov	r2, sl
 800c6c4:	465b      	mov	r3, fp
 800c6c6:	4640      	mov	r0, r8
 800c6c8:	4649      	mov	r1, r9
 800c6ca:	f7f4 fb05 	bl	8000cd8 <__aeabi_uldivmod>
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	4613      	mov	r3, r2
 800c6d4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c6d6:	6a3b      	ldr	r3, [r7, #32]
 800c6d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c6dc:	d308      	bcc.n	800c6f0 <UART_SetConfig+0x430>
 800c6de:	6a3b      	ldr	r3, [r7, #32]
 800c6e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c6e4:	d204      	bcs.n	800c6f0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800c6e6:	697b      	ldr	r3, [r7, #20]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	6a3a      	ldr	r2, [r7, #32]
 800c6ec:	60da      	str	r2, [r3, #12]
 800c6ee:	e0ce      	b.n	800c88e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c6f6:	e0ca      	b.n	800c88e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	69db      	ldr	r3, [r3, #28]
 800c6fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c700:	d166      	bne.n	800c7d0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800c702:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c706:	2b08      	cmp	r3, #8
 800c708:	d827      	bhi.n	800c75a <UART_SetConfig+0x49a>
 800c70a:	a201      	add	r2, pc, #4	; (adr r2, 800c710 <UART_SetConfig+0x450>)
 800c70c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c710:	0800c735 	.word	0x0800c735
 800c714:	0800c73d 	.word	0x0800c73d
 800c718:	0800c745 	.word	0x0800c745
 800c71c:	0800c75b 	.word	0x0800c75b
 800c720:	0800c74b 	.word	0x0800c74b
 800c724:	0800c75b 	.word	0x0800c75b
 800c728:	0800c75b 	.word	0x0800c75b
 800c72c:	0800c75b 	.word	0x0800c75b
 800c730:	0800c753 	.word	0x0800c753
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c734:	f7fc fede 	bl	80094f4 <HAL_RCC_GetPCLK1Freq>
 800c738:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c73a:	e014      	b.n	800c766 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c73c:	f7fc fef0 	bl	8009520 <HAL_RCC_GetPCLK2Freq>
 800c740:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c742:	e010      	b.n	800c766 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c744:	4b4e      	ldr	r3, [pc, #312]	; (800c880 <UART_SetConfig+0x5c0>)
 800c746:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c748:	e00d      	b.n	800c766 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c74a:	f7fc fe65 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800c74e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c750:	e009      	b.n	800c766 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c752:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c756:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c758:	e005      	b.n	800c766 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800c75a:	2300      	movs	r3, #0
 800c75c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c75e:	2301      	movs	r3, #1
 800c760:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c764:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c768:	2b00      	cmp	r3, #0
 800c76a:	f000 8090 	beq.w	800c88e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c76e:	697b      	ldr	r3, [r7, #20]
 800c770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c772:	4a44      	ldr	r2, [pc, #272]	; (800c884 <UART_SetConfig+0x5c4>)
 800c774:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c778:	461a      	mov	r2, r3
 800c77a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c77c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c780:	005a      	lsls	r2, r3, #1
 800c782:	697b      	ldr	r3, [r7, #20]
 800c784:	685b      	ldr	r3, [r3, #4]
 800c786:	085b      	lsrs	r3, r3, #1
 800c788:	441a      	add	r2, r3
 800c78a:	697b      	ldr	r3, [r7, #20]
 800c78c:	685b      	ldr	r3, [r3, #4]
 800c78e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c792:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c794:	6a3b      	ldr	r3, [r7, #32]
 800c796:	2b0f      	cmp	r3, #15
 800c798:	d916      	bls.n	800c7c8 <UART_SetConfig+0x508>
 800c79a:	6a3b      	ldr	r3, [r7, #32]
 800c79c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c7a0:	d212      	bcs.n	800c7c8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c7a2:	6a3b      	ldr	r3, [r7, #32]
 800c7a4:	b29b      	uxth	r3, r3
 800c7a6:	f023 030f 	bic.w	r3, r3, #15
 800c7aa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c7ac:	6a3b      	ldr	r3, [r7, #32]
 800c7ae:	085b      	lsrs	r3, r3, #1
 800c7b0:	b29b      	uxth	r3, r3
 800c7b2:	f003 0307 	and.w	r3, r3, #7
 800c7b6:	b29a      	uxth	r2, r3
 800c7b8:	8bfb      	ldrh	r3, [r7, #30]
 800c7ba:	4313      	orrs	r3, r2
 800c7bc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c7be:	697b      	ldr	r3, [r7, #20]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	8bfa      	ldrh	r2, [r7, #30]
 800c7c4:	60da      	str	r2, [r3, #12]
 800c7c6:	e062      	b.n	800c88e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c7ce:	e05e      	b.n	800c88e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c7d0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c7d4:	2b08      	cmp	r3, #8
 800c7d6:	d828      	bhi.n	800c82a <UART_SetConfig+0x56a>
 800c7d8:	a201      	add	r2, pc, #4	; (adr r2, 800c7e0 <UART_SetConfig+0x520>)
 800c7da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7de:	bf00      	nop
 800c7e0:	0800c805 	.word	0x0800c805
 800c7e4:	0800c80d 	.word	0x0800c80d
 800c7e8:	0800c815 	.word	0x0800c815
 800c7ec:	0800c82b 	.word	0x0800c82b
 800c7f0:	0800c81b 	.word	0x0800c81b
 800c7f4:	0800c82b 	.word	0x0800c82b
 800c7f8:	0800c82b 	.word	0x0800c82b
 800c7fc:	0800c82b 	.word	0x0800c82b
 800c800:	0800c823 	.word	0x0800c823
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c804:	f7fc fe76 	bl	80094f4 <HAL_RCC_GetPCLK1Freq>
 800c808:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c80a:	e014      	b.n	800c836 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c80c:	f7fc fe88 	bl	8009520 <HAL_RCC_GetPCLK2Freq>
 800c810:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c812:	e010      	b.n	800c836 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c814:	4b1a      	ldr	r3, [pc, #104]	; (800c880 <UART_SetConfig+0x5c0>)
 800c816:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c818:	e00d      	b.n	800c836 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c81a:	f7fc fdfd 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800c81e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c820:	e009      	b.n	800c836 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c822:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c826:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c828:	e005      	b.n	800c836 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800c82a:	2300      	movs	r3, #0
 800c82c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c82e:	2301      	movs	r3, #1
 800c830:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c834:	bf00      	nop
    }

    if (pclk != 0U)
 800c836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d028      	beq.n	800c88e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c83c:	697b      	ldr	r3, [r7, #20]
 800c83e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c840:	4a10      	ldr	r2, [pc, #64]	; (800c884 <UART_SetConfig+0x5c4>)
 800c842:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c846:	461a      	mov	r2, r3
 800c848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c84a:	fbb3 f2f2 	udiv	r2, r3, r2
 800c84e:	697b      	ldr	r3, [r7, #20]
 800c850:	685b      	ldr	r3, [r3, #4]
 800c852:	085b      	lsrs	r3, r3, #1
 800c854:	441a      	add	r2, r3
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	685b      	ldr	r3, [r3, #4]
 800c85a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c85e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c860:	6a3b      	ldr	r3, [r7, #32]
 800c862:	2b0f      	cmp	r3, #15
 800c864:	d910      	bls.n	800c888 <UART_SetConfig+0x5c8>
 800c866:	6a3b      	ldr	r3, [r7, #32]
 800c868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c86c:	d20c      	bcs.n	800c888 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c86e:	6a3b      	ldr	r3, [r7, #32]
 800c870:	b29a      	uxth	r2, r3
 800c872:	697b      	ldr	r3, [r7, #20]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	60da      	str	r2, [r3, #12]
 800c878:	e009      	b.n	800c88e <UART_SetConfig+0x5ce>
 800c87a:	bf00      	nop
 800c87c:	40008000 	.word	0x40008000
 800c880:	00f42400 	.word	0x00f42400
 800c884:	08013cf0 	.word	0x08013cf0
      }
      else
      {
        ret = HAL_ERROR;
 800c888:	2301      	movs	r3, #1
 800c88a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	2201      	movs	r2, #1
 800c892:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	2201      	movs	r2, #1
 800c89a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c89e:	697b      	ldr	r3, [r7, #20]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c8aa:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3730      	adds	r7, #48	; 0x30
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c8b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c8b8:	b480      	push	{r7}
 800c8ba:	b083      	sub	sp, #12
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8c4:	f003 0301 	and.w	r3, r3, #1
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d00a      	beq.n	800c8e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	430a      	orrs	r2, r1
 800c8e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8e6:	f003 0302 	and.w	r3, r3, #2
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d00a      	beq.n	800c904 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	430a      	orrs	r2, r1
 800c902:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c908:	f003 0304 	and.w	r3, r3, #4
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d00a      	beq.n	800c926 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	685b      	ldr	r3, [r3, #4]
 800c916:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	430a      	orrs	r2, r1
 800c924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c92a:	f003 0308 	and.w	r3, r3, #8
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d00a      	beq.n	800c948 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	685b      	ldr	r3, [r3, #4]
 800c938:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	430a      	orrs	r2, r1
 800c946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c94c:	f003 0310 	and.w	r3, r3, #16
 800c950:	2b00      	cmp	r3, #0
 800c952:	d00a      	beq.n	800c96a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	689b      	ldr	r3, [r3, #8]
 800c95a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	430a      	orrs	r2, r1
 800c968:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c96e:	f003 0320 	and.w	r3, r3, #32
 800c972:	2b00      	cmp	r3, #0
 800c974:	d00a      	beq.n	800c98c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	689b      	ldr	r3, [r3, #8]
 800c97c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	430a      	orrs	r2, r1
 800c98a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c994:	2b00      	cmp	r3, #0
 800c996:	d01a      	beq.n	800c9ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	685b      	ldr	r3, [r3, #4]
 800c99e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	430a      	orrs	r2, r1
 800c9ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c9b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c9b6:	d10a      	bne.n	800c9ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	685b      	ldr	r3, [r3, #4]
 800c9be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	430a      	orrs	r2, r1
 800c9cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d00a      	beq.n	800c9f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	685b      	ldr	r3, [r3, #4]
 800c9e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	430a      	orrs	r2, r1
 800c9ee:	605a      	str	r2, [r3, #4]
  }
}
 800c9f0:	bf00      	nop
 800c9f2:	370c      	adds	r7, #12
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fa:	4770      	bx	lr

0800c9fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b086      	sub	sp, #24
 800ca00:	af02      	add	r7, sp, #8
 800ca02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2200      	movs	r2, #0
 800ca08:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ca0c:	f7f9 fa96 	bl	8005f3c <HAL_GetTick>
 800ca10:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	f003 0308 	and.w	r3, r3, #8
 800ca1c:	2b08      	cmp	r3, #8
 800ca1e:	d10e      	bne.n	800ca3e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ca20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ca24:	9300      	str	r3, [sp, #0]
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ca2e:	6878      	ldr	r0, [r7, #4]
 800ca30:	f000 f82f 	bl	800ca92 <UART_WaitOnFlagUntilTimeout>
 800ca34:	4603      	mov	r3, r0
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d001      	beq.n	800ca3e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ca3a:	2303      	movs	r3, #3
 800ca3c:	e025      	b.n	800ca8a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	f003 0304 	and.w	r3, r3, #4
 800ca48:	2b04      	cmp	r3, #4
 800ca4a:	d10e      	bne.n	800ca6a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ca4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ca50:	9300      	str	r3, [sp, #0]
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	2200      	movs	r2, #0
 800ca56:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	f000 f819 	bl	800ca92 <UART_WaitOnFlagUntilTimeout>
 800ca60:	4603      	mov	r3, r0
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d001      	beq.n	800ca6a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ca66:	2303      	movs	r3, #3
 800ca68:	e00f      	b.n	800ca8a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2220      	movs	r2, #32
 800ca6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	2220      	movs	r2, #32
 800ca76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2200      	movs	r2, #0
 800ca84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ca88:	2300      	movs	r3, #0
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3710      	adds	r7, #16
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}

0800ca92 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ca92:	b580      	push	{r7, lr}
 800ca94:	b09c      	sub	sp, #112	; 0x70
 800ca96:	af00      	add	r7, sp, #0
 800ca98:	60f8      	str	r0, [r7, #12]
 800ca9a:	60b9      	str	r1, [r7, #8]
 800ca9c:	603b      	str	r3, [r7, #0]
 800ca9e:	4613      	mov	r3, r2
 800caa0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800caa2:	e0a9      	b.n	800cbf8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800caa4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800caa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caaa:	f000 80a5 	beq.w	800cbf8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800caae:	f7f9 fa45 	bl	8005f3c <HAL_GetTick>
 800cab2:	4602      	mov	r2, r0
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	1ad3      	subs	r3, r2, r3
 800cab8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800caba:	429a      	cmp	r2, r3
 800cabc:	d302      	bcc.n	800cac4 <UART_WaitOnFlagUntilTimeout+0x32>
 800cabe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d140      	bne.n	800cb46 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cacc:	e853 3f00 	ldrex	r3, [r3]
 800cad0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800cad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cad4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cad8:	667b      	str	r3, [r7, #100]	; 0x64
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	461a      	mov	r2, r3
 800cae0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cae2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cae4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cae6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cae8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800caea:	e841 2300 	strex	r3, r2, [r1]
 800caee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800caf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d1e6      	bne.n	800cac4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	3308      	adds	r3, #8
 800cafc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cafe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb00:	e853 3f00 	ldrex	r3, [r3]
 800cb04:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800cb06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb08:	f023 0301 	bic.w	r3, r3, #1
 800cb0c:	663b      	str	r3, [r7, #96]	; 0x60
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	3308      	adds	r3, #8
 800cb14:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb16:	64ba      	str	r2, [r7, #72]	; 0x48
 800cb18:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb1a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cb1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cb1e:	e841 2300 	strex	r3, r2, [r1]
 800cb22:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800cb24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d1e5      	bne.n	800caf6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	2220      	movs	r2, #32
 800cb2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	2220      	movs	r2, #32
 800cb36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800cb42:	2303      	movs	r3, #3
 800cb44:	e069      	b.n	800cc1a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	f003 0304 	and.w	r3, r3, #4
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d051      	beq.n	800cbf8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	69db      	ldr	r3, [r3, #28]
 800cb5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cb5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cb62:	d149      	bne.n	800cbf8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cb6c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb76:	e853 3f00 	ldrex	r3, [r3]
 800cb7a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cb7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb7e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cb82:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	461a      	mov	r2, r3
 800cb8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cb8c:	637b      	str	r3, [r7, #52]	; 0x34
 800cb8e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb90:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cb92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cb94:	e841 2300 	strex	r3, r2, [r1]
 800cb98:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800cb9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d1e6      	bne.n	800cb6e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	3308      	adds	r3, #8
 800cba6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cba8:	697b      	ldr	r3, [r7, #20]
 800cbaa:	e853 3f00 	ldrex	r3, [r3]
 800cbae:	613b      	str	r3, [r7, #16]
   return(result);
 800cbb0:	693b      	ldr	r3, [r7, #16]
 800cbb2:	f023 0301 	bic.w	r3, r3, #1
 800cbb6:	66bb      	str	r3, [r7, #104]	; 0x68
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	3308      	adds	r3, #8
 800cbbe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800cbc0:	623a      	str	r2, [r7, #32]
 800cbc2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbc4:	69f9      	ldr	r1, [r7, #28]
 800cbc6:	6a3a      	ldr	r2, [r7, #32]
 800cbc8:	e841 2300 	strex	r3, r2, [r1]
 800cbcc:	61bb      	str	r3, [r7, #24]
   return(result);
 800cbce:	69bb      	ldr	r3, [r7, #24]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d1e5      	bne.n	800cba0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	2220      	movs	r2, #32
 800cbd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	2220      	movs	r2, #32
 800cbe0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	2220      	movs	r2, #32
 800cbe8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	2200      	movs	r2, #0
 800cbf0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800cbf4:	2303      	movs	r3, #3
 800cbf6:	e010      	b.n	800cc1a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	69da      	ldr	r2, [r3, #28]
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	4013      	ands	r3, r2
 800cc02:	68ba      	ldr	r2, [r7, #8]
 800cc04:	429a      	cmp	r2, r3
 800cc06:	bf0c      	ite	eq
 800cc08:	2301      	moveq	r3, #1
 800cc0a:	2300      	movne	r3, #0
 800cc0c:	b2db      	uxtb	r3, r3
 800cc0e:	461a      	mov	r2, r3
 800cc10:	79fb      	ldrb	r3, [r7, #7]
 800cc12:	429a      	cmp	r2, r3
 800cc14:	f43f af46 	beq.w	800caa4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cc18:	2300      	movs	r3, #0
}
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	3770      	adds	r7, #112	; 0x70
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	bd80      	pop	{r7, pc}
	...

0800cc24 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cc24:	b480      	push	{r7}
 800cc26:	b0a3      	sub	sp, #140	; 0x8c
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	60f8      	str	r0, [r7, #12]
 800cc2c:	60b9      	str	r1, [r7, #8]
 800cc2e:	4613      	mov	r3, r2
 800cc30:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	68ba      	ldr	r2, [r7, #8]
 800cc36:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	88fa      	ldrh	r2, [r7, #6]
 800cc3c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	88fa      	ldrh	r2, [r7, #6]
 800cc44:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	689b      	ldr	r3, [r3, #8]
 800cc52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc56:	d10e      	bne.n	800cc76 <UART_Start_Receive_IT+0x52>
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	691b      	ldr	r3, [r3, #16]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d105      	bne.n	800cc6c <UART_Start_Receive_IT+0x48>
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	f240 12ff 	movw	r2, #511	; 0x1ff
 800cc66:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cc6a:	e02d      	b.n	800ccc8 <UART_Start_Receive_IT+0xa4>
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	22ff      	movs	r2, #255	; 0xff
 800cc70:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cc74:	e028      	b.n	800ccc8 <UART_Start_Receive_IT+0xa4>
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	689b      	ldr	r3, [r3, #8]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d10d      	bne.n	800cc9a <UART_Start_Receive_IT+0x76>
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	691b      	ldr	r3, [r3, #16]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d104      	bne.n	800cc90 <UART_Start_Receive_IT+0x6c>
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	22ff      	movs	r2, #255	; 0xff
 800cc8a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cc8e:	e01b      	b.n	800ccc8 <UART_Start_Receive_IT+0xa4>
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	227f      	movs	r2, #127	; 0x7f
 800cc94:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cc98:	e016      	b.n	800ccc8 <UART_Start_Receive_IT+0xa4>
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	689b      	ldr	r3, [r3, #8]
 800cc9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cca2:	d10d      	bne.n	800ccc0 <UART_Start_Receive_IT+0x9c>
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	691b      	ldr	r3, [r3, #16]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d104      	bne.n	800ccb6 <UART_Start_Receive_IT+0x92>
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	227f      	movs	r2, #127	; 0x7f
 800ccb0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ccb4:	e008      	b.n	800ccc8 <UART_Start_Receive_IT+0xa4>
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	223f      	movs	r2, #63	; 0x3f
 800ccba:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ccbe:	e003      	b.n	800ccc8 <UART_Start_Receive_IT+0xa4>
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	2200      	movs	r2, #0
 800cccc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2222      	movs	r2, #34	; 0x22
 800ccd4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	3308      	adds	r3, #8
 800ccde:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cce0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cce2:	e853 3f00 	ldrex	r3, [r3]
 800cce6:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800cce8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ccea:	f043 0301 	orr.w	r3, r3, #1
 800ccee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	3308      	adds	r3, #8
 800ccf8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800ccfc:	673a      	str	r2, [r7, #112]	; 0x70
 800ccfe:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd00:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cd02:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800cd04:	e841 2300 	strex	r3, r2, [r1]
 800cd08:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800cd0a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d1e3      	bne.n	800ccd8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cd14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd18:	d153      	bne.n	800cdc2 <UART_Start_Receive_IT+0x19e>
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800cd20:	88fa      	ldrh	r2, [r7, #6]
 800cd22:	429a      	cmp	r2, r3
 800cd24:	d34d      	bcc.n	800cdc2 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	689b      	ldr	r3, [r3, #8]
 800cd2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cd2e:	d107      	bne.n	800cd40 <UART_Start_Receive_IT+0x11c>
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	691b      	ldr	r3, [r3, #16]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d103      	bne.n	800cd40 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	4a4b      	ldr	r2, [pc, #300]	; (800ce68 <UART_Start_Receive_IT+0x244>)
 800cd3c:	671a      	str	r2, [r3, #112]	; 0x70
 800cd3e:	e002      	b.n	800cd46 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	4a4a      	ldr	r2, [pc, #296]	; (800ce6c <UART_Start_Receive_IT+0x248>)
 800cd44:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	691b      	ldr	r3, [r3, #16]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d01a      	beq.n	800cd8c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd5e:	e853 3f00 	ldrex	r3, [r3]
 800cd62:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800cd64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cd6a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	461a      	mov	r2, r3
 800cd74:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800cd78:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cd7a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd7c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cd7e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cd80:	e841 2300 	strex	r3, r2, [r1]
 800cd84:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800cd86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d1e4      	bne.n	800cd56 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	3308      	adds	r3, #8
 800cd92:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd96:	e853 3f00 	ldrex	r3, [r3]
 800cd9a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800cd9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cda2:	67fb      	str	r3, [r7, #124]	; 0x7c
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	3308      	adds	r3, #8
 800cdaa:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800cdac:	64ba      	str	r2, [r7, #72]	; 0x48
 800cdae:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdb0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cdb2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cdb4:	e841 2300 	strex	r3, r2, [r1]
 800cdb8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800cdba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d1e5      	bne.n	800cd8c <UART_Start_Receive_IT+0x168>
 800cdc0:	e04a      	b.n	800ce58 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	689b      	ldr	r3, [r3, #8]
 800cdc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cdca:	d107      	bne.n	800cddc <UART_Start_Receive_IT+0x1b8>
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	691b      	ldr	r3, [r3, #16]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d103      	bne.n	800cddc <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	4a26      	ldr	r2, [pc, #152]	; (800ce70 <UART_Start_Receive_IT+0x24c>)
 800cdd8:	671a      	str	r2, [r3, #112]	; 0x70
 800cdda:	e002      	b.n	800cde2 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	4a25      	ldr	r2, [pc, #148]	; (800ce74 <UART_Start_Receive_IT+0x250>)
 800cde0:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	2200      	movs	r2, #0
 800cde6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	691b      	ldr	r3, [r3, #16]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d019      	beq.n	800ce26 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdfa:	e853 3f00 	ldrex	r3, [r3]
 800cdfe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ce00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce02:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800ce06:	677b      	str	r3, [r7, #116]	; 0x74
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	461a      	mov	r2, r3
 800ce0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ce10:	637b      	str	r3, [r7, #52]	; 0x34
 800ce12:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce14:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ce16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ce18:	e841 2300 	strex	r3, r2, [r1]
 800ce1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ce1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d1e6      	bne.n	800cdf2 <UART_Start_Receive_IT+0x1ce>
 800ce24:	e018      	b.n	800ce58 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce2c:	697b      	ldr	r3, [r7, #20]
 800ce2e:	e853 3f00 	ldrex	r3, [r3]
 800ce32:	613b      	str	r3, [r7, #16]
   return(result);
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	f043 0320 	orr.w	r3, r3, #32
 800ce3a:	67bb      	str	r3, [r7, #120]	; 0x78
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	461a      	mov	r2, r3
 800ce42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ce44:	623b      	str	r3, [r7, #32]
 800ce46:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce48:	69f9      	ldr	r1, [r7, #28]
 800ce4a:	6a3a      	ldr	r2, [r7, #32]
 800ce4c:	e841 2300 	strex	r3, r2, [r1]
 800ce50:	61bb      	str	r3, [r7, #24]
   return(result);
 800ce52:	69bb      	ldr	r3, [r7, #24]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d1e6      	bne.n	800ce26 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 800ce58:	2300      	movs	r3, #0
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	378c      	adds	r7, #140	; 0x8c
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce64:	4770      	bx	lr
 800ce66:	bf00      	nop
 800ce68:	0800d581 	.word	0x0800d581
 800ce6c:	0800d289 	.word	0x0800d289
 800ce70:	0800d127 	.word	0x0800d127
 800ce74:	0800cfc7 	.word	0x0800cfc7

0800ce78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ce78:	b480      	push	{r7}
 800ce7a:	b095      	sub	sp, #84	; 0x54
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce88:	e853 3f00 	ldrex	r3, [r3]
 800ce8c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ce8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ce94:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce9e:	643b      	str	r3, [r7, #64]	; 0x40
 800cea0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cea2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800cea4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cea6:	e841 2300 	strex	r3, r2, [r1]
 800ceaa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ceac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d1e6      	bne.n	800ce80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	3308      	adds	r3, #8
 800ceb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceba:	6a3b      	ldr	r3, [r7, #32]
 800cebc:	e853 3f00 	ldrex	r3, [r3]
 800cec0:	61fb      	str	r3, [r7, #28]
   return(result);
 800cec2:	69fb      	ldr	r3, [r7, #28]
 800cec4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cec8:	f023 0301 	bic.w	r3, r3, #1
 800cecc:	64bb      	str	r3, [r7, #72]	; 0x48
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	3308      	adds	r3, #8
 800ced4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ced6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ced8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ceda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cedc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cede:	e841 2300 	strex	r3, r2, [r1]
 800cee2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d1e3      	bne.n	800ceb2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ceee:	2b01      	cmp	r3, #1
 800cef0:	d118      	bne.n	800cf24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	e853 3f00 	ldrex	r3, [r3]
 800cefe:	60bb      	str	r3, [r7, #8]
   return(result);
 800cf00:	68bb      	ldr	r3, [r7, #8]
 800cf02:	f023 0310 	bic.w	r3, r3, #16
 800cf06:	647b      	str	r3, [r7, #68]	; 0x44
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	461a      	mov	r2, r3
 800cf0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cf10:	61bb      	str	r3, [r7, #24]
 800cf12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf14:	6979      	ldr	r1, [r7, #20]
 800cf16:	69ba      	ldr	r2, [r7, #24]
 800cf18:	e841 2300 	strex	r3, r2, [r1]
 800cf1c:	613b      	str	r3, [r7, #16]
   return(result);
 800cf1e:	693b      	ldr	r3, [r7, #16]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d1e6      	bne.n	800cef2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2220      	movs	r2, #32
 800cf28:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	2200      	movs	r2, #0
 800cf30:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	2200      	movs	r2, #0
 800cf36:	671a      	str	r2, [r3, #112]	; 0x70
}
 800cf38:	bf00      	nop
 800cf3a:	3754      	adds	r7, #84	; 0x54
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf42:	4770      	bx	lr

0800cf44 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b084      	sub	sp, #16
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	2200      	movs	r2, #0
 800cf56:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cf62:	68f8      	ldr	r0, [r7, #12]
 800cf64:	f7ff f996 	bl	800c294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cf68:	bf00      	nop
 800cf6a:	3710      	adds	r7, #16
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	bd80      	pop	{r7, pc}

0800cf70 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b088      	sub	sp, #32
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	e853 3f00 	ldrex	r3, [r3]
 800cf84:	60bb      	str	r3, [r7, #8]
   return(result);
 800cf86:	68bb      	ldr	r3, [r7, #8]
 800cf88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cf8c:	61fb      	str	r3, [r7, #28]
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	461a      	mov	r2, r3
 800cf94:	69fb      	ldr	r3, [r7, #28]
 800cf96:	61bb      	str	r3, [r7, #24]
 800cf98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf9a:	6979      	ldr	r1, [r7, #20]
 800cf9c:	69ba      	ldr	r2, [r7, #24]
 800cf9e:	e841 2300 	strex	r3, r2, [r1]
 800cfa2:	613b      	str	r3, [r7, #16]
   return(result);
 800cfa4:	693b      	ldr	r3, [r7, #16]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d1e6      	bne.n	800cf78 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	2220      	movs	r2, #32
 800cfae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cfb8:	6878      	ldr	r0, [r7, #4]
 800cfba:	f7ff f961 	bl	800c280 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cfbe:	bf00      	nop
 800cfc0:	3720      	adds	r7, #32
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	bd80      	pop	{r7, pc}

0800cfc6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800cfc6:	b580      	push	{r7, lr}
 800cfc8:	b096      	sub	sp, #88	; 0x58
 800cfca:	af00      	add	r7, sp, #0
 800cfcc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800cfd4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cfde:	2b22      	cmp	r3, #34	; 0x22
 800cfe0:	f040 8095 	bne.w	800d10e <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfea:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cfee:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800cff2:	b2d9      	uxtb	r1, r3
 800cff4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800cff8:	b2da      	uxtb	r2, r3
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cffe:	400a      	ands	r2, r1
 800d000:	b2d2      	uxtb	r2, r2
 800d002:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d008:	1c5a      	adds	r2, r3, #1
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d014:	b29b      	uxth	r3, r3
 800d016:	3b01      	subs	r3, #1
 800d018:	b29a      	uxth	r2, r3
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d026:	b29b      	uxth	r3, r3
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d178      	bne.n	800d11e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d034:	e853 3f00 	ldrex	r3, [r3]
 800d038:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d03a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d03c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d040:	653b      	str	r3, [r7, #80]	; 0x50
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	461a      	mov	r2, r3
 800d048:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d04a:	647b      	str	r3, [r7, #68]	; 0x44
 800d04c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d04e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d050:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d052:	e841 2300 	strex	r3, r2, [r1]
 800d056:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d058:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d1e6      	bne.n	800d02c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	3308      	adds	r3, #8
 800d064:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d068:	e853 3f00 	ldrex	r3, [r3]
 800d06c:	623b      	str	r3, [r7, #32]
   return(result);
 800d06e:	6a3b      	ldr	r3, [r7, #32]
 800d070:	f023 0301 	bic.w	r3, r3, #1
 800d074:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	3308      	adds	r3, #8
 800d07c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d07e:	633a      	str	r2, [r7, #48]	; 0x30
 800d080:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d082:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d086:	e841 2300 	strex	r3, r2, [r1]
 800d08a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d08c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d1e5      	bne.n	800d05e <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2220      	movs	r2, #32
 800d096:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2200      	movs	r2, #0
 800d09e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d0a4:	2b01      	cmp	r3, #1
 800d0a6:	d12e      	bne.n	800d106 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0b4:	693b      	ldr	r3, [r7, #16]
 800d0b6:	e853 3f00 	ldrex	r3, [r3]
 800d0ba:	60fb      	str	r3, [r7, #12]
   return(result);
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f023 0310 	bic.w	r3, r3, #16
 800d0c2:	64bb      	str	r3, [r7, #72]	; 0x48
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d0cc:	61fb      	str	r3, [r7, #28]
 800d0ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0d0:	69b9      	ldr	r1, [r7, #24]
 800d0d2:	69fa      	ldr	r2, [r7, #28]
 800d0d4:	e841 2300 	strex	r3, r2, [r1]
 800d0d8:	617b      	str	r3, [r7, #20]
   return(result);
 800d0da:	697b      	ldr	r3, [r7, #20]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d1e6      	bne.n	800d0ae <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	69db      	ldr	r3, [r3, #28]
 800d0e6:	f003 0310 	and.w	r3, r3, #16
 800d0ea:	2b10      	cmp	r3, #16
 800d0ec:	d103      	bne.n	800d0f6 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	2210      	movs	r2, #16
 800d0f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d0fc:	4619      	mov	r1, r3
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	f7ff f8d2 	bl	800c2a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d104:	e00b      	b.n	800d11e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800d106:	6878      	ldr	r0, [r7, #4]
 800d108:	f7f8 fe78 	bl	8005dfc <HAL_UART_RxCpltCallback>
}
 800d10c:	e007      	b.n	800d11e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	699a      	ldr	r2, [r3, #24]
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f042 0208 	orr.w	r2, r2, #8
 800d11c:	619a      	str	r2, [r3, #24]
}
 800d11e:	bf00      	nop
 800d120:	3758      	adds	r7, #88	; 0x58
 800d122:	46bd      	mov	sp, r7
 800d124:	bd80      	pop	{r7, pc}

0800d126 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d126:	b580      	push	{r7, lr}
 800d128:	b096      	sub	sp, #88	; 0x58
 800d12a:	af00      	add	r7, sp, #0
 800d12c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d134:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d13e:	2b22      	cmp	r3, #34	; 0x22
 800d140:	f040 8095 	bne.w	800d26e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d14a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d152:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800d154:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800d158:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800d15c:	4013      	ands	r3, r2
 800d15e:	b29a      	uxth	r2, r3
 800d160:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d162:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d168:	1c9a      	adds	r2, r3, #2
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d174:	b29b      	uxth	r3, r3
 800d176:	3b01      	subs	r3, #1
 800d178:	b29a      	uxth	r2, r3
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d186:	b29b      	uxth	r3, r3
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d178      	bne.n	800d27e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d194:	e853 3f00 	ldrex	r3, [r3]
 800d198:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d19a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d19c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d1a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d1aa:	643b      	str	r3, [r7, #64]	; 0x40
 800d1ac:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d1b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d1b2:	e841 2300 	strex	r3, r2, [r1]
 800d1b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d1b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d1e6      	bne.n	800d18c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	3308      	adds	r3, #8
 800d1c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1c6:	6a3b      	ldr	r3, [r7, #32]
 800d1c8:	e853 3f00 	ldrex	r3, [r3]
 800d1cc:	61fb      	str	r3, [r7, #28]
   return(result);
 800d1ce:	69fb      	ldr	r3, [r7, #28]
 800d1d0:	f023 0301 	bic.w	r3, r3, #1
 800d1d4:	64bb      	str	r3, [r7, #72]	; 0x48
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	3308      	adds	r3, #8
 800d1dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d1de:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d1e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d1e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d1e6:	e841 2300 	strex	r3, r2, [r1]
 800d1ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d1e5      	bne.n	800d1be <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2220      	movs	r2, #32
 800d1f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d204:	2b01      	cmp	r3, #1
 800d206:	d12e      	bne.n	800d266 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2200      	movs	r2, #0
 800d20c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	e853 3f00 	ldrex	r3, [r3]
 800d21a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d21c:	68bb      	ldr	r3, [r7, #8]
 800d21e:	f023 0310 	bic.w	r3, r3, #16
 800d222:	647b      	str	r3, [r7, #68]	; 0x44
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	461a      	mov	r2, r3
 800d22a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d22c:	61bb      	str	r3, [r7, #24]
 800d22e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d230:	6979      	ldr	r1, [r7, #20]
 800d232:	69ba      	ldr	r2, [r7, #24]
 800d234:	e841 2300 	strex	r3, r2, [r1]
 800d238:	613b      	str	r3, [r7, #16]
   return(result);
 800d23a:	693b      	ldr	r3, [r7, #16]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d1e6      	bne.n	800d20e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	69db      	ldr	r3, [r3, #28]
 800d246:	f003 0310 	and.w	r3, r3, #16
 800d24a:	2b10      	cmp	r3, #16
 800d24c:	d103      	bne.n	800d256 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	2210      	movs	r2, #16
 800d254:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d25c:	4619      	mov	r1, r3
 800d25e:	6878      	ldr	r0, [r7, #4]
 800d260:	f7ff f822 	bl	800c2a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d264:	e00b      	b.n	800d27e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f7f8 fdc8 	bl	8005dfc <HAL_UART_RxCpltCallback>
}
 800d26c:	e007      	b.n	800d27e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	699a      	ldr	r2, [r3, #24]
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	f042 0208 	orr.w	r2, r2, #8
 800d27c:	619a      	str	r2, [r3, #24]
}
 800d27e:	bf00      	nop
 800d280:	3758      	adds	r7, #88	; 0x58
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}
	...

0800d288 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b0a6      	sub	sp, #152	; 0x98
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d296:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	69db      	ldr	r3, [r3, #28]
 800d2a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	689b      	ldr	r3, [r3, #8]
 800d2b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2be:	2b22      	cmp	r3, #34	; 0x22
 800d2c0:	f040 814f 	bne.w	800d562 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d2ca:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d2ce:	e0f6      	b.n	800d4be <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2d6:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d2da:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800d2de:	b2d9      	uxtb	r1, r3
 800d2e0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800d2e4:	b2da      	uxtb	r2, r3
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2ea:	400a      	ands	r2, r1
 800d2ec:	b2d2      	uxtb	r2, r2
 800d2ee:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2f4:	1c5a      	adds	r2, r3, #1
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d300:	b29b      	uxth	r3, r3
 800d302:	3b01      	subs	r3, #1
 800d304:	b29a      	uxth	r2, r3
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	69db      	ldr	r3, [r3, #28]
 800d312:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d316:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d31a:	f003 0307 	and.w	r3, r3, #7
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d053      	beq.n	800d3ca <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d322:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d326:	f003 0301 	and.w	r3, r3, #1
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d011      	beq.n	800d352 <UART_RxISR_8BIT_FIFOEN+0xca>
 800d32e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d336:	2b00      	cmp	r3, #0
 800d338:	d00b      	beq.n	800d352 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	2201      	movs	r2, #1
 800d340:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d348:	f043 0201 	orr.w	r2, r3, #1
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d352:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d356:	f003 0302 	and.w	r3, r3, #2
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d011      	beq.n	800d382 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800d35e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d362:	f003 0301 	and.w	r3, r3, #1
 800d366:	2b00      	cmp	r3, #0
 800d368:	d00b      	beq.n	800d382 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	2202      	movs	r2, #2
 800d370:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d378:	f043 0204 	orr.w	r2, r3, #4
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d382:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d386:	f003 0304 	and.w	r3, r3, #4
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d011      	beq.n	800d3b2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800d38e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d392:	f003 0301 	and.w	r3, r3, #1
 800d396:	2b00      	cmp	r3, #0
 800d398:	d00b      	beq.n	800d3b2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	2204      	movs	r2, #4
 800d3a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3a8:	f043 0202 	orr.w	r2, r3, #2
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d006      	beq.n	800d3ca <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d3bc:	6878      	ldr	r0, [r7, #4]
 800d3be:	f7fe ff69 	bl	800c294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d3d0:	b29b      	uxth	r3, r3
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d173      	bne.n	800d4be <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d3de:	e853 3f00 	ldrex	r3, [r3]
 800d3e2:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800d3e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d3e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d3ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	461a      	mov	r2, r3
 800d3f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d3f8:	66bb      	str	r3, [r7, #104]	; 0x68
 800d3fa:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3fc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d3fe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d400:	e841 2300 	strex	r3, r2, [r1]
 800d404:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800d406:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d1e4      	bne.n	800d3d6 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	3308      	adds	r3, #8
 800d412:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d414:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d416:	e853 3f00 	ldrex	r3, [r3]
 800d41a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800d41c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d41e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d422:	f023 0301 	bic.w	r3, r3, #1
 800d426:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	3308      	adds	r3, #8
 800d42e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800d430:	657a      	str	r2, [r7, #84]	; 0x54
 800d432:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d434:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d436:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d438:	e841 2300 	strex	r3, r2, [r1]
 800d43c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d43e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d440:	2b00      	cmp	r3, #0
 800d442:	d1e3      	bne.n	800d40c <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	2220      	movs	r2, #32
 800d448:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	2200      	movs	r2, #0
 800d450:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d456:	2b01      	cmp	r3, #1
 800d458:	d12e      	bne.n	800d4b8 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	2200      	movs	r2, #0
 800d45e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d466:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d468:	e853 3f00 	ldrex	r3, [r3]
 800d46c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d46e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d470:	f023 0310 	bic.w	r3, r3, #16
 800d474:	67bb      	str	r3, [r7, #120]	; 0x78
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	461a      	mov	r2, r3
 800d47c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d47e:	643b      	str	r3, [r7, #64]	; 0x40
 800d480:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d482:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d484:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d486:	e841 2300 	strex	r3, r2, [r1]
 800d48a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d48c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d1e6      	bne.n	800d460 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	69db      	ldr	r3, [r3, #28]
 800d498:	f003 0310 	and.w	r3, r3, #16
 800d49c:	2b10      	cmp	r3, #16
 800d49e:	d103      	bne.n	800d4a8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	2210      	movs	r2, #16
 800d4a6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d4ae:	4619      	mov	r1, r3
 800d4b0:	6878      	ldr	r0, [r7, #4]
 800d4b2:	f7fe fef9 	bl	800c2a8 <HAL_UARTEx_RxEventCallback>
 800d4b6:	e002      	b.n	800d4be <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d4b8:	6878      	ldr	r0, [r7, #4]
 800d4ba:	f7f8 fc9f 	bl	8005dfc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d4be:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d006      	beq.n	800d4d4 <UART_RxISR_8BIT_FIFOEN+0x24c>
 800d4c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d4ca:	f003 0320 	and.w	r3, r3, #32
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	f47f aefe 	bne.w	800d2d0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d4da:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d4de:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d045      	beq.n	800d572 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d4ec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800d4f0:	429a      	cmp	r2, r3
 800d4f2:	d23e      	bcs.n	800d572 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	3308      	adds	r3, #8
 800d4fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4fc:	6a3b      	ldr	r3, [r7, #32]
 800d4fe:	e853 3f00 	ldrex	r3, [r3]
 800d502:	61fb      	str	r3, [r7, #28]
   return(result);
 800d504:	69fb      	ldr	r3, [r7, #28]
 800d506:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d50a:	673b      	str	r3, [r7, #112]	; 0x70
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	3308      	adds	r3, #8
 800d512:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800d514:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d516:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d518:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d51a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d51c:	e841 2300 	strex	r3, r2, [r1]
 800d520:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d524:	2b00      	cmp	r3, #0
 800d526:	d1e5      	bne.n	800d4f4 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	4a14      	ldr	r2, [pc, #80]	; (800d57c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 800d52c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	e853 3f00 	ldrex	r3, [r3]
 800d53a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	f043 0320 	orr.w	r3, r3, #32
 800d542:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	461a      	mov	r2, r3
 800d54a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d54c:	61bb      	str	r3, [r7, #24]
 800d54e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d550:	6979      	ldr	r1, [r7, #20]
 800d552:	69ba      	ldr	r2, [r7, #24]
 800d554:	e841 2300 	strex	r3, r2, [r1]
 800d558:	613b      	str	r3, [r7, #16]
   return(result);
 800d55a:	693b      	ldr	r3, [r7, #16]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d1e6      	bne.n	800d52e <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d560:	e007      	b.n	800d572 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	699a      	ldr	r2, [r3, #24]
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	f042 0208 	orr.w	r2, r2, #8
 800d570:	619a      	str	r2, [r3, #24]
}
 800d572:	bf00      	nop
 800d574:	3798      	adds	r7, #152	; 0x98
 800d576:	46bd      	mov	sp, r7
 800d578:	bd80      	pop	{r7, pc}
 800d57a:	bf00      	nop
 800d57c:	0800cfc7 	.word	0x0800cfc7

0800d580 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b0a8      	sub	sp, #160	; 0xa0
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d58e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	69db      	ldr	r3, [r3, #28]
 800d598:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	689b      	ldr	r3, [r3, #8]
 800d5ac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5b6:	2b22      	cmp	r3, #34	; 0x22
 800d5b8:	f040 8153 	bne.w	800d862 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d5c2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d5c6:	e0fa      	b.n	800d7be <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5ce:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800d5da:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800d5de:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800d5e2:	4013      	ands	r3, r2
 800d5e4:	b29a      	uxth	r2, r3
 800d5e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d5ea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5f0:	1c9a      	adds	r2, r3, #2
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d5fc:	b29b      	uxth	r3, r3
 800d5fe:	3b01      	subs	r3, #1
 800d600:	b29a      	uxth	r2, r3
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	69db      	ldr	r3, [r3, #28]
 800d60e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d612:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d616:	f003 0307 	and.w	r3, r3, #7
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d053      	beq.n	800d6c6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d61e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d622:	f003 0301 	and.w	r3, r3, #1
 800d626:	2b00      	cmp	r3, #0
 800d628:	d011      	beq.n	800d64e <UART_RxISR_16BIT_FIFOEN+0xce>
 800d62a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d62e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d632:	2b00      	cmp	r3, #0
 800d634:	d00b      	beq.n	800d64e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	2201      	movs	r2, #1
 800d63c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d644:	f043 0201 	orr.w	r2, r3, #1
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d64e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d652:	f003 0302 	and.w	r3, r3, #2
 800d656:	2b00      	cmp	r3, #0
 800d658:	d011      	beq.n	800d67e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d65a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d65e:	f003 0301 	and.w	r3, r3, #1
 800d662:	2b00      	cmp	r3, #0
 800d664:	d00b      	beq.n	800d67e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	2202      	movs	r2, #2
 800d66c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d674:	f043 0204 	orr.w	r2, r3, #4
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d67e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d682:	f003 0304 	and.w	r3, r3, #4
 800d686:	2b00      	cmp	r3, #0
 800d688:	d011      	beq.n	800d6ae <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d68a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d68e:	f003 0301 	and.w	r3, r3, #1
 800d692:	2b00      	cmp	r3, #0
 800d694:	d00b      	beq.n	800d6ae <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	2204      	movs	r2, #4
 800d69c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d6a4:	f043 0202 	orr.w	r2, r3, #2
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d006      	beq.n	800d6c6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d6b8:	6878      	ldr	r0, [r7, #4]
 800d6ba:	f7fe fdeb 	bl	800c294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d6cc:	b29b      	uxth	r3, r3
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d175      	bne.n	800d7be <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d6da:	e853 3f00 	ldrex	r3, [r3]
 800d6de:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800d6e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d6e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d6e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	461a      	mov	r2, r3
 800d6f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d6f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d6f6:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6f8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d6fa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800d6fc:	e841 2300 	strex	r3, r2, [r1]
 800d700:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800d702:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d704:	2b00      	cmp	r3, #0
 800d706:	d1e4      	bne.n	800d6d2 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	3308      	adds	r3, #8
 800d70e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d710:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d712:	e853 3f00 	ldrex	r3, [r3]
 800d716:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d718:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d71a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d71e:	f023 0301 	bic.w	r3, r3, #1
 800d722:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	3308      	adds	r3, #8
 800d72c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d730:	65ba      	str	r2, [r7, #88]	; 0x58
 800d732:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d734:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d736:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d738:	e841 2300 	strex	r3, r2, [r1]
 800d73c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d73e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d740:	2b00      	cmp	r3, #0
 800d742:	d1e1      	bne.n	800d708 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	2220      	movs	r2, #32
 800d748:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	2200      	movs	r2, #0
 800d750:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d756:	2b01      	cmp	r3, #1
 800d758:	d12e      	bne.n	800d7b8 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	2200      	movs	r2, #0
 800d75e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d768:	e853 3f00 	ldrex	r3, [r3]
 800d76c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d76e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d770:	f023 0310 	bic.w	r3, r3, #16
 800d774:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	461a      	mov	r2, r3
 800d77c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d77e:	647b      	str	r3, [r7, #68]	; 0x44
 800d780:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d782:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d784:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d786:	e841 2300 	strex	r3, r2, [r1]
 800d78a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d78c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d1e6      	bne.n	800d760 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	69db      	ldr	r3, [r3, #28]
 800d798:	f003 0310 	and.w	r3, r3, #16
 800d79c:	2b10      	cmp	r3, #16
 800d79e:	d103      	bne.n	800d7a8 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	2210      	movs	r2, #16
 800d7a6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d7ae:	4619      	mov	r1, r3
 800d7b0:	6878      	ldr	r0, [r7, #4]
 800d7b2:	f7fe fd79 	bl	800c2a8 <HAL_UARTEx_RxEventCallback>
 800d7b6:	e002      	b.n	800d7be <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d7b8:	6878      	ldr	r0, [r7, #4]
 800d7ba:	f7f8 fb1f 	bl	8005dfc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d7be:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d006      	beq.n	800d7d4 <UART_RxISR_16BIT_FIFOEN+0x254>
 800d7c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d7ca:	f003 0320 	and.w	r3, r3, #32
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	f47f aefa 	bne.w	800d5c8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d7da:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d7de:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d045      	beq.n	800d872 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d7ec:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800d7f0:	429a      	cmp	r2, r3
 800d7f2:	d23e      	bcs.n	800d872 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	3308      	adds	r3, #8
 800d7fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7fe:	e853 3f00 	ldrex	r3, [r3]
 800d802:	623b      	str	r3, [r7, #32]
   return(result);
 800d804:	6a3b      	ldr	r3, [r7, #32]
 800d806:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d80a:	677b      	str	r3, [r7, #116]	; 0x74
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	3308      	adds	r3, #8
 800d812:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800d814:	633a      	str	r2, [r7, #48]	; 0x30
 800d816:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d818:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d81a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d81c:	e841 2300 	strex	r3, r2, [r1]
 800d820:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d824:	2b00      	cmp	r3, #0
 800d826:	d1e5      	bne.n	800d7f4 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	4a14      	ldr	r2, [pc, #80]	; (800d87c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800d82c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d834:	693b      	ldr	r3, [r7, #16]
 800d836:	e853 3f00 	ldrex	r3, [r3]
 800d83a:	60fb      	str	r3, [r7, #12]
   return(result);
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	f043 0320 	orr.w	r3, r3, #32
 800d842:	673b      	str	r3, [r7, #112]	; 0x70
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	461a      	mov	r2, r3
 800d84a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d84c:	61fb      	str	r3, [r7, #28]
 800d84e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d850:	69b9      	ldr	r1, [r7, #24]
 800d852:	69fa      	ldr	r2, [r7, #28]
 800d854:	e841 2300 	strex	r3, r2, [r1]
 800d858:	617b      	str	r3, [r7, #20]
   return(result);
 800d85a:	697b      	ldr	r3, [r7, #20]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d1e6      	bne.n	800d82e <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d860:	e007      	b.n	800d872 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	699a      	ldr	r2, [r3, #24]
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	f042 0208 	orr.w	r2, r2, #8
 800d870:	619a      	str	r2, [r3, #24]
}
 800d872:	bf00      	nop
 800d874:	37a0      	adds	r7, #160	; 0xa0
 800d876:	46bd      	mov	sp, r7
 800d878:	bd80      	pop	{r7, pc}
 800d87a:	bf00      	nop
 800d87c:	0800d127 	.word	0x0800d127

0800d880 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d880:	b480      	push	{r7}
 800d882:	b083      	sub	sp, #12
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d888:	bf00      	nop
 800d88a:	370c      	adds	r7, #12
 800d88c:	46bd      	mov	sp, r7
 800d88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d892:	4770      	bx	lr

0800d894 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d894:	b480      	push	{r7}
 800d896:	b083      	sub	sp, #12
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d89c:	bf00      	nop
 800d89e:	370c      	adds	r7, #12
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a6:	4770      	bx	lr

0800d8a8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d8a8:	b480      	push	{r7}
 800d8aa:	b083      	sub	sp, #12
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d8b0:	bf00      	nop
 800d8b2:	370c      	adds	r7, #12
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ba:	4770      	bx	lr

0800d8bc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d8bc:	b480      	push	{r7}
 800d8be:	b085      	sub	sp, #20
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d8ca:	2b01      	cmp	r3, #1
 800d8cc:	d101      	bne.n	800d8d2 <HAL_UARTEx_DisableFifoMode+0x16>
 800d8ce:	2302      	movs	r3, #2
 800d8d0:	e027      	b.n	800d922 <HAL_UARTEx_DisableFifoMode+0x66>
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	2201      	movs	r2, #1
 800d8d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2224      	movs	r2, #36	; 0x24
 800d8de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	681a      	ldr	r2, [r3, #0]
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	f022 0201 	bic.w	r2, r2, #1
 800d8f8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800d900:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	2200      	movs	r2, #0
 800d906:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	68fa      	ldr	r2, [r7, #12]
 800d90e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2220      	movs	r2, #32
 800d914:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	2200      	movs	r2, #0
 800d91c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d920:	2300      	movs	r3, #0
}
 800d922:	4618      	mov	r0, r3
 800d924:	3714      	adds	r7, #20
 800d926:	46bd      	mov	sp, r7
 800d928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92c:	4770      	bx	lr

0800d92e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d92e:	b580      	push	{r7, lr}
 800d930:	b084      	sub	sp, #16
 800d932:	af00      	add	r7, sp, #0
 800d934:	6078      	str	r0, [r7, #4]
 800d936:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d93e:	2b01      	cmp	r3, #1
 800d940:	d101      	bne.n	800d946 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d942:	2302      	movs	r3, #2
 800d944:	e02d      	b.n	800d9a2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	2201      	movs	r2, #1
 800d94a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	2224      	movs	r2, #36	; 0x24
 800d952:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	681a      	ldr	r2, [r3, #0]
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	f022 0201 	bic.w	r2, r2, #1
 800d96c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	689b      	ldr	r3, [r3, #8]
 800d974:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	683a      	ldr	r2, [r7, #0]
 800d97e:	430a      	orrs	r2, r1
 800d980:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d982:	6878      	ldr	r0, [r7, #4]
 800d984:	f000 f850 	bl	800da28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	68fa      	ldr	r2, [r7, #12]
 800d98e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2220      	movs	r2, #32
 800d994:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2200      	movs	r2, #0
 800d99c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d9a0:	2300      	movs	r3, #0
}
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	3710      	adds	r7, #16
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd80      	pop	{r7, pc}

0800d9aa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d9aa:	b580      	push	{r7, lr}
 800d9ac:	b084      	sub	sp, #16
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	6078      	str	r0, [r7, #4]
 800d9b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d9ba:	2b01      	cmp	r3, #1
 800d9bc:	d101      	bne.n	800d9c2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d9be:	2302      	movs	r3, #2
 800d9c0:	e02d      	b.n	800da1e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	2201      	movs	r2, #1
 800d9c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2224      	movs	r2, #36	; 0x24
 800d9ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	681a      	ldr	r2, [r3, #0]
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	f022 0201 	bic.w	r2, r2, #1
 800d9e8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	689b      	ldr	r3, [r3, #8]
 800d9f0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	683a      	ldr	r2, [r7, #0]
 800d9fa:	430a      	orrs	r2, r1
 800d9fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d9fe:	6878      	ldr	r0, [r7, #4]
 800da00:	f000 f812 	bl	800da28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	68fa      	ldr	r2, [r7, #12]
 800da0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2220      	movs	r2, #32
 800da10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	2200      	movs	r2, #0
 800da18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800da1c:	2300      	movs	r3, #0
}
 800da1e:	4618      	mov	r0, r3
 800da20:	3710      	adds	r7, #16
 800da22:	46bd      	mov	sp, r7
 800da24:	bd80      	pop	{r7, pc}
	...

0800da28 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800da28:	b480      	push	{r7}
 800da2a:	b085      	sub	sp, #20
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da34:	2b00      	cmp	r3, #0
 800da36:	d108      	bne.n	800da4a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	2201      	movs	r2, #1
 800da3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	2201      	movs	r2, #1
 800da44:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800da48:	e031      	b.n	800daae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800da4a:	2308      	movs	r3, #8
 800da4c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800da4e:	2308      	movs	r3, #8
 800da50:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	689b      	ldr	r3, [r3, #8]
 800da58:	0e5b      	lsrs	r3, r3, #25
 800da5a:	b2db      	uxtb	r3, r3
 800da5c:	f003 0307 	and.w	r3, r3, #7
 800da60:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	689b      	ldr	r3, [r3, #8]
 800da68:	0f5b      	lsrs	r3, r3, #29
 800da6a:	b2db      	uxtb	r3, r3
 800da6c:	f003 0307 	and.w	r3, r3, #7
 800da70:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800da72:	7bbb      	ldrb	r3, [r7, #14]
 800da74:	7b3a      	ldrb	r2, [r7, #12]
 800da76:	4911      	ldr	r1, [pc, #68]	; (800dabc <UARTEx_SetNbDataToProcess+0x94>)
 800da78:	5c8a      	ldrb	r2, [r1, r2]
 800da7a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800da7e:	7b3a      	ldrb	r2, [r7, #12]
 800da80:	490f      	ldr	r1, [pc, #60]	; (800dac0 <UARTEx_SetNbDataToProcess+0x98>)
 800da82:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800da84:	fb93 f3f2 	sdiv	r3, r3, r2
 800da88:	b29a      	uxth	r2, r3
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800da90:	7bfb      	ldrb	r3, [r7, #15]
 800da92:	7b7a      	ldrb	r2, [r7, #13]
 800da94:	4909      	ldr	r1, [pc, #36]	; (800dabc <UARTEx_SetNbDataToProcess+0x94>)
 800da96:	5c8a      	ldrb	r2, [r1, r2]
 800da98:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800da9c:	7b7a      	ldrb	r2, [r7, #13]
 800da9e:	4908      	ldr	r1, [pc, #32]	; (800dac0 <UARTEx_SetNbDataToProcess+0x98>)
 800daa0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800daa2:	fb93 f3f2 	sdiv	r3, r3, r2
 800daa6:	b29a      	uxth	r2, r3
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800daae:	bf00      	nop
 800dab0:	3714      	adds	r7, #20
 800dab2:	46bd      	mov	sp, r7
 800dab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab8:	4770      	bx	lr
 800daba:	bf00      	nop
 800dabc:	08013d08 	.word	0x08013d08
 800dac0:	08013d10 	.word	0x08013d10

0800dac4 <atof>:
 800dac4:	2100      	movs	r1, #0
 800dac6:	f001 bd9b 	b.w	800f600 <strtod>

0800daca <atoi>:
 800daca:	220a      	movs	r2, #10
 800dacc:	2100      	movs	r1, #0
 800dace:	f001 be27 	b.w	800f720 <strtol>
	...

0800dad4 <__errno>:
 800dad4:	4b01      	ldr	r3, [pc, #4]	; (800dadc <__errno+0x8>)
 800dad6:	6818      	ldr	r0, [r3, #0]
 800dad8:	4770      	bx	lr
 800dada:	bf00      	nop
 800dadc:	2000002c 	.word	0x2000002c

0800dae0 <__libc_init_array>:
 800dae0:	b570      	push	{r4, r5, r6, lr}
 800dae2:	4d0d      	ldr	r5, [pc, #52]	; (800db18 <__libc_init_array+0x38>)
 800dae4:	4c0d      	ldr	r4, [pc, #52]	; (800db1c <__libc_init_array+0x3c>)
 800dae6:	1b64      	subs	r4, r4, r5
 800dae8:	10a4      	asrs	r4, r4, #2
 800daea:	2600      	movs	r6, #0
 800daec:	42a6      	cmp	r6, r4
 800daee:	d109      	bne.n	800db04 <__libc_init_array+0x24>
 800daf0:	4d0b      	ldr	r5, [pc, #44]	; (800db20 <__libc_init_array+0x40>)
 800daf2:	4c0c      	ldr	r4, [pc, #48]	; (800db24 <__libc_init_array+0x44>)
 800daf4:	f005 f896 	bl	8012c24 <_init>
 800daf8:	1b64      	subs	r4, r4, r5
 800dafa:	10a4      	asrs	r4, r4, #2
 800dafc:	2600      	movs	r6, #0
 800dafe:	42a6      	cmp	r6, r4
 800db00:	d105      	bne.n	800db0e <__libc_init_array+0x2e>
 800db02:	bd70      	pop	{r4, r5, r6, pc}
 800db04:	f855 3b04 	ldr.w	r3, [r5], #4
 800db08:	4798      	blx	r3
 800db0a:	3601      	adds	r6, #1
 800db0c:	e7ee      	b.n	800daec <__libc_init_array+0xc>
 800db0e:	f855 3b04 	ldr.w	r3, [r5], #4
 800db12:	4798      	blx	r3
 800db14:	3601      	adds	r6, #1
 800db16:	e7f2      	b.n	800dafe <__libc_init_array+0x1e>
 800db18:	08014208 	.word	0x08014208
 800db1c:	08014208 	.word	0x08014208
 800db20:	08014208 	.word	0x08014208
 800db24:	0801420c 	.word	0x0801420c

0800db28 <memcpy>:
 800db28:	440a      	add	r2, r1
 800db2a:	4291      	cmp	r1, r2
 800db2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800db30:	d100      	bne.n	800db34 <memcpy+0xc>
 800db32:	4770      	bx	lr
 800db34:	b510      	push	{r4, lr}
 800db36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db3e:	4291      	cmp	r1, r2
 800db40:	d1f9      	bne.n	800db36 <memcpy+0xe>
 800db42:	bd10      	pop	{r4, pc}

0800db44 <memset>:
 800db44:	4402      	add	r2, r0
 800db46:	4603      	mov	r3, r0
 800db48:	4293      	cmp	r3, r2
 800db4a:	d100      	bne.n	800db4e <memset+0xa>
 800db4c:	4770      	bx	lr
 800db4e:	f803 1b01 	strb.w	r1, [r3], #1
 800db52:	e7f9      	b.n	800db48 <memset+0x4>

0800db54 <__cvt>:
 800db54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db58:	ec55 4b10 	vmov	r4, r5, d0
 800db5c:	2d00      	cmp	r5, #0
 800db5e:	460e      	mov	r6, r1
 800db60:	4619      	mov	r1, r3
 800db62:	462b      	mov	r3, r5
 800db64:	bfbb      	ittet	lt
 800db66:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800db6a:	461d      	movlt	r5, r3
 800db6c:	2300      	movge	r3, #0
 800db6e:	232d      	movlt	r3, #45	; 0x2d
 800db70:	700b      	strb	r3, [r1, #0]
 800db72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db74:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800db78:	4691      	mov	r9, r2
 800db7a:	f023 0820 	bic.w	r8, r3, #32
 800db7e:	bfbc      	itt	lt
 800db80:	4622      	movlt	r2, r4
 800db82:	4614      	movlt	r4, r2
 800db84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800db88:	d005      	beq.n	800db96 <__cvt+0x42>
 800db8a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800db8e:	d100      	bne.n	800db92 <__cvt+0x3e>
 800db90:	3601      	adds	r6, #1
 800db92:	2102      	movs	r1, #2
 800db94:	e000      	b.n	800db98 <__cvt+0x44>
 800db96:	2103      	movs	r1, #3
 800db98:	ab03      	add	r3, sp, #12
 800db9a:	9301      	str	r3, [sp, #4]
 800db9c:	ab02      	add	r3, sp, #8
 800db9e:	9300      	str	r3, [sp, #0]
 800dba0:	ec45 4b10 	vmov	d0, r4, r5
 800dba4:	4653      	mov	r3, sl
 800dba6:	4632      	mov	r2, r6
 800dba8:	f001 ff12 	bl	800f9d0 <_dtoa_r>
 800dbac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dbb0:	4607      	mov	r7, r0
 800dbb2:	d102      	bne.n	800dbba <__cvt+0x66>
 800dbb4:	f019 0f01 	tst.w	r9, #1
 800dbb8:	d022      	beq.n	800dc00 <__cvt+0xac>
 800dbba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dbbe:	eb07 0906 	add.w	r9, r7, r6
 800dbc2:	d110      	bne.n	800dbe6 <__cvt+0x92>
 800dbc4:	783b      	ldrb	r3, [r7, #0]
 800dbc6:	2b30      	cmp	r3, #48	; 0x30
 800dbc8:	d10a      	bne.n	800dbe0 <__cvt+0x8c>
 800dbca:	2200      	movs	r2, #0
 800dbcc:	2300      	movs	r3, #0
 800dbce:	4620      	mov	r0, r4
 800dbd0:	4629      	mov	r1, r5
 800dbd2:	f7f2 ffa1 	bl	8000b18 <__aeabi_dcmpeq>
 800dbd6:	b918      	cbnz	r0, 800dbe0 <__cvt+0x8c>
 800dbd8:	f1c6 0601 	rsb	r6, r6, #1
 800dbdc:	f8ca 6000 	str.w	r6, [sl]
 800dbe0:	f8da 3000 	ldr.w	r3, [sl]
 800dbe4:	4499      	add	r9, r3
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	2300      	movs	r3, #0
 800dbea:	4620      	mov	r0, r4
 800dbec:	4629      	mov	r1, r5
 800dbee:	f7f2 ff93 	bl	8000b18 <__aeabi_dcmpeq>
 800dbf2:	b108      	cbz	r0, 800dbf8 <__cvt+0xa4>
 800dbf4:	f8cd 900c 	str.w	r9, [sp, #12]
 800dbf8:	2230      	movs	r2, #48	; 0x30
 800dbfa:	9b03      	ldr	r3, [sp, #12]
 800dbfc:	454b      	cmp	r3, r9
 800dbfe:	d307      	bcc.n	800dc10 <__cvt+0xbc>
 800dc00:	9b03      	ldr	r3, [sp, #12]
 800dc02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc04:	1bdb      	subs	r3, r3, r7
 800dc06:	4638      	mov	r0, r7
 800dc08:	6013      	str	r3, [r2, #0]
 800dc0a:	b004      	add	sp, #16
 800dc0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc10:	1c59      	adds	r1, r3, #1
 800dc12:	9103      	str	r1, [sp, #12]
 800dc14:	701a      	strb	r2, [r3, #0]
 800dc16:	e7f0      	b.n	800dbfa <__cvt+0xa6>

0800dc18 <__exponent>:
 800dc18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	2900      	cmp	r1, #0
 800dc1e:	bfb8      	it	lt
 800dc20:	4249      	neglt	r1, r1
 800dc22:	f803 2b02 	strb.w	r2, [r3], #2
 800dc26:	bfb4      	ite	lt
 800dc28:	222d      	movlt	r2, #45	; 0x2d
 800dc2a:	222b      	movge	r2, #43	; 0x2b
 800dc2c:	2909      	cmp	r1, #9
 800dc2e:	7042      	strb	r2, [r0, #1]
 800dc30:	dd2a      	ble.n	800dc88 <__exponent+0x70>
 800dc32:	f10d 0407 	add.w	r4, sp, #7
 800dc36:	46a4      	mov	ip, r4
 800dc38:	270a      	movs	r7, #10
 800dc3a:	46a6      	mov	lr, r4
 800dc3c:	460a      	mov	r2, r1
 800dc3e:	fb91 f6f7 	sdiv	r6, r1, r7
 800dc42:	fb07 1516 	mls	r5, r7, r6, r1
 800dc46:	3530      	adds	r5, #48	; 0x30
 800dc48:	2a63      	cmp	r2, #99	; 0x63
 800dc4a:	f104 34ff 	add.w	r4, r4, #4294967295
 800dc4e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dc52:	4631      	mov	r1, r6
 800dc54:	dcf1      	bgt.n	800dc3a <__exponent+0x22>
 800dc56:	3130      	adds	r1, #48	; 0x30
 800dc58:	f1ae 0502 	sub.w	r5, lr, #2
 800dc5c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dc60:	1c44      	adds	r4, r0, #1
 800dc62:	4629      	mov	r1, r5
 800dc64:	4561      	cmp	r1, ip
 800dc66:	d30a      	bcc.n	800dc7e <__exponent+0x66>
 800dc68:	f10d 0209 	add.w	r2, sp, #9
 800dc6c:	eba2 020e 	sub.w	r2, r2, lr
 800dc70:	4565      	cmp	r5, ip
 800dc72:	bf88      	it	hi
 800dc74:	2200      	movhi	r2, #0
 800dc76:	4413      	add	r3, r2
 800dc78:	1a18      	subs	r0, r3, r0
 800dc7a:	b003      	add	sp, #12
 800dc7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc82:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dc86:	e7ed      	b.n	800dc64 <__exponent+0x4c>
 800dc88:	2330      	movs	r3, #48	; 0x30
 800dc8a:	3130      	adds	r1, #48	; 0x30
 800dc8c:	7083      	strb	r3, [r0, #2]
 800dc8e:	70c1      	strb	r1, [r0, #3]
 800dc90:	1d03      	adds	r3, r0, #4
 800dc92:	e7f1      	b.n	800dc78 <__exponent+0x60>

0800dc94 <_printf_float>:
 800dc94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc98:	ed2d 8b02 	vpush	{d8}
 800dc9c:	b08d      	sub	sp, #52	; 0x34
 800dc9e:	460c      	mov	r4, r1
 800dca0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800dca4:	4616      	mov	r6, r2
 800dca6:	461f      	mov	r7, r3
 800dca8:	4605      	mov	r5, r0
 800dcaa:	f003 f9a5 	bl	8010ff8 <_localeconv_r>
 800dcae:	f8d0 a000 	ldr.w	sl, [r0]
 800dcb2:	4650      	mov	r0, sl
 800dcb4:	f7f2 fab4 	bl	8000220 <strlen>
 800dcb8:	2300      	movs	r3, #0
 800dcba:	930a      	str	r3, [sp, #40]	; 0x28
 800dcbc:	6823      	ldr	r3, [r4, #0]
 800dcbe:	9305      	str	r3, [sp, #20]
 800dcc0:	f8d8 3000 	ldr.w	r3, [r8]
 800dcc4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800dcc8:	3307      	adds	r3, #7
 800dcca:	f023 0307 	bic.w	r3, r3, #7
 800dcce:	f103 0208 	add.w	r2, r3, #8
 800dcd2:	f8c8 2000 	str.w	r2, [r8]
 800dcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcda:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800dcde:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800dce2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dce6:	9307      	str	r3, [sp, #28]
 800dce8:	f8cd 8018 	str.w	r8, [sp, #24]
 800dcec:	ee08 0a10 	vmov	s16, r0
 800dcf0:	4b9f      	ldr	r3, [pc, #636]	; (800df70 <_printf_float+0x2dc>)
 800dcf2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dcf6:	f04f 32ff 	mov.w	r2, #4294967295
 800dcfa:	f7f2 ff3f 	bl	8000b7c <__aeabi_dcmpun>
 800dcfe:	bb88      	cbnz	r0, 800dd64 <_printf_float+0xd0>
 800dd00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd04:	4b9a      	ldr	r3, [pc, #616]	; (800df70 <_printf_float+0x2dc>)
 800dd06:	f04f 32ff 	mov.w	r2, #4294967295
 800dd0a:	f7f2 ff19 	bl	8000b40 <__aeabi_dcmple>
 800dd0e:	bb48      	cbnz	r0, 800dd64 <_printf_float+0xd0>
 800dd10:	2200      	movs	r2, #0
 800dd12:	2300      	movs	r3, #0
 800dd14:	4640      	mov	r0, r8
 800dd16:	4649      	mov	r1, r9
 800dd18:	f7f2 ff08 	bl	8000b2c <__aeabi_dcmplt>
 800dd1c:	b110      	cbz	r0, 800dd24 <_printf_float+0x90>
 800dd1e:	232d      	movs	r3, #45	; 0x2d
 800dd20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd24:	4b93      	ldr	r3, [pc, #588]	; (800df74 <_printf_float+0x2e0>)
 800dd26:	4894      	ldr	r0, [pc, #592]	; (800df78 <_printf_float+0x2e4>)
 800dd28:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800dd2c:	bf94      	ite	ls
 800dd2e:	4698      	movls	r8, r3
 800dd30:	4680      	movhi	r8, r0
 800dd32:	2303      	movs	r3, #3
 800dd34:	6123      	str	r3, [r4, #16]
 800dd36:	9b05      	ldr	r3, [sp, #20]
 800dd38:	f023 0204 	bic.w	r2, r3, #4
 800dd3c:	6022      	str	r2, [r4, #0]
 800dd3e:	f04f 0900 	mov.w	r9, #0
 800dd42:	9700      	str	r7, [sp, #0]
 800dd44:	4633      	mov	r3, r6
 800dd46:	aa0b      	add	r2, sp, #44	; 0x2c
 800dd48:	4621      	mov	r1, r4
 800dd4a:	4628      	mov	r0, r5
 800dd4c:	f000 f9d8 	bl	800e100 <_printf_common>
 800dd50:	3001      	adds	r0, #1
 800dd52:	f040 8090 	bne.w	800de76 <_printf_float+0x1e2>
 800dd56:	f04f 30ff 	mov.w	r0, #4294967295
 800dd5a:	b00d      	add	sp, #52	; 0x34
 800dd5c:	ecbd 8b02 	vpop	{d8}
 800dd60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd64:	4642      	mov	r2, r8
 800dd66:	464b      	mov	r3, r9
 800dd68:	4640      	mov	r0, r8
 800dd6a:	4649      	mov	r1, r9
 800dd6c:	f7f2 ff06 	bl	8000b7c <__aeabi_dcmpun>
 800dd70:	b140      	cbz	r0, 800dd84 <_printf_float+0xf0>
 800dd72:	464b      	mov	r3, r9
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	bfbc      	itt	lt
 800dd78:	232d      	movlt	r3, #45	; 0x2d
 800dd7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dd7e:	487f      	ldr	r0, [pc, #508]	; (800df7c <_printf_float+0x2e8>)
 800dd80:	4b7f      	ldr	r3, [pc, #508]	; (800df80 <_printf_float+0x2ec>)
 800dd82:	e7d1      	b.n	800dd28 <_printf_float+0x94>
 800dd84:	6863      	ldr	r3, [r4, #4]
 800dd86:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800dd8a:	9206      	str	r2, [sp, #24]
 800dd8c:	1c5a      	adds	r2, r3, #1
 800dd8e:	d13f      	bne.n	800de10 <_printf_float+0x17c>
 800dd90:	2306      	movs	r3, #6
 800dd92:	6063      	str	r3, [r4, #4]
 800dd94:	9b05      	ldr	r3, [sp, #20]
 800dd96:	6861      	ldr	r1, [r4, #4]
 800dd98:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800dd9c:	2300      	movs	r3, #0
 800dd9e:	9303      	str	r3, [sp, #12]
 800dda0:	ab0a      	add	r3, sp, #40	; 0x28
 800dda2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800dda6:	ab09      	add	r3, sp, #36	; 0x24
 800dda8:	ec49 8b10 	vmov	d0, r8, r9
 800ddac:	9300      	str	r3, [sp, #0]
 800ddae:	6022      	str	r2, [r4, #0]
 800ddb0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ddb4:	4628      	mov	r0, r5
 800ddb6:	f7ff fecd 	bl	800db54 <__cvt>
 800ddba:	9b06      	ldr	r3, [sp, #24]
 800ddbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ddbe:	2b47      	cmp	r3, #71	; 0x47
 800ddc0:	4680      	mov	r8, r0
 800ddc2:	d108      	bne.n	800ddd6 <_printf_float+0x142>
 800ddc4:	1cc8      	adds	r0, r1, #3
 800ddc6:	db02      	blt.n	800ddce <_printf_float+0x13a>
 800ddc8:	6863      	ldr	r3, [r4, #4]
 800ddca:	4299      	cmp	r1, r3
 800ddcc:	dd41      	ble.n	800de52 <_printf_float+0x1be>
 800ddce:	f1ab 0b02 	sub.w	fp, fp, #2
 800ddd2:	fa5f fb8b 	uxtb.w	fp, fp
 800ddd6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ddda:	d820      	bhi.n	800de1e <_printf_float+0x18a>
 800dddc:	3901      	subs	r1, #1
 800ddde:	465a      	mov	r2, fp
 800dde0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800dde4:	9109      	str	r1, [sp, #36]	; 0x24
 800dde6:	f7ff ff17 	bl	800dc18 <__exponent>
 800ddea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ddec:	1813      	adds	r3, r2, r0
 800ddee:	2a01      	cmp	r2, #1
 800ddf0:	4681      	mov	r9, r0
 800ddf2:	6123      	str	r3, [r4, #16]
 800ddf4:	dc02      	bgt.n	800ddfc <_printf_float+0x168>
 800ddf6:	6822      	ldr	r2, [r4, #0]
 800ddf8:	07d2      	lsls	r2, r2, #31
 800ddfa:	d501      	bpl.n	800de00 <_printf_float+0x16c>
 800ddfc:	3301      	adds	r3, #1
 800ddfe:	6123      	str	r3, [r4, #16]
 800de00:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800de04:	2b00      	cmp	r3, #0
 800de06:	d09c      	beq.n	800dd42 <_printf_float+0xae>
 800de08:	232d      	movs	r3, #45	; 0x2d
 800de0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de0e:	e798      	b.n	800dd42 <_printf_float+0xae>
 800de10:	9a06      	ldr	r2, [sp, #24]
 800de12:	2a47      	cmp	r2, #71	; 0x47
 800de14:	d1be      	bne.n	800dd94 <_printf_float+0x100>
 800de16:	2b00      	cmp	r3, #0
 800de18:	d1bc      	bne.n	800dd94 <_printf_float+0x100>
 800de1a:	2301      	movs	r3, #1
 800de1c:	e7b9      	b.n	800dd92 <_printf_float+0xfe>
 800de1e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800de22:	d118      	bne.n	800de56 <_printf_float+0x1c2>
 800de24:	2900      	cmp	r1, #0
 800de26:	6863      	ldr	r3, [r4, #4]
 800de28:	dd0b      	ble.n	800de42 <_printf_float+0x1ae>
 800de2a:	6121      	str	r1, [r4, #16]
 800de2c:	b913      	cbnz	r3, 800de34 <_printf_float+0x1a0>
 800de2e:	6822      	ldr	r2, [r4, #0]
 800de30:	07d0      	lsls	r0, r2, #31
 800de32:	d502      	bpl.n	800de3a <_printf_float+0x1a6>
 800de34:	3301      	adds	r3, #1
 800de36:	440b      	add	r3, r1
 800de38:	6123      	str	r3, [r4, #16]
 800de3a:	65a1      	str	r1, [r4, #88]	; 0x58
 800de3c:	f04f 0900 	mov.w	r9, #0
 800de40:	e7de      	b.n	800de00 <_printf_float+0x16c>
 800de42:	b913      	cbnz	r3, 800de4a <_printf_float+0x1b6>
 800de44:	6822      	ldr	r2, [r4, #0]
 800de46:	07d2      	lsls	r2, r2, #31
 800de48:	d501      	bpl.n	800de4e <_printf_float+0x1ba>
 800de4a:	3302      	adds	r3, #2
 800de4c:	e7f4      	b.n	800de38 <_printf_float+0x1a4>
 800de4e:	2301      	movs	r3, #1
 800de50:	e7f2      	b.n	800de38 <_printf_float+0x1a4>
 800de52:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800de56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de58:	4299      	cmp	r1, r3
 800de5a:	db05      	blt.n	800de68 <_printf_float+0x1d4>
 800de5c:	6823      	ldr	r3, [r4, #0]
 800de5e:	6121      	str	r1, [r4, #16]
 800de60:	07d8      	lsls	r0, r3, #31
 800de62:	d5ea      	bpl.n	800de3a <_printf_float+0x1a6>
 800de64:	1c4b      	adds	r3, r1, #1
 800de66:	e7e7      	b.n	800de38 <_printf_float+0x1a4>
 800de68:	2900      	cmp	r1, #0
 800de6a:	bfd4      	ite	le
 800de6c:	f1c1 0202 	rsble	r2, r1, #2
 800de70:	2201      	movgt	r2, #1
 800de72:	4413      	add	r3, r2
 800de74:	e7e0      	b.n	800de38 <_printf_float+0x1a4>
 800de76:	6823      	ldr	r3, [r4, #0]
 800de78:	055a      	lsls	r2, r3, #21
 800de7a:	d407      	bmi.n	800de8c <_printf_float+0x1f8>
 800de7c:	6923      	ldr	r3, [r4, #16]
 800de7e:	4642      	mov	r2, r8
 800de80:	4631      	mov	r1, r6
 800de82:	4628      	mov	r0, r5
 800de84:	47b8      	blx	r7
 800de86:	3001      	adds	r0, #1
 800de88:	d12c      	bne.n	800dee4 <_printf_float+0x250>
 800de8a:	e764      	b.n	800dd56 <_printf_float+0xc2>
 800de8c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800de90:	f240 80e0 	bls.w	800e054 <_printf_float+0x3c0>
 800de94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800de98:	2200      	movs	r2, #0
 800de9a:	2300      	movs	r3, #0
 800de9c:	f7f2 fe3c 	bl	8000b18 <__aeabi_dcmpeq>
 800dea0:	2800      	cmp	r0, #0
 800dea2:	d034      	beq.n	800df0e <_printf_float+0x27a>
 800dea4:	4a37      	ldr	r2, [pc, #220]	; (800df84 <_printf_float+0x2f0>)
 800dea6:	2301      	movs	r3, #1
 800dea8:	4631      	mov	r1, r6
 800deaa:	4628      	mov	r0, r5
 800deac:	47b8      	blx	r7
 800deae:	3001      	adds	r0, #1
 800deb0:	f43f af51 	beq.w	800dd56 <_printf_float+0xc2>
 800deb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800deb8:	429a      	cmp	r2, r3
 800deba:	db02      	blt.n	800dec2 <_printf_float+0x22e>
 800debc:	6823      	ldr	r3, [r4, #0]
 800debe:	07d8      	lsls	r0, r3, #31
 800dec0:	d510      	bpl.n	800dee4 <_printf_float+0x250>
 800dec2:	ee18 3a10 	vmov	r3, s16
 800dec6:	4652      	mov	r2, sl
 800dec8:	4631      	mov	r1, r6
 800deca:	4628      	mov	r0, r5
 800decc:	47b8      	blx	r7
 800dece:	3001      	adds	r0, #1
 800ded0:	f43f af41 	beq.w	800dd56 <_printf_float+0xc2>
 800ded4:	f04f 0800 	mov.w	r8, #0
 800ded8:	f104 091a 	add.w	r9, r4, #26
 800dedc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dede:	3b01      	subs	r3, #1
 800dee0:	4543      	cmp	r3, r8
 800dee2:	dc09      	bgt.n	800def8 <_printf_float+0x264>
 800dee4:	6823      	ldr	r3, [r4, #0]
 800dee6:	079b      	lsls	r3, r3, #30
 800dee8:	f100 8105 	bmi.w	800e0f6 <_printf_float+0x462>
 800deec:	68e0      	ldr	r0, [r4, #12]
 800deee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800def0:	4298      	cmp	r0, r3
 800def2:	bfb8      	it	lt
 800def4:	4618      	movlt	r0, r3
 800def6:	e730      	b.n	800dd5a <_printf_float+0xc6>
 800def8:	2301      	movs	r3, #1
 800defa:	464a      	mov	r2, r9
 800defc:	4631      	mov	r1, r6
 800defe:	4628      	mov	r0, r5
 800df00:	47b8      	blx	r7
 800df02:	3001      	adds	r0, #1
 800df04:	f43f af27 	beq.w	800dd56 <_printf_float+0xc2>
 800df08:	f108 0801 	add.w	r8, r8, #1
 800df0c:	e7e6      	b.n	800dedc <_printf_float+0x248>
 800df0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df10:	2b00      	cmp	r3, #0
 800df12:	dc39      	bgt.n	800df88 <_printf_float+0x2f4>
 800df14:	4a1b      	ldr	r2, [pc, #108]	; (800df84 <_printf_float+0x2f0>)
 800df16:	2301      	movs	r3, #1
 800df18:	4631      	mov	r1, r6
 800df1a:	4628      	mov	r0, r5
 800df1c:	47b8      	blx	r7
 800df1e:	3001      	adds	r0, #1
 800df20:	f43f af19 	beq.w	800dd56 <_printf_float+0xc2>
 800df24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800df28:	4313      	orrs	r3, r2
 800df2a:	d102      	bne.n	800df32 <_printf_float+0x29e>
 800df2c:	6823      	ldr	r3, [r4, #0]
 800df2e:	07d9      	lsls	r1, r3, #31
 800df30:	d5d8      	bpl.n	800dee4 <_printf_float+0x250>
 800df32:	ee18 3a10 	vmov	r3, s16
 800df36:	4652      	mov	r2, sl
 800df38:	4631      	mov	r1, r6
 800df3a:	4628      	mov	r0, r5
 800df3c:	47b8      	blx	r7
 800df3e:	3001      	adds	r0, #1
 800df40:	f43f af09 	beq.w	800dd56 <_printf_float+0xc2>
 800df44:	f04f 0900 	mov.w	r9, #0
 800df48:	f104 0a1a 	add.w	sl, r4, #26
 800df4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df4e:	425b      	negs	r3, r3
 800df50:	454b      	cmp	r3, r9
 800df52:	dc01      	bgt.n	800df58 <_printf_float+0x2c4>
 800df54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df56:	e792      	b.n	800de7e <_printf_float+0x1ea>
 800df58:	2301      	movs	r3, #1
 800df5a:	4652      	mov	r2, sl
 800df5c:	4631      	mov	r1, r6
 800df5e:	4628      	mov	r0, r5
 800df60:	47b8      	blx	r7
 800df62:	3001      	adds	r0, #1
 800df64:	f43f aef7 	beq.w	800dd56 <_printf_float+0xc2>
 800df68:	f109 0901 	add.w	r9, r9, #1
 800df6c:	e7ee      	b.n	800df4c <_printf_float+0x2b8>
 800df6e:	bf00      	nop
 800df70:	7fefffff 	.word	0x7fefffff
 800df74:	08013d1c 	.word	0x08013d1c
 800df78:	08013d20 	.word	0x08013d20
 800df7c:	08013d28 	.word	0x08013d28
 800df80:	08013d24 	.word	0x08013d24
 800df84:	08013d2c 	.word	0x08013d2c
 800df88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800df8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800df8c:	429a      	cmp	r2, r3
 800df8e:	bfa8      	it	ge
 800df90:	461a      	movge	r2, r3
 800df92:	2a00      	cmp	r2, #0
 800df94:	4691      	mov	r9, r2
 800df96:	dc37      	bgt.n	800e008 <_printf_float+0x374>
 800df98:	f04f 0b00 	mov.w	fp, #0
 800df9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfa0:	f104 021a 	add.w	r2, r4, #26
 800dfa4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dfa6:	9305      	str	r3, [sp, #20]
 800dfa8:	eba3 0309 	sub.w	r3, r3, r9
 800dfac:	455b      	cmp	r3, fp
 800dfae:	dc33      	bgt.n	800e018 <_printf_float+0x384>
 800dfb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dfb4:	429a      	cmp	r2, r3
 800dfb6:	db3b      	blt.n	800e030 <_printf_float+0x39c>
 800dfb8:	6823      	ldr	r3, [r4, #0]
 800dfba:	07da      	lsls	r2, r3, #31
 800dfbc:	d438      	bmi.n	800e030 <_printf_float+0x39c>
 800dfbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfc0:	9a05      	ldr	r2, [sp, #20]
 800dfc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dfc4:	1a9a      	subs	r2, r3, r2
 800dfc6:	eba3 0901 	sub.w	r9, r3, r1
 800dfca:	4591      	cmp	r9, r2
 800dfcc:	bfa8      	it	ge
 800dfce:	4691      	movge	r9, r2
 800dfd0:	f1b9 0f00 	cmp.w	r9, #0
 800dfd4:	dc35      	bgt.n	800e042 <_printf_float+0x3ae>
 800dfd6:	f04f 0800 	mov.w	r8, #0
 800dfda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfde:	f104 0a1a 	add.w	sl, r4, #26
 800dfe2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dfe6:	1a9b      	subs	r3, r3, r2
 800dfe8:	eba3 0309 	sub.w	r3, r3, r9
 800dfec:	4543      	cmp	r3, r8
 800dfee:	f77f af79 	ble.w	800dee4 <_printf_float+0x250>
 800dff2:	2301      	movs	r3, #1
 800dff4:	4652      	mov	r2, sl
 800dff6:	4631      	mov	r1, r6
 800dff8:	4628      	mov	r0, r5
 800dffa:	47b8      	blx	r7
 800dffc:	3001      	adds	r0, #1
 800dffe:	f43f aeaa 	beq.w	800dd56 <_printf_float+0xc2>
 800e002:	f108 0801 	add.w	r8, r8, #1
 800e006:	e7ec      	b.n	800dfe2 <_printf_float+0x34e>
 800e008:	4613      	mov	r3, r2
 800e00a:	4631      	mov	r1, r6
 800e00c:	4642      	mov	r2, r8
 800e00e:	4628      	mov	r0, r5
 800e010:	47b8      	blx	r7
 800e012:	3001      	adds	r0, #1
 800e014:	d1c0      	bne.n	800df98 <_printf_float+0x304>
 800e016:	e69e      	b.n	800dd56 <_printf_float+0xc2>
 800e018:	2301      	movs	r3, #1
 800e01a:	4631      	mov	r1, r6
 800e01c:	4628      	mov	r0, r5
 800e01e:	9205      	str	r2, [sp, #20]
 800e020:	47b8      	blx	r7
 800e022:	3001      	adds	r0, #1
 800e024:	f43f ae97 	beq.w	800dd56 <_printf_float+0xc2>
 800e028:	9a05      	ldr	r2, [sp, #20]
 800e02a:	f10b 0b01 	add.w	fp, fp, #1
 800e02e:	e7b9      	b.n	800dfa4 <_printf_float+0x310>
 800e030:	ee18 3a10 	vmov	r3, s16
 800e034:	4652      	mov	r2, sl
 800e036:	4631      	mov	r1, r6
 800e038:	4628      	mov	r0, r5
 800e03a:	47b8      	blx	r7
 800e03c:	3001      	adds	r0, #1
 800e03e:	d1be      	bne.n	800dfbe <_printf_float+0x32a>
 800e040:	e689      	b.n	800dd56 <_printf_float+0xc2>
 800e042:	9a05      	ldr	r2, [sp, #20]
 800e044:	464b      	mov	r3, r9
 800e046:	4442      	add	r2, r8
 800e048:	4631      	mov	r1, r6
 800e04a:	4628      	mov	r0, r5
 800e04c:	47b8      	blx	r7
 800e04e:	3001      	adds	r0, #1
 800e050:	d1c1      	bne.n	800dfd6 <_printf_float+0x342>
 800e052:	e680      	b.n	800dd56 <_printf_float+0xc2>
 800e054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e056:	2a01      	cmp	r2, #1
 800e058:	dc01      	bgt.n	800e05e <_printf_float+0x3ca>
 800e05a:	07db      	lsls	r3, r3, #31
 800e05c:	d538      	bpl.n	800e0d0 <_printf_float+0x43c>
 800e05e:	2301      	movs	r3, #1
 800e060:	4642      	mov	r2, r8
 800e062:	4631      	mov	r1, r6
 800e064:	4628      	mov	r0, r5
 800e066:	47b8      	blx	r7
 800e068:	3001      	adds	r0, #1
 800e06a:	f43f ae74 	beq.w	800dd56 <_printf_float+0xc2>
 800e06e:	ee18 3a10 	vmov	r3, s16
 800e072:	4652      	mov	r2, sl
 800e074:	4631      	mov	r1, r6
 800e076:	4628      	mov	r0, r5
 800e078:	47b8      	blx	r7
 800e07a:	3001      	adds	r0, #1
 800e07c:	f43f ae6b 	beq.w	800dd56 <_printf_float+0xc2>
 800e080:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e084:	2200      	movs	r2, #0
 800e086:	2300      	movs	r3, #0
 800e088:	f7f2 fd46 	bl	8000b18 <__aeabi_dcmpeq>
 800e08c:	b9d8      	cbnz	r0, 800e0c6 <_printf_float+0x432>
 800e08e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e090:	f108 0201 	add.w	r2, r8, #1
 800e094:	3b01      	subs	r3, #1
 800e096:	4631      	mov	r1, r6
 800e098:	4628      	mov	r0, r5
 800e09a:	47b8      	blx	r7
 800e09c:	3001      	adds	r0, #1
 800e09e:	d10e      	bne.n	800e0be <_printf_float+0x42a>
 800e0a0:	e659      	b.n	800dd56 <_printf_float+0xc2>
 800e0a2:	2301      	movs	r3, #1
 800e0a4:	4652      	mov	r2, sl
 800e0a6:	4631      	mov	r1, r6
 800e0a8:	4628      	mov	r0, r5
 800e0aa:	47b8      	blx	r7
 800e0ac:	3001      	adds	r0, #1
 800e0ae:	f43f ae52 	beq.w	800dd56 <_printf_float+0xc2>
 800e0b2:	f108 0801 	add.w	r8, r8, #1
 800e0b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0b8:	3b01      	subs	r3, #1
 800e0ba:	4543      	cmp	r3, r8
 800e0bc:	dcf1      	bgt.n	800e0a2 <_printf_float+0x40e>
 800e0be:	464b      	mov	r3, r9
 800e0c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e0c4:	e6dc      	b.n	800de80 <_printf_float+0x1ec>
 800e0c6:	f04f 0800 	mov.w	r8, #0
 800e0ca:	f104 0a1a 	add.w	sl, r4, #26
 800e0ce:	e7f2      	b.n	800e0b6 <_printf_float+0x422>
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	4642      	mov	r2, r8
 800e0d4:	e7df      	b.n	800e096 <_printf_float+0x402>
 800e0d6:	2301      	movs	r3, #1
 800e0d8:	464a      	mov	r2, r9
 800e0da:	4631      	mov	r1, r6
 800e0dc:	4628      	mov	r0, r5
 800e0de:	47b8      	blx	r7
 800e0e0:	3001      	adds	r0, #1
 800e0e2:	f43f ae38 	beq.w	800dd56 <_printf_float+0xc2>
 800e0e6:	f108 0801 	add.w	r8, r8, #1
 800e0ea:	68e3      	ldr	r3, [r4, #12]
 800e0ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e0ee:	1a5b      	subs	r3, r3, r1
 800e0f0:	4543      	cmp	r3, r8
 800e0f2:	dcf0      	bgt.n	800e0d6 <_printf_float+0x442>
 800e0f4:	e6fa      	b.n	800deec <_printf_float+0x258>
 800e0f6:	f04f 0800 	mov.w	r8, #0
 800e0fa:	f104 0919 	add.w	r9, r4, #25
 800e0fe:	e7f4      	b.n	800e0ea <_printf_float+0x456>

0800e100 <_printf_common>:
 800e100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e104:	4616      	mov	r6, r2
 800e106:	4699      	mov	r9, r3
 800e108:	688a      	ldr	r2, [r1, #8]
 800e10a:	690b      	ldr	r3, [r1, #16]
 800e10c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e110:	4293      	cmp	r3, r2
 800e112:	bfb8      	it	lt
 800e114:	4613      	movlt	r3, r2
 800e116:	6033      	str	r3, [r6, #0]
 800e118:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e11c:	4607      	mov	r7, r0
 800e11e:	460c      	mov	r4, r1
 800e120:	b10a      	cbz	r2, 800e126 <_printf_common+0x26>
 800e122:	3301      	adds	r3, #1
 800e124:	6033      	str	r3, [r6, #0]
 800e126:	6823      	ldr	r3, [r4, #0]
 800e128:	0699      	lsls	r1, r3, #26
 800e12a:	bf42      	ittt	mi
 800e12c:	6833      	ldrmi	r3, [r6, #0]
 800e12e:	3302      	addmi	r3, #2
 800e130:	6033      	strmi	r3, [r6, #0]
 800e132:	6825      	ldr	r5, [r4, #0]
 800e134:	f015 0506 	ands.w	r5, r5, #6
 800e138:	d106      	bne.n	800e148 <_printf_common+0x48>
 800e13a:	f104 0a19 	add.w	sl, r4, #25
 800e13e:	68e3      	ldr	r3, [r4, #12]
 800e140:	6832      	ldr	r2, [r6, #0]
 800e142:	1a9b      	subs	r3, r3, r2
 800e144:	42ab      	cmp	r3, r5
 800e146:	dc26      	bgt.n	800e196 <_printf_common+0x96>
 800e148:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e14c:	1e13      	subs	r3, r2, #0
 800e14e:	6822      	ldr	r2, [r4, #0]
 800e150:	bf18      	it	ne
 800e152:	2301      	movne	r3, #1
 800e154:	0692      	lsls	r2, r2, #26
 800e156:	d42b      	bmi.n	800e1b0 <_printf_common+0xb0>
 800e158:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e15c:	4649      	mov	r1, r9
 800e15e:	4638      	mov	r0, r7
 800e160:	47c0      	blx	r8
 800e162:	3001      	adds	r0, #1
 800e164:	d01e      	beq.n	800e1a4 <_printf_common+0xa4>
 800e166:	6823      	ldr	r3, [r4, #0]
 800e168:	68e5      	ldr	r5, [r4, #12]
 800e16a:	6832      	ldr	r2, [r6, #0]
 800e16c:	f003 0306 	and.w	r3, r3, #6
 800e170:	2b04      	cmp	r3, #4
 800e172:	bf08      	it	eq
 800e174:	1aad      	subeq	r5, r5, r2
 800e176:	68a3      	ldr	r3, [r4, #8]
 800e178:	6922      	ldr	r2, [r4, #16]
 800e17a:	bf0c      	ite	eq
 800e17c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e180:	2500      	movne	r5, #0
 800e182:	4293      	cmp	r3, r2
 800e184:	bfc4      	itt	gt
 800e186:	1a9b      	subgt	r3, r3, r2
 800e188:	18ed      	addgt	r5, r5, r3
 800e18a:	2600      	movs	r6, #0
 800e18c:	341a      	adds	r4, #26
 800e18e:	42b5      	cmp	r5, r6
 800e190:	d11a      	bne.n	800e1c8 <_printf_common+0xc8>
 800e192:	2000      	movs	r0, #0
 800e194:	e008      	b.n	800e1a8 <_printf_common+0xa8>
 800e196:	2301      	movs	r3, #1
 800e198:	4652      	mov	r2, sl
 800e19a:	4649      	mov	r1, r9
 800e19c:	4638      	mov	r0, r7
 800e19e:	47c0      	blx	r8
 800e1a0:	3001      	adds	r0, #1
 800e1a2:	d103      	bne.n	800e1ac <_printf_common+0xac>
 800e1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1ac:	3501      	adds	r5, #1
 800e1ae:	e7c6      	b.n	800e13e <_printf_common+0x3e>
 800e1b0:	18e1      	adds	r1, r4, r3
 800e1b2:	1c5a      	adds	r2, r3, #1
 800e1b4:	2030      	movs	r0, #48	; 0x30
 800e1b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e1ba:	4422      	add	r2, r4
 800e1bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e1c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e1c4:	3302      	adds	r3, #2
 800e1c6:	e7c7      	b.n	800e158 <_printf_common+0x58>
 800e1c8:	2301      	movs	r3, #1
 800e1ca:	4622      	mov	r2, r4
 800e1cc:	4649      	mov	r1, r9
 800e1ce:	4638      	mov	r0, r7
 800e1d0:	47c0      	blx	r8
 800e1d2:	3001      	adds	r0, #1
 800e1d4:	d0e6      	beq.n	800e1a4 <_printf_common+0xa4>
 800e1d6:	3601      	adds	r6, #1
 800e1d8:	e7d9      	b.n	800e18e <_printf_common+0x8e>
	...

0800e1dc <_printf_i>:
 800e1dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e1e0:	7e0f      	ldrb	r7, [r1, #24]
 800e1e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e1e4:	2f78      	cmp	r7, #120	; 0x78
 800e1e6:	4691      	mov	r9, r2
 800e1e8:	4680      	mov	r8, r0
 800e1ea:	460c      	mov	r4, r1
 800e1ec:	469a      	mov	sl, r3
 800e1ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e1f2:	d807      	bhi.n	800e204 <_printf_i+0x28>
 800e1f4:	2f62      	cmp	r7, #98	; 0x62
 800e1f6:	d80a      	bhi.n	800e20e <_printf_i+0x32>
 800e1f8:	2f00      	cmp	r7, #0
 800e1fa:	f000 80d8 	beq.w	800e3ae <_printf_i+0x1d2>
 800e1fe:	2f58      	cmp	r7, #88	; 0x58
 800e200:	f000 80a3 	beq.w	800e34a <_printf_i+0x16e>
 800e204:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e208:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e20c:	e03a      	b.n	800e284 <_printf_i+0xa8>
 800e20e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e212:	2b15      	cmp	r3, #21
 800e214:	d8f6      	bhi.n	800e204 <_printf_i+0x28>
 800e216:	a101      	add	r1, pc, #4	; (adr r1, 800e21c <_printf_i+0x40>)
 800e218:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e21c:	0800e275 	.word	0x0800e275
 800e220:	0800e289 	.word	0x0800e289
 800e224:	0800e205 	.word	0x0800e205
 800e228:	0800e205 	.word	0x0800e205
 800e22c:	0800e205 	.word	0x0800e205
 800e230:	0800e205 	.word	0x0800e205
 800e234:	0800e289 	.word	0x0800e289
 800e238:	0800e205 	.word	0x0800e205
 800e23c:	0800e205 	.word	0x0800e205
 800e240:	0800e205 	.word	0x0800e205
 800e244:	0800e205 	.word	0x0800e205
 800e248:	0800e395 	.word	0x0800e395
 800e24c:	0800e2b9 	.word	0x0800e2b9
 800e250:	0800e377 	.word	0x0800e377
 800e254:	0800e205 	.word	0x0800e205
 800e258:	0800e205 	.word	0x0800e205
 800e25c:	0800e3b7 	.word	0x0800e3b7
 800e260:	0800e205 	.word	0x0800e205
 800e264:	0800e2b9 	.word	0x0800e2b9
 800e268:	0800e205 	.word	0x0800e205
 800e26c:	0800e205 	.word	0x0800e205
 800e270:	0800e37f 	.word	0x0800e37f
 800e274:	682b      	ldr	r3, [r5, #0]
 800e276:	1d1a      	adds	r2, r3, #4
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	602a      	str	r2, [r5, #0]
 800e27c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e280:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e284:	2301      	movs	r3, #1
 800e286:	e0a3      	b.n	800e3d0 <_printf_i+0x1f4>
 800e288:	6820      	ldr	r0, [r4, #0]
 800e28a:	6829      	ldr	r1, [r5, #0]
 800e28c:	0606      	lsls	r6, r0, #24
 800e28e:	f101 0304 	add.w	r3, r1, #4
 800e292:	d50a      	bpl.n	800e2aa <_printf_i+0xce>
 800e294:	680e      	ldr	r6, [r1, #0]
 800e296:	602b      	str	r3, [r5, #0]
 800e298:	2e00      	cmp	r6, #0
 800e29a:	da03      	bge.n	800e2a4 <_printf_i+0xc8>
 800e29c:	232d      	movs	r3, #45	; 0x2d
 800e29e:	4276      	negs	r6, r6
 800e2a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e2a4:	485e      	ldr	r0, [pc, #376]	; (800e420 <_printf_i+0x244>)
 800e2a6:	230a      	movs	r3, #10
 800e2a8:	e019      	b.n	800e2de <_printf_i+0x102>
 800e2aa:	680e      	ldr	r6, [r1, #0]
 800e2ac:	602b      	str	r3, [r5, #0]
 800e2ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e2b2:	bf18      	it	ne
 800e2b4:	b236      	sxthne	r6, r6
 800e2b6:	e7ef      	b.n	800e298 <_printf_i+0xbc>
 800e2b8:	682b      	ldr	r3, [r5, #0]
 800e2ba:	6820      	ldr	r0, [r4, #0]
 800e2bc:	1d19      	adds	r1, r3, #4
 800e2be:	6029      	str	r1, [r5, #0]
 800e2c0:	0601      	lsls	r1, r0, #24
 800e2c2:	d501      	bpl.n	800e2c8 <_printf_i+0xec>
 800e2c4:	681e      	ldr	r6, [r3, #0]
 800e2c6:	e002      	b.n	800e2ce <_printf_i+0xf2>
 800e2c8:	0646      	lsls	r6, r0, #25
 800e2ca:	d5fb      	bpl.n	800e2c4 <_printf_i+0xe8>
 800e2cc:	881e      	ldrh	r6, [r3, #0]
 800e2ce:	4854      	ldr	r0, [pc, #336]	; (800e420 <_printf_i+0x244>)
 800e2d0:	2f6f      	cmp	r7, #111	; 0x6f
 800e2d2:	bf0c      	ite	eq
 800e2d4:	2308      	moveq	r3, #8
 800e2d6:	230a      	movne	r3, #10
 800e2d8:	2100      	movs	r1, #0
 800e2da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e2de:	6865      	ldr	r5, [r4, #4]
 800e2e0:	60a5      	str	r5, [r4, #8]
 800e2e2:	2d00      	cmp	r5, #0
 800e2e4:	bfa2      	ittt	ge
 800e2e6:	6821      	ldrge	r1, [r4, #0]
 800e2e8:	f021 0104 	bicge.w	r1, r1, #4
 800e2ec:	6021      	strge	r1, [r4, #0]
 800e2ee:	b90e      	cbnz	r6, 800e2f4 <_printf_i+0x118>
 800e2f0:	2d00      	cmp	r5, #0
 800e2f2:	d04d      	beq.n	800e390 <_printf_i+0x1b4>
 800e2f4:	4615      	mov	r5, r2
 800e2f6:	fbb6 f1f3 	udiv	r1, r6, r3
 800e2fa:	fb03 6711 	mls	r7, r3, r1, r6
 800e2fe:	5dc7      	ldrb	r7, [r0, r7]
 800e300:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e304:	4637      	mov	r7, r6
 800e306:	42bb      	cmp	r3, r7
 800e308:	460e      	mov	r6, r1
 800e30a:	d9f4      	bls.n	800e2f6 <_printf_i+0x11a>
 800e30c:	2b08      	cmp	r3, #8
 800e30e:	d10b      	bne.n	800e328 <_printf_i+0x14c>
 800e310:	6823      	ldr	r3, [r4, #0]
 800e312:	07de      	lsls	r6, r3, #31
 800e314:	d508      	bpl.n	800e328 <_printf_i+0x14c>
 800e316:	6923      	ldr	r3, [r4, #16]
 800e318:	6861      	ldr	r1, [r4, #4]
 800e31a:	4299      	cmp	r1, r3
 800e31c:	bfde      	ittt	le
 800e31e:	2330      	movle	r3, #48	; 0x30
 800e320:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e324:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e328:	1b52      	subs	r2, r2, r5
 800e32a:	6122      	str	r2, [r4, #16]
 800e32c:	f8cd a000 	str.w	sl, [sp]
 800e330:	464b      	mov	r3, r9
 800e332:	aa03      	add	r2, sp, #12
 800e334:	4621      	mov	r1, r4
 800e336:	4640      	mov	r0, r8
 800e338:	f7ff fee2 	bl	800e100 <_printf_common>
 800e33c:	3001      	adds	r0, #1
 800e33e:	d14c      	bne.n	800e3da <_printf_i+0x1fe>
 800e340:	f04f 30ff 	mov.w	r0, #4294967295
 800e344:	b004      	add	sp, #16
 800e346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e34a:	4835      	ldr	r0, [pc, #212]	; (800e420 <_printf_i+0x244>)
 800e34c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e350:	6829      	ldr	r1, [r5, #0]
 800e352:	6823      	ldr	r3, [r4, #0]
 800e354:	f851 6b04 	ldr.w	r6, [r1], #4
 800e358:	6029      	str	r1, [r5, #0]
 800e35a:	061d      	lsls	r5, r3, #24
 800e35c:	d514      	bpl.n	800e388 <_printf_i+0x1ac>
 800e35e:	07df      	lsls	r7, r3, #31
 800e360:	bf44      	itt	mi
 800e362:	f043 0320 	orrmi.w	r3, r3, #32
 800e366:	6023      	strmi	r3, [r4, #0]
 800e368:	b91e      	cbnz	r6, 800e372 <_printf_i+0x196>
 800e36a:	6823      	ldr	r3, [r4, #0]
 800e36c:	f023 0320 	bic.w	r3, r3, #32
 800e370:	6023      	str	r3, [r4, #0]
 800e372:	2310      	movs	r3, #16
 800e374:	e7b0      	b.n	800e2d8 <_printf_i+0xfc>
 800e376:	6823      	ldr	r3, [r4, #0]
 800e378:	f043 0320 	orr.w	r3, r3, #32
 800e37c:	6023      	str	r3, [r4, #0]
 800e37e:	2378      	movs	r3, #120	; 0x78
 800e380:	4828      	ldr	r0, [pc, #160]	; (800e424 <_printf_i+0x248>)
 800e382:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e386:	e7e3      	b.n	800e350 <_printf_i+0x174>
 800e388:	0659      	lsls	r1, r3, #25
 800e38a:	bf48      	it	mi
 800e38c:	b2b6      	uxthmi	r6, r6
 800e38e:	e7e6      	b.n	800e35e <_printf_i+0x182>
 800e390:	4615      	mov	r5, r2
 800e392:	e7bb      	b.n	800e30c <_printf_i+0x130>
 800e394:	682b      	ldr	r3, [r5, #0]
 800e396:	6826      	ldr	r6, [r4, #0]
 800e398:	6961      	ldr	r1, [r4, #20]
 800e39a:	1d18      	adds	r0, r3, #4
 800e39c:	6028      	str	r0, [r5, #0]
 800e39e:	0635      	lsls	r5, r6, #24
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	d501      	bpl.n	800e3a8 <_printf_i+0x1cc>
 800e3a4:	6019      	str	r1, [r3, #0]
 800e3a6:	e002      	b.n	800e3ae <_printf_i+0x1d2>
 800e3a8:	0670      	lsls	r0, r6, #25
 800e3aa:	d5fb      	bpl.n	800e3a4 <_printf_i+0x1c8>
 800e3ac:	8019      	strh	r1, [r3, #0]
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	6123      	str	r3, [r4, #16]
 800e3b2:	4615      	mov	r5, r2
 800e3b4:	e7ba      	b.n	800e32c <_printf_i+0x150>
 800e3b6:	682b      	ldr	r3, [r5, #0]
 800e3b8:	1d1a      	adds	r2, r3, #4
 800e3ba:	602a      	str	r2, [r5, #0]
 800e3bc:	681d      	ldr	r5, [r3, #0]
 800e3be:	6862      	ldr	r2, [r4, #4]
 800e3c0:	2100      	movs	r1, #0
 800e3c2:	4628      	mov	r0, r5
 800e3c4:	f7f1 ff34 	bl	8000230 <memchr>
 800e3c8:	b108      	cbz	r0, 800e3ce <_printf_i+0x1f2>
 800e3ca:	1b40      	subs	r0, r0, r5
 800e3cc:	6060      	str	r0, [r4, #4]
 800e3ce:	6863      	ldr	r3, [r4, #4]
 800e3d0:	6123      	str	r3, [r4, #16]
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e3d8:	e7a8      	b.n	800e32c <_printf_i+0x150>
 800e3da:	6923      	ldr	r3, [r4, #16]
 800e3dc:	462a      	mov	r2, r5
 800e3de:	4649      	mov	r1, r9
 800e3e0:	4640      	mov	r0, r8
 800e3e2:	47d0      	blx	sl
 800e3e4:	3001      	adds	r0, #1
 800e3e6:	d0ab      	beq.n	800e340 <_printf_i+0x164>
 800e3e8:	6823      	ldr	r3, [r4, #0]
 800e3ea:	079b      	lsls	r3, r3, #30
 800e3ec:	d413      	bmi.n	800e416 <_printf_i+0x23a>
 800e3ee:	68e0      	ldr	r0, [r4, #12]
 800e3f0:	9b03      	ldr	r3, [sp, #12]
 800e3f2:	4298      	cmp	r0, r3
 800e3f4:	bfb8      	it	lt
 800e3f6:	4618      	movlt	r0, r3
 800e3f8:	e7a4      	b.n	800e344 <_printf_i+0x168>
 800e3fa:	2301      	movs	r3, #1
 800e3fc:	4632      	mov	r2, r6
 800e3fe:	4649      	mov	r1, r9
 800e400:	4640      	mov	r0, r8
 800e402:	47d0      	blx	sl
 800e404:	3001      	adds	r0, #1
 800e406:	d09b      	beq.n	800e340 <_printf_i+0x164>
 800e408:	3501      	adds	r5, #1
 800e40a:	68e3      	ldr	r3, [r4, #12]
 800e40c:	9903      	ldr	r1, [sp, #12]
 800e40e:	1a5b      	subs	r3, r3, r1
 800e410:	42ab      	cmp	r3, r5
 800e412:	dcf2      	bgt.n	800e3fa <_printf_i+0x21e>
 800e414:	e7eb      	b.n	800e3ee <_printf_i+0x212>
 800e416:	2500      	movs	r5, #0
 800e418:	f104 0619 	add.w	r6, r4, #25
 800e41c:	e7f5      	b.n	800e40a <_printf_i+0x22e>
 800e41e:	bf00      	nop
 800e420:	08013d2e 	.word	0x08013d2e
 800e424:	08013d3f 	.word	0x08013d3f

0800e428 <_scanf_float>:
 800e428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e42c:	b087      	sub	sp, #28
 800e42e:	4617      	mov	r7, r2
 800e430:	9303      	str	r3, [sp, #12]
 800e432:	688b      	ldr	r3, [r1, #8]
 800e434:	1e5a      	subs	r2, r3, #1
 800e436:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e43a:	bf83      	ittte	hi
 800e43c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e440:	195b      	addhi	r3, r3, r5
 800e442:	9302      	strhi	r3, [sp, #8]
 800e444:	2300      	movls	r3, #0
 800e446:	bf86      	itte	hi
 800e448:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e44c:	608b      	strhi	r3, [r1, #8]
 800e44e:	9302      	strls	r3, [sp, #8]
 800e450:	680b      	ldr	r3, [r1, #0]
 800e452:	468b      	mov	fp, r1
 800e454:	2500      	movs	r5, #0
 800e456:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e45a:	f84b 3b1c 	str.w	r3, [fp], #28
 800e45e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e462:	4680      	mov	r8, r0
 800e464:	460c      	mov	r4, r1
 800e466:	465e      	mov	r6, fp
 800e468:	46aa      	mov	sl, r5
 800e46a:	46a9      	mov	r9, r5
 800e46c:	9501      	str	r5, [sp, #4]
 800e46e:	68a2      	ldr	r2, [r4, #8]
 800e470:	b152      	cbz	r2, 800e488 <_scanf_float+0x60>
 800e472:	683b      	ldr	r3, [r7, #0]
 800e474:	781b      	ldrb	r3, [r3, #0]
 800e476:	2b4e      	cmp	r3, #78	; 0x4e
 800e478:	d864      	bhi.n	800e544 <_scanf_float+0x11c>
 800e47a:	2b40      	cmp	r3, #64	; 0x40
 800e47c:	d83c      	bhi.n	800e4f8 <_scanf_float+0xd0>
 800e47e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800e482:	b2c8      	uxtb	r0, r1
 800e484:	280e      	cmp	r0, #14
 800e486:	d93a      	bls.n	800e4fe <_scanf_float+0xd6>
 800e488:	f1b9 0f00 	cmp.w	r9, #0
 800e48c:	d003      	beq.n	800e496 <_scanf_float+0x6e>
 800e48e:	6823      	ldr	r3, [r4, #0]
 800e490:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e494:	6023      	str	r3, [r4, #0]
 800e496:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e49a:	f1ba 0f01 	cmp.w	sl, #1
 800e49e:	f200 8113 	bhi.w	800e6c8 <_scanf_float+0x2a0>
 800e4a2:	455e      	cmp	r6, fp
 800e4a4:	f200 8105 	bhi.w	800e6b2 <_scanf_float+0x28a>
 800e4a8:	2501      	movs	r5, #1
 800e4aa:	4628      	mov	r0, r5
 800e4ac:	b007      	add	sp, #28
 800e4ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4b2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e4b6:	2a0d      	cmp	r2, #13
 800e4b8:	d8e6      	bhi.n	800e488 <_scanf_float+0x60>
 800e4ba:	a101      	add	r1, pc, #4	; (adr r1, 800e4c0 <_scanf_float+0x98>)
 800e4bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e4c0:	0800e5ff 	.word	0x0800e5ff
 800e4c4:	0800e489 	.word	0x0800e489
 800e4c8:	0800e489 	.word	0x0800e489
 800e4cc:	0800e489 	.word	0x0800e489
 800e4d0:	0800e65f 	.word	0x0800e65f
 800e4d4:	0800e637 	.word	0x0800e637
 800e4d8:	0800e489 	.word	0x0800e489
 800e4dc:	0800e489 	.word	0x0800e489
 800e4e0:	0800e60d 	.word	0x0800e60d
 800e4e4:	0800e489 	.word	0x0800e489
 800e4e8:	0800e489 	.word	0x0800e489
 800e4ec:	0800e489 	.word	0x0800e489
 800e4f0:	0800e489 	.word	0x0800e489
 800e4f4:	0800e5c5 	.word	0x0800e5c5
 800e4f8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800e4fc:	e7db      	b.n	800e4b6 <_scanf_float+0x8e>
 800e4fe:	290e      	cmp	r1, #14
 800e500:	d8c2      	bhi.n	800e488 <_scanf_float+0x60>
 800e502:	a001      	add	r0, pc, #4	; (adr r0, 800e508 <_scanf_float+0xe0>)
 800e504:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e508:	0800e5b7 	.word	0x0800e5b7
 800e50c:	0800e489 	.word	0x0800e489
 800e510:	0800e5b7 	.word	0x0800e5b7
 800e514:	0800e64b 	.word	0x0800e64b
 800e518:	0800e489 	.word	0x0800e489
 800e51c:	0800e565 	.word	0x0800e565
 800e520:	0800e5a1 	.word	0x0800e5a1
 800e524:	0800e5a1 	.word	0x0800e5a1
 800e528:	0800e5a1 	.word	0x0800e5a1
 800e52c:	0800e5a1 	.word	0x0800e5a1
 800e530:	0800e5a1 	.word	0x0800e5a1
 800e534:	0800e5a1 	.word	0x0800e5a1
 800e538:	0800e5a1 	.word	0x0800e5a1
 800e53c:	0800e5a1 	.word	0x0800e5a1
 800e540:	0800e5a1 	.word	0x0800e5a1
 800e544:	2b6e      	cmp	r3, #110	; 0x6e
 800e546:	d809      	bhi.n	800e55c <_scanf_float+0x134>
 800e548:	2b60      	cmp	r3, #96	; 0x60
 800e54a:	d8b2      	bhi.n	800e4b2 <_scanf_float+0x8a>
 800e54c:	2b54      	cmp	r3, #84	; 0x54
 800e54e:	d077      	beq.n	800e640 <_scanf_float+0x218>
 800e550:	2b59      	cmp	r3, #89	; 0x59
 800e552:	d199      	bne.n	800e488 <_scanf_float+0x60>
 800e554:	2d07      	cmp	r5, #7
 800e556:	d197      	bne.n	800e488 <_scanf_float+0x60>
 800e558:	2508      	movs	r5, #8
 800e55a:	e029      	b.n	800e5b0 <_scanf_float+0x188>
 800e55c:	2b74      	cmp	r3, #116	; 0x74
 800e55e:	d06f      	beq.n	800e640 <_scanf_float+0x218>
 800e560:	2b79      	cmp	r3, #121	; 0x79
 800e562:	e7f6      	b.n	800e552 <_scanf_float+0x12a>
 800e564:	6821      	ldr	r1, [r4, #0]
 800e566:	05c8      	lsls	r0, r1, #23
 800e568:	d51a      	bpl.n	800e5a0 <_scanf_float+0x178>
 800e56a:	9b02      	ldr	r3, [sp, #8]
 800e56c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e570:	6021      	str	r1, [r4, #0]
 800e572:	f109 0901 	add.w	r9, r9, #1
 800e576:	b11b      	cbz	r3, 800e580 <_scanf_float+0x158>
 800e578:	3b01      	subs	r3, #1
 800e57a:	3201      	adds	r2, #1
 800e57c:	9302      	str	r3, [sp, #8]
 800e57e:	60a2      	str	r2, [r4, #8]
 800e580:	68a3      	ldr	r3, [r4, #8]
 800e582:	3b01      	subs	r3, #1
 800e584:	60a3      	str	r3, [r4, #8]
 800e586:	6923      	ldr	r3, [r4, #16]
 800e588:	3301      	adds	r3, #1
 800e58a:	6123      	str	r3, [r4, #16]
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	3b01      	subs	r3, #1
 800e590:	2b00      	cmp	r3, #0
 800e592:	607b      	str	r3, [r7, #4]
 800e594:	f340 8084 	ble.w	800e6a0 <_scanf_float+0x278>
 800e598:	683b      	ldr	r3, [r7, #0]
 800e59a:	3301      	adds	r3, #1
 800e59c:	603b      	str	r3, [r7, #0]
 800e59e:	e766      	b.n	800e46e <_scanf_float+0x46>
 800e5a0:	eb1a 0f05 	cmn.w	sl, r5
 800e5a4:	f47f af70 	bne.w	800e488 <_scanf_float+0x60>
 800e5a8:	6822      	ldr	r2, [r4, #0]
 800e5aa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800e5ae:	6022      	str	r2, [r4, #0]
 800e5b0:	f806 3b01 	strb.w	r3, [r6], #1
 800e5b4:	e7e4      	b.n	800e580 <_scanf_float+0x158>
 800e5b6:	6822      	ldr	r2, [r4, #0]
 800e5b8:	0610      	lsls	r0, r2, #24
 800e5ba:	f57f af65 	bpl.w	800e488 <_scanf_float+0x60>
 800e5be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e5c2:	e7f4      	b.n	800e5ae <_scanf_float+0x186>
 800e5c4:	f1ba 0f00 	cmp.w	sl, #0
 800e5c8:	d10e      	bne.n	800e5e8 <_scanf_float+0x1c0>
 800e5ca:	f1b9 0f00 	cmp.w	r9, #0
 800e5ce:	d10e      	bne.n	800e5ee <_scanf_float+0x1c6>
 800e5d0:	6822      	ldr	r2, [r4, #0]
 800e5d2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e5d6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e5da:	d108      	bne.n	800e5ee <_scanf_float+0x1c6>
 800e5dc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e5e0:	6022      	str	r2, [r4, #0]
 800e5e2:	f04f 0a01 	mov.w	sl, #1
 800e5e6:	e7e3      	b.n	800e5b0 <_scanf_float+0x188>
 800e5e8:	f1ba 0f02 	cmp.w	sl, #2
 800e5ec:	d055      	beq.n	800e69a <_scanf_float+0x272>
 800e5ee:	2d01      	cmp	r5, #1
 800e5f0:	d002      	beq.n	800e5f8 <_scanf_float+0x1d0>
 800e5f2:	2d04      	cmp	r5, #4
 800e5f4:	f47f af48 	bne.w	800e488 <_scanf_float+0x60>
 800e5f8:	3501      	adds	r5, #1
 800e5fa:	b2ed      	uxtb	r5, r5
 800e5fc:	e7d8      	b.n	800e5b0 <_scanf_float+0x188>
 800e5fe:	f1ba 0f01 	cmp.w	sl, #1
 800e602:	f47f af41 	bne.w	800e488 <_scanf_float+0x60>
 800e606:	f04f 0a02 	mov.w	sl, #2
 800e60a:	e7d1      	b.n	800e5b0 <_scanf_float+0x188>
 800e60c:	b97d      	cbnz	r5, 800e62e <_scanf_float+0x206>
 800e60e:	f1b9 0f00 	cmp.w	r9, #0
 800e612:	f47f af3c 	bne.w	800e48e <_scanf_float+0x66>
 800e616:	6822      	ldr	r2, [r4, #0]
 800e618:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e61c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e620:	f47f af39 	bne.w	800e496 <_scanf_float+0x6e>
 800e624:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e628:	6022      	str	r2, [r4, #0]
 800e62a:	2501      	movs	r5, #1
 800e62c:	e7c0      	b.n	800e5b0 <_scanf_float+0x188>
 800e62e:	2d03      	cmp	r5, #3
 800e630:	d0e2      	beq.n	800e5f8 <_scanf_float+0x1d0>
 800e632:	2d05      	cmp	r5, #5
 800e634:	e7de      	b.n	800e5f4 <_scanf_float+0x1cc>
 800e636:	2d02      	cmp	r5, #2
 800e638:	f47f af26 	bne.w	800e488 <_scanf_float+0x60>
 800e63c:	2503      	movs	r5, #3
 800e63e:	e7b7      	b.n	800e5b0 <_scanf_float+0x188>
 800e640:	2d06      	cmp	r5, #6
 800e642:	f47f af21 	bne.w	800e488 <_scanf_float+0x60>
 800e646:	2507      	movs	r5, #7
 800e648:	e7b2      	b.n	800e5b0 <_scanf_float+0x188>
 800e64a:	6822      	ldr	r2, [r4, #0]
 800e64c:	0591      	lsls	r1, r2, #22
 800e64e:	f57f af1b 	bpl.w	800e488 <_scanf_float+0x60>
 800e652:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e656:	6022      	str	r2, [r4, #0]
 800e658:	f8cd 9004 	str.w	r9, [sp, #4]
 800e65c:	e7a8      	b.n	800e5b0 <_scanf_float+0x188>
 800e65e:	6822      	ldr	r2, [r4, #0]
 800e660:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e664:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e668:	d006      	beq.n	800e678 <_scanf_float+0x250>
 800e66a:	0550      	lsls	r0, r2, #21
 800e66c:	f57f af0c 	bpl.w	800e488 <_scanf_float+0x60>
 800e670:	f1b9 0f00 	cmp.w	r9, #0
 800e674:	f43f af0f 	beq.w	800e496 <_scanf_float+0x6e>
 800e678:	0591      	lsls	r1, r2, #22
 800e67a:	bf58      	it	pl
 800e67c:	9901      	ldrpl	r1, [sp, #4]
 800e67e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e682:	bf58      	it	pl
 800e684:	eba9 0101 	subpl.w	r1, r9, r1
 800e688:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e68c:	bf58      	it	pl
 800e68e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e692:	6022      	str	r2, [r4, #0]
 800e694:	f04f 0900 	mov.w	r9, #0
 800e698:	e78a      	b.n	800e5b0 <_scanf_float+0x188>
 800e69a:	f04f 0a03 	mov.w	sl, #3
 800e69e:	e787      	b.n	800e5b0 <_scanf_float+0x188>
 800e6a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e6a4:	4639      	mov	r1, r7
 800e6a6:	4640      	mov	r0, r8
 800e6a8:	4798      	blx	r3
 800e6aa:	2800      	cmp	r0, #0
 800e6ac:	f43f aedf 	beq.w	800e46e <_scanf_float+0x46>
 800e6b0:	e6ea      	b.n	800e488 <_scanf_float+0x60>
 800e6b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e6b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e6ba:	463a      	mov	r2, r7
 800e6bc:	4640      	mov	r0, r8
 800e6be:	4798      	blx	r3
 800e6c0:	6923      	ldr	r3, [r4, #16]
 800e6c2:	3b01      	subs	r3, #1
 800e6c4:	6123      	str	r3, [r4, #16]
 800e6c6:	e6ec      	b.n	800e4a2 <_scanf_float+0x7a>
 800e6c8:	1e6b      	subs	r3, r5, #1
 800e6ca:	2b06      	cmp	r3, #6
 800e6cc:	d825      	bhi.n	800e71a <_scanf_float+0x2f2>
 800e6ce:	2d02      	cmp	r5, #2
 800e6d0:	d836      	bhi.n	800e740 <_scanf_float+0x318>
 800e6d2:	455e      	cmp	r6, fp
 800e6d4:	f67f aee8 	bls.w	800e4a8 <_scanf_float+0x80>
 800e6d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e6dc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e6e0:	463a      	mov	r2, r7
 800e6e2:	4640      	mov	r0, r8
 800e6e4:	4798      	blx	r3
 800e6e6:	6923      	ldr	r3, [r4, #16]
 800e6e8:	3b01      	subs	r3, #1
 800e6ea:	6123      	str	r3, [r4, #16]
 800e6ec:	e7f1      	b.n	800e6d2 <_scanf_float+0x2aa>
 800e6ee:	9802      	ldr	r0, [sp, #8]
 800e6f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e6f4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800e6f8:	9002      	str	r0, [sp, #8]
 800e6fa:	463a      	mov	r2, r7
 800e6fc:	4640      	mov	r0, r8
 800e6fe:	4798      	blx	r3
 800e700:	6923      	ldr	r3, [r4, #16]
 800e702:	3b01      	subs	r3, #1
 800e704:	6123      	str	r3, [r4, #16]
 800e706:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e70a:	fa5f fa8a 	uxtb.w	sl, sl
 800e70e:	f1ba 0f02 	cmp.w	sl, #2
 800e712:	d1ec      	bne.n	800e6ee <_scanf_float+0x2c6>
 800e714:	3d03      	subs	r5, #3
 800e716:	b2ed      	uxtb	r5, r5
 800e718:	1b76      	subs	r6, r6, r5
 800e71a:	6823      	ldr	r3, [r4, #0]
 800e71c:	05da      	lsls	r2, r3, #23
 800e71e:	d52f      	bpl.n	800e780 <_scanf_float+0x358>
 800e720:	055b      	lsls	r3, r3, #21
 800e722:	d510      	bpl.n	800e746 <_scanf_float+0x31e>
 800e724:	455e      	cmp	r6, fp
 800e726:	f67f aebf 	bls.w	800e4a8 <_scanf_float+0x80>
 800e72a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e72e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e732:	463a      	mov	r2, r7
 800e734:	4640      	mov	r0, r8
 800e736:	4798      	blx	r3
 800e738:	6923      	ldr	r3, [r4, #16]
 800e73a:	3b01      	subs	r3, #1
 800e73c:	6123      	str	r3, [r4, #16]
 800e73e:	e7f1      	b.n	800e724 <_scanf_float+0x2fc>
 800e740:	46aa      	mov	sl, r5
 800e742:	9602      	str	r6, [sp, #8]
 800e744:	e7df      	b.n	800e706 <_scanf_float+0x2de>
 800e746:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e74a:	6923      	ldr	r3, [r4, #16]
 800e74c:	2965      	cmp	r1, #101	; 0x65
 800e74e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e752:	f106 35ff 	add.w	r5, r6, #4294967295
 800e756:	6123      	str	r3, [r4, #16]
 800e758:	d00c      	beq.n	800e774 <_scanf_float+0x34c>
 800e75a:	2945      	cmp	r1, #69	; 0x45
 800e75c:	d00a      	beq.n	800e774 <_scanf_float+0x34c>
 800e75e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e762:	463a      	mov	r2, r7
 800e764:	4640      	mov	r0, r8
 800e766:	4798      	blx	r3
 800e768:	6923      	ldr	r3, [r4, #16]
 800e76a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e76e:	3b01      	subs	r3, #1
 800e770:	1eb5      	subs	r5, r6, #2
 800e772:	6123      	str	r3, [r4, #16]
 800e774:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e778:	463a      	mov	r2, r7
 800e77a:	4640      	mov	r0, r8
 800e77c:	4798      	blx	r3
 800e77e:	462e      	mov	r6, r5
 800e780:	6825      	ldr	r5, [r4, #0]
 800e782:	f015 0510 	ands.w	r5, r5, #16
 800e786:	d159      	bne.n	800e83c <_scanf_float+0x414>
 800e788:	7035      	strb	r5, [r6, #0]
 800e78a:	6823      	ldr	r3, [r4, #0]
 800e78c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e794:	d11b      	bne.n	800e7ce <_scanf_float+0x3a6>
 800e796:	9b01      	ldr	r3, [sp, #4]
 800e798:	454b      	cmp	r3, r9
 800e79a:	eba3 0209 	sub.w	r2, r3, r9
 800e79e:	d123      	bne.n	800e7e8 <_scanf_float+0x3c0>
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	4659      	mov	r1, fp
 800e7a4:	4640      	mov	r0, r8
 800e7a6:	f000 ff25 	bl	800f5f4 <_strtod_r>
 800e7aa:	6822      	ldr	r2, [r4, #0]
 800e7ac:	9b03      	ldr	r3, [sp, #12]
 800e7ae:	f012 0f02 	tst.w	r2, #2
 800e7b2:	ec57 6b10 	vmov	r6, r7, d0
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	d021      	beq.n	800e7fe <_scanf_float+0x3d6>
 800e7ba:	9903      	ldr	r1, [sp, #12]
 800e7bc:	1d1a      	adds	r2, r3, #4
 800e7be:	600a      	str	r2, [r1, #0]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	e9c3 6700 	strd	r6, r7, [r3]
 800e7c6:	68e3      	ldr	r3, [r4, #12]
 800e7c8:	3301      	adds	r3, #1
 800e7ca:	60e3      	str	r3, [r4, #12]
 800e7cc:	e66d      	b.n	800e4aa <_scanf_float+0x82>
 800e7ce:	9b04      	ldr	r3, [sp, #16]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d0e5      	beq.n	800e7a0 <_scanf_float+0x378>
 800e7d4:	9905      	ldr	r1, [sp, #20]
 800e7d6:	230a      	movs	r3, #10
 800e7d8:	462a      	mov	r2, r5
 800e7da:	3101      	adds	r1, #1
 800e7dc:	4640      	mov	r0, r8
 800e7de:	f000 ff9d 	bl	800f71c <_strtol_r>
 800e7e2:	9b04      	ldr	r3, [sp, #16]
 800e7e4:	9e05      	ldr	r6, [sp, #20]
 800e7e6:	1ac2      	subs	r2, r0, r3
 800e7e8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e7ec:	429e      	cmp	r6, r3
 800e7ee:	bf28      	it	cs
 800e7f0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800e7f4:	4912      	ldr	r1, [pc, #72]	; (800e840 <_scanf_float+0x418>)
 800e7f6:	4630      	mov	r0, r6
 800e7f8:	f000 f8ba 	bl	800e970 <siprintf>
 800e7fc:	e7d0      	b.n	800e7a0 <_scanf_float+0x378>
 800e7fe:	9903      	ldr	r1, [sp, #12]
 800e800:	f012 0f04 	tst.w	r2, #4
 800e804:	f103 0204 	add.w	r2, r3, #4
 800e808:	600a      	str	r2, [r1, #0]
 800e80a:	d1d9      	bne.n	800e7c0 <_scanf_float+0x398>
 800e80c:	f8d3 8000 	ldr.w	r8, [r3]
 800e810:	ee10 2a10 	vmov	r2, s0
 800e814:	ee10 0a10 	vmov	r0, s0
 800e818:	463b      	mov	r3, r7
 800e81a:	4639      	mov	r1, r7
 800e81c:	f7f2 f9ae 	bl	8000b7c <__aeabi_dcmpun>
 800e820:	b128      	cbz	r0, 800e82e <_scanf_float+0x406>
 800e822:	4808      	ldr	r0, [pc, #32]	; (800e844 <_scanf_float+0x41c>)
 800e824:	f000 f89e 	bl	800e964 <nanf>
 800e828:	ed88 0a00 	vstr	s0, [r8]
 800e82c:	e7cb      	b.n	800e7c6 <_scanf_float+0x39e>
 800e82e:	4630      	mov	r0, r6
 800e830:	4639      	mov	r1, r7
 800e832:	f7f2 fa01 	bl	8000c38 <__aeabi_d2f>
 800e836:	f8c8 0000 	str.w	r0, [r8]
 800e83a:	e7c4      	b.n	800e7c6 <_scanf_float+0x39e>
 800e83c:	2500      	movs	r5, #0
 800e83e:	e634      	b.n	800e4aa <_scanf_float+0x82>
 800e840:	08013d50 	.word	0x08013d50
 800e844:	080141c0 	.word	0x080141c0

0800e848 <iprintf>:
 800e848:	b40f      	push	{r0, r1, r2, r3}
 800e84a:	4b0a      	ldr	r3, [pc, #40]	; (800e874 <iprintf+0x2c>)
 800e84c:	b513      	push	{r0, r1, r4, lr}
 800e84e:	681c      	ldr	r4, [r3, #0]
 800e850:	b124      	cbz	r4, 800e85c <iprintf+0x14>
 800e852:	69a3      	ldr	r3, [r4, #24]
 800e854:	b913      	cbnz	r3, 800e85c <iprintf+0x14>
 800e856:	4620      	mov	r0, r4
 800e858:	f001 ffc2 	bl	80107e0 <__sinit>
 800e85c:	ab05      	add	r3, sp, #20
 800e85e:	9a04      	ldr	r2, [sp, #16]
 800e860:	68a1      	ldr	r1, [r4, #8]
 800e862:	9301      	str	r3, [sp, #4]
 800e864:	4620      	mov	r0, r4
 800e866:	f003 fb8b 	bl	8011f80 <_vfiprintf_r>
 800e86a:	b002      	add	sp, #8
 800e86c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e870:	b004      	add	sp, #16
 800e872:	4770      	bx	lr
 800e874:	2000002c 	.word	0x2000002c

0800e878 <_puts_r>:
 800e878:	b570      	push	{r4, r5, r6, lr}
 800e87a:	460e      	mov	r6, r1
 800e87c:	4605      	mov	r5, r0
 800e87e:	b118      	cbz	r0, 800e888 <_puts_r+0x10>
 800e880:	6983      	ldr	r3, [r0, #24]
 800e882:	b90b      	cbnz	r3, 800e888 <_puts_r+0x10>
 800e884:	f001 ffac 	bl	80107e0 <__sinit>
 800e888:	69ab      	ldr	r3, [r5, #24]
 800e88a:	68ac      	ldr	r4, [r5, #8]
 800e88c:	b913      	cbnz	r3, 800e894 <_puts_r+0x1c>
 800e88e:	4628      	mov	r0, r5
 800e890:	f001 ffa6 	bl	80107e0 <__sinit>
 800e894:	4b2c      	ldr	r3, [pc, #176]	; (800e948 <_puts_r+0xd0>)
 800e896:	429c      	cmp	r4, r3
 800e898:	d120      	bne.n	800e8dc <_puts_r+0x64>
 800e89a:	686c      	ldr	r4, [r5, #4]
 800e89c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e89e:	07db      	lsls	r3, r3, #31
 800e8a0:	d405      	bmi.n	800e8ae <_puts_r+0x36>
 800e8a2:	89a3      	ldrh	r3, [r4, #12]
 800e8a4:	0598      	lsls	r0, r3, #22
 800e8a6:	d402      	bmi.n	800e8ae <_puts_r+0x36>
 800e8a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e8aa:	f002 fbaa 	bl	8011002 <__retarget_lock_acquire_recursive>
 800e8ae:	89a3      	ldrh	r3, [r4, #12]
 800e8b0:	0719      	lsls	r1, r3, #28
 800e8b2:	d51d      	bpl.n	800e8f0 <_puts_r+0x78>
 800e8b4:	6923      	ldr	r3, [r4, #16]
 800e8b6:	b1db      	cbz	r3, 800e8f0 <_puts_r+0x78>
 800e8b8:	3e01      	subs	r6, #1
 800e8ba:	68a3      	ldr	r3, [r4, #8]
 800e8bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e8c0:	3b01      	subs	r3, #1
 800e8c2:	60a3      	str	r3, [r4, #8]
 800e8c4:	bb39      	cbnz	r1, 800e916 <_puts_r+0x9e>
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	da38      	bge.n	800e93c <_puts_r+0xc4>
 800e8ca:	4622      	mov	r2, r4
 800e8cc:	210a      	movs	r1, #10
 800e8ce:	4628      	mov	r0, r5
 800e8d0:	f000 ff30 	bl	800f734 <__swbuf_r>
 800e8d4:	3001      	adds	r0, #1
 800e8d6:	d011      	beq.n	800e8fc <_puts_r+0x84>
 800e8d8:	250a      	movs	r5, #10
 800e8da:	e011      	b.n	800e900 <_puts_r+0x88>
 800e8dc:	4b1b      	ldr	r3, [pc, #108]	; (800e94c <_puts_r+0xd4>)
 800e8de:	429c      	cmp	r4, r3
 800e8e0:	d101      	bne.n	800e8e6 <_puts_r+0x6e>
 800e8e2:	68ac      	ldr	r4, [r5, #8]
 800e8e4:	e7da      	b.n	800e89c <_puts_r+0x24>
 800e8e6:	4b1a      	ldr	r3, [pc, #104]	; (800e950 <_puts_r+0xd8>)
 800e8e8:	429c      	cmp	r4, r3
 800e8ea:	bf08      	it	eq
 800e8ec:	68ec      	ldreq	r4, [r5, #12]
 800e8ee:	e7d5      	b.n	800e89c <_puts_r+0x24>
 800e8f0:	4621      	mov	r1, r4
 800e8f2:	4628      	mov	r0, r5
 800e8f4:	f000 ff70 	bl	800f7d8 <__swsetup_r>
 800e8f8:	2800      	cmp	r0, #0
 800e8fa:	d0dd      	beq.n	800e8b8 <_puts_r+0x40>
 800e8fc:	f04f 35ff 	mov.w	r5, #4294967295
 800e900:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e902:	07da      	lsls	r2, r3, #31
 800e904:	d405      	bmi.n	800e912 <_puts_r+0x9a>
 800e906:	89a3      	ldrh	r3, [r4, #12]
 800e908:	059b      	lsls	r3, r3, #22
 800e90a:	d402      	bmi.n	800e912 <_puts_r+0x9a>
 800e90c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e90e:	f002 fb79 	bl	8011004 <__retarget_lock_release_recursive>
 800e912:	4628      	mov	r0, r5
 800e914:	bd70      	pop	{r4, r5, r6, pc}
 800e916:	2b00      	cmp	r3, #0
 800e918:	da04      	bge.n	800e924 <_puts_r+0xac>
 800e91a:	69a2      	ldr	r2, [r4, #24]
 800e91c:	429a      	cmp	r2, r3
 800e91e:	dc06      	bgt.n	800e92e <_puts_r+0xb6>
 800e920:	290a      	cmp	r1, #10
 800e922:	d004      	beq.n	800e92e <_puts_r+0xb6>
 800e924:	6823      	ldr	r3, [r4, #0]
 800e926:	1c5a      	adds	r2, r3, #1
 800e928:	6022      	str	r2, [r4, #0]
 800e92a:	7019      	strb	r1, [r3, #0]
 800e92c:	e7c5      	b.n	800e8ba <_puts_r+0x42>
 800e92e:	4622      	mov	r2, r4
 800e930:	4628      	mov	r0, r5
 800e932:	f000 feff 	bl	800f734 <__swbuf_r>
 800e936:	3001      	adds	r0, #1
 800e938:	d1bf      	bne.n	800e8ba <_puts_r+0x42>
 800e93a:	e7df      	b.n	800e8fc <_puts_r+0x84>
 800e93c:	6823      	ldr	r3, [r4, #0]
 800e93e:	250a      	movs	r5, #10
 800e940:	1c5a      	adds	r2, r3, #1
 800e942:	6022      	str	r2, [r4, #0]
 800e944:	701d      	strb	r5, [r3, #0]
 800e946:	e7db      	b.n	800e900 <_puts_r+0x88>
 800e948:	08013f5c 	.word	0x08013f5c
 800e94c:	08013f7c 	.word	0x08013f7c
 800e950:	08013f3c 	.word	0x08013f3c

0800e954 <puts>:
 800e954:	4b02      	ldr	r3, [pc, #8]	; (800e960 <puts+0xc>)
 800e956:	4601      	mov	r1, r0
 800e958:	6818      	ldr	r0, [r3, #0]
 800e95a:	f7ff bf8d 	b.w	800e878 <_puts_r>
 800e95e:	bf00      	nop
 800e960:	2000002c 	.word	0x2000002c

0800e964 <nanf>:
 800e964:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e96c <nanf+0x8>
 800e968:	4770      	bx	lr
 800e96a:	bf00      	nop
 800e96c:	7fc00000 	.word	0x7fc00000

0800e970 <siprintf>:
 800e970:	b40e      	push	{r1, r2, r3}
 800e972:	b500      	push	{lr}
 800e974:	b09c      	sub	sp, #112	; 0x70
 800e976:	ab1d      	add	r3, sp, #116	; 0x74
 800e978:	9002      	str	r0, [sp, #8]
 800e97a:	9006      	str	r0, [sp, #24]
 800e97c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e980:	4809      	ldr	r0, [pc, #36]	; (800e9a8 <siprintf+0x38>)
 800e982:	9107      	str	r1, [sp, #28]
 800e984:	9104      	str	r1, [sp, #16]
 800e986:	4909      	ldr	r1, [pc, #36]	; (800e9ac <siprintf+0x3c>)
 800e988:	f853 2b04 	ldr.w	r2, [r3], #4
 800e98c:	9105      	str	r1, [sp, #20]
 800e98e:	6800      	ldr	r0, [r0, #0]
 800e990:	9301      	str	r3, [sp, #4]
 800e992:	a902      	add	r1, sp, #8
 800e994:	f003 f9ca 	bl	8011d2c <_svfiprintf_r>
 800e998:	9b02      	ldr	r3, [sp, #8]
 800e99a:	2200      	movs	r2, #0
 800e99c:	701a      	strb	r2, [r3, #0]
 800e99e:	b01c      	add	sp, #112	; 0x70
 800e9a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e9a4:	b003      	add	sp, #12
 800e9a6:	4770      	bx	lr
 800e9a8:	2000002c 	.word	0x2000002c
 800e9ac:	ffff0208 	.word	0xffff0208

0800e9b0 <sulp>:
 800e9b0:	b570      	push	{r4, r5, r6, lr}
 800e9b2:	4604      	mov	r4, r0
 800e9b4:	460d      	mov	r5, r1
 800e9b6:	ec45 4b10 	vmov	d0, r4, r5
 800e9ba:	4616      	mov	r6, r2
 800e9bc:	f002 ff14 	bl	80117e8 <__ulp>
 800e9c0:	ec51 0b10 	vmov	r0, r1, d0
 800e9c4:	b17e      	cbz	r6, 800e9e6 <sulp+0x36>
 800e9c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e9ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	dd09      	ble.n	800e9e6 <sulp+0x36>
 800e9d2:	051b      	lsls	r3, r3, #20
 800e9d4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e9d8:	2400      	movs	r4, #0
 800e9da:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e9de:	4622      	mov	r2, r4
 800e9e0:	462b      	mov	r3, r5
 800e9e2:	f7f1 fe31 	bl	8000648 <__aeabi_dmul>
 800e9e6:	bd70      	pop	{r4, r5, r6, pc}

0800e9e8 <_strtod_l>:
 800e9e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9ec:	ed2d 8b02 	vpush	{d8}
 800e9f0:	b09d      	sub	sp, #116	; 0x74
 800e9f2:	461f      	mov	r7, r3
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	9318      	str	r3, [sp, #96]	; 0x60
 800e9f8:	4ba2      	ldr	r3, [pc, #648]	; (800ec84 <_strtod_l+0x29c>)
 800e9fa:	9213      	str	r2, [sp, #76]	; 0x4c
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	9305      	str	r3, [sp, #20]
 800ea00:	4604      	mov	r4, r0
 800ea02:	4618      	mov	r0, r3
 800ea04:	4688      	mov	r8, r1
 800ea06:	f7f1 fc0b 	bl	8000220 <strlen>
 800ea0a:	f04f 0a00 	mov.w	sl, #0
 800ea0e:	4605      	mov	r5, r0
 800ea10:	f04f 0b00 	mov.w	fp, #0
 800ea14:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ea18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ea1a:	781a      	ldrb	r2, [r3, #0]
 800ea1c:	2a2b      	cmp	r2, #43	; 0x2b
 800ea1e:	d04e      	beq.n	800eabe <_strtod_l+0xd6>
 800ea20:	d83b      	bhi.n	800ea9a <_strtod_l+0xb2>
 800ea22:	2a0d      	cmp	r2, #13
 800ea24:	d834      	bhi.n	800ea90 <_strtod_l+0xa8>
 800ea26:	2a08      	cmp	r2, #8
 800ea28:	d834      	bhi.n	800ea94 <_strtod_l+0xac>
 800ea2a:	2a00      	cmp	r2, #0
 800ea2c:	d03e      	beq.n	800eaac <_strtod_l+0xc4>
 800ea2e:	2300      	movs	r3, #0
 800ea30:	930a      	str	r3, [sp, #40]	; 0x28
 800ea32:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ea34:	7833      	ldrb	r3, [r6, #0]
 800ea36:	2b30      	cmp	r3, #48	; 0x30
 800ea38:	f040 80b0 	bne.w	800eb9c <_strtod_l+0x1b4>
 800ea3c:	7873      	ldrb	r3, [r6, #1]
 800ea3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ea42:	2b58      	cmp	r3, #88	; 0x58
 800ea44:	d168      	bne.n	800eb18 <_strtod_l+0x130>
 800ea46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea48:	9301      	str	r3, [sp, #4]
 800ea4a:	ab18      	add	r3, sp, #96	; 0x60
 800ea4c:	9702      	str	r7, [sp, #8]
 800ea4e:	9300      	str	r3, [sp, #0]
 800ea50:	4a8d      	ldr	r2, [pc, #564]	; (800ec88 <_strtod_l+0x2a0>)
 800ea52:	ab19      	add	r3, sp, #100	; 0x64
 800ea54:	a917      	add	r1, sp, #92	; 0x5c
 800ea56:	4620      	mov	r0, r4
 800ea58:	f001 ffc6 	bl	80109e8 <__gethex>
 800ea5c:	f010 0707 	ands.w	r7, r0, #7
 800ea60:	4605      	mov	r5, r0
 800ea62:	d005      	beq.n	800ea70 <_strtod_l+0x88>
 800ea64:	2f06      	cmp	r7, #6
 800ea66:	d12c      	bne.n	800eac2 <_strtod_l+0xda>
 800ea68:	3601      	adds	r6, #1
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	9617      	str	r6, [sp, #92]	; 0x5c
 800ea6e:	930a      	str	r3, [sp, #40]	; 0x28
 800ea70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	f040 8590 	bne.w	800f598 <_strtod_l+0xbb0>
 800ea78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea7a:	b1eb      	cbz	r3, 800eab8 <_strtod_l+0xd0>
 800ea7c:	4652      	mov	r2, sl
 800ea7e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ea82:	ec43 2b10 	vmov	d0, r2, r3
 800ea86:	b01d      	add	sp, #116	; 0x74
 800ea88:	ecbd 8b02 	vpop	{d8}
 800ea8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea90:	2a20      	cmp	r2, #32
 800ea92:	d1cc      	bne.n	800ea2e <_strtod_l+0x46>
 800ea94:	3301      	adds	r3, #1
 800ea96:	9317      	str	r3, [sp, #92]	; 0x5c
 800ea98:	e7be      	b.n	800ea18 <_strtod_l+0x30>
 800ea9a:	2a2d      	cmp	r2, #45	; 0x2d
 800ea9c:	d1c7      	bne.n	800ea2e <_strtod_l+0x46>
 800ea9e:	2201      	movs	r2, #1
 800eaa0:	920a      	str	r2, [sp, #40]	; 0x28
 800eaa2:	1c5a      	adds	r2, r3, #1
 800eaa4:	9217      	str	r2, [sp, #92]	; 0x5c
 800eaa6:	785b      	ldrb	r3, [r3, #1]
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d1c2      	bne.n	800ea32 <_strtod_l+0x4a>
 800eaac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800eaae:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	f040 856e 	bne.w	800f594 <_strtod_l+0xbac>
 800eab8:	4652      	mov	r2, sl
 800eaba:	465b      	mov	r3, fp
 800eabc:	e7e1      	b.n	800ea82 <_strtod_l+0x9a>
 800eabe:	2200      	movs	r2, #0
 800eac0:	e7ee      	b.n	800eaa0 <_strtod_l+0xb8>
 800eac2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800eac4:	b13a      	cbz	r2, 800ead6 <_strtod_l+0xee>
 800eac6:	2135      	movs	r1, #53	; 0x35
 800eac8:	a81a      	add	r0, sp, #104	; 0x68
 800eaca:	f002 ff98 	bl	80119fe <__copybits>
 800eace:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ead0:	4620      	mov	r0, r4
 800ead2:	f002 fb57 	bl	8011184 <_Bfree>
 800ead6:	3f01      	subs	r7, #1
 800ead8:	2f04      	cmp	r7, #4
 800eada:	d806      	bhi.n	800eaea <_strtod_l+0x102>
 800eadc:	e8df f007 	tbb	[pc, r7]
 800eae0:	1714030a 	.word	0x1714030a
 800eae4:	0a          	.byte	0x0a
 800eae5:	00          	.byte	0x00
 800eae6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800eaea:	0728      	lsls	r0, r5, #28
 800eaec:	d5c0      	bpl.n	800ea70 <_strtod_l+0x88>
 800eaee:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800eaf2:	e7bd      	b.n	800ea70 <_strtod_l+0x88>
 800eaf4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800eaf8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800eafa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800eafe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800eb02:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800eb06:	e7f0      	b.n	800eaea <_strtod_l+0x102>
 800eb08:	f8df b180 	ldr.w	fp, [pc, #384]	; 800ec8c <_strtod_l+0x2a4>
 800eb0c:	e7ed      	b.n	800eaea <_strtod_l+0x102>
 800eb0e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800eb12:	f04f 3aff 	mov.w	sl, #4294967295
 800eb16:	e7e8      	b.n	800eaea <_strtod_l+0x102>
 800eb18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eb1a:	1c5a      	adds	r2, r3, #1
 800eb1c:	9217      	str	r2, [sp, #92]	; 0x5c
 800eb1e:	785b      	ldrb	r3, [r3, #1]
 800eb20:	2b30      	cmp	r3, #48	; 0x30
 800eb22:	d0f9      	beq.n	800eb18 <_strtod_l+0x130>
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d0a3      	beq.n	800ea70 <_strtod_l+0x88>
 800eb28:	2301      	movs	r3, #1
 800eb2a:	f04f 0900 	mov.w	r9, #0
 800eb2e:	9304      	str	r3, [sp, #16]
 800eb30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eb32:	9308      	str	r3, [sp, #32]
 800eb34:	f8cd 901c 	str.w	r9, [sp, #28]
 800eb38:	464f      	mov	r7, r9
 800eb3a:	220a      	movs	r2, #10
 800eb3c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800eb3e:	7806      	ldrb	r6, [r0, #0]
 800eb40:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800eb44:	b2d9      	uxtb	r1, r3
 800eb46:	2909      	cmp	r1, #9
 800eb48:	d92a      	bls.n	800eba0 <_strtod_l+0x1b8>
 800eb4a:	9905      	ldr	r1, [sp, #20]
 800eb4c:	462a      	mov	r2, r5
 800eb4e:	f003 fba2 	bl	8012296 <strncmp>
 800eb52:	b398      	cbz	r0, 800ebbc <_strtod_l+0x1d4>
 800eb54:	2000      	movs	r0, #0
 800eb56:	4632      	mov	r2, r6
 800eb58:	463d      	mov	r5, r7
 800eb5a:	9005      	str	r0, [sp, #20]
 800eb5c:	4603      	mov	r3, r0
 800eb5e:	2a65      	cmp	r2, #101	; 0x65
 800eb60:	d001      	beq.n	800eb66 <_strtod_l+0x17e>
 800eb62:	2a45      	cmp	r2, #69	; 0x45
 800eb64:	d118      	bne.n	800eb98 <_strtod_l+0x1b0>
 800eb66:	b91d      	cbnz	r5, 800eb70 <_strtod_l+0x188>
 800eb68:	9a04      	ldr	r2, [sp, #16]
 800eb6a:	4302      	orrs	r2, r0
 800eb6c:	d09e      	beq.n	800eaac <_strtod_l+0xc4>
 800eb6e:	2500      	movs	r5, #0
 800eb70:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800eb74:	f108 0201 	add.w	r2, r8, #1
 800eb78:	9217      	str	r2, [sp, #92]	; 0x5c
 800eb7a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800eb7e:	2a2b      	cmp	r2, #43	; 0x2b
 800eb80:	d075      	beq.n	800ec6e <_strtod_l+0x286>
 800eb82:	2a2d      	cmp	r2, #45	; 0x2d
 800eb84:	d07b      	beq.n	800ec7e <_strtod_l+0x296>
 800eb86:	f04f 0c00 	mov.w	ip, #0
 800eb8a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800eb8e:	2909      	cmp	r1, #9
 800eb90:	f240 8082 	bls.w	800ec98 <_strtod_l+0x2b0>
 800eb94:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800eb98:	2600      	movs	r6, #0
 800eb9a:	e09d      	b.n	800ecd8 <_strtod_l+0x2f0>
 800eb9c:	2300      	movs	r3, #0
 800eb9e:	e7c4      	b.n	800eb2a <_strtod_l+0x142>
 800eba0:	2f08      	cmp	r7, #8
 800eba2:	bfd8      	it	le
 800eba4:	9907      	ldrle	r1, [sp, #28]
 800eba6:	f100 0001 	add.w	r0, r0, #1
 800ebaa:	bfda      	itte	le
 800ebac:	fb02 3301 	mlale	r3, r2, r1, r3
 800ebb0:	9307      	strle	r3, [sp, #28]
 800ebb2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800ebb6:	3701      	adds	r7, #1
 800ebb8:	9017      	str	r0, [sp, #92]	; 0x5c
 800ebba:	e7bf      	b.n	800eb3c <_strtod_l+0x154>
 800ebbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ebbe:	195a      	adds	r2, r3, r5
 800ebc0:	9217      	str	r2, [sp, #92]	; 0x5c
 800ebc2:	5d5a      	ldrb	r2, [r3, r5]
 800ebc4:	2f00      	cmp	r7, #0
 800ebc6:	d037      	beq.n	800ec38 <_strtod_l+0x250>
 800ebc8:	9005      	str	r0, [sp, #20]
 800ebca:	463d      	mov	r5, r7
 800ebcc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800ebd0:	2b09      	cmp	r3, #9
 800ebd2:	d912      	bls.n	800ebfa <_strtod_l+0x212>
 800ebd4:	2301      	movs	r3, #1
 800ebd6:	e7c2      	b.n	800eb5e <_strtod_l+0x176>
 800ebd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ebda:	1c5a      	adds	r2, r3, #1
 800ebdc:	9217      	str	r2, [sp, #92]	; 0x5c
 800ebde:	785a      	ldrb	r2, [r3, #1]
 800ebe0:	3001      	adds	r0, #1
 800ebe2:	2a30      	cmp	r2, #48	; 0x30
 800ebe4:	d0f8      	beq.n	800ebd8 <_strtod_l+0x1f0>
 800ebe6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ebea:	2b08      	cmp	r3, #8
 800ebec:	f200 84d9 	bhi.w	800f5a2 <_strtod_l+0xbba>
 800ebf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ebf2:	9005      	str	r0, [sp, #20]
 800ebf4:	2000      	movs	r0, #0
 800ebf6:	9308      	str	r3, [sp, #32]
 800ebf8:	4605      	mov	r5, r0
 800ebfa:	3a30      	subs	r2, #48	; 0x30
 800ebfc:	f100 0301 	add.w	r3, r0, #1
 800ec00:	d014      	beq.n	800ec2c <_strtod_l+0x244>
 800ec02:	9905      	ldr	r1, [sp, #20]
 800ec04:	4419      	add	r1, r3
 800ec06:	9105      	str	r1, [sp, #20]
 800ec08:	462b      	mov	r3, r5
 800ec0a:	eb00 0e05 	add.w	lr, r0, r5
 800ec0e:	210a      	movs	r1, #10
 800ec10:	4573      	cmp	r3, lr
 800ec12:	d113      	bne.n	800ec3c <_strtod_l+0x254>
 800ec14:	182b      	adds	r3, r5, r0
 800ec16:	2b08      	cmp	r3, #8
 800ec18:	f105 0501 	add.w	r5, r5, #1
 800ec1c:	4405      	add	r5, r0
 800ec1e:	dc1c      	bgt.n	800ec5a <_strtod_l+0x272>
 800ec20:	9907      	ldr	r1, [sp, #28]
 800ec22:	230a      	movs	r3, #10
 800ec24:	fb03 2301 	mla	r3, r3, r1, r2
 800ec28:	9307      	str	r3, [sp, #28]
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ec2e:	1c51      	adds	r1, r2, #1
 800ec30:	9117      	str	r1, [sp, #92]	; 0x5c
 800ec32:	7852      	ldrb	r2, [r2, #1]
 800ec34:	4618      	mov	r0, r3
 800ec36:	e7c9      	b.n	800ebcc <_strtod_l+0x1e4>
 800ec38:	4638      	mov	r0, r7
 800ec3a:	e7d2      	b.n	800ebe2 <_strtod_l+0x1fa>
 800ec3c:	2b08      	cmp	r3, #8
 800ec3e:	dc04      	bgt.n	800ec4a <_strtod_l+0x262>
 800ec40:	9e07      	ldr	r6, [sp, #28]
 800ec42:	434e      	muls	r6, r1
 800ec44:	9607      	str	r6, [sp, #28]
 800ec46:	3301      	adds	r3, #1
 800ec48:	e7e2      	b.n	800ec10 <_strtod_l+0x228>
 800ec4a:	f103 0c01 	add.w	ip, r3, #1
 800ec4e:	f1bc 0f10 	cmp.w	ip, #16
 800ec52:	bfd8      	it	le
 800ec54:	fb01 f909 	mulle.w	r9, r1, r9
 800ec58:	e7f5      	b.n	800ec46 <_strtod_l+0x25e>
 800ec5a:	2d10      	cmp	r5, #16
 800ec5c:	bfdc      	itt	le
 800ec5e:	230a      	movle	r3, #10
 800ec60:	fb03 2909 	mlale	r9, r3, r9, r2
 800ec64:	e7e1      	b.n	800ec2a <_strtod_l+0x242>
 800ec66:	2300      	movs	r3, #0
 800ec68:	9305      	str	r3, [sp, #20]
 800ec6a:	2301      	movs	r3, #1
 800ec6c:	e77c      	b.n	800eb68 <_strtod_l+0x180>
 800ec6e:	f04f 0c00 	mov.w	ip, #0
 800ec72:	f108 0202 	add.w	r2, r8, #2
 800ec76:	9217      	str	r2, [sp, #92]	; 0x5c
 800ec78:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ec7c:	e785      	b.n	800eb8a <_strtod_l+0x1a2>
 800ec7e:	f04f 0c01 	mov.w	ip, #1
 800ec82:	e7f6      	b.n	800ec72 <_strtod_l+0x28a>
 800ec84:	08014004 	.word	0x08014004
 800ec88:	08013d58 	.word	0x08013d58
 800ec8c:	7ff00000 	.word	0x7ff00000
 800ec90:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ec92:	1c51      	adds	r1, r2, #1
 800ec94:	9117      	str	r1, [sp, #92]	; 0x5c
 800ec96:	7852      	ldrb	r2, [r2, #1]
 800ec98:	2a30      	cmp	r2, #48	; 0x30
 800ec9a:	d0f9      	beq.n	800ec90 <_strtod_l+0x2a8>
 800ec9c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800eca0:	2908      	cmp	r1, #8
 800eca2:	f63f af79 	bhi.w	800eb98 <_strtod_l+0x1b0>
 800eca6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ecaa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ecac:	9206      	str	r2, [sp, #24]
 800ecae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ecb0:	1c51      	adds	r1, r2, #1
 800ecb2:	9117      	str	r1, [sp, #92]	; 0x5c
 800ecb4:	7852      	ldrb	r2, [r2, #1]
 800ecb6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ecba:	2e09      	cmp	r6, #9
 800ecbc:	d937      	bls.n	800ed2e <_strtod_l+0x346>
 800ecbe:	9e06      	ldr	r6, [sp, #24]
 800ecc0:	1b89      	subs	r1, r1, r6
 800ecc2:	2908      	cmp	r1, #8
 800ecc4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ecc8:	dc02      	bgt.n	800ecd0 <_strtod_l+0x2e8>
 800ecca:	4576      	cmp	r6, lr
 800eccc:	bfa8      	it	ge
 800ecce:	4676      	movge	r6, lr
 800ecd0:	f1bc 0f00 	cmp.w	ip, #0
 800ecd4:	d000      	beq.n	800ecd8 <_strtod_l+0x2f0>
 800ecd6:	4276      	negs	r6, r6
 800ecd8:	2d00      	cmp	r5, #0
 800ecda:	d14d      	bne.n	800ed78 <_strtod_l+0x390>
 800ecdc:	9904      	ldr	r1, [sp, #16]
 800ecde:	4301      	orrs	r1, r0
 800ece0:	f47f aec6 	bne.w	800ea70 <_strtod_l+0x88>
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	f47f aee1 	bne.w	800eaac <_strtod_l+0xc4>
 800ecea:	2a69      	cmp	r2, #105	; 0x69
 800ecec:	d027      	beq.n	800ed3e <_strtod_l+0x356>
 800ecee:	dc24      	bgt.n	800ed3a <_strtod_l+0x352>
 800ecf0:	2a49      	cmp	r2, #73	; 0x49
 800ecf2:	d024      	beq.n	800ed3e <_strtod_l+0x356>
 800ecf4:	2a4e      	cmp	r2, #78	; 0x4e
 800ecf6:	f47f aed9 	bne.w	800eaac <_strtod_l+0xc4>
 800ecfa:	499f      	ldr	r1, [pc, #636]	; (800ef78 <_strtod_l+0x590>)
 800ecfc:	a817      	add	r0, sp, #92	; 0x5c
 800ecfe:	f002 f8cb 	bl	8010e98 <__match>
 800ed02:	2800      	cmp	r0, #0
 800ed04:	f43f aed2 	beq.w	800eaac <_strtod_l+0xc4>
 800ed08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ed0a:	781b      	ldrb	r3, [r3, #0]
 800ed0c:	2b28      	cmp	r3, #40	; 0x28
 800ed0e:	d12d      	bne.n	800ed6c <_strtod_l+0x384>
 800ed10:	499a      	ldr	r1, [pc, #616]	; (800ef7c <_strtod_l+0x594>)
 800ed12:	aa1a      	add	r2, sp, #104	; 0x68
 800ed14:	a817      	add	r0, sp, #92	; 0x5c
 800ed16:	f002 f8d3 	bl	8010ec0 <__hexnan>
 800ed1a:	2805      	cmp	r0, #5
 800ed1c:	d126      	bne.n	800ed6c <_strtod_l+0x384>
 800ed1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ed20:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800ed24:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ed28:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ed2c:	e6a0      	b.n	800ea70 <_strtod_l+0x88>
 800ed2e:	210a      	movs	r1, #10
 800ed30:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ed34:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ed38:	e7b9      	b.n	800ecae <_strtod_l+0x2c6>
 800ed3a:	2a6e      	cmp	r2, #110	; 0x6e
 800ed3c:	e7db      	b.n	800ecf6 <_strtod_l+0x30e>
 800ed3e:	4990      	ldr	r1, [pc, #576]	; (800ef80 <_strtod_l+0x598>)
 800ed40:	a817      	add	r0, sp, #92	; 0x5c
 800ed42:	f002 f8a9 	bl	8010e98 <__match>
 800ed46:	2800      	cmp	r0, #0
 800ed48:	f43f aeb0 	beq.w	800eaac <_strtod_l+0xc4>
 800ed4c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ed4e:	498d      	ldr	r1, [pc, #564]	; (800ef84 <_strtod_l+0x59c>)
 800ed50:	3b01      	subs	r3, #1
 800ed52:	a817      	add	r0, sp, #92	; 0x5c
 800ed54:	9317      	str	r3, [sp, #92]	; 0x5c
 800ed56:	f002 f89f 	bl	8010e98 <__match>
 800ed5a:	b910      	cbnz	r0, 800ed62 <_strtod_l+0x37a>
 800ed5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ed5e:	3301      	adds	r3, #1
 800ed60:	9317      	str	r3, [sp, #92]	; 0x5c
 800ed62:	f8df b230 	ldr.w	fp, [pc, #560]	; 800ef94 <_strtod_l+0x5ac>
 800ed66:	f04f 0a00 	mov.w	sl, #0
 800ed6a:	e681      	b.n	800ea70 <_strtod_l+0x88>
 800ed6c:	4886      	ldr	r0, [pc, #536]	; (800ef88 <_strtod_l+0x5a0>)
 800ed6e:	f003 fa37 	bl	80121e0 <nan>
 800ed72:	ec5b ab10 	vmov	sl, fp, d0
 800ed76:	e67b      	b.n	800ea70 <_strtod_l+0x88>
 800ed78:	9b05      	ldr	r3, [sp, #20]
 800ed7a:	9807      	ldr	r0, [sp, #28]
 800ed7c:	1af3      	subs	r3, r6, r3
 800ed7e:	2f00      	cmp	r7, #0
 800ed80:	bf08      	it	eq
 800ed82:	462f      	moveq	r7, r5
 800ed84:	2d10      	cmp	r5, #16
 800ed86:	9306      	str	r3, [sp, #24]
 800ed88:	46a8      	mov	r8, r5
 800ed8a:	bfa8      	it	ge
 800ed8c:	f04f 0810 	movge.w	r8, #16
 800ed90:	f7f1 fbe0 	bl	8000554 <__aeabi_ui2d>
 800ed94:	2d09      	cmp	r5, #9
 800ed96:	4682      	mov	sl, r0
 800ed98:	468b      	mov	fp, r1
 800ed9a:	dd13      	ble.n	800edc4 <_strtod_l+0x3dc>
 800ed9c:	4b7b      	ldr	r3, [pc, #492]	; (800ef8c <_strtod_l+0x5a4>)
 800ed9e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800eda2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800eda6:	f7f1 fc4f 	bl	8000648 <__aeabi_dmul>
 800edaa:	4682      	mov	sl, r0
 800edac:	4648      	mov	r0, r9
 800edae:	468b      	mov	fp, r1
 800edb0:	f7f1 fbd0 	bl	8000554 <__aeabi_ui2d>
 800edb4:	4602      	mov	r2, r0
 800edb6:	460b      	mov	r3, r1
 800edb8:	4650      	mov	r0, sl
 800edba:	4659      	mov	r1, fp
 800edbc:	f7f1 fa8e 	bl	80002dc <__adddf3>
 800edc0:	4682      	mov	sl, r0
 800edc2:	468b      	mov	fp, r1
 800edc4:	2d0f      	cmp	r5, #15
 800edc6:	dc38      	bgt.n	800ee3a <_strtod_l+0x452>
 800edc8:	9b06      	ldr	r3, [sp, #24]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	f43f ae50 	beq.w	800ea70 <_strtod_l+0x88>
 800edd0:	dd24      	ble.n	800ee1c <_strtod_l+0x434>
 800edd2:	2b16      	cmp	r3, #22
 800edd4:	dc0b      	bgt.n	800edee <_strtod_l+0x406>
 800edd6:	496d      	ldr	r1, [pc, #436]	; (800ef8c <_strtod_l+0x5a4>)
 800edd8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800eddc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ede0:	4652      	mov	r2, sl
 800ede2:	465b      	mov	r3, fp
 800ede4:	f7f1 fc30 	bl	8000648 <__aeabi_dmul>
 800ede8:	4682      	mov	sl, r0
 800edea:	468b      	mov	fp, r1
 800edec:	e640      	b.n	800ea70 <_strtod_l+0x88>
 800edee:	9a06      	ldr	r2, [sp, #24]
 800edf0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800edf4:	4293      	cmp	r3, r2
 800edf6:	db20      	blt.n	800ee3a <_strtod_l+0x452>
 800edf8:	4c64      	ldr	r4, [pc, #400]	; (800ef8c <_strtod_l+0x5a4>)
 800edfa:	f1c5 050f 	rsb	r5, r5, #15
 800edfe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ee02:	4652      	mov	r2, sl
 800ee04:	465b      	mov	r3, fp
 800ee06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee0a:	f7f1 fc1d 	bl	8000648 <__aeabi_dmul>
 800ee0e:	9b06      	ldr	r3, [sp, #24]
 800ee10:	1b5d      	subs	r5, r3, r5
 800ee12:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ee16:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ee1a:	e7e3      	b.n	800ede4 <_strtod_l+0x3fc>
 800ee1c:	9b06      	ldr	r3, [sp, #24]
 800ee1e:	3316      	adds	r3, #22
 800ee20:	db0b      	blt.n	800ee3a <_strtod_l+0x452>
 800ee22:	9b05      	ldr	r3, [sp, #20]
 800ee24:	1b9e      	subs	r6, r3, r6
 800ee26:	4b59      	ldr	r3, [pc, #356]	; (800ef8c <_strtod_l+0x5a4>)
 800ee28:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ee2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ee30:	4650      	mov	r0, sl
 800ee32:	4659      	mov	r1, fp
 800ee34:	f7f1 fd32 	bl	800089c <__aeabi_ddiv>
 800ee38:	e7d6      	b.n	800ede8 <_strtod_l+0x400>
 800ee3a:	9b06      	ldr	r3, [sp, #24]
 800ee3c:	eba5 0808 	sub.w	r8, r5, r8
 800ee40:	4498      	add	r8, r3
 800ee42:	f1b8 0f00 	cmp.w	r8, #0
 800ee46:	dd74      	ble.n	800ef32 <_strtod_l+0x54a>
 800ee48:	f018 030f 	ands.w	r3, r8, #15
 800ee4c:	d00a      	beq.n	800ee64 <_strtod_l+0x47c>
 800ee4e:	494f      	ldr	r1, [pc, #316]	; (800ef8c <_strtod_l+0x5a4>)
 800ee50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ee54:	4652      	mov	r2, sl
 800ee56:	465b      	mov	r3, fp
 800ee58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee5c:	f7f1 fbf4 	bl	8000648 <__aeabi_dmul>
 800ee60:	4682      	mov	sl, r0
 800ee62:	468b      	mov	fp, r1
 800ee64:	f038 080f 	bics.w	r8, r8, #15
 800ee68:	d04f      	beq.n	800ef0a <_strtod_l+0x522>
 800ee6a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ee6e:	dd22      	ble.n	800eeb6 <_strtod_l+0x4ce>
 800ee70:	2500      	movs	r5, #0
 800ee72:	462e      	mov	r6, r5
 800ee74:	9507      	str	r5, [sp, #28]
 800ee76:	9505      	str	r5, [sp, #20]
 800ee78:	2322      	movs	r3, #34	; 0x22
 800ee7a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800ef94 <_strtod_l+0x5ac>
 800ee7e:	6023      	str	r3, [r4, #0]
 800ee80:	f04f 0a00 	mov.w	sl, #0
 800ee84:	9b07      	ldr	r3, [sp, #28]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	f43f adf2 	beq.w	800ea70 <_strtod_l+0x88>
 800ee8c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ee8e:	4620      	mov	r0, r4
 800ee90:	f002 f978 	bl	8011184 <_Bfree>
 800ee94:	9905      	ldr	r1, [sp, #20]
 800ee96:	4620      	mov	r0, r4
 800ee98:	f002 f974 	bl	8011184 <_Bfree>
 800ee9c:	4631      	mov	r1, r6
 800ee9e:	4620      	mov	r0, r4
 800eea0:	f002 f970 	bl	8011184 <_Bfree>
 800eea4:	9907      	ldr	r1, [sp, #28]
 800eea6:	4620      	mov	r0, r4
 800eea8:	f002 f96c 	bl	8011184 <_Bfree>
 800eeac:	4629      	mov	r1, r5
 800eeae:	4620      	mov	r0, r4
 800eeb0:	f002 f968 	bl	8011184 <_Bfree>
 800eeb4:	e5dc      	b.n	800ea70 <_strtod_l+0x88>
 800eeb6:	4b36      	ldr	r3, [pc, #216]	; (800ef90 <_strtod_l+0x5a8>)
 800eeb8:	9304      	str	r3, [sp, #16]
 800eeba:	2300      	movs	r3, #0
 800eebc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800eec0:	4650      	mov	r0, sl
 800eec2:	4659      	mov	r1, fp
 800eec4:	4699      	mov	r9, r3
 800eec6:	f1b8 0f01 	cmp.w	r8, #1
 800eeca:	dc21      	bgt.n	800ef10 <_strtod_l+0x528>
 800eecc:	b10b      	cbz	r3, 800eed2 <_strtod_l+0x4ea>
 800eece:	4682      	mov	sl, r0
 800eed0:	468b      	mov	fp, r1
 800eed2:	4b2f      	ldr	r3, [pc, #188]	; (800ef90 <_strtod_l+0x5a8>)
 800eed4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800eed8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800eedc:	4652      	mov	r2, sl
 800eede:	465b      	mov	r3, fp
 800eee0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800eee4:	f7f1 fbb0 	bl	8000648 <__aeabi_dmul>
 800eee8:	4b2a      	ldr	r3, [pc, #168]	; (800ef94 <_strtod_l+0x5ac>)
 800eeea:	460a      	mov	r2, r1
 800eeec:	400b      	ands	r3, r1
 800eeee:	492a      	ldr	r1, [pc, #168]	; (800ef98 <_strtod_l+0x5b0>)
 800eef0:	428b      	cmp	r3, r1
 800eef2:	4682      	mov	sl, r0
 800eef4:	d8bc      	bhi.n	800ee70 <_strtod_l+0x488>
 800eef6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800eefa:	428b      	cmp	r3, r1
 800eefc:	bf86      	itte	hi
 800eefe:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800ef9c <_strtod_l+0x5b4>
 800ef02:	f04f 3aff 	movhi.w	sl, #4294967295
 800ef06:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	9304      	str	r3, [sp, #16]
 800ef0e:	e084      	b.n	800f01a <_strtod_l+0x632>
 800ef10:	f018 0f01 	tst.w	r8, #1
 800ef14:	d005      	beq.n	800ef22 <_strtod_l+0x53a>
 800ef16:	9b04      	ldr	r3, [sp, #16]
 800ef18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef1c:	f7f1 fb94 	bl	8000648 <__aeabi_dmul>
 800ef20:	2301      	movs	r3, #1
 800ef22:	9a04      	ldr	r2, [sp, #16]
 800ef24:	3208      	adds	r2, #8
 800ef26:	f109 0901 	add.w	r9, r9, #1
 800ef2a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ef2e:	9204      	str	r2, [sp, #16]
 800ef30:	e7c9      	b.n	800eec6 <_strtod_l+0x4de>
 800ef32:	d0ea      	beq.n	800ef0a <_strtod_l+0x522>
 800ef34:	f1c8 0800 	rsb	r8, r8, #0
 800ef38:	f018 020f 	ands.w	r2, r8, #15
 800ef3c:	d00a      	beq.n	800ef54 <_strtod_l+0x56c>
 800ef3e:	4b13      	ldr	r3, [pc, #76]	; (800ef8c <_strtod_l+0x5a4>)
 800ef40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ef44:	4650      	mov	r0, sl
 800ef46:	4659      	mov	r1, fp
 800ef48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef4c:	f7f1 fca6 	bl	800089c <__aeabi_ddiv>
 800ef50:	4682      	mov	sl, r0
 800ef52:	468b      	mov	fp, r1
 800ef54:	ea5f 1828 	movs.w	r8, r8, asr #4
 800ef58:	d0d7      	beq.n	800ef0a <_strtod_l+0x522>
 800ef5a:	f1b8 0f1f 	cmp.w	r8, #31
 800ef5e:	dd1f      	ble.n	800efa0 <_strtod_l+0x5b8>
 800ef60:	2500      	movs	r5, #0
 800ef62:	462e      	mov	r6, r5
 800ef64:	9507      	str	r5, [sp, #28]
 800ef66:	9505      	str	r5, [sp, #20]
 800ef68:	2322      	movs	r3, #34	; 0x22
 800ef6a:	f04f 0a00 	mov.w	sl, #0
 800ef6e:	f04f 0b00 	mov.w	fp, #0
 800ef72:	6023      	str	r3, [r4, #0]
 800ef74:	e786      	b.n	800ee84 <_strtod_l+0x49c>
 800ef76:	bf00      	nop
 800ef78:	08013d29 	.word	0x08013d29
 800ef7c:	08013d6c 	.word	0x08013d6c
 800ef80:	08013d21 	.word	0x08013d21
 800ef84:	08013eac 	.word	0x08013eac
 800ef88:	080141c0 	.word	0x080141c0
 800ef8c:	080140a0 	.word	0x080140a0
 800ef90:	08014078 	.word	0x08014078
 800ef94:	7ff00000 	.word	0x7ff00000
 800ef98:	7ca00000 	.word	0x7ca00000
 800ef9c:	7fefffff 	.word	0x7fefffff
 800efa0:	f018 0310 	ands.w	r3, r8, #16
 800efa4:	bf18      	it	ne
 800efa6:	236a      	movne	r3, #106	; 0x6a
 800efa8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800f358 <_strtod_l+0x970>
 800efac:	9304      	str	r3, [sp, #16]
 800efae:	4650      	mov	r0, sl
 800efb0:	4659      	mov	r1, fp
 800efb2:	2300      	movs	r3, #0
 800efb4:	f018 0f01 	tst.w	r8, #1
 800efb8:	d004      	beq.n	800efc4 <_strtod_l+0x5dc>
 800efba:	e9d9 2300 	ldrd	r2, r3, [r9]
 800efbe:	f7f1 fb43 	bl	8000648 <__aeabi_dmul>
 800efc2:	2301      	movs	r3, #1
 800efc4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800efc8:	f109 0908 	add.w	r9, r9, #8
 800efcc:	d1f2      	bne.n	800efb4 <_strtod_l+0x5cc>
 800efce:	b10b      	cbz	r3, 800efd4 <_strtod_l+0x5ec>
 800efd0:	4682      	mov	sl, r0
 800efd2:	468b      	mov	fp, r1
 800efd4:	9b04      	ldr	r3, [sp, #16]
 800efd6:	b1c3      	cbz	r3, 800f00a <_strtod_l+0x622>
 800efd8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800efdc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	4659      	mov	r1, fp
 800efe4:	dd11      	ble.n	800f00a <_strtod_l+0x622>
 800efe6:	2b1f      	cmp	r3, #31
 800efe8:	f340 8124 	ble.w	800f234 <_strtod_l+0x84c>
 800efec:	2b34      	cmp	r3, #52	; 0x34
 800efee:	bfde      	ittt	le
 800eff0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800eff4:	f04f 33ff 	movle.w	r3, #4294967295
 800eff8:	fa03 f202 	lslle.w	r2, r3, r2
 800effc:	f04f 0a00 	mov.w	sl, #0
 800f000:	bfcc      	ite	gt
 800f002:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f006:	ea02 0b01 	andle.w	fp, r2, r1
 800f00a:	2200      	movs	r2, #0
 800f00c:	2300      	movs	r3, #0
 800f00e:	4650      	mov	r0, sl
 800f010:	4659      	mov	r1, fp
 800f012:	f7f1 fd81 	bl	8000b18 <__aeabi_dcmpeq>
 800f016:	2800      	cmp	r0, #0
 800f018:	d1a2      	bne.n	800ef60 <_strtod_l+0x578>
 800f01a:	9b07      	ldr	r3, [sp, #28]
 800f01c:	9300      	str	r3, [sp, #0]
 800f01e:	9908      	ldr	r1, [sp, #32]
 800f020:	462b      	mov	r3, r5
 800f022:	463a      	mov	r2, r7
 800f024:	4620      	mov	r0, r4
 800f026:	f002 f915 	bl	8011254 <__s2b>
 800f02a:	9007      	str	r0, [sp, #28]
 800f02c:	2800      	cmp	r0, #0
 800f02e:	f43f af1f 	beq.w	800ee70 <_strtod_l+0x488>
 800f032:	9b05      	ldr	r3, [sp, #20]
 800f034:	1b9e      	subs	r6, r3, r6
 800f036:	9b06      	ldr	r3, [sp, #24]
 800f038:	2b00      	cmp	r3, #0
 800f03a:	bfb4      	ite	lt
 800f03c:	4633      	movlt	r3, r6
 800f03e:	2300      	movge	r3, #0
 800f040:	930c      	str	r3, [sp, #48]	; 0x30
 800f042:	9b06      	ldr	r3, [sp, #24]
 800f044:	2500      	movs	r5, #0
 800f046:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f04a:	9312      	str	r3, [sp, #72]	; 0x48
 800f04c:	462e      	mov	r6, r5
 800f04e:	9b07      	ldr	r3, [sp, #28]
 800f050:	4620      	mov	r0, r4
 800f052:	6859      	ldr	r1, [r3, #4]
 800f054:	f002 f856 	bl	8011104 <_Balloc>
 800f058:	9005      	str	r0, [sp, #20]
 800f05a:	2800      	cmp	r0, #0
 800f05c:	f43f af0c 	beq.w	800ee78 <_strtod_l+0x490>
 800f060:	9b07      	ldr	r3, [sp, #28]
 800f062:	691a      	ldr	r2, [r3, #16]
 800f064:	3202      	adds	r2, #2
 800f066:	f103 010c 	add.w	r1, r3, #12
 800f06a:	0092      	lsls	r2, r2, #2
 800f06c:	300c      	adds	r0, #12
 800f06e:	f7fe fd5b 	bl	800db28 <memcpy>
 800f072:	ec4b ab10 	vmov	d0, sl, fp
 800f076:	aa1a      	add	r2, sp, #104	; 0x68
 800f078:	a919      	add	r1, sp, #100	; 0x64
 800f07a:	4620      	mov	r0, r4
 800f07c:	f002 fc30 	bl	80118e0 <__d2b>
 800f080:	ec4b ab18 	vmov	d8, sl, fp
 800f084:	9018      	str	r0, [sp, #96]	; 0x60
 800f086:	2800      	cmp	r0, #0
 800f088:	f43f aef6 	beq.w	800ee78 <_strtod_l+0x490>
 800f08c:	2101      	movs	r1, #1
 800f08e:	4620      	mov	r0, r4
 800f090:	f002 f97a 	bl	8011388 <__i2b>
 800f094:	4606      	mov	r6, r0
 800f096:	2800      	cmp	r0, #0
 800f098:	f43f aeee 	beq.w	800ee78 <_strtod_l+0x490>
 800f09c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f09e:	9904      	ldr	r1, [sp, #16]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	bfab      	itete	ge
 800f0a4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800f0a6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800f0a8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800f0aa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800f0ae:	bfac      	ite	ge
 800f0b0:	eb03 0902 	addge.w	r9, r3, r2
 800f0b4:	1ad7      	sublt	r7, r2, r3
 800f0b6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f0b8:	eba3 0801 	sub.w	r8, r3, r1
 800f0bc:	4490      	add	r8, r2
 800f0be:	4ba1      	ldr	r3, [pc, #644]	; (800f344 <_strtod_l+0x95c>)
 800f0c0:	f108 38ff 	add.w	r8, r8, #4294967295
 800f0c4:	4598      	cmp	r8, r3
 800f0c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f0ca:	f280 80c7 	bge.w	800f25c <_strtod_l+0x874>
 800f0ce:	eba3 0308 	sub.w	r3, r3, r8
 800f0d2:	2b1f      	cmp	r3, #31
 800f0d4:	eba2 0203 	sub.w	r2, r2, r3
 800f0d8:	f04f 0101 	mov.w	r1, #1
 800f0dc:	f300 80b1 	bgt.w	800f242 <_strtod_l+0x85a>
 800f0e0:	fa01 f303 	lsl.w	r3, r1, r3
 800f0e4:	930d      	str	r3, [sp, #52]	; 0x34
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	9308      	str	r3, [sp, #32]
 800f0ea:	eb09 0802 	add.w	r8, r9, r2
 800f0ee:	9b04      	ldr	r3, [sp, #16]
 800f0f0:	45c1      	cmp	r9, r8
 800f0f2:	4417      	add	r7, r2
 800f0f4:	441f      	add	r7, r3
 800f0f6:	464b      	mov	r3, r9
 800f0f8:	bfa8      	it	ge
 800f0fa:	4643      	movge	r3, r8
 800f0fc:	42bb      	cmp	r3, r7
 800f0fe:	bfa8      	it	ge
 800f100:	463b      	movge	r3, r7
 800f102:	2b00      	cmp	r3, #0
 800f104:	bfc2      	ittt	gt
 800f106:	eba8 0803 	subgt.w	r8, r8, r3
 800f10a:	1aff      	subgt	r7, r7, r3
 800f10c:	eba9 0903 	subgt.w	r9, r9, r3
 800f110:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f112:	2b00      	cmp	r3, #0
 800f114:	dd17      	ble.n	800f146 <_strtod_l+0x75e>
 800f116:	4631      	mov	r1, r6
 800f118:	461a      	mov	r2, r3
 800f11a:	4620      	mov	r0, r4
 800f11c:	f002 f9f4 	bl	8011508 <__pow5mult>
 800f120:	4606      	mov	r6, r0
 800f122:	2800      	cmp	r0, #0
 800f124:	f43f aea8 	beq.w	800ee78 <_strtod_l+0x490>
 800f128:	4601      	mov	r1, r0
 800f12a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f12c:	4620      	mov	r0, r4
 800f12e:	f002 f941 	bl	80113b4 <__multiply>
 800f132:	900b      	str	r0, [sp, #44]	; 0x2c
 800f134:	2800      	cmp	r0, #0
 800f136:	f43f ae9f 	beq.w	800ee78 <_strtod_l+0x490>
 800f13a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f13c:	4620      	mov	r0, r4
 800f13e:	f002 f821 	bl	8011184 <_Bfree>
 800f142:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f144:	9318      	str	r3, [sp, #96]	; 0x60
 800f146:	f1b8 0f00 	cmp.w	r8, #0
 800f14a:	f300 808c 	bgt.w	800f266 <_strtod_l+0x87e>
 800f14e:	9b06      	ldr	r3, [sp, #24]
 800f150:	2b00      	cmp	r3, #0
 800f152:	dd08      	ble.n	800f166 <_strtod_l+0x77e>
 800f154:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f156:	9905      	ldr	r1, [sp, #20]
 800f158:	4620      	mov	r0, r4
 800f15a:	f002 f9d5 	bl	8011508 <__pow5mult>
 800f15e:	9005      	str	r0, [sp, #20]
 800f160:	2800      	cmp	r0, #0
 800f162:	f43f ae89 	beq.w	800ee78 <_strtod_l+0x490>
 800f166:	2f00      	cmp	r7, #0
 800f168:	dd08      	ble.n	800f17c <_strtod_l+0x794>
 800f16a:	9905      	ldr	r1, [sp, #20]
 800f16c:	463a      	mov	r2, r7
 800f16e:	4620      	mov	r0, r4
 800f170:	f002 fa24 	bl	80115bc <__lshift>
 800f174:	9005      	str	r0, [sp, #20]
 800f176:	2800      	cmp	r0, #0
 800f178:	f43f ae7e 	beq.w	800ee78 <_strtod_l+0x490>
 800f17c:	f1b9 0f00 	cmp.w	r9, #0
 800f180:	dd08      	ble.n	800f194 <_strtod_l+0x7ac>
 800f182:	4631      	mov	r1, r6
 800f184:	464a      	mov	r2, r9
 800f186:	4620      	mov	r0, r4
 800f188:	f002 fa18 	bl	80115bc <__lshift>
 800f18c:	4606      	mov	r6, r0
 800f18e:	2800      	cmp	r0, #0
 800f190:	f43f ae72 	beq.w	800ee78 <_strtod_l+0x490>
 800f194:	9a05      	ldr	r2, [sp, #20]
 800f196:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f198:	4620      	mov	r0, r4
 800f19a:	f002 fa9b 	bl	80116d4 <__mdiff>
 800f19e:	4605      	mov	r5, r0
 800f1a0:	2800      	cmp	r0, #0
 800f1a2:	f43f ae69 	beq.w	800ee78 <_strtod_l+0x490>
 800f1a6:	68c3      	ldr	r3, [r0, #12]
 800f1a8:	930b      	str	r3, [sp, #44]	; 0x2c
 800f1aa:	2300      	movs	r3, #0
 800f1ac:	60c3      	str	r3, [r0, #12]
 800f1ae:	4631      	mov	r1, r6
 800f1b0:	f002 fa74 	bl	801169c <__mcmp>
 800f1b4:	2800      	cmp	r0, #0
 800f1b6:	da60      	bge.n	800f27a <_strtod_l+0x892>
 800f1b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f1ba:	ea53 030a 	orrs.w	r3, r3, sl
 800f1be:	f040 8082 	bne.w	800f2c6 <_strtod_l+0x8de>
 800f1c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d17d      	bne.n	800f2c6 <_strtod_l+0x8de>
 800f1ca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f1ce:	0d1b      	lsrs	r3, r3, #20
 800f1d0:	051b      	lsls	r3, r3, #20
 800f1d2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f1d6:	d976      	bls.n	800f2c6 <_strtod_l+0x8de>
 800f1d8:	696b      	ldr	r3, [r5, #20]
 800f1da:	b913      	cbnz	r3, 800f1e2 <_strtod_l+0x7fa>
 800f1dc:	692b      	ldr	r3, [r5, #16]
 800f1de:	2b01      	cmp	r3, #1
 800f1e0:	dd71      	ble.n	800f2c6 <_strtod_l+0x8de>
 800f1e2:	4629      	mov	r1, r5
 800f1e4:	2201      	movs	r2, #1
 800f1e6:	4620      	mov	r0, r4
 800f1e8:	f002 f9e8 	bl	80115bc <__lshift>
 800f1ec:	4631      	mov	r1, r6
 800f1ee:	4605      	mov	r5, r0
 800f1f0:	f002 fa54 	bl	801169c <__mcmp>
 800f1f4:	2800      	cmp	r0, #0
 800f1f6:	dd66      	ble.n	800f2c6 <_strtod_l+0x8de>
 800f1f8:	9904      	ldr	r1, [sp, #16]
 800f1fa:	4a53      	ldr	r2, [pc, #332]	; (800f348 <_strtod_l+0x960>)
 800f1fc:	465b      	mov	r3, fp
 800f1fe:	2900      	cmp	r1, #0
 800f200:	f000 8081 	beq.w	800f306 <_strtod_l+0x91e>
 800f204:	ea02 010b 	and.w	r1, r2, fp
 800f208:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f20c:	dc7b      	bgt.n	800f306 <_strtod_l+0x91e>
 800f20e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f212:	f77f aea9 	ble.w	800ef68 <_strtod_l+0x580>
 800f216:	4b4d      	ldr	r3, [pc, #308]	; (800f34c <_strtod_l+0x964>)
 800f218:	4650      	mov	r0, sl
 800f21a:	4659      	mov	r1, fp
 800f21c:	2200      	movs	r2, #0
 800f21e:	f7f1 fa13 	bl	8000648 <__aeabi_dmul>
 800f222:	460b      	mov	r3, r1
 800f224:	4303      	orrs	r3, r0
 800f226:	bf08      	it	eq
 800f228:	2322      	moveq	r3, #34	; 0x22
 800f22a:	4682      	mov	sl, r0
 800f22c:	468b      	mov	fp, r1
 800f22e:	bf08      	it	eq
 800f230:	6023      	streq	r3, [r4, #0]
 800f232:	e62b      	b.n	800ee8c <_strtod_l+0x4a4>
 800f234:	f04f 32ff 	mov.w	r2, #4294967295
 800f238:	fa02 f303 	lsl.w	r3, r2, r3
 800f23c:	ea03 0a0a 	and.w	sl, r3, sl
 800f240:	e6e3      	b.n	800f00a <_strtod_l+0x622>
 800f242:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800f246:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800f24a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800f24e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800f252:	fa01 f308 	lsl.w	r3, r1, r8
 800f256:	9308      	str	r3, [sp, #32]
 800f258:	910d      	str	r1, [sp, #52]	; 0x34
 800f25a:	e746      	b.n	800f0ea <_strtod_l+0x702>
 800f25c:	2300      	movs	r3, #0
 800f25e:	9308      	str	r3, [sp, #32]
 800f260:	2301      	movs	r3, #1
 800f262:	930d      	str	r3, [sp, #52]	; 0x34
 800f264:	e741      	b.n	800f0ea <_strtod_l+0x702>
 800f266:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f268:	4642      	mov	r2, r8
 800f26a:	4620      	mov	r0, r4
 800f26c:	f002 f9a6 	bl	80115bc <__lshift>
 800f270:	9018      	str	r0, [sp, #96]	; 0x60
 800f272:	2800      	cmp	r0, #0
 800f274:	f47f af6b 	bne.w	800f14e <_strtod_l+0x766>
 800f278:	e5fe      	b.n	800ee78 <_strtod_l+0x490>
 800f27a:	465f      	mov	r7, fp
 800f27c:	d16e      	bne.n	800f35c <_strtod_l+0x974>
 800f27e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f280:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f284:	b342      	cbz	r2, 800f2d8 <_strtod_l+0x8f0>
 800f286:	4a32      	ldr	r2, [pc, #200]	; (800f350 <_strtod_l+0x968>)
 800f288:	4293      	cmp	r3, r2
 800f28a:	d128      	bne.n	800f2de <_strtod_l+0x8f6>
 800f28c:	9b04      	ldr	r3, [sp, #16]
 800f28e:	4651      	mov	r1, sl
 800f290:	b1eb      	cbz	r3, 800f2ce <_strtod_l+0x8e6>
 800f292:	4b2d      	ldr	r3, [pc, #180]	; (800f348 <_strtod_l+0x960>)
 800f294:	403b      	ands	r3, r7
 800f296:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f29a:	f04f 32ff 	mov.w	r2, #4294967295
 800f29e:	d819      	bhi.n	800f2d4 <_strtod_l+0x8ec>
 800f2a0:	0d1b      	lsrs	r3, r3, #20
 800f2a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f2a6:	fa02 f303 	lsl.w	r3, r2, r3
 800f2aa:	4299      	cmp	r1, r3
 800f2ac:	d117      	bne.n	800f2de <_strtod_l+0x8f6>
 800f2ae:	4b29      	ldr	r3, [pc, #164]	; (800f354 <_strtod_l+0x96c>)
 800f2b0:	429f      	cmp	r7, r3
 800f2b2:	d102      	bne.n	800f2ba <_strtod_l+0x8d2>
 800f2b4:	3101      	adds	r1, #1
 800f2b6:	f43f addf 	beq.w	800ee78 <_strtod_l+0x490>
 800f2ba:	4b23      	ldr	r3, [pc, #140]	; (800f348 <_strtod_l+0x960>)
 800f2bc:	403b      	ands	r3, r7
 800f2be:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f2c2:	f04f 0a00 	mov.w	sl, #0
 800f2c6:	9b04      	ldr	r3, [sp, #16]
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d1a4      	bne.n	800f216 <_strtod_l+0x82e>
 800f2cc:	e5de      	b.n	800ee8c <_strtod_l+0x4a4>
 800f2ce:	f04f 33ff 	mov.w	r3, #4294967295
 800f2d2:	e7ea      	b.n	800f2aa <_strtod_l+0x8c2>
 800f2d4:	4613      	mov	r3, r2
 800f2d6:	e7e8      	b.n	800f2aa <_strtod_l+0x8c2>
 800f2d8:	ea53 030a 	orrs.w	r3, r3, sl
 800f2dc:	d08c      	beq.n	800f1f8 <_strtod_l+0x810>
 800f2de:	9b08      	ldr	r3, [sp, #32]
 800f2e0:	b1db      	cbz	r3, 800f31a <_strtod_l+0x932>
 800f2e2:	423b      	tst	r3, r7
 800f2e4:	d0ef      	beq.n	800f2c6 <_strtod_l+0x8de>
 800f2e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f2e8:	9a04      	ldr	r2, [sp, #16]
 800f2ea:	4650      	mov	r0, sl
 800f2ec:	4659      	mov	r1, fp
 800f2ee:	b1c3      	cbz	r3, 800f322 <_strtod_l+0x93a>
 800f2f0:	f7ff fb5e 	bl	800e9b0 <sulp>
 800f2f4:	4602      	mov	r2, r0
 800f2f6:	460b      	mov	r3, r1
 800f2f8:	ec51 0b18 	vmov	r0, r1, d8
 800f2fc:	f7f0 ffee 	bl	80002dc <__adddf3>
 800f300:	4682      	mov	sl, r0
 800f302:	468b      	mov	fp, r1
 800f304:	e7df      	b.n	800f2c6 <_strtod_l+0x8de>
 800f306:	4013      	ands	r3, r2
 800f308:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f30c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f310:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f314:	f04f 3aff 	mov.w	sl, #4294967295
 800f318:	e7d5      	b.n	800f2c6 <_strtod_l+0x8de>
 800f31a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f31c:	ea13 0f0a 	tst.w	r3, sl
 800f320:	e7e0      	b.n	800f2e4 <_strtod_l+0x8fc>
 800f322:	f7ff fb45 	bl	800e9b0 <sulp>
 800f326:	4602      	mov	r2, r0
 800f328:	460b      	mov	r3, r1
 800f32a:	ec51 0b18 	vmov	r0, r1, d8
 800f32e:	f7f0 ffd3 	bl	80002d8 <__aeabi_dsub>
 800f332:	2200      	movs	r2, #0
 800f334:	2300      	movs	r3, #0
 800f336:	4682      	mov	sl, r0
 800f338:	468b      	mov	fp, r1
 800f33a:	f7f1 fbed 	bl	8000b18 <__aeabi_dcmpeq>
 800f33e:	2800      	cmp	r0, #0
 800f340:	d0c1      	beq.n	800f2c6 <_strtod_l+0x8de>
 800f342:	e611      	b.n	800ef68 <_strtod_l+0x580>
 800f344:	fffffc02 	.word	0xfffffc02
 800f348:	7ff00000 	.word	0x7ff00000
 800f34c:	39500000 	.word	0x39500000
 800f350:	000fffff 	.word	0x000fffff
 800f354:	7fefffff 	.word	0x7fefffff
 800f358:	08013d80 	.word	0x08013d80
 800f35c:	4631      	mov	r1, r6
 800f35e:	4628      	mov	r0, r5
 800f360:	f002 fb1a 	bl	8011998 <__ratio>
 800f364:	ec59 8b10 	vmov	r8, r9, d0
 800f368:	ee10 0a10 	vmov	r0, s0
 800f36c:	2200      	movs	r2, #0
 800f36e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f372:	4649      	mov	r1, r9
 800f374:	f7f1 fbe4 	bl	8000b40 <__aeabi_dcmple>
 800f378:	2800      	cmp	r0, #0
 800f37a:	d07a      	beq.n	800f472 <_strtod_l+0xa8a>
 800f37c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d04a      	beq.n	800f418 <_strtod_l+0xa30>
 800f382:	4b95      	ldr	r3, [pc, #596]	; (800f5d8 <_strtod_l+0xbf0>)
 800f384:	2200      	movs	r2, #0
 800f386:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f38a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f5d8 <_strtod_l+0xbf0>
 800f38e:	f04f 0800 	mov.w	r8, #0
 800f392:	4b92      	ldr	r3, [pc, #584]	; (800f5dc <_strtod_l+0xbf4>)
 800f394:	403b      	ands	r3, r7
 800f396:	930d      	str	r3, [sp, #52]	; 0x34
 800f398:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f39a:	4b91      	ldr	r3, [pc, #580]	; (800f5e0 <_strtod_l+0xbf8>)
 800f39c:	429a      	cmp	r2, r3
 800f39e:	f040 80b0 	bne.w	800f502 <_strtod_l+0xb1a>
 800f3a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f3a6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800f3aa:	ec4b ab10 	vmov	d0, sl, fp
 800f3ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f3b2:	f002 fa19 	bl	80117e8 <__ulp>
 800f3b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f3ba:	ec53 2b10 	vmov	r2, r3, d0
 800f3be:	f7f1 f943 	bl	8000648 <__aeabi_dmul>
 800f3c2:	4652      	mov	r2, sl
 800f3c4:	465b      	mov	r3, fp
 800f3c6:	f7f0 ff89 	bl	80002dc <__adddf3>
 800f3ca:	460b      	mov	r3, r1
 800f3cc:	4983      	ldr	r1, [pc, #524]	; (800f5dc <_strtod_l+0xbf4>)
 800f3ce:	4a85      	ldr	r2, [pc, #532]	; (800f5e4 <_strtod_l+0xbfc>)
 800f3d0:	4019      	ands	r1, r3
 800f3d2:	4291      	cmp	r1, r2
 800f3d4:	4682      	mov	sl, r0
 800f3d6:	d960      	bls.n	800f49a <_strtod_l+0xab2>
 800f3d8:	ee18 3a90 	vmov	r3, s17
 800f3dc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f3e0:	4293      	cmp	r3, r2
 800f3e2:	d104      	bne.n	800f3ee <_strtod_l+0xa06>
 800f3e4:	ee18 3a10 	vmov	r3, s16
 800f3e8:	3301      	adds	r3, #1
 800f3ea:	f43f ad45 	beq.w	800ee78 <_strtod_l+0x490>
 800f3ee:	f8df b200 	ldr.w	fp, [pc, #512]	; 800f5f0 <_strtod_l+0xc08>
 800f3f2:	f04f 3aff 	mov.w	sl, #4294967295
 800f3f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f3f8:	4620      	mov	r0, r4
 800f3fa:	f001 fec3 	bl	8011184 <_Bfree>
 800f3fe:	9905      	ldr	r1, [sp, #20]
 800f400:	4620      	mov	r0, r4
 800f402:	f001 febf 	bl	8011184 <_Bfree>
 800f406:	4631      	mov	r1, r6
 800f408:	4620      	mov	r0, r4
 800f40a:	f001 febb 	bl	8011184 <_Bfree>
 800f40e:	4629      	mov	r1, r5
 800f410:	4620      	mov	r0, r4
 800f412:	f001 feb7 	bl	8011184 <_Bfree>
 800f416:	e61a      	b.n	800f04e <_strtod_l+0x666>
 800f418:	f1ba 0f00 	cmp.w	sl, #0
 800f41c:	d11b      	bne.n	800f456 <_strtod_l+0xa6e>
 800f41e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f422:	b9f3      	cbnz	r3, 800f462 <_strtod_l+0xa7a>
 800f424:	4b6c      	ldr	r3, [pc, #432]	; (800f5d8 <_strtod_l+0xbf0>)
 800f426:	2200      	movs	r2, #0
 800f428:	4640      	mov	r0, r8
 800f42a:	4649      	mov	r1, r9
 800f42c:	f7f1 fb7e 	bl	8000b2c <__aeabi_dcmplt>
 800f430:	b9d0      	cbnz	r0, 800f468 <_strtod_l+0xa80>
 800f432:	4640      	mov	r0, r8
 800f434:	4649      	mov	r1, r9
 800f436:	4b6c      	ldr	r3, [pc, #432]	; (800f5e8 <_strtod_l+0xc00>)
 800f438:	2200      	movs	r2, #0
 800f43a:	f7f1 f905 	bl	8000648 <__aeabi_dmul>
 800f43e:	4680      	mov	r8, r0
 800f440:	4689      	mov	r9, r1
 800f442:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f446:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800f44a:	9315      	str	r3, [sp, #84]	; 0x54
 800f44c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f450:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f454:	e79d      	b.n	800f392 <_strtod_l+0x9aa>
 800f456:	f1ba 0f01 	cmp.w	sl, #1
 800f45a:	d102      	bne.n	800f462 <_strtod_l+0xa7a>
 800f45c:	2f00      	cmp	r7, #0
 800f45e:	f43f ad83 	beq.w	800ef68 <_strtod_l+0x580>
 800f462:	4b62      	ldr	r3, [pc, #392]	; (800f5ec <_strtod_l+0xc04>)
 800f464:	2200      	movs	r2, #0
 800f466:	e78e      	b.n	800f386 <_strtod_l+0x99e>
 800f468:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800f5e8 <_strtod_l+0xc00>
 800f46c:	f04f 0800 	mov.w	r8, #0
 800f470:	e7e7      	b.n	800f442 <_strtod_l+0xa5a>
 800f472:	4b5d      	ldr	r3, [pc, #372]	; (800f5e8 <_strtod_l+0xc00>)
 800f474:	4640      	mov	r0, r8
 800f476:	4649      	mov	r1, r9
 800f478:	2200      	movs	r2, #0
 800f47a:	f7f1 f8e5 	bl	8000648 <__aeabi_dmul>
 800f47e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f480:	4680      	mov	r8, r0
 800f482:	4689      	mov	r9, r1
 800f484:	b933      	cbnz	r3, 800f494 <_strtod_l+0xaac>
 800f486:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f48a:	900e      	str	r0, [sp, #56]	; 0x38
 800f48c:	930f      	str	r3, [sp, #60]	; 0x3c
 800f48e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f492:	e7dd      	b.n	800f450 <_strtod_l+0xa68>
 800f494:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800f498:	e7f9      	b.n	800f48e <_strtod_l+0xaa6>
 800f49a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f49e:	9b04      	ldr	r3, [sp, #16]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d1a8      	bne.n	800f3f6 <_strtod_l+0xa0e>
 800f4a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f4a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f4aa:	0d1b      	lsrs	r3, r3, #20
 800f4ac:	051b      	lsls	r3, r3, #20
 800f4ae:	429a      	cmp	r2, r3
 800f4b0:	d1a1      	bne.n	800f3f6 <_strtod_l+0xa0e>
 800f4b2:	4640      	mov	r0, r8
 800f4b4:	4649      	mov	r1, r9
 800f4b6:	f7f1 fc27 	bl	8000d08 <__aeabi_d2lz>
 800f4ba:	f7f1 f897 	bl	80005ec <__aeabi_l2d>
 800f4be:	4602      	mov	r2, r0
 800f4c0:	460b      	mov	r3, r1
 800f4c2:	4640      	mov	r0, r8
 800f4c4:	4649      	mov	r1, r9
 800f4c6:	f7f0 ff07 	bl	80002d8 <__aeabi_dsub>
 800f4ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f4cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f4d0:	ea43 030a 	orr.w	r3, r3, sl
 800f4d4:	4313      	orrs	r3, r2
 800f4d6:	4680      	mov	r8, r0
 800f4d8:	4689      	mov	r9, r1
 800f4da:	d055      	beq.n	800f588 <_strtod_l+0xba0>
 800f4dc:	a336      	add	r3, pc, #216	; (adr r3, 800f5b8 <_strtod_l+0xbd0>)
 800f4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e2:	f7f1 fb23 	bl	8000b2c <__aeabi_dcmplt>
 800f4e6:	2800      	cmp	r0, #0
 800f4e8:	f47f acd0 	bne.w	800ee8c <_strtod_l+0x4a4>
 800f4ec:	a334      	add	r3, pc, #208	; (adr r3, 800f5c0 <_strtod_l+0xbd8>)
 800f4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f2:	4640      	mov	r0, r8
 800f4f4:	4649      	mov	r1, r9
 800f4f6:	f7f1 fb37 	bl	8000b68 <__aeabi_dcmpgt>
 800f4fa:	2800      	cmp	r0, #0
 800f4fc:	f43f af7b 	beq.w	800f3f6 <_strtod_l+0xa0e>
 800f500:	e4c4      	b.n	800ee8c <_strtod_l+0x4a4>
 800f502:	9b04      	ldr	r3, [sp, #16]
 800f504:	b333      	cbz	r3, 800f554 <_strtod_l+0xb6c>
 800f506:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f508:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f50c:	d822      	bhi.n	800f554 <_strtod_l+0xb6c>
 800f50e:	a32e      	add	r3, pc, #184	; (adr r3, 800f5c8 <_strtod_l+0xbe0>)
 800f510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f514:	4640      	mov	r0, r8
 800f516:	4649      	mov	r1, r9
 800f518:	f7f1 fb12 	bl	8000b40 <__aeabi_dcmple>
 800f51c:	b1a0      	cbz	r0, 800f548 <_strtod_l+0xb60>
 800f51e:	4649      	mov	r1, r9
 800f520:	4640      	mov	r0, r8
 800f522:	f7f1 fb69 	bl	8000bf8 <__aeabi_d2uiz>
 800f526:	2801      	cmp	r0, #1
 800f528:	bf38      	it	cc
 800f52a:	2001      	movcc	r0, #1
 800f52c:	f7f1 f812 	bl	8000554 <__aeabi_ui2d>
 800f530:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f532:	4680      	mov	r8, r0
 800f534:	4689      	mov	r9, r1
 800f536:	bb23      	cbnz	r3, 800f582 <_strtod_l+0xb9a>
 800f538:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f53c:	9010      	str	r0, [sp, #64]	; 0x40
 800f53e:	9311      	str	r3, [sp, #68]	; 0x44
 800f540:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f544:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f54a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f54c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f550:	1a9b      	subs	r3, r3, r2
 800f552:	9309      	str	r3, [sp, #36]	; 0x24
 800f554:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f558:	eeb0 0a48 	vmov.f32	s0, s16
 800f55c:	eef0 0a68 	vmov.f32	s1, s17
 800f560:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f564:	f002 f940 	bl	80117e8 <__ulp>
 800f568:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f56c:	ec53 2b10 	vmov	r2, r3, d0
 800f570:	f7f1 f86a 	bl	8000648 <__aeabi_dmul>
 800f574:	ec53 2b18 	vmov	r2, r3, d8
 800f578:	f7f0 feb0 	bl	80002dc <__adddf3>
 800f57c:	4682      	mov	sl, r0
 800f57e:	468b      	mov	fp, r1
 800f580:	e78d      	b.n	800f49e <_strtod_l+0xab6>
 800f582:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800f586:	e7db      	b.n	800f540 <_strtod_l+0xb58>
 800f588:	a311      	add	r3, pc, #68	; (adr r3, 800f5d0 <_strtod_l+0xbe8>)
 800f58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f58e:	f7f1 facd 	bl	8000b2c <__aeabi_dcmplt>
 800f592:	e7b2      	b.n	800f4fa <_strtod_l+0xb12>
 800f594:	2300      	movs	r3, #0
 800f596:	930a      	str	r3, [sp, #40]	; 0x28
 800f598:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f59a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f59c:	6013      	str	r3, [r2, #0]
 800f59e:	f7ff ba6b 	b.w	800ea78 <_strtod_l+0x90>
 800f5a2:	2a65      	cmp	r2, #101	; 0x65
 800f5a4:	f43f ab5f 	beq.w	800ec66 <_strtod_l+0x27e>
 800f5a8:	2a45      	cmp	r2, #69	; 0x45
 800f5aa:	f43f ab5c 	beq.w	800ec66 <_strtod_l+0x27e>
 800f5ae:	2301      	movs	r3, #1
 800f5b0:	f7ff bb94 	b.w	800ecdc <_strtod_l+0x2f4>
 800f5b4:	f3af 8000 	nop.w
 800f5b8:	94a03595 	.word	0x94a03595
 800f5bc:	3fdfffff 	.word	0x3fdfffff
 800f5c0:	35afe535 	.word	0x35afe535
 800f5c4:	3fe00000 	.word	0x3fe00000
 800f5c8:	ffc00000 	.word	0xffc00000
 800f5cc:	41dfffff 	.word	0x41dfffff
 800f5d0:	94a03595 	.word	0x94a03595
 800f5d4:	3fcfffff 	.word	0x3fcfffff
 800f5d8:	3ff00000 	.word	0x3ff00000
 800f5dc:	7ff00000 	.word	0x7ff00000
 800f5e0:	7fe00000 	.word	0x7fe00000
 800f5e4:	7c9fffff 	.word	0x7c9fffff
 800f5e8:	3fe00000 	.word	0x3fe00000
 800f5ec:	bff00000 	.word	0xbff00000
 800f5f0:	7fefffff 	.word	0x7fefffff

0800f5f4 <_strtod_r>:
 800f5f4:	4b01      	ldr	r3, [pc, #4]	; (800f5fc <_strtod_r+0x8>)
 800f5f6:	f7ff b9f7 	b.w	800e9e8 <_strtod_l>
 800f5fa:	bf00      	nop
 800f5fc:	20000094 	.word	0x20000094

0800f600 <strtod>:
 800f600:	460a      	mov	r2, r1
 800f602:	4601      	mov	r1, r0
 800f604:	4802      	ldr	r0, [pc, #8]	; (800f610 <strtod+0x10>)
 800f606:	4b03      	ldr	r3, [pc, #12]	; (800f614 <strtod+0x14>)
 800f608:	6800      	ldr	r0, [r0, #0]
 800f60a:	f7ff b9ed 	b.w	800e9e8 <_strtod_l>
 800f60e:	bf00      	nop
 800f610:	2000002c 	.word	0x2000002c
 800f614:	20000094 	.word	0x20000094

0800f618 <_strtol_l.constprop.0>:
 800f618:	2b01      	cmp	r3, #1
 800f61a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f61e:	d001      	beq.n	800f624 <_strtol_l.constprop.0+0xc>
 800f620:	2b24      	cmp	r3, #36	; 0x24
 800f622:	d906      	bls.n	800f632 <_strtol_l.constprop.0+0x1a>
 800f624:	f7fe fa56 	bl	800dad4 <__errno>
 800f628:	2316      	movs	r3, #22
 800f62a:	6003      	str	r3, [r0, #0]
 800f62c:	2000      	movs	r0, #0
 800f62e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f632:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f718 <_strtol_l.constprop.0+0x100>
 800f636:	460d      	mov	r5, r1
 800f638:	462e      	mov	r6, r5
 800f63a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f63e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f642:	f017 0708 	ands.w	r7, r7, #8
 800f646:	d1f7      	bne.n	800f638 <_strtol_l.constprop.0+0x20>
 800f648:	2c2d      	cmp	r4, #45	; 0x2d
 800f64a:	d132      	bne.n	800f6b2 <_strtol_l.constprop.0+0x9a>
 800f64c:	782c      	ldrb	r4, [r5, #0]
 800f64e:	2701      	movs	r7, #1
 800f650:	1cb5      	adds	r5, r6, #2
 800f652:	2b00      	cmp	r3, #0
 800f654:	d05b      	beq.n	800f70e <_strtol_l.constprop.0+0xf6>
 800f656:	2b10      	cmp	r3, #16
 800f658:	d109      	bne.n	800f66e <_strtol_l.constprop.0+0x56>
 800f65a:	2c30      	cmp	r4, #48	; 0x30
 800f65c:	d107      	bne.n	800f66e <_strtol_l.constprop.0+0x56>
 800f65e:	782c      	ldrb	r4, [r5, #0]
 800f660:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f664:	2c58      	cmp	r4, #88	; 0x58
 800f666:	d14d      	bne.n	800f704 <_strtol_l.constprop.0+0xec>
 800f668:	786c      	ldrb	r4, [r5, #1]
 800f66a:	2310      	movs	r3, #16
 800f66c:	3502      	adds	r5, #2
 800f66e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f672:	f108 38ff 	add.w	r8, r8, #4294967295
 800f676:	f04f 0c00 	mov.w	ip, #0
 800f67a:	fbb8 f9f3 	udiv	r9, r8, r3
 800f67e:	4666      	mov	r6, ip
 800f680:	fb03 8a19 	mls	sl, r3, r9, r8
 800f684:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f688:	f1be 0f09 	cmp.w	lr, #9
 800f68c:	d816      	bhi.n	800f6bc <_strtol_l.constprop.0+0xa4>
 800f68e:	4674      	mov	r4, lr
 800f690:	42a3      	cmp	r3, r4
 800f692:	dd24      	ble.n	800f6de <_strtol_l.constprop.0+0xc6>
 800f694:	f1bc 0f00 	cmp.w	ip, #0
 800f698:	db1e      	blt.n	800f6d8 <_strtol_l.constprop.0+0xc0>
 800f69a:	45b1      	cmp	r9, r6
 800f69c:	d31c      	bcc.n	800f6d8 <_strtol_l.constprop.0+0xc0>
 800f69e:	d101      	bne.n	800f6a4 <_strtol_l.constprop.0+0x8c>
 800f6a0:	45a2      	cmp	sl, r4
 800f6a2:	db19      	blt.n	800f6d8 <_strtol_l.constprop.0+0xc0>
 800f6a4:	fb06 4603 	mla	r6, r6, r3, r4
 800f6a8:	f04f 0c01 	mov.w	ip, #1
 800f6ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f6b0:	e7e8      	b.n	800f684 <_strtol_l.constprop.0+0x6c>
 800f6b2:	2c2b      	cmp	r4, #43	; 0x2b
 800f6b4:	bf04      	itt	eq
 800f6b6:	782c      	ldrbeq	r4, [r5, #0]
 800f6b8:	1cb5      	addeq	r5, r6, #2
 800f6ba:	e7ca      	b.n	800f652 <_strtol_l.constprop.0+0x3a>
 800f6bc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f6c0:	f1be 0f19 	cmp.w	lr, #25
 800f6c4:	d801      	bhi.n	800f6ca <_strtol_l.constprop.0+0xb2>
 800f6c6:	3c37      	subs	r4, #55	; 0x37
 800f6c8:	e7e2      	b.n	800f690 <_strtol_l.constprop.0+0x78>
 800f6ca:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f6ce:	f1be 0f19 	cmp.w	lr, #25
 800f6d2:	d804      	bhi.n	800f6de <_strtol_l.constprop.0+0xc6>
 800f6d4:	3c57      	subs	r4, #87	; 0x57
 800f6d6:	e7db      	b.n	800f690 <_strtol_l.constprop.0+0x78>
 800f6d8:	f04f 3cff 	mov.w	ip, #4294967295
 800f6dc:	e7e6      	b.n	800f6ac <_strtol_l.constprop.0+0x94>
 800f6de:	f1bc 0f00 	cmp.w	ip, #0
 800f6e2:	da05      	bge.n	800f6f0 <_strtol_l.constprop.0+0xd8>
 800f6e4:	2322      	movs	r3, #34	; 0x22
 800f6e6:	6003      	str	r3, [r0, #0]
 800f6e8:	4646      	mov	r6, r8
 800f6ea:	b942      	cbnz	r2, 800f6fe <_strtol_l.constprop.0+0xe6>
 800f6ec:	4630      	mov	r0, r6
 800f6ee:	e79e      	b.n	800f62e <_strtol_l.constprop.0+0x16>
 800f6f0:	b107      	cbz	r7, 800f6f4 <_strtol_l.constprop.0+0xdc>
 800f6f2:	4276      	negs	r6, r6
 800f6f4:	2a00      	cmp	r2, #0
 800f6f6:	d0f9      	beq.n	800f6ec <_strtol_l.constprop.0+0xd4>
 800f6f8:	f1bc 0f00 	cmp.w	ip, #0
 800f6fc:	d000      	beq.n	800f700 <_strtol_l.constprop.0+0xe8>
 800f6fe:	1e69      	subs	r1, r5, #1
 800f700:	6011      	str	r1, [r2, #0]
 800f702:	e7f3      	b.n	800f6ec <_strtol_l.constprop.0+0xd4>
 800f704:	2430      	movs	r4, #48	; 0x30
 800f706:	2b00      	cmp	r3, #0
 800f708:	d1b1      	bne.n	800f66e <_strtol_l.constprop.0+0x56>
 800f70a:	2308      	movs	r3, #8
 800f70c:	e7af      	b.n	800f66e <_strtol_l.constprop.0+0x56>
 800f70e:	2c30      	cmp	r4, #48	; 0x30
 800f710:	d0a5      	beq.n	800f65e <_strtol_l.constprop.0+0x46>
 800f712:	230a      	movs	r3, #10
 800f714:	e7ab      	b.n	800f66e <_strtol_l.constprop.0+0x56>
 800f716:	bf00      	nop
 800f718:	08013da9 	.word	0x08013da9

0800f71c <_strtol_r>:
 800f71c:	f7ff bf7c 	b.w	800f618 <_strtol_l.constprop.0>

0800f720 <strtol>:
 800f720:	4613      	mov	r3, r2
 800f722:	460a      	mov	r2, r1
 800f724:	4601      	mov	r1, r0
 800f726:	4802      	ldr	r0, [pc, #8]	; (800f730 <strtol+0x10>)
 800f728:	6800      	ldr	r0, [r0, #0]
 800f72a:	f7ff bf75 	b.w	800f618 <_strtol_l.constprop.0>
 800f72e:	bf00      	nop
 800f730:	2000002c 	.word	0x2000002c

0800f734 <__swbuf_r>:
 800f734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f736:	460e      	mov	r6, r1
 800f738:	4614      	mov	r4, r2
 800f73a:	4605      	mov	r5, r0
 800f73c:	b118      	cbz	r0, 800f746 <__swbuf_r+0x12>
 800f73e:	6983      	ldr	r3, [r0, #24]
 800f740:	b90b      	cbnz	r3, 800f746 <__swbuf_r+0x12>
 800f742:	f001 f84d 	bl	80107e0 <__sinit>
 800f746:	4b21      	ldr	r3, [pc, #132]	; (800f7cc <__swbuf_r+0x98>)
 800f748:	429c      	cmp	r4, r3
 800f74a:	d12b      	bne.n	800f7a4 <__swbuf_r+0x70>
 800f74c:	686c      	ldr	r4, [r5, #4]
 800f74e:	69a3      	ldr	r3, [r4, #24]
 800f750:	60a3      	str	r3, [r4, #8]
 800f752:	89a3      	ldrh	r3, [r4, #12]
 800f754:	071a      	lsls	r2, r3, #28
 800f756:	d52f      	bpl.n	800f7b8 <__swbuf_r+0x84>
 800f758:	6923      	ldr	r3, [r4, #16]
 800f75a:	b36b      	cbz	r3, 800f7b8 <__swbuf_r+0x84>
 800f75c:	6923      	ldr	r3, [r4, #16]
 800f75e:	6820      	ldr	r0, [r4, #0]
 800f760:	1ac0      	subs	r0, r0, r3
 800f762:	6963      	ldr	r3, [r4, #20]
 800f764:	b2f6      	uxtb	r6, r6
 800f766:	4283      	cmp	r3, r0
 800f768:	4637      	mov	r7, r6
 800f76a:	dc04      	bgt.n	800f776 <__swbuf_r+0x42>
 800f76c:	4621      	mov	r1, r4
 800f76e:	4628      	mov	r0, r5
 800f770:	f000 ffa2 	bl	80106b8 <_fflush_r>
 800f774:	bb30      	cbnz	r0, 800f7c4 <__swbuf_r+0x90>
 800f776:	68a3      	ldr	r3, [r4, #8]
 800f778:	3b01      	subs	r3, #1
 800f77a:	60a3      	str	r3, [r4, #8]
 800f77c:	6823      	ldr	r3, [r4, #0]
 800f77e:	1c5a      	adds	r2, r3, #1
 800f780:	6022      	str	r2, [r4, #0]
 800f782:	701e      	strb	r6, [r3, #0]
 800f784:	6963      	ldr	r3, [r4, #20]
 800f786:	3001      	adds	r0, #1
 800f788:	4283      	cmp	r3, r0
 800f78a:	d004      	beq.n	800f796 <__swbuf_r+0x62>
 800f78c:	89a3      	ldrh	r3, [r4, #12]
 800f78e:	07db      	lsls	r3, r3, #31
 800f790:	d506      	bpl.n	800f7a0 <__swbuf_r+0x6c>
 800f792:	2e0a      	cmp	r6, #10
 800f794:	d104      	bne.n	800f7a0 <__swbuf_r+0x6c>
 800f796:	4621      	mov	r1, r4
 800f798:	4628      	mov	r0, r5
 800f79a:	f000 ff8d 	bl	80106b8 <_fflush_r>
 800f79e:	b988      	cbnz	r0, 800f7c4 <__swbuf_r+0x90>
 800f7a0:	4638      	mov	r0, r7
 800f7a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7a4:	4b0a      	ldr	r3, [pc, #40]	; (800f7d0 <__swbuf_r+0x9c>)
 800f7a6:	429c      	cmp	r4, r3
 800f7a8:	d101      	bne.n	800f7ae <__swbuf_r+0x7a>
 800f7aa:	68ac      	ldr	r4, [r5, #8]
 800f7ac:	e7cf      	b.n	800f74e <__swbuf_r+0x1a>
 800f7ae:	4b09      	ldr	r3, [pc, #36]	; (800f7d4 <__swbuf_r+0xa0>)
 800f7b0:	429c      	cmp	r4, r3
 800f7b2:	bf08      	it	eq
 800f7b4:	68ec      	ldreq	r4, [r5, #12]
 800f7b6:	e7ca      	b.n	800f74e <__swbuf_r+0x1a>
 800f7b8:	4621      	mov	r1, r4
 800f7ba:	4628      	mov	r0, r5
 800f7bc:	f000 f80c 	bl	800f7d8 <__swsetup_r>
 800f7c0:	2800      	cmp	r0, #0
 800f7c2:	d0cb      	beq.n	800f75c <__swbuf_r+0x28>
 800f7c4:	f04f 37ff 	mov.w	r7, #4294967295
 800f7c8:	e7ea      	b.n	800f7a0 <__swbuf_r+0x6c>
 800f7ca:	bf00      	nop
 800f7cc:	08013f5c 	.word	0x08013f5c
 800f7d0:	08013f7c 	.word	0x08013f7c
 800f7d4:	08013f3c 	.word	0x08013f3c

0800f7d8 <__swsetup_r>:
 800f7d8:	4b32      	ldr	r3, [pc, #200]	; (800f8a4 <__swsetup_r+0xcc>)
 800f7da:	b570      	push	{r4, r5, r6, lr}
 800f7dc:	681d      	ldr	r5, [r3, #0]
 800f7de:	4606      	mov	r6, r0
 800f7e0:	460c      	mov	r4, r1
 800f7e2:	b125      	cbz	r5, 800f7ee <__swsetup_r+0x16>
 800f7e4:	69ab      	ldr	r3, [r5, #24]
 800f7e6:	b913      	cbnz	r3, 800f7ee <__swsetup_r+0x16>
 800f7e8:	4628      	mov	r0, r5
 800f7ea:	f000 fff9 	bl	80107e0 <__sinit>
 800f7ee:	4b2e      	ldr	r3, [pc, #184]	; (800f8a8 <__swsetup_r+0xd0>)
 800f7f0:	429c      	cmp	r4, r3
 800f7f2:	d10f      	bne.n	800f814 <__swsetup_r+0x3c>
 800f7f4:	686c      	ldr	r4, [r5, #4]
 800f7f6:	89a3      	ldrh	r3, [r4, #12]
 800f7f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f7fc:	0719      	lsls	r1, r3, #28
 800f7fe:	d42c      	bmi.n	800f85a <__swsetup_r+0x82>
 800f800:	06dd      	lsls	r5, r3, #27
 800f802:	d411      	bmi.n	800f828 <__swsetup_r+0x50>
 800f804:	2309      	movs	r3, #9
 800f806:	6033      	str	r3, [r6, #0]
 800f808:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f80c:	81a3      	strh	r3, [r4, #12]
 800f80e:	f04f 30ff 	mov.w	r0, #4294967295
 800f812:	e03e      	b.n	800f892 <__swsetup_r+0xba>
 800f814:	4b25      	ldr	r3, [pc, #148]	; (800f8ac <__swsetup_r+0xd4>)
 800f816:	429c      	cmp	r4, r3
 800f818:	d101      	bne.n	800f81e <__swsetup_r+0x46>
 800f81a:	68ac      	ldr	r4, [r5, #8]
 800f81c:	e7eb      	b.n	800f7f6 <__swsetup_r+0x1e>
 800f81e:	4b24      	ldr	r3, [pc, #144]	; (800f8b0 <__swsetup_r+0xd8>)
 800f820:	429c      	cmp	r4, r3
 800f822:	bf08      	it	eq
 800f824:	68ec      	ldreq	r4, [r5, #12]
 800f826:	e7e6      	b.n	800f7f6 <__swsetup_r+0x1e>
 800f828:	0758      	lsls	r0, r3, #29
 800f82a:	d512      	bpl.n	800f852 <__swsetup_r+0x7a>
 800f82c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f82e:	b141      	cbz	r1, 800f842 <__swsetup_r+0x6a>
 800f830:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f834:	4299      	cmp	r1, r3
 800f836:	d002      	beq.n	800f83e <__swsetup_r+0x66>
 800f838:	4630      	mov	r0, r6
 800f83a:	f002 f93b 	bl	8011ab4 <_free_r>
 800f83e:	2300      	movs	r3, #0
 800f840:	6363      	str	r3, [r4, #52]	; 0x34
 800f842:	89a3      	ldrh	r3, [r4, #12]
 800f844:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f848:	81a3      	strh	r3, [r4, #12]
 800f84a:	2300      	movs	r3, #0
 800f84c:	6063      	str	r3, [r4, #4]
 800f84e:	6923      	ldr	r3, [r4, #16]
 800f850:	6023      	str	r3, [r4, #0]
 800f852:	89a3      	ldrh	r3, [r4, #12]
 800f854:	f043 0308 	orr.w	r3, r3, #8
 800f858:	81a3      	strh	r3, [r4, #12]
 800f85a:	6923      	ldr	r3, [r4, #16]
 800f85c:	b94b      	cbnz	r3, 800f872 <__swsetup_r+0x9a>
 800f85e:	89a3      	ldrh	r3, [r4, #12]
 800f860:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f864:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f868:	d003      	beq.n	800f872 <__swsetup_r+0x9a>
 800f86a:	4621      	mov	r1, r4
 800f86c:	4630      	mov	r0, r6
 800f86e:	f001 fbef 	bl	8011050 <__smakebuf_r>
 800f872:	89a0      	ldrh	r0, [r4, #12]
 800f874:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f878:	f010 0301 	ands.w	r3, r0, #1
 800f87c:	d00a      	beq.n	800f894 <__swsetup_r+0xbc>
 800f87e:	2300      	movs	r3, #0
 800f880:	60a3      	str	r3, [r4, #8]
 800f882:	6963      	ldr	r3, [r4, #20]
 800f884:	425b      	negs	r3, r3
 800f886:	61a3      	str	r3, [r4, #24]
 800f888:	6923      	ldr	r3, [r4, #16]
 800f88a:	b943      	cbnz	r3, 800f89e <__swsetup_r+0xc6>
 800f88c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f890:	d1ba      	bne.n	800f808 <__swsetup_r+0x30>
 800f892:	bd70      	pop	{r4, r5, r6, pc}
 800f894:	0781      	lsls	r1, r0, #30
 800f896:	bf58      	it	pl
 800f898:	6963      	ldrpl	r3, [r4, #20]
 800f89a:	60a3      	str	r3, [r4, #8]
 800f89c:	e7f4      	b.n	800f888 <__swsetup_r+0xb0>
 800f89e:	2000      	movs	r0, #0
 800f8a0:	e7f7      	b.n	800f892 <__swsetup_r+0xba>
 800f8a2:	bf00      	nop
 800f8a4:	2000002c 	.word	0x2000002c
 800f8a8:	08013f5c 	.word	0x08013f5c
 800f8ac:	08013f7c 	.word	0x08013f7c
 800f8b0:	08013f3c 	.word	0x08013f3c

0800f8b4 <quorem>:
 800f8b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8b8:	6903      	ldr	r3, [r0, #16]
 800f8ba:	690c      	ldr	r4, [r1, #16]
 800f8bc:	42a3      	cmp	r3, r4
 800f8be:	4607      	mov	r7, r0
 800f8c0:	f2c0 8081 	blt.w	800f9c6 <quorem+0x112>
 800f8c4:	3c01      	subs	r4, #1
 800f8c6:	f101 0814 	add.w	r8, r1, #20
 800f8ca:	f100 0514 	add.w	r5, r0, #20
 800f8ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f8d2:	9301      	str	r3, [sp, #4]
 800f8d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f8d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f8dc:	3301      	adds	r3, #1
 800f8de:	429a      	cmp	r2, r3
 800f8e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f8e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f8e8:	fbb2 f6f3 	udiv	r6, r2, r3
 800f8ec:	d331      	bcc.n	800f952 <quorem+0x9e>
 800f8ee:	f04f 0e00 	mov.w	lr, #0
 800f8f2:	4640      	mov	r0, r8
 800f8f4:	46ac      	mov	ip, r5
 800f8f6:	46f2      	mov	sl, lr
 800f8f8:	f850 2b04 	ldr.w	r2, [r0], #4
 800f8fc:	b293      	uxth	r3, r2
 800f8fe:	fb06 e303 	mla	r3, r6, r3, lr
 800f902:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f906:	b29b      	uxth	r3, r3
 800f908:	ebaa 0303 	sub.w	r3, sl, r3
 800f90c:	f8dc a000 	ldr.w	sl, [ip]
 800f910:	0c12      	lsrs	r2, r2, #16
 800f912:	fa13 f38a 	uxtah	r3, r3, sl
 800f916:	fb06 e202 	mla	r2, r6, r2, lr
 800f91a:	9300      	str	r3, [sp, #0]
 800f91c:	9b00      	ldr	r3, [sp, #0]
 800f91e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f922:	b292      	uxth	r2, r2
 800f924:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f928:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f92c:	f8bd 3000 	ldrh.w	r3, [sp]
 800f930:	4581      	cmp	r9, r0
 800f932:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f936:	f84c 3b04 	str.w	r3, [ip], #4
 800f93a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f93e:	d2db      	bcs.n	800f8f8 <quorem+0x44>
 800f940:	f855 300b 	ldr.w	r3, [r5, fp]
 800f944:	b92b      	cbnz	r3, 800f952 <quorem+0x9e>
 800f946:	9b01      	ldr	r3, [sp, #4]
 800f948:	3b04      	subs	r3, #4
 800f94a:	429d      	cmp	r5, r3
 800f94c:	461a      	mov	r2, r3
 800f94e:	d32e      	bcc.n	800f9ae <quorem+0xfa>
 800f950:	613c      	str	r4, [r7, #16]
 800f952:	4638      	mov	r0, r7
 800f954:	f001 fea2 	bl	801169c <__mcmp>
 800f958:	2800      	cmp	r0, #0
 800f95a:	db24      	blt.n	800f9a6 <quorem+0xf2>
 800f95c:	3601      	adds	r6, #1
 800f95e:	4628      	mov	r0, r5
 800f960:	f04f 0c00 	mov.w	ip, #0
 800f964:	f858 2b04 	ldr.w	r2, [r8], #4
 800f968:	f8d0 e000 	ldr.w	lr, [r0]
 800f96c:	b293      	uxth	r3, r2
 800f96e:	ebac 0303 	sub.w	r3, ip, r3
 800f972:	0c12      	lsrs	r2, r2, #16
 800f974:	fa13 f38e 	uxtah	r3, r3, lr
 800f978:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f97c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f980:	b29b      	uxth	r3, r3
 800f982:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f986:	45c1      	cmp	r9, r8
 800f988:	f840 3b04 	str.w	r3, [r0], #4
 800f98c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f990:	d2e8      	bcs.n	800f964 <quorem+0xb0>
 800f992:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f996:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f99a:	b922      	cbnz	r2, 800f9a6 <quorem+0xf2>
 800f99c:	3b04      	subs	r3, #4
 800f99e:	429d      	cmp	r5, r3
 800f9a0:	461a      	mov	r2, r3
 800f9a2:	d30a      	bcc.n	800f9ba <quorem+0x106>
 800f9a4:	613c      	str	r4, [r7, #16]
 800f9a6:	4630      	mov	r0, r6
 800f9a8:	b003      	add	sp, #12
 800f9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ae:	6812      	ldr	r2, [r2, #0]
 800f9b0:	3b04      	subs	r3, #4
 800f9b2:	2a00      	cmp	r2, #0
 800f9b4:	d1cc      	bne.n	800f950 <quorem+0x9c>
 800f9b6:	3c01      	subs	r4, #1
 800f9b8:	e7c7      	b.n	800f94a <quorem+0x96>
 800f9ba:	6812      	ldr	r2, [r2, #0]
 800f9bc:	3b04      	subs	r3, #4
 800f9be:	2a00      	cmp	r2, #0
 800f9c0:	d1f0      	bne.n	800f9a4 <quorem+0xf0>
 800f9c2:	3c01      	subs	r4, #1
 800f9c4:	e7eb      	b.n	800f99e <quorem+0xea>
 800f9c6:	2000      	movs	r0, #0
 800f9c8:	e7ee      	b.n	800f9a8 <quorem+0xf4>
 800f9ca:	0000      	movs	r0, r0
 800f9cc:	0000      	movs	r0, r0
	...

0800f9d0 <_dtoa_r>:
 800f9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9d4:	ed2d 8b04 	vpush	{d8-d9}
 800f9d8:	ec57 6b10 	vmov	r6, r7, d0
 800f9dc:	b093      	sub	sp, #76	; 0x4c
 800f9de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f9e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f9e4:	9106      	str	r1, [sp, #24]
 800f9e6:	ee10 aa10 	vmov	sl, s0
 800f9ea:	4604      	mov	r4, r0
 800f9ec:	9209      	str	r2, [sp, #36]	; 0x24
 800f9ee:	930c      	str	r3, [sp, #48]	; 0x30
 800f9f0:	46bb      	mov	fp, r7
 800f9f2:	b975      	cbnz	r5, 800fa12 <_dtoa_r+0x42>
 800f9f4:	2010      	movs	r0, #16
 800f9f6:	f001 fb6b 	bl	80110d0 <malloc>
 800f9fa:	4602      	mov	r2, r0
 800f9fc:	6260      	str	r0, [r4, #36]	; 0x24
 800f9fe:	b920      	cbnz	r0, 800fa0a <_dtoa_r+0x3a>
 800fa00:	4ba7      	ldr	r3, [pc, #668]	; (800fca0 <_dtoa_r+0x2d0>)
 800fa02:	21ea      	movs	r1, #234	; 0xea
 800fa04:	48a7      	ldr	r0, [pc, #668]	; (800fca4 <_dtoa_r+0x2d4>)
 800fa06:	f002 fc79 	bl	80122fc <__assert_func>
 800fa0a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fa0e:	6005      	str	r5, [r0, #0]
 800fa10:	60c5      	str	r5, [r0, #12]
 800fa12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa14:	6819      	ldr	r1, [r3, #0]
 800fa16:	b151      	cbz	r1, 800fa2e <_dtoa_r+0x5e>
 800fa18:	685a      	ldr	r2, [r3, #4]
 800fa1a:	604a      	str	r2, [r1, #4]
 800fa1c:	2301      	movs	r3, #1
 800fa1e:	4093      	lsls	r3, r2
 800fa20:	608b      	str	r3, [r1, #8]
 800fa22:	4620      	mov	r0, r4
 800fa24:	f001 fbae 	bl	8011184 <_Bfree>
 800fa28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	601a      	str	r2, [r3, #0]
 800fa2e:	1e3b      	subs	r3, r7, #0
 800fa30:	bfaa      	itet	ge
 800fa32:	2300      	movge	r3, #0
 800fa34:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800fa38:	f8c8 3000 	strge.w	r3, [r8]
 800fa3c:	4b9a      	ldr	r3, [pc, #616]	; (800fca8 <_dtoa_r+0x2d8>)
 800fa3e:	bfbc      	itt	lt
 800fa40:	2201      	movlt	r2, #1
 800fa42:	f8c8 2000 	strlt.w	r2, [r8]
 800fa46:	ea33 030b 	bics.w	r3, r3, fp
 800fa4a:	d11b      	bne.n	800fa84 <_dtoa_r+0xb4>
 800fa4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fa4e:	f242 730f 	movw	r3, #9999	; 0x270f
 800fa52:	6013      	str	r3, [r2, #0]
 800fa54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fa58:	4333      	orrs	r3, r6
 800fa5a:	f000 8592 	beq.w	8010582 <_dtoa_r+0xbb2>
 800fa5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fa60:	b963      	cbnz	r3, 800fa7c <_dtoa_r+0xac>
 800fa62:	4b92      	ldr	r3, [pc, #584]	; (800fcac <_dtoa_r+0x2dc>)
 800fa64:	e022      	b.n	800faac <_dtoa_r+0xdc>
 800fa66:	4b92      	ldr	r3, [pc, #584]	; (800fcb0 <_dtoa_r+0x2e0>)
 800fa68:	9301      	str	r3, [sp, #4]
 800fa6a:	3308      	adds	r3, #8
 800fa6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fa6e:	6013      	str	r3, [r2, #0]
 800fa70:	9801      	ldr	r0, [sp, #4]
 800fa72:	b013      	add	sp, #76	; 0x4c
 800fa74:	ecbd 8b04 	vpop	{d8-d9}
 800fa78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa7c:	4b8b      	ldr	r3, [pc, #556]	; (800fcac <_dtoa_r+0x2dc>)
 800fa7e:	9301      	str	r3, [sp, #4]
 800fa80:	3303      	adds	r3, #3
 800fa82:	e7f3      	b.n	800fa6c <_dtoa_r+0x9c>
 800fa84:	2200      	movs	r2, #0
 800fa86:	2300      	movs	r3, #0
 800fa88:	4650      	mov	r0, sl
 800fa8a:	4659      	mov	r1, fp
 800fa8c:	f7f1 f844 	bl	8000b18 <__aeabi_dcmpeq>
 800fa90:	ec4b ab19 	vmov	d9, sl, fp
 800fa94:	4680      	mov	r8, r0
 800fa96:	b158      	cbz	r0, 800fab0 <_dtoa_r+0xe0>
 800fa98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fa9a:	2301      	movs	r3, #1
 800fa9c:	6013      	str	r3, [r2, #0]
 800fa9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	f000 856b 	beq.w	801057c <_dtoa_r+0xbac>
 800faa6:	4883      	ldr	r0, [pc, #524]	; (800fcb4 <_dtoa_r+0x2e4>)
 800faa8:	6018      	str	r0, [r3, #0]
 800faaa:	1e43      	subs	r3, r0, #1
 800faac:	9301      	str	r3, [sp, #4]
 800faae:	e7df      	b.n	800fa70 <_dtoa_r+0xa0>
 800fab0:	ec4b ab10 	vmov	d0, sl, fp
 800fab4:	aa10      	add	r2, sp, #64	; 0x40
 800fab6:	a911      	add	r1, sp, #68	; 0x44
 800fab8:	4620      	mov	r0, r4
 800faba:	f001 ff11 	bl	80118e0 <__d2b>
 800fabe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800fac2:	ee08 0a10 	vmov	s16, r0
 800fac6:	2d00      	cmp	r5, #0
 800fac8:	f000 8084 	beq.w	800fbd4 <_dtoa_r+0x204>
 800facc:	ee19 3a90 	vmov	r3, s19
 800fad0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fad4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800fad8:	4656      	mov	r6, sl
 800fada:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800fade:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fae2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800fae6:	4b74      	ldr	r3, [pc, #464]	; (800fcb8 <_dtoa_r+0x2e8>)
 800fae8:	2200      	movs	r2, #0
 800faea:	4630      	mov	r0, r6
 800faec:	4639      	mov	r1, r7
 800faee:	f7f0 fbf3 	bl	80002d8 <__aeabi_dsub>
 800faf2:	a365      	add	r3, pc, #404	; (adr r3, 800fc88 <_dtoa_r+0x2b8>)
 800faf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faf8:	f7f0 fda6 	bl	8000648 <__aeabi_dmul>
 800fafc:	a364      	add	r3, pc, #400	; (adr r3, 800fc90 <_dtoa_r+0x2c0>)
 800fafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb02:	f7f0 fbeb 	bl	80002dc <__adddf3>
 800fb06:	4606      	mov	r6, r0
 800fb08:	4628      	mov	r0, r5
 800fb0a:	460f      	mov	r7, r1
 800fb0c:	f7f0 fd32 	bl	8000574 <__aeabi_i2d>
 800fb10:	a361      	add	r3, pc, #388	; (adr r3, 800fc98 <_dtoa_r+0x2c8>)
 800fb12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb16:	f7f0 fd97 	bl	8000648 <__aeabi_dmul>
 800fb1a:	4602      	mov	r2, r0
 800fb1c:	460b      	mov	r3, r1
 800fb1e:	4630      	mov	r0, r6
 800fb20:	4639      	mov	r1, r7
 800fb22:	f7f0 fbdb 	bl	80002dc <__adddf3>
 800fb26:	4606      	mov	r6, r0
 800fb28:	460f      	mov	r7, r1
 800fb2a:	f7f1 f83d 	bl	8000ba8 <__aeabi_d2iz>
 800fb2e:	2200      	movs	r2, #0
 800fb30:	9000      	str	r0, [sp, #0]
 800fb32:	2300      	movs	r3, #0
 800fb34:	4630      	mov	r0, r6
 800fb36:	4639      	mov	r1, r7
 800fb38:	f7f0 fff8 	bl	8000b2c <__aeabi_dcmplt>
 800fb3c:	b150      	cbz	r0, 800fb54 <_dtoa_r+0x184>
 800fb3e:	9800      	ldr	r0, [sp, #0]
 800fb40:	f7f0 fd18 	bl	8000574 <__aeabi_i2d>
 800fb44:	4632      	mov	r2, r6
 800fb46:	463b      	mov	r3, r7
 800fb48:	f7f0 ffe6 	bl	8000b18 <__aeabi_dcmpeq>
 800fb4c:	b910      	cbnz	r0, 800fb54 <_dtoa_r+0x184>
 800fb4e:	9b00      	ldr	r3, [sp, #0]
 800fb50:	3b01      	subs	r3, #1
 800fb52:	9300      	str	r3, [sp, #0]
 800fb54:	9b00      	ldr	r3, [sp, #0]
 800fb56:	2b16      	cmp	r3, #22
 800fb58:	d85a      	bhi.n	800fc10 <_dtoa_r+0x240>
 800fb5a:	9a00      	ldr	r2, [sp, #0]
 800fb5c:	4b57      	ldr	r3, [pc, #348]	; (800fcbc <_dtoa_r+0x2ec>)
 800fb5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb66:	ec51 0b19 	vmov	r0, r1, d9
 800fb6a:	f7f0 ffdf 	bl	8000b2c <__aeabi_dcmplt>
 800fb6e:	2800      	cmp	r0, #0
 800fb70:	d050      	beq.n	800fc14 <_dtoa_r+0x244>
 800fb72:	9b00      	ldr	r3, [sp, #0]
 800fb74:	3b01      	subs	r3, #1
 800fb76:	9300      	str	r3, [sp, #0]
 800fb78:	2300      	movs	r3, #0
 800fb7a:	930b      	str	r3, [sp, #44]	; 0x2c
 800fb7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fb7e:	1b5d      	subs	r5, r3, r5
 800fb80:	1e6b      	subs	r3, r5, #1
 800fb82:	9305      	str	r3, [sp, #20]
 800fb84:	bf45      	ittet	mi
 800fb86:	f1c5 0301 	rsbmi	r3, r5, #1
 800fb8a:	9304      	strmi	r3, [sp, #16]
 800fb8c:	2300      	movpl	r3, #0
 800fb8e:	2300      	movmi	r3, #0
 800fb90:	bf4c      	ite	mi
 800fb92:	9305      	strmi	r3, [sp, #20]
 800fb94:	9304      	strpl	r3, [sp, #16]
 800fb96:	9b00      	ldr	r3, [sp, #0]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	db3d      	blt.n	800fc18 <_dtoa_r+0x248>
 800fb9c:	9b05      	ldr	r3, [sp, #20]
 800fb9e:	9a00      	ldr	r2, [sp, #0]
 800fba0:	920a      	str	r2, [sp, #40]	; 0x28
 800fba2:	4413      	add	r3, r2
 800fba4:	9305      	str	r3, [sp, #20]
 800fba6:	2300      	movs	r3, #0
 800fba8:	9307      	str	r3, [sp, #28]
 800fbaa:	9b06      	ldr	r3, [sp, #24]
 800fbac:	2b09      	cmp	r3, #9
 800fbae:	f200 8089 	bhi.w	800fcc4 <_dtoa_r+0x2f4>
 800fbb2:	2b05      	cmp	r3, #5
 800fbb4:	bfc4      	itt	gt
 800fbb6:	3b04      	subgt	r3, #4
 800fbb8:	9306      	strgt	r3, [sp, #24]
 800fbba:	9b06      	ldr	r3, [sp, #24]
 800fbbc:	f1a3 0302 	sub.w	r3, r3, #2
 800fbc0:	bfcc      	ite	gt
 800fbc2:	2500      	movgt	r5, #0
 800fbc4:	2501      	movle	r5, #1
 800fbc6:	2b03      	cmp	r3, #3
 800fbc8:	f200 8087 	bhi.w	800fcda <_dtoa_r+0x30a>
 800fbcc:	e8df f003 	tbb	[pc, r3]
 800fbd0:	59383a2d 	.word	0x59383a2d
 800fbd4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800fbd8:	441d      	add	r5, r3
 800fbda:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800fbde:	2b20      	cmp	r3, #32
 800fbe0:	bfc1      	itttt	gt
 800fbe2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fbe6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800fbea:	fa0b f303 	lslgt.w	r3, fp, r3
 800fbee:	fa26 f000 	lsrgt.w	r0, r6, r0
 800fbf2:	bfda      	itte	le
 800fbf4:	f1c3 0320 	rsble	r3, r3, #32
 800fbf8:	fa06 f003 	lslle.w	r0, r6, r3
 800fbfc:	4318      	orrgt	r0, r3
 800fbfe:	f7f0 fca9 	bl	8000554 <__aeabi_ui2d>
 800fc02:	2301      	movs	r3, #1
 800fc04:	4606      	mov	r6, r0
 800fc06:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800fc0a:	3d01      	subs	r5, #1
 800fc0c:	930e      	str	r3, [sp, #56]	; 0x38
 800fc0e:	e76a      	b.n	800fae6 <_dtoa_r+0x116>
 800fc10:	2301      	movs	r3, #1
 800fc12:	e7b2      	b.n	800fb7a <_dtoa_r+0x1aa>
 800fc14:	900b      	str	r0, [sp, #44]	; 0x2c
 800fc16:	e7b1      	b.n	800fb7c <_dtoa_r+0x1ac>
 800fc18:	9b04      	ldr	r3, [sp, #16]
 800fc1a:	9a00      	ldr	r2, [sp, #0]
 800fc1c:	1a9b      	subs	r3, r3, r2
 800fc1e:	9304      	str	r3, [sp, #16]
 800fc20:	4253      	negs	r3, r2
 800fc22:	9307      	str	r3, [sp, #28]
 800fc24:	2300      	movs	r3, #0
 800fc26:	930a      	str	r3, [sp, #40]	; 0x28
 800fc28:	e7bf      	b.n	800fbaa <_dtoa_r+0x1da>
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	9308      	str	r3, [sp, #32]
 800fc2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	dc55      	bgt.n	800fce0 <_dtoa_r+0x310>
 800fc34:	2301      	movs	r3, #1
 800fc36:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fc3a:	461a      	mov	r2, r3
 800fc3c:	9209      	str	r2, [sp, #36]	; 0x24
 800fc3e:	e00c      	b.n	800fc5a <_dtoa_r+0x28a>
 800fc40:	2301      	movs	r3, #1
 800fc42:	e7f3      	b.n	800fc2c <_dtoa_r+0x25c>
 800fc44:	2300      	movs	r3, #0
 800fc46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fc48:	9308      	str	r3, [sp, #32]
 800fc4a:	9b00      	ldr	r3, [sp, #0]
 800fc4c:	4413      	add	r3, r2
 800fc4e:	9302      	str	r3, [sp, #8]
 800fc50:	3301      	adds	r3, #1
 800fc52:	2b01      	cmp	r3, #1
 800fc54:	9303      	str	r3, [sp, #12]
 800fc56:	bfb8      	it	lt
 800fc58:	2301      	movlt	r3, #1
 800fc5a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fc5c:	2200      	movs	r2, #0
 800fc5e:	6042      	str	r2, [r0, #4]
 800fc60:	2204      	movs	r2, #4
 800fc62:	f102 0614 	add.w	r6, r2, #20
 800fc66:	429e      	cmp	r6, r3
 800fc68:	6841      	ldr	r1, [r0, #4]
 800fc6a:	d93d      	bls.n	800fce8 <_dtoa_r+0x318>
 800fc6c:	4620      	mov	r0, r4
 800fc6e:	f001 fa49 	bl	8011104 <_Balloc>
 800fc72:	9001      	str	r0, [sp, #4]
 800fc74:	2800      	cmp	r0, #0
 800fc76:	d13b      	bne.n	800fcf0 <_dtoa_r+0x320>
 800fc78:	4b11      	ldr	r3, [pc, #68]	; (800fcc0 <_dtoa_r+0x2f0>)
 800fc7a:	4602      	mov	r2, r0
 800fc7c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fc80:	e6c0      	b.n	800fa04 <_dtoa_r+0x34>
 800fc82:	2301      	movs	r3, #1
 800fc84:	e7df      	b.n	800fc46 <_dtoa_r+0x276>
 800fc86:	bf00      	nop
 800fc88:	636f4361 	.word	0x636f4361
 800fc8c:	3fd287a7 	.word	0x3fd287a7
 800fc90:	8b60c8b3 	.word	0x8b60c8b3
 800fc94:	3fc68a28 	.word	0x3fc68a28
 800fc98:	509f79fb 	.word	0x509f79fb
 800fc9c:	3fd34413 	.word	0x3fd34413
 800fca0:	08013eb6 	.word	0x08013eb6
 800fca4:	08013ecd 	.word	0x08013ecd
 800fca8:	7ff00000 	.word	0x7ff00000
 800fcac:	08013eb2 	.word	0x08013eb2
 800fcb0:	08013ea9 	.word	0x08013ea9
 800fcb4:	08013d2d 	.word	0x08013d2d
 800fcb8:	3ff80000 	.word	0x3ff80000
 800fcbc:	080140a0 	.word	0x080140a0
 800fcc0:	08013f28 	.word	0x08013f28
 800fcc4:	2501      	movs	r5, #1
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	9306      	str	r3, [sp, #24]
 800fcca:	9508      	str	r5, [sp, #32]
 800fccc:	f04f 33ff 	mov.w	r3, #4294967295
 800fcd0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	2312      	movs	r3, #18
 800fcd8:	e7b0      	b.n	800fc3c <_dtoa_r+0x26c>
 800fcda:	2301      	movs	r3, #1
 800fcdc:	9308      	str	r3, [sp, #32]
 800fcde:	e7f5      	b.n	800fccc <_dtoa_r+0x2fc>
 800fce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fce2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fce6:	e7b8      	b.n	800fc5a <_dtoa_r+0x28a>
 800fce8:	3101      	adds	r1, #1
 800fcea:	6041      	str	r1, [r0, #4]
 800fcec:	0052      	lsls	r2, r2, #1
 800fcee:	e7b8      	b.n	800fc62 <_dtoa_r+0x292>
 800fcf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fcf2:	9a01      	ldr	r2, [sp, #4]
 800fcf4:	601a      	str	r2, [r3, #0]
 800fcf6:	9b03      	ldr	r3, [sp, #12]
 800fcf8:	2b0e      	cmp	r3, #14
 800fcfa:	f200 809d 	bhi.w	800fe38 <_dtoa_r+0x468>
 800fcfe:	2d00      	cmp	r5, #0
 800fd00:	f000 809a 	beq.w	800fe38 <_dtoa_r+0x468>
 800fd04:	9b00      	ldr	r3, [sp, #0]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	dd32      	ble.n	800fd70 <_dtoa_r+0x3a0>
 800fd0a:	4ab7      	ldr	r2, [pc, #732]	; (800ffe8 <_dtoa_r+0x618>)
 800fd0c:	f003 030f 	and.w	r3, r3, #15
 800fd10:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fd14:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fd18:	9b00      	ldr	r3, [sp, #0]
 800fd1a:	05d8      	lsls	r0, r3, #23
 800fd1c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800fd20:	d516      	bpl.n	800fd50 <_dtoa_r+0x380>
 800fd22:	4bb2      	ldr	r3, [pc, #712]	; (800ffec <_dtoa_r+0x61c>)
 800fd24:	ec51 0b19 	vmov	r0, r1, d9
 800fd28:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fd2c:	f7f0 fdb6 	bl	800089c <__aeabi_ddiv>
 800fd30:	f007 070f 	and.w	r7, r7, #15
 800fd34:	4682      	mov	sl, r0
 800fd36:	468b      	mov	fp, r1
 800fd38:	2503      	movs	r5, #3
 800fd3a:	4eac      	ldr	r6, [pc, #688]	; (800ffec <_dtoa_r+0x61c>)
 800fd3c:	b957      	cbnz	r7, 800fd54 <_dtoa_r+0x384>
 800fd3e:	4642      	mov	r2, r8
 800fd40:	464b      	mov	r3, r9
 800fd42:	4650      	mov	r0, sl
 800fd44:	4659      	mov	r1, fp
 800fd46:	f7f0 fda9 	bl	800089c <__aeabi_ddiv>
 800fd4a:	4682      	mov	sl, r0
 800fd4c:	468b      	mov	fp, r1
 800fd4e:	e028      	b.n	800fda2 <_dtoa_r+0x3d2>
 800fd50:	2502      	movs	r5, #2
 800fd52:	e7f2      	b.n	800fd3a <_dtoa_r+0x36a>
 800fd54:	07f9      	lsls	r1, r7, #31
 800fd56:	d508      	bpl.n	800fd6a <_dtoa_r+0x39a>
 800fd58:	4640      	mov	r0, r8
 800fd5a:	4649      	mov	r1, r9
 800fd5c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fd60:	f7f0 fc72 	bl	8000648 <__aeabi_dmul>
 800fd64:	3501      	adds	r5, #1
 800fd66:	4680      	mov	r8, r0
 800fd68:	4689      	mov	r9, r1
 800fd6a:	107f      	asrs	r7, r7, #1
 800fd6c:	3608      	adds	r6, #8
 800fd6e:	e7e5      	b.n	800fd3c <_dtoa_r+0x36c>
 800fd70:	f000 809b 	beq.w	800feaa <_dtoa_r+0x4da>
 800fd74:	9b00      	ldr	r3, [sp, #0]
 800fd76:	4f9d      	ldr	r7, [pc, #628]	; (800ffec <_dtoa_r+0x61c>)
 800fd78:	425e      	negs	r6, r3
 800fd7a:	4b9b      	ldr	r3, [pc, #620]	; (800ffe8 <_dtoa_r+0x618>)
 800fd7c:	f006 020f 	and.w	r2, r6, #15
 800fd80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd88:	ec51 0b19 	vmov	r0, r1, d9
 800fd8c:	f7f0 fc5c 	bl	8000648 <__aeabi_dmul>
 800fd90:	1136      	asrs	r6, r6, #4
 800fd92:	4682      	mov	sl, r0
 800fd94:	468b      	mov	fp, r1
 800fd96:	2300      	movs	r3, #0
 800fd98:	2502      	movs	r5, #2
 800fd9a:	2e00      	cmp	r6, #0
 800fd9c:	d17a      	bne.n	800fe94 <_dtoa_r+0x4c4>
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d1d3      	bne.n	800fd4a <_dtoa_r+0x37a>
 800fda2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	f000 8082 	beq.w	800feae <_dtoa_r+0x4de>
 800fdaa:	4b91      	ldr	r3, [pc, #580]	; (800fff0 <_dtoa_r+0x620>)
 800fdac:	2200      	movs	r2, #0
 800fdae:	4650      	mov	r0, sl
 800fdb0:	4659      	mov	r1, fp
 800fdb2:	f7f0 febb 	bl	8000b2c <__aeabi_dcmplt>
 800fdb6:	2800      	cmp	r0, #0
 800fdb8:	d079      	beq.n	800feae <_dtoa_r+0x4de>
 800fdba:	9b03      	ldr	r3, [sp, #12]
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d076      	beq.n	800feae <_dtoa_r+0x4de>
 800fdc0:	9b02      	ldr	r3, [sp, #8]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	dd36      	ble.n	800fe34 <_dtoa_r+0x464>
 800fdc6:	9b00      	ldr	r3, [sp, #0]
 800fdc8:	4650      	mov	r0, sl
 800fdca:	4659      	mov	r1, fp
 800fdcc:	1e5f      	subs	r7, r3, #1
 800fdce:	2200      	movs	r2, #0
 800fdd0:	4b88      	ldr	r3, [pc, #544]	; (800fff4 <_dtoa_r+0x624>)
 800fdd2:	f7f0 fc39 	bl	8000648 <__aeabi_dmul>
 800fdd6:	9e02      	ldr	r6, [sp, #8]
 800fdd8:	4682      	mov	sl, r0
 800fdda:	468b      	mov	fp, r1
 800fddc:	3501      	adds	r5, #1
 800fdde:	4628      	mov	r0, r5
 800fde0:	f7f0 fbc8 	bl	8000574 <__aeabi_i2d>
 800fde4:	4652      	mov	r2, sl
 800fde6:	465b      	mov	r3, fp
 800fde8:	f7f0 fc2e 	bl	8000648 <__aeabi_dmul>
 800fdec:	4b82      	ldr	r3, [pc, #520]	; (800fff8 <_dtoa_r+0x628>)
 800fdee:	2200      	movs	r2, #0
 800fdf0:	f7f0 fa74 	bl	80002dc <__adddf3>
 800fdf4:	46d0      	mov	r8, sl
 800fdf6:	46d9      	mov	r9, fp
 800fdf8:	4682      	mov	sl, r0
 800fdfa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800fdfe:	2e00      	cmp	r6, #0
 800fe00:	d158      	bne.n	800feb4 <_dtoa_r+0x4e4>
 800fe02:	4b7e      	ldr	r3, [pc, #504]	; (800fffc <_dtoa_r+0x62c>)
 800fe04:	2200      	movs	r2, #0
 800fe06:	4640      	mov	r0, r8
 800fe08:	4649      	mov	r1, r9
 800fe0a:	f7f0 fa65 	bl	80002d8 <__aeabi_dsub>
 800fe0e:	4652      	mov	r2, sl
 800fe10:	465b      	mov	r3, fp
 800fe12:	4680      	mov	r8, r0
 800fe14:	4689      	mov	r9, r1
 800fe16:	f7f0 fea7 	bl	8000b68 <__aeabi_dcmpgt>
 800fe1a:	2800      	cmp	r0, #0
 800fe1c:	f040 8295 	bne.w	801034a <_dtoa_r+0x97a>
 800fe20:	4652      	mov	r2, sl
 800fe22:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fe26:	4640      	mov	r0, r8
 800fe28:	4649      	mov	r1, r9
 800fe2a:	f7f0 fe7f 	bl	8000b2c <__aeabi_dcmplt>
 800fe2e:	2800      	cmp	r0, #0
 800fe30:	f040 8289 	bne.w	8010346 <_dtoa_r+0x976>
 800fe34:	ec5b ab19 	vmov	sl, fp, d9
 800fe38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	f2c0 8148 	blt.w	80100d0 <_dtoa_r+0x700>
 800fe40:	9a00      	ldr	r2, [sp, #0]
 800fe42:	2a0e      	cmp	r2, #14
 800fe44:	f300 8144 	bgt.w	80100d0 <_dtoa_r+0x700>
 800fe48:	4b67      	ldr	r3, [pc, #412]	; (800ffe8 <_dtoa_r+0x618>)
 800fe4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fe4e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fe52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	f280 80d5 	bge.w	8010004 <_dtoa_r+0x634>
 800fe5a:	9b03      	ldr	r3, [sp, #12]
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	f300 80d1 	bgt.w	8010004 <_dtoa_r+0x634>
 800fe62:	f040 826f 	bne.w	8010344 <_dtoa_r+0x974>
 800fe66:	4b65      	ldr	r3, [pc, #404]	; (800fffc <_dtoa_r+0x62c>)
 800fe68:	2200      	movs	r2, #0
 800fe6a:	4640      	mov	r0, r8
 800fe6c:	4649      	mov	r1, r9
 800fe6e:	f7f0 fbeb 	bl	8000648 <__aeabi_dmul>
 800fe72:	4652      	mov	r2, sl
 800fe74:	465b      	mov	r3, fp
 800fe76:	f7f0 fe6d 	bl	8000b54 <__aeabi_dcmpge>
 800fe7a:	9e03      	ldr	r6, [sp, #12]
 800fe7c:	4637      	mov	r7, r6
 800fe7e:	2800      	cmp	r0, #0
 800fe80:	f040 8245 	bne.w	801030e <_dtoa_r+0x93e>
 800fe84:	9d01      	ldr	r5, [sp, #4]
 800fe86:	2331      	movs	r3, #49	; 0x31
 800fe88:	f805 3b01 	strb.w	r3, [r5], #1
 800fe8c:	9b00      	ldr	r3, [sp, #0]
 800fe8e:	3301      	adds	r3, #1
 800fe90:	9300      	str	r3, [sp, #0]
 800fe92:	e240      	b.n	8010316 <_dtoa_r+0x946>
 800fe94:	07f2      	lsls	r2, r6, #31
 800fe96:	d505      	bpl.n	800fea4 <_dtoa_r+0x4d4>
 800fe98:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fe9c:	f7f0 fbd4 	bl	8000648 <__aeabi_dmul>
 800fea0:	3501      	adds	r5, #1
 800fea2:	2301      	movs	r3, #1
 800fea4:	1076      	asrs	r6, r6, #1
 800fea6:	3708      	adds	r7, #8
 800fea8:	e777      	b.n	800fd9a <_dtoa_r+0x3ca>
 800feaa:	2502      	movs	r5, #2
 800feac:	e779      	b.n	800fda2 <_dtoa_r+0x3d2>
 800feae:	9f00      	ldr	r7, [sp, #0]
 800feb0:	9e03      	ldr	r6, [sp, #12]
 800feb2:	e794      	b.n	800fdde <_dtoa_r+0x40e>
 800feb4:	9901      	ldr	r1, [sp, #4]
 800feb6:	4b4c      	ldr	r3, [pc, #304]	; (800ffe8 <_dtoa_r+0x618>)
 800feb8:	4431      	add	r1, r6
 800feba:	910d      	str	r1, [sp, #52]	; 0x34
 800febc:	9908      	ldr	r1, [sp, #32]
 800febe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800fec2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fec6:	2900      	cmp	r1, #0
 800fec8:	d043      	beq.n	800ff52 <_dtoa_r+0x582>
 800feca:	494d      	ldr	r1, [pc, #308]	; (8010000 <_dtoa_r+0x630>)
 800fecc:	2000      	movs	r0, #0
 800fece:	f7f0 fce5 	bl	800089c <__aeabi_ddiv>
 800fed2:	4652      	mov	r2, sl
 800fed4:	465b      	mov	r3, fp
 800fed6:	f7f0 f9ff 	bl	80002d8 <__aeabi_dsub>
 800feda:	9d01      	ldr	r5, [sp, #4]
 800fedc:	4682      	mov	sl, r0
 800fede:	468b      	mov	fp, r1
 800fee0:	4649      	mov	r1, r9
 800fee2:	4640      	mov	r0, r8
 800fee4:	f7f0 fe60 	bl	8000ba8 <__aeabi_d2iz>
 800fee8:	4606      	mov	r6, r0
 800feea:	f7f0 fb43 	bl	8000574 <__aeabi_i2d>
 800feee:	4602      	mov	r2, r0
 800fef0:	460b      	mov	r3, r1
 800fef2:	4640      	mov	r0, r8
 800fef4:	4649      	mov	r1, r9
 800fef6:	f7f0 f9ef 	bl	80002d8 <__aeabi_dsub>
 800fefa:	3630      	adds	r6, #48	; 0x30
 800fefc:	f805 6b01 	strb.w	r6, [r5], #1
 800ff00:	4652      	mov	r2, sl
 800ff02:	465b      	mov	r3, fp
 800ff04:	4680      	mov	r8, r0
 800ff06:	4689      	mov	r9, r1
 800ff08:	f7f0 fe10 	bl	8000b2c <__aeabi_dcmplt>
 800ff0c:	2800      	cmp	r0, #0
 800ff0e:	d163      	bne.n	800ffd8 <_dtoa_r+0x608>
 800ff10:	4642      	mov	r2, r8
 800ff12:	464b      	mov	r3, r9
 800ff14:	4936      	ldr	r1, [pc, #216]	; (800fff0 <_dtoa_r+0x620>)
 800ff16:	2000      	movs	r0, #0
 800ff18:	f7f0 f9de 	bl	80002d8 <__aeabi_dsub>
 800ff1c:	4652      	mov	r2, sl
 800ff1e:	465b      	mov	r3, fp
 800ff20:	f7f0 fe04 	bl	8000b2c <__aeabi_dcmplt>
 800ff24:	2800      	cmp	r0, #0
 800ff26:	f040 80b5 	bne.w	8010094 <_dtoa_r+0x6c4>
 800ff2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ff2c:	429d      	cmp	r5, r3
 800ff2e:	d081      	beq.n	800fe34 <_dtoa_r+0x464>
 800ff30:	4b30      	ldr	r3, [pc, #192]	; (800fff4 <_dtoa_r+0x624>)
 800ff32:	2200      	movs	r2, #0
 800ff34:	4650      	mov	r0, sl
 800ff36:	4659      	mov	r1, fp
 800ff38:	f7f0 fb86 	bl	8000648 <__aeabi_dmul>
 800ff3c:	4b2d      	ldr	r3, [pc, #180]	; (800fff4 <_dtoa_r+0x624>)
 800ff3e:	4682      	mov	sl, r0
 800ff40:	468b      	mov	fp, r1
 800ff42:	4640      	mov	r0, r8
 800ff44:	4649      	mov	r1, r9
 800ff46:	2200      	movs	r2, #0
 800ff48:	f7f0 fb7e 	bl	8000648 <__aeabi_dmul>
 800ff4c:	4680      	mov	r8, r0
 800ff4e:	4689      	mov	r9, r1
 800ff50:	e7c6      	b.n	800fee0 <_dtoa_r+0x510>
 800ff52:	4650      	mov	r0, sl
 800ff54:	4659      	mov	r1, fp
 800ff56:	f7f0 fb77 	bl	8000648 <__aeabi_dmul>
 800ff5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ff5c:	9d01      	ldr	r5, [sp, #4]
 800ff5e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ff60:	4682      	mov	sl, r0
 800ff62:	468b      	mov	fp, r1
 800ff64:	4649      	mov	r1, r9
 800ff66:	4640      	mov	r0, r8
 800ff68:	f7f0 fe1e 	bl	8000ba8 <__aeabi_d2iz>
 800ff6c:	4606      	mov	r6, r0
 800ff6e:	f7f0 fb01 	bl	8000574 <__aeabi_i2d>
 800ff72:	3630      	adds	r6, #48	; 0x30
 800ff74:	4602      	mov	r2, r0
 800ff76:	460b      	mov	r3, r1
 800ff78:	4640      	mov	r0, r8
 800ff7a:	4649      	mov	r1, r9
 800ff7c:	f7f0 f9ac 	bl	80002d8 <__aeabi_dsub>
 800ff80:	f805 6b01 	strb.w	r6, [r5], #1
 800ff84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ff86:	429d      	cmp	r5, r3
 800ff88:	4680      	mov	r8, r0
 800ff8a:	4689      	mov	r9, r1
 800ff8c:	f04f 0200 	mov.w	r2, #0
 800ff90:	d124      	bne.n	800ffdc <_dtoa_r+0x60c>
 800ff92:	4b1b      	ldr	r3, [pc, #108]	; (8010000 <_dtoa_r+0x630>)
 800ff94:	4650      	mov	r0, sl
 800ff96:	4659      	mov	r1, fp
 800ff98:	f7f0 f9a0 	bl	80002dc <__adddf3>
 800ff9c:	4602      	mov	r2, r0
 800ff9e:	460b      	mov	r3, r1
 800ffa0:	4640      	mov	r0, r8
 800ffa2:	4649      	mov	r1, r9
 800ffa4:	f7f0 fde0 	bl	8000b68 <__aeabi_dcmpgt>
 800ffa8:	2800      	cmp	r0, #0
 800ffaa:	d173      	bne.n	8010094 <_dtoa_r+0x6c4>
 800ffac:	4652      	mov	r2, sl
 800ffae:	465b      	mov	r3, fp
 800ffb0:	4913      	ldr	r1, [pc, #76]	; (8010000 <_dtoa_r+0x630>)
 800ffb2:	2000      	movs	r0, #0
 800ffb4:	f7f0 f990 	bl	80002d8 <__aeabi_dsub>
 800ffb8:	4602      	mov	r2, r0
 800ffba:	460b      	mov	r3, r1
 800ffbc:	4640      	mov	r0, r8
 800ffbe:	4649      	mov	r1, r9
 800ffc0:	f7f0 fdb4 	bl	8000b2c <__aeabi_dcmplt>
 800ffc4:	2800      	cmp	r0, #0
 800ffc6:	f43f af35 	beq.w	800fe34 <_dtoa_r+0x464>
 800ffca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ffcc:	1e6b      	subs	r3, r5, #1
 800ffce:	930f      	str	r3, [sp, #60]	; 0x3c
 800ffd0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ffd4:	2b30      	cmp	r3, #48	; 0x30
 800ffd6:	d0f8      	beq.n	800ffca <_dtoa_r+0x5fa>
 800ffd8:	9700      	str	r7, [sp, #0]
 800ffda:	e049      	b.n	8010070 <_dtoa_r+0x6a0>
 800ffdc:	4b05      	ldr	r3, [pc, #20]	; (800fff4 <_dtoa_r+0x624>)
 800ffde:	f7f0 fb33 	bl	8000648 <__aeabi_dmul>
 800ffe2:	4680      	mov	r8, r0
 800ffe4:	4689      	mov	r9, r1
 800ffe6:	e7bd      	b.n	800ff64 <_dtoa_r+0x594>
 800ffe8:	080140a0 	.word	0x080140a0
 800ffec:	08014078 	.word	0x08014078
 800fff0:	3ff00000 	.word	0x3ff00000
 800fff4:	40240000 	.word	0x40240000
 800fff8:	401c0000 	.word	0x401c0000
 800fffc:	40140000 	.word	0x40140000
 8010000:	3fe00000 	.word	0x3fe00000
 8010004:	9d01      	ldr	r5, [sp, #4]
 8010006:	4656      	mov	r6, sl
 8010008:	465f      	mov	r7, fp
 801000a:	4642      	mov	r2, r8
 801000c:	464b      	mov	r3, r9
 801000e:	4630      	mov	r0, r6
 8010010:	4639      	mov	r1, r7
 8010012:	f7f0 fc43 	bl	800089c <__aeabi_ddiv>
 8010016:	f7f0 fdc7 	bl	8000ba8 <__aeabi_d2iz>
 801001a:	4682      	mov	sl, r0
 801001c:	f7f0 faaa 	bl	8000574 <__aeabi_i2d>
 8010020:	4642      	mov	r2, r8
 8010022:	464b      	mov	r3, r9
 8010024:	f7f0 fb10 	bl	8000648 <__aeabi_dmul>
 8010028:	4602      	mov	r2, r0
 801002a:	460b      	mov	r3, r1
 801002c:	4630      	mov	r0, r6
 801002e:	4639      	mov	r1, r7
 8010030:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8010034:	f7f0 f950 	bl	80002d8 <__aeabi_dsub>
 8010038:	f805 6b01 	strb.w	r6, [r5], #1
 801003c:	9e01      	ldr	r6, [sp, #4]
 801003e:	9f03      	ldr	r7, [sp, #12]
 8010040:	1bae      	subs	r6, r5, r6
 8010042:	42b7      	cmp	r7, r6
 8010044:	4602      	mov	r2, r0
 8010046:	460b      	mov	r3, r1
 8010048:	d135      	bne.n	80100b6 <_dtoa_r+0x6e6>
 801004a:	f7f0 f947 	bl	80002dc <__adddf3>
 801004e:	4642      	mov	r2, r8
 8010050:	464b      	mov	r3, r9
 8010052:	4606      	mov	r6, r0
 8010054:	460f      	mov	r7, r1
 8010056:	f7f0 fd87 	bl	8000b68 <__aeabi_dcmpgt>
 801005a:	b9d0      	cbnz	r0, 8010092 <_dtoa_r+0x6c2>
 801005c:	4642      	mov	r2, r8
 801005e:	464b      	mov	r3, r9
 8010060:	4630      	mov	r0, r6
 8010062:	4639      	mov	r1, r7
 8010064:	f7f0 fd58 	bl	8000b18 <__aeabi_dcmpeq>
 8010068:	b110      	cbz	r0, 8010070 <_dtoa_r+0x6a0>
 801006a:	f01a 0f01 	tst.w	sl, #1
 801006e:	d110      	bne.n	8010092 <_dtoa_r+0x6c2>
 8010070:	4620      	mov	r0, r4
 8010072:	ee18 1a10 	vmov	r1, s16
 8010076:	f001 f885 	bl	8011184 <_Bfree>
 801007a:	2300      	movs	r3, #0
 801007c:	9800      	ldr	r0, [sp, #0]
 801007e:	702b      	strb	r3, [r5, #0]
 8010080:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010082:	3001      	adds	r0, #1
 8010084:	6018      	str	r0, [r3, #0]
 8010086:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010088:	2b00      	cmp	r3, #0
 801008a:	f43f acf1 	beq.w	800fa70 <_dtoa_r+0xa0>
 801008e:	601d      	str	r5, [r3, #0]
 8010090:	e4ee      	b.n	800fa70 <_dtoa_r+0xa0>
 8010092:	9f00      	ldr	r7, [sp, #0]
 8010094:	462b      	mov	r3, r5
 8010096:	461d      	mov	r5, r3
 8010098:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801009c:	2a39      	cmp	r2, #57	; 0x39
 801009e:	d106      	bne.n	80100ae <_dtoa_r+0x6de>
 80100a0:	9a01      	ldr	r2, [sp, #4]
 80100a2:	429a      	cmp	r2, r3
 80100a4:	d1f7      	bne.n	8010096 <_dtoa_r+0x6c6>
 80100a6:	9901      	ldr	r1, [sp, #4]
 80100a8:	2230      	movs	r2, #48	; 0x30
 80100aa:	3701      	adds	r7, #1
 80100ac:	700a      	strb	r2, [r1, #0]
 80100ae:	781a      	ldrb	r2, [r3, #0]
 80100b0:	3201      	adds	r2, #1
 80100b2:	701a      	strb	r2, [r3, #0]
 80100b4:	e790      	b.n	800ffd8 <_dtoa_r+0x608>
 80100b6:	4ba6      	ldr	r3, [pc, #664]	; (8010350 <_dtoa_r+0x980>)
 80100b8:	2200      	movs	r2, #0
 80100ba:	f7f0 fac5 	bl	8000648 <__aeabi_dmul>
 80100be:	2200      	movs	r2, #0
 80100c0:	2300      	movs	r3, #0
 80100c2:	4606      	mov	r6, r0
 80100c4:	460f      	mov	r7, r1
 80100c6:	f7f0 fd27 	bl	8000b18 <__aeabi_dcmpeq>
 80100ca:	2800      	cmp	r0, #0
 80100cc:	d09d      	beq.n	801000a <_dtoa_r+0x63a>
 80100ce:	e7cf      	b.n	8010070 <_dtoa_r+0x6a0>
 80100d0:	9a08      	ldr	r2, [sp, #32]
 80100d2:	2a00      	cmp	r2, #0
 80100d4:	f000 80d7 	beq.w	8010286 <_dtoa_r+0x8b6>
 80100d8:	9a06      	ldr	r2, [sp, #24]
 80100da:	2a01      	cmp	r2, #1
 80100dc:	f300 80ba 	bgt.w	8010254 <_dtoa_r+0x884>
 80100e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80100e2:	2a00      	cmp	r2, #0
 80100e4:	f000 80b2 	beq.w	801024c <_dtoa_r+0x87c>
 80100e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80100ec:	9e07      	ldr	r6, [sp, #28]
 80100ee:	9d04      	ldr	r5, [sp, #16]
 80100f0:	9a04      	ldr	r2, [sp, #16]
 80100f2:	441a      	add	r2, r3
 80100f4:	9204      	str	r2, [sp, #16]
 80100f6:	9a05      	ldr	r2, [sp, #20]
 80100f8:	2101      	movs	r1, #1
 80100fa:	441a      	add	r2, r3
 80100fc:	4620      	mov	r0, r4
 80100fe:	9205      	str	r2, [sp, #20]
 8010100:	f001 f942 	bl	8011388 <__i2b>
 8010104:	4607      	mov	r7, r0
 8010106:	2d00      	cmp	r5, #0
 8010108:	dd0c      	ble.n	8010124 <_dtoa_r+0x754>
 801010a:	9b05      	ldr	r3, [sp, #20]
 801010c:	2b00      	cmp	r3, #0
 801010e:	dd09      	ble.n	8010124 <_dtoa_r+0x754>
 8010110:	42ab      	cmp	r3, r5
 8010112:	9a04      	ldr	r2, [sp, #16]
 8010114:	bfa8      	it	ge
 8010116:	462b      	movge	r3, r5
 8010118:	1ad2      	subs	r2, r2, r3
 801011a:	9204      	str	r2, [sp, #16]
 801011c:	9a05      	ldr	r2, [sp, #20]
 801011e:	1aed      	subs	r5, r5, r3
 8010120:	1ad3      	subs	r3, r2, r3
 8010122:	9305      	str	r3, [sp, #20]
 8010124:	9b07      	ldr	r3, [sp, #28]
 8010126:	b31b      	cbz	r3, 8010170 <_dtoa_r+0x7a0>
 8010128:	9b08      	ldr	r3, [sp, #32]
 801012a:	2b00      	cmp	r3, #0
 801012c:	f000 80af 	beq.w	801028e <_dtoa_r+0x8be>
 8010130:	2e00      	cmp	r6, #0
 8010132:	dd13      	ble.n	801015c <_dtoa_r+0x78c>
 8010134:	4639      	mov	r1, r7
 8010136:	4632      	mov	r2, r6
 8010138:	4620      	mov	r0, r4
 801013a:	f001 f9e5 	bl	8011508 <__pow5mult>
 801013e:	ee18 2a10 	vmov	r2, s16
 8010142:	4601      	mov	r1, r0
 8010144:	4607      	mov	r7, r0
 8010146:	4620      	mov	r0, r4
 8010148:	f001 f934 	bl	80113b4 <__multiply>
 801014c:	ee18 1a10 	vmov	r1, s16
 8010150:	4680      	mov	r8, r0
 8010152:	4620      	mov	r0, r4
 8010154:	f001 f816 	bl	8011184 <_Bfree>
 8010158:	ee08 8a10 	vmov	s16, r8
 801015c:	9b07      	ldr	r3, [sp, #28]
 801015e:	1b9a      	subs	r2, r3, r6
 8010160:	d006      	beq.n	8010170 <_dtoa_r+0x7a0>
 8010162:	ee18 1a10 	vmov	r1, s16
 8010166:	4620      	mov	r0, r4
 8010168:	f001 f9ce 	bl	8011508 <__pow5mult>
 801016c:	ee08 0a10 	vmov	s16, r0
 8010170:	2101      	movs	r1, #1
 8010172:	4620      	mov	r0, r4
 8010174:	f001 f908 	bl	8011388 <__i2b>
 8010178:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801017a:	2b00      	cmp	r3, #0
 801017c:	4606      	mov	r6, r0
 801017e:	f340 8088 	ble.w	8010292 <_dtoa_r+0x8c2>
 8010182:	461a      	mov	r2, r3
 8010184:	4601      	mov	r1, r0
 8010186:	4620      	mov	r0, r4
 8010188:	f001 f9be 	bl	8011508 <__pow5mult>
 801018c:	9b06      	ldr	r3, [sp, #24]
 801018e:	2b01      	cmp	r3, #1
 8010190:	4606      	mov	r6, r0
 8010192:	f340 8081 	ble.w	8010298 <_dtoa_r+0x8c8>
 8010196:	f04f 0800 	mov.w	r8, #0
 801019a:	6933      	ldr	r3, [r6, #16]
 801019c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80101a0:	6918      	ldr	r0, [r3, #16]
 80101a2:	f001 f8a1 	bl	80112e8 <__hi0bits>
 80101a6:	f1c0 0020 	rsb	r0, r0, #32
 80101aa:	9b05      	ldr	r3, [sp, #20]
 80101ac:	4418      	add	r0, r3
 80101ae:	f010 001f 	ands.w	r0, r0, #31
 80101b2:	f000 8092 	beq.w	80102da <_dtoa_r+0x90a>
 80101b6:	f1c0 0320 	rsb	r3, r0, #32
 80101ba:	2b04      	cmp	r3, #4
 80101bc:	f340 808a 	ble.w	80102d4 <_dtoa_r+0x904>
 80101c0:	f1c0 001c 	rsb	r0, r0, #28
 80101c4:	9b04      	ldr	r3, [sp, #16]
 80101c6:	4403      	add	r3, r0
 80101c8:	9304      	str	r3, [sp, #16]
 80101ca:	9b05      	ldr	r3, [sp, #20]
 80101cc:	4403      	add	r3, r0
 80101ce:	4405      	add	r5, r0
 80101d0:	9305      	str	r3, [sp, #20]
 80101d2:	9b04      	ldr	r3, [sp, #16]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	dd07      	ble.n	80101e8 <_dtoa_r+0x818>
 80101d8:	ee18 1a10 	vmov	r1, s16
 80101dc:	461a      	mov	r2, r3
 80101de:	4620      	mov	r0, r4
 80101e0:	f001 f9ec 	bl	80115bc <__lshift>
 80101e4:	ee08 0a10 	vmov	s16, r0
 80101e8:	9b05      	ldr	r3, [sp, #20]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	dd05      	ble.n	80101fa <_dtoa_r+0x82a>
 80101ee:	4631      	mov	r1, r6
 80101f0:	461a      	mov	r2, r3
 80101f2:	4620      	mov	r0, r4
 80101f4:	f001 f9e2 	bl	80115bc <__lshift>
 80101f8:	4606      	mov	r6, r0
 80101fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d06e      	beq.n	80102de <_dtoa_r+0x90e>
 8010200:	ee18 0a10 	vmov	r0, s16
 8010204:	4631      	mov	r1, r6
 8010206:	f001 fa49 	bl	801169c <__mcmp>
 801020a:	2800      	cmp	r0, #0
 801020c:	da67      	bge.n	80102de <_dtoa_r+0x90e>
 801020e:	9b00      	ldr	r3, [sp, #0]
 8010210:	3b01      	subs	r3, #1
 8010212:	ee18 1a10 	vmov	r1, s16
 8010216:	9300      	str	r3, [sp, #0]
 8010218:	220a      	movs	r2, #10
 801021a:	2300      	movs	r3, #0
 801021c:	4620      	mov	r0, r4
 801021e:	f000 ffd3 	bl	80111c8 <__multadd>
 8010222:	9b08      	ldr	r3, [sp, #32]
 8010224:	ee08 0a10 	vmov	s16, r0
 8010228:	2b00      	cmp	r3, #0
 801022a:	f000 81b1 	beq.w	8010590 <_dtoa_r+0xbc0>
 801022e:	2300      	movs	r3, #0
 8010230:	4639      	mov	r1, r7
 8010232:	220a      	movs	r2, #10
 8010234:	4620      	mov	r0, r4
 8010236:	f000 ffc7 	bl	80111c8 <__multadd>
 801023a:	9b02      	ldr	r3, [sp, #8]
 801023c:	2b00      	cmp	r3, #0
 801023e:	4607      	mov	r7, r0
 8010240:	f300 808e 	bgt.w	8010360 <_dtoa_r+0x990>
 8010244:	9b06      	ldr	r3, [sp, #24]
 8010246:	2b02      	cmp	r3, #2
 8010248:	dc51      	bgt.n	80102ee <_dtoa_r+0x91e>
 801024a:	e089      	b.n	8010360 <_dtoa_r+0x990>
 801024c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801024e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010252:	e74b      	b.n	80100ec <_dtoa_r+0x71c>
 8010254:	9b03      	ldr	r3, [sp, #12]
 8010256:	1e5e      	subs	r6, r3, #1
 8010258:	9b07      	ldr	r3, [sp, #28]
 801025a:	42b3      	cmp	r3, r6
 801025c:	bfbf      	itttt	lt
 801025e:	9b07      	ldrlt	r3, [sp, #28]
 8010260:	9607      	strlt	r6, [sp, #28]
 8010262:	1af2      	sublt	r2, r6, r3
 8010264:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010266:	bfb6      	itet	lt
 8010268:	189b      	addlt	r3, r3, r2
 801026a:	1b9e      	subge	r6, r3, r6
 801026c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801026e:	9b03      	ldr	r3, [sp, #12]
 8010270:	bfb8      	it	lt
 8010272:	2600      	movlt	r6, #0
 8010274:	2b00      	cmp	r3, #0
 8010276:	bfb7      	itett	lt
 8010278:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801027c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010280:	1a9d      	sublt	r5, r3, r2
 8010282:	2300      	movlt	r3, #0
 8010284:	e734      	b.n	80100f0 <_dtoa_r+0x720>
 8010286:	9e07      	ldr	r6, [sp, #28]
 8010288:	9d04      	ldr	r5, [sp, #16]
 801028a:	9f08      	ldr	r7, [sp, #32]
 801028c:	e73b      	b.n	8010106 <_dtoa_r+0x736>
 801028e:	9a07      	ldr	r2, [sp, #28]
 8010290:	e767      	b.n	8010162 <_dtoa_r+0x792>
 8010292:	9b06      	ldr	r3, [sp, #24]
 8010294:	2b01      	cmp	r3, #1
 8010296:	dc18      	bgt.n	80102ca <_dtoa_r+0x8fa>
 8010298:	f1ba 0f00 	cmp.w	sl, #0
 801029c:	d115      	bne.n	80102ca <_dtoa_r+0x8fa>
 801029e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80102a2:	b993      	cbnz	r3, 80102ca <_dtoa_r+0x8fa>
 80102a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80102a8:	0d1b      	lsrs	r3, r3, #20
 80102aa:	051b      	lsls	r3, r3, #20
 80102ac:	b183      	cbz	r3, 80102d0 <_dtoa_r+0x900>
 80102ae:	9b04      	ldr	r3, [sp, #16]
 80102b0:	3301      	adds	r3, #1
 80102b2:	9304      	str	r3, [sp, #16]
 80102b4:	9b05      	ldr	r3, [sp, #20]
 80102b6:	3301      	adds	r3, #1
 80102b8:	9305      	str	r3, [sp, #20]
 80102ba:	f04f 0801 	mov.w	r8, #1
 80102be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	f47f af6a 	bne.w	801019a <_dtoa_r+0x7ca>
 80102c6:	2001      	movs	r0, #1
 80102c8:	e76f      	b.n	80101aa <_dtoa_r+0x7da>
 80102ca:	f04f 0800 	mov.w	r8, #0
 80102ce:	e7f6      	b.n	80102be <_dtoa_r+0x8ee>
 80102d0:	4698      	mov	r8, r3
 80102d2:	e7f4      	b.n	80102be <_dtoa_r+0x8ee>
 80102d4:	f43f af7d 	beq.w	80101d2 <_dtoa_r+0x802>
 80102d8:	4618      	mov	r0, r3
 80102da:	301c      	adds	r0, #28
 80102dc:	e772      	b.n	80101c4 <_dtoa_r+0x7f4>
 80102de:	9b03      	ldr	r3, [sp, #12]
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	dc37      	bgt.n	8010354 <_dtoa_r+0x984>
 80102e4:	9b06      	ldr	r3, [sp, #24]
 80102e6:	2b02      	cmp	r3, #2
 80102e8:	dd34      	ble.n	8010354 <_dtoa_r+0x984>
 80102ea:	9b03      	ldr	r3, [sp, #12]
 80102ec:	9302      	str	r3, [sp, #8]
 80102ee:	9b02      	ldr	r3, [sp, #8]
 80102f0:	b96b      	cbnz	r3, 801030e <_dtoa_r+0x93e>
 80102f2:	4631      	mov	r1, r6
 80102f4:	2205      	movs	r2, #5
 80102f6:	4620      	mov	r0, r4
 80102f8:	f000 ff66 	bl	80111c8 <__multadd>
 80102fc:	4601      	mov	r1, r0
 80102fe:	4606      	mov	r6, r0
 8010300:	ee18 0a10 	vmov	r0, s16
 8010304:	f001 f9ca 	bl	801169c <__mcmp>
 8010308:	2800      	cmp	r0, #0
 801030a:	f73f adbb 	bgt.w	800fe84 <_dtoa_r+0x4b4>
 801030e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010310:	9d01      	ldr	r5, [sp, #4]
 8010312:	43db      	mvns	r3, r3
 8010314:	9300      	str	r3, [sp, #0]
 8010316:	f04f 0800 	mov.w	r8, #0
 801031a:	4631      	mov	r1, r6
 801031c:	4620      	mov	r0, r4
 801031e:	f000 ff31 	bl	8011184 <_Bfree>
 8010322:	2f00      	cmp	r7, #0
 8010324:	f43f aea4 	beq.w	8010070 <_dtoa_r+0x6a0>
 8010328:	f1b8 0f00 	cmp.w	r8, #0
 801032c:	d005      	beq.n	801033a <_dtoa_r+0x96a>
 801032e:	45b8      	cmp	r8, r7
 8010330:	d003      	beq.n	801033a <_dtoa_r+0x96a>
 8010332:	4641      	mov	r1, r8
 8010334:	4620      	mov	r0, r4
 8010336:	f000 ff25 	bl	8011184 <_Bfree>
 801033a:	4639      	mov	r1, r7
 801033c:	4620      	mov	r0, r4
 801033e:	f000 ff21 	bl	8011184 <_Bfree>
 8010342:	e695      	b.n	8010070 <_dtoa_r+0x6a0>
 8010344:	2600      	movs	r6, #0
 8010346:	4637      	mov	r7, r6
 8010348:	e7e1      	b.n	801030e <_dtoa_r+0x93e>
 801034a:	9700      	str	r7, [sp, #0]
 801034c:	4637      	mov	r7, r6
 801034e:	e599      	b.n	800fe84 <_dtoa_r+0x4b4>
 8010350:	40240000 	.word	0x40240000
 8010354:	9b08      	ldr	r3, [sp, #32]
 8010356:	2b00      	cmp	r3, #0
 8010358:	f000 80ca 	beq.w	80104f0 <_dtoa_r+0xb20>
 801035c:	9b03      	ldr	r3, [sp, #12]
 801035e:	9302      	str	r3, [sp, #8]
 8010360:	2d00      	cmp	r5, #0
 8010362:	dd05      	ble.n	8010370 <_dtoa_r+0x9a0>
 8010364:	4639      	mov	r1, r7
 8010366:	462a      	mov	r2, r5
 8010368:	4620      	mov	r0, r4
 801036a:	f001 f927 	bl	80115bc <__lshift>
 801036e:	4607      	mov	r7, r0
 8010370:	f1b8 0f00 	cmp.w	r8, #0
 8010374:	d05b      	beq.n	801042e <_dtoa_r+0xa5e>
 8010376:	6879      	ldr	r1, [r7, #4]
 8010378:	4620      	mov	r0, r4
 801037a:	f000 fec3 	bl	8011104 <_Balloc>
 801037e:	4605      	mov	r5, r0
 8010380:	b928      	cbnz	r0, 801038e <_dtoa_r+0x9be>
 8010382:	4b87      	ldr	r3, [pc, #540]	; (80105a0 <_dtoa_r+0xbd0>)
 8010384:	4602      	mov	r2, r0
 8010386:	f240 21ea 	movw	r1, #746	; 0x2ea
 801038a:	f7ff bb3b 	b.w	800fa04 <_dtoa_r+0x34>
 801038e:	693a      	ldr	r2, [r7, #16]
 8010390:	3202      	adds	r2, #2
 8010392:	0092      	lsls	r2, r2, #2
 8010394:	f107 010c 	add.w	r1, r7, #12
 8010398:	300c      	adds	r0, #12
 801039a:	f7fd fbc5 	bl	800db28 <memcpy>
 801039e:	2201      	movs	r2, #1
 80103a0:	4629      	mov	r1, r5
 80103a2:	4620      	mov	r0, r4
 80103a4:	f001 f90a 	bl	80115bc <__lshift>
 80103a8:	9b01      	ldr	r3, [sp, #4]
 80103aa:	f103 0901 	add.w	r9, r3, #1
 80103ae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80103b2:	4413      	add	r3, r2
 80103b4:	9305      	str	r3, [sp, #20]
 80103b6:	f00a 0301 	and.w	r3, sl, #1
 80103ba:	46b8      	mov	r8, r7
 80103bc:	9304      	str	r3, [sp, #16]
 80103be:	4607      	mov	r7, r0
 80103c0:	4631      	mov	r1, r6
 80103c2:	ee18 0a10 	vmov	r0, s16
 80103c6:	f7ff fa75 	bl	800f8b4 <quorem>
 80103ca:	4641      	mov	r1, r8
 80103cc:	9002      	str	r0, [sp, #8]
 80103ce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80103d2:	ee18 0a10 	vmov	r0, s16
 80103d6:	f001 f961 	bl	801169c <__mcmp>
 80103da:	463a      	mov	r2, r7
 80103dc:	9003      	str	r0, [sp, #12]
 80103de:	4631      	mov	r1, r6
 80103e0:	4620      	mov	r0, r4
 80103e2:	f001 f977 	bl	80116d4 <__mdiff>
 80103e6:	68c2      	ldr	r2, [r0, #12]
 80103e8:	f109 3bff 	add.w	fp, r9, #4294967295
 80103ec:	4605      	mov	r5, r0
 80103ee:	bb02      	cbnz	r2, 8010432 <_dtoa_r+0xa62>
 80103f0:	4601      	mov	r1, r0
 80103f2:	ee18 0a10 	vmov	r0, s16
 80103f6:	f001 f951 	bl	801169c <__mcmp>
 80103fa:	4602      	mov	r2, r0
 80103fc:	4629      	mov	r1, r5
 80103fe:	4620      	mov	r0, r4
 8010400:	9207      	str	r2, [sp, #28]
 8010402:	f000 febf 	bl	8011184 <_Bfree>
 8010406:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801040a:	ea43 0102 	orr.w	r1, r3, r2
 801040e:	9b04      	ldr	r3, [sp, #16]
 8010410:	430b      	orrs	r3, r1
 8010412:	464d      	mov	r5, r9
 8010414:	d10f      	bne.n	8010436 <_dtoa_r+0xa66>
 8010416:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801041a:	d02a      	beq.n	8010472 <_dtoa_r+0xaa2>
 801041c:	9b03      	ldr	r3, [sp, #12]
 801041e:	2b00      	cmp	r3, #0
 8010420:	dd02      	ble.n	8010428 <_dtoa_r+0xa58>
 8010422:	9b02      	ldr	r3, [sp, #8]
 8010424:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8010428:	f88b a000 	strb.w	sl, [fp]
 801042c:	e775      	b.n	801031a <_dtoa_r+0x94a>
 801042e:	4638      	mov	r0, r7
 8010430:	e7ba      	b.n	80103a8 <_dtoa_r+0x9d8>
 8010432:	2201      	movs	r2, #1
 8010434:	e7e2      	b.n	80103fc <_dtoa_r+0xa2c>
 8010436:	9b03      	ldr	r3, [sp, #12]
 8010438:	2b00      	cmp	r3, #0
 801043a:	db04      	blt.n	8010446 <_dtoa_r+0xa76>
 801043c:	9906      	ldr	r1, [sp, #24]
 801043e:	430b      	orrs	r3, r1
 8010440:	9904      	ldr	r1, [sp, #16]
 8010442:	430b      	orrs	r3, r1
 8010444:	d122      	bne.n	801048c <_dtoa_r+0xabc>
 8010446:	2a00      	cmp	r2, #0
 8010448:	ddee      	ble.n	8010428 <_dtoa_r+0xa58>
 801044a:	ee18 1a10 	vmov	r1, s16
 801044e:	2201      	movs	r2, #1
 8010450:	4620      	mov	r0, r4
 8010452:	f001 f8b3 	bl	80115bc <__lshift>
 8010456:	4631      	mov	r1, r6
 8010458:	ee08 0a10 	vmov	s16, r0
 801045c:	f001 f91e 	bl	801169c <__mcmp>
 8010460:	2800      	cmp	r0, #0
 8010462:	dc03      	bgt.n	801046c <_dtoa_r+0xa9c>
 8010464:	d1e0      	bne.n	8010428 <_dtoa_r+0xa58>
 8010466:	f01a 0f01 	tst.w	sl, #1
 801046a:	d0dd      	beq.n	8010428 <_dtoa_r+0xa58>
 801046c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010470:	d1d7      	bne.n	8010422 <_dtoa_r+0xa52>
 8010472:	2339      	movs	r3, #57	; 0x39
 8010474:	f88b 3000 	strb.w	r3, [fp]
 8010478:	462b      	mov	r3, r5
 801047a:	461d      	mov	r5, r3
 801047c:	3b01      	subs	r3, #1
 801047e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010482:	2a39      	cmp	r2, #57	; 0x39
 8010484:	d071      	beq.n	801056a <_dtoa_r+0xb9a>
 8010486:	3201      	adds	r2, #1
 8010488:	701a      	strb	r2, [r3, #0]
 801048a:	e746      	b.n	801031a <_dtoa_r+0x94a>
 801048c:	2a00      	cmp	r2, #0
 801048e:	dd07      	ble.n	80104a0 <_dtoa_r+0xad0>
 8010490:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010494:	d0ed      	beq.n	8010472 <_dtoa_r+0xaa2>
 8010496:	f10a 0301 	add.w	r3, sl, #1
 801049a:	f88b 3000 	strb.w	r3, [fp]
 801049e:	e73c      	b.n	801031a <_dtoa_r+0x94a>
 80104a0:	9b05      	ldr	r3, [sp, #20]
 80104a2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80104a6:	4599      	cmp	r9, r3
 80104a8:	d047      	beq.n	801053a <_dtoa_r+0xb6a>
 80104aa:	ee18 1a10 	vmov	r1, s16
 80104ae:	2300      	movs	r3, #0
 80104b0:	220a      	movs	r2, #10
 80104b2:	4620      	mov	r0, r4
 80104b4:	f000 fe88 	bl	80111c8 <__multadd>
 80104b8:	45b8      	cmp	r8, r7
 80104ba:	ee08 0a10 	vmov	s16, r0
 80104be:	f04f 0300 	mov.w	r3, #0
 80104c2:	f04f 020a 	mov.w	r2, #10
 80104c6:	4641      	mov	r1, r8
 80104c8:	4620      	mov	r0, r4
 80104ca:	d106      	bne.n	80104da <_dtoa_r+0xb0a>
 80104cc:	f000 fe7c 	bl	80111c8 <__multadd>
 80104d0:	4680      	mov	r8, r0
 80104d2:	4607      	mov	r7, r0
 80104d4:	f109 0901 	add.w	r9, r9, #1
 80104d8:	e772      	b.n	80103c0 <_dtoa_r+0x9f0>
 80104da:	f000 fe75 	bl	80111c8 <__multadd>
 80104de:	4639      	mov	r1, r7
 80104e0:	4680      	mov	r8, r0
 80104e2:	2300      	movs	r3, #0
 80104e4:	220a      	movs	r2, #10
 80104e6:	4620      	mov	r0, r4
 80104e8:	f000 fe6e 	bl	80111c8 <__multadd>
 80104ec:	4607      	mov	r7, r0
 80104ee:	e7f1      	b.n	80104d4 <_dtoa_r+0xb04>
 80104f0:	9b03      	ldr	r3, [sp, #12]
 80104f2:	9302      	str	r3, [sp, #8]
 80104f4:	9d01      	ldr	r5, [sp, #4]
 80104f6:	ee18 0a10 	vmov	r0, s16
 80104fa:	4631      	mov	r1, r6
 80104fc:	f7ff f9da 	bl	800f8b4 <quorem>
 8010500:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010504:	9b01      	ldr	r3, [sp, #4]
 8010506:	f805 ab01 	strb.w	sl, [r5], #1
 801050a:	1aea      	subs	r2, r5, r3
 801050c:	9b02      	ldr	r3, [sp, #8]
 801050e:	4293      	cmp	r3, r2
 8010510:	dd09      	ble.n	8010526 <_dtoa_r+0xb56>
 8010512:	ee18 1a10 	vmov	r1, s16
 8010516:	2300      	movs	r3, #0
 8010518:	220a      	movs	r2, #10
 801051a:	4620      	mov	r0, r4
 801051c:	f000 fe54 	bl	80111c8 <__multadd>
 8010520:	ee08 0a10 	vmov	s16, r0
 8010524:	e7e7      	b.n	80104f6 <_dtoa_r+0xb26>
 8010526:	9b02      	ldr	r3, [sp, #8]
 8010528:	2b00      	cmp	r3, #0
 801052a:	bfc8      	it	gt
 801052c:	461d      	movgt	r5, r3
 801052e:	9b01      	ldr	r3, [sp, #4]
 8010530:	bfd8      	it	le
 8010532:	2501      	movle	r5, #1
 8010534:	441d      	add	r5, r3
 8010536:	f04f 0800 	mov.w	r8, #0
 801053a:	ee18 1a10 	vmov	r1, s16
 801053e:	2201      	movs	r2, #1
 8010540:	4620      	mov	r0, r4
 8010542:	f001 f83b 	bl	80115bc <__lshift>
 8010546:	4631      	mov	r1, r6
 8010548:	ee08 0a10 	vmov	s16, r0
 801054c:	f001 f8a6 	bl	801169c <__mcmp>
 8010550:	2800      	cmp	r0, #0
 8010552:	dc91      	bgt.n	8010478 <_dtoa_r+0xaa8>
 8010554:	d102      	bne.n	801055c <_dtoa_r+0xb8c>
 8010556:	f01a 0f01 	tst.w	sl, #1
 801055a:	d18d      	bne.n	8010478 <_dtoa_r+0xaa8>
 801055c:	462b      	mov	r3, r5
 801055e:	461d      	mov	r5, r3
 8010560:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010564:	2a30      	cmp	r2, #48	; 0x30
 8010566:	d0fa      	beq.n	801055e <_dtoa_r+0xb8e>
 8010568:	e6d7      	b.n	801031a <_dtoa_r+0x94a>
 801056a:	9a01      	ldr	r2, [sp, #4]
 801056c:	429a      	cmp	r2, r3
 801056e:	d184      	bne.n	801047a <_dtoa_r+0xaaa>
 8010570:	9b00      	ldr	r3, [sp, #0]
 8010572:	3301      	adds	r3, #1
 8010574:	9300      	str	r3, [sp, #0]
 8010576:	2331      	movs	r3, #49	; 0x31
 8010578:	7013      	strb	r3, [r2, #0]
 801057a:	e6ce      	b.n	801031a <_dtoa_r+0x94a>
 801057c:	4b09      	ldr	r3, [pc, #36]	; (80105a4 <_dtoa_r+0xbd4>)
 801057e:	f7ff ba95 	b.w	800faac <_dtoa_r+0xdc>
 8010582:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010584:	2b00      	cmp	r3, #0
 8010586:	f47f aa6e 	bne.w	800fa66 <_dtoa_r+0x96>
 801058a:	4b07      	ldr	r3, [pc, #28]	; (80105a8 <_dtoa_r+0xbd8>)
 801058c:	f7ff ba8e 	b.w	800faac <_dtoa_r+0xdc>
 8010590:	9b02      	ldr	r3, [sp, #8]
 8010592:	2b00      	cmp	r3, #0
 8010594:	dcae      	bgt.n	80104f4 <_dtoa_r+0xb24>
 8010596:	9b06      	ldr	r3, [sp, #24]
 8010598:	2b02      	cmp	r3, #2
 801059a:	f73f aea8 	bgt.w	80102ee <_dtoa_r+0x91e>
 801059e:	e7a9      	b.n	80104f4 <_dtoa_r+0xb24>
 80105a0:	08013f28 	.word	0x08013f28
 80105a4:	08013d2c 	.word	0x08013d2c
 80105a8:	08013ea9 	.word	0x08013ea9

080105ac <__sflush_r>:
 80105ac:	898a      	ldrh	r2, [r1, #12]
 80105ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105b2:	4605      	mov	r5, r0
 80105b4:	0710      	lsls	r0, r2, #28
 80105b6:	460c      	mov	r4, r1
 80105b8:	d458      	bmi.n	801066c <__sflush_r+0xc0>
 80105ba:	684b      	ldr	r3, [r1, #4]
 80105bc:	2b00      	cmp	r3, #0
 80105be:	dc05      	bgt.n	80105cc <__sflush_r+0x20>
 80105c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	dc02      	bgt.n	80105cc <__sflush_r+0x20>
 80105c6:	2000      	movs	r0, #0
 80105c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80105ce:	2e00      	cmp	r6, #0
 80105d0:	d0f9      	beq.n	80105c6 <__sflush_r+0x1a>
 80105d2:	2300      	movs	r3, #0
 80105d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80105d8:	682f      	ldr	r7, [r5, #0]
 80105da:	602b      	str	r3, [r5, #0]
 80105dc:	d032      	beq.n	8010644 <__sflush_r+0x98>
 80105de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80105e0:	89a3      	ldrh	r3, [r4, #12]
 80105e2:	075a      	lsls	r2, r3, #29
 80105e4:	d505      	bpl.n	80105f2 <__sflush_r+0x46>
 80105e6:	6863      	ldr	r3, [r4, #4]
 80105e8:	1ac0      	subs	r0, r0, r3
 80105ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80105ec:	b10b      	cbz	r3, 80105f2 <__sflush_r+0x46>
 80105ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80105f0:	1ac0      	subs	r0, r0, r3
 80105f2:	2300      	movs	r3, #0
 80105f4:	4602      	mov	r2, r0
 80105f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80105f8:	6a21      	ldr	r1, [r4, #32]
 80105fa:	4628      	mov	r0, r5
 80105fc:	47b0      	blx	r6
 80105fe:	1c43      	adds	r3, r0, #1
 8010600:	89a3      	ldrh	r3, [r4, #12]
 8010602:	d106      	bne.n	8010612 <__sflush_r+0x66>
 8010604:	6829      	ldr	r1, [r5, #0]
 8010606:	291d      	cmp	r1, #29
 8010608:	d82c      	bhi.n	8010664 <__sflush_r+0xb8>
 801060a:	4a2a      	ldr	r2, [pc, #168]	; (80106b4 <__sflush_r+0x108>)
 801060c:	40ca      	lsrs	r2, r1
 801060e:	07d6      	lsls	r6, r2, #31
 8010610:	d528      	bpl.n	8010664 <__sflush_r+0xb8>
 8010612:	2200      	movs	r2, #0
 8010614:	6062      	str	r2, [r4, #4]
 8010616:	04d9      	lsls	r1, r3, #19
 8010618:	6922      	ldr	r2, [r4, #16]
 801061a:	6022      	str	r2, [r4, #0]
 801061c:	d504      	bpl.n	8010628 <__sflush_r+0x7c>
 801061e:	1c42      	adds	r2, r0, #1
 8010620:	d101      	bne.n	8010626 <__sflush_r+0x7a>
 8010622:	682b      	ldr	r3, [r5, #0]
 8010624:	b903      	cbnz	r3, 8010628 <__sflush_r+0x7c>
 8010626:	6560      	str	r0, [r4, #84]	; 0x54
 8010628:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801062a:	602f      	str	r7, [r5, #0]
 801062c:	2900      	cmp	r1, #0
 801062e:	d0ca      	beq.n	80105c6 <__sflush_r+0x1a>
 8010630:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010634:	4299      	cmp	r1, r3
 8010636:	d002      	beq.n	801063e <__sflush_r+0x92>
 8010638:	4628      	mov	r0, r5
 801063a:	f001 fa3b 	bl	8011ab4 <_free_r>
 801063e:	2000      	movs	r0, #0
 8010640:	6360      	str	r0, [r4, #52]	; 0x34
 8010642:	e7c1      	b.n	80105c8 <__sflush_r+0x1c>
 8010644:	6a21      	ldr	r1, [r4, #32]
 8010646:	2301      	movs	r3, #1
 8010648:	4628      	mov	r0, r5
 801064a:	47b0      	blx	r6
 801064c:	1c41      	adds	r1, r0, #1
 801064e:	d1c7      	bne.n	80105e0 <__sflush_r+0x34>
 8010650:	682b      	ldr	r3, [r5, #0]
 8010652:	2b00      	cmp	r3, #0
 8010654:	d0c4      	beq.n	80105e0 <__sflush_r+0x34>
 8010656:	2b1d      	cmp	r3, #29
 8010658:	d001      	beq.n	801065e <__sflush_r+0xb2>
 801065a:	2b16      	cmp	r3, #22
 801065c:	d101      	bne.n	8010662 <__sflush_r+0xb6>
 801065e:	602f      	str	r7, [r5, #0]
 8010660:	e7b1      	b.n	80105c6 <__sflush_r+0x1a>
 8010662:	89a3      	ldrh	r3, [r4, #12]
 8010664:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010668:	81a3      	strh	r3, [r4, #12]
 801066a:	e7ad      	b.n	80105c8 <__sflush_r+0x1c>
 801066c:	690f      	ldr	r7, [r1, #16]
 801066e:	2f00      	cmp	r7, #0
 8010670:	d0a9      	beq.n	80105c6 <__sflush_r+0x1a>
 8010672:	0793      	lsls	r3, r2, #30
 8010674:	680e      	ldr	r6, [r1, #0]
 8010676:	bf08      	it	eq
 8010678:	694b      	ldreq	r3, [r1, #20]
 801067a:	600f      	str	r7, [r1, #0]
 801067c:	bf18      	it	ne
 801067e:	2300      	movne	r3, #0
 8010680:	eba6 0807 	sub.w	r8, r6, r7
 8010684:	608b      	str	r3, [r1, #8]
 8010686:	f1b8 0f00 	cmp.w	r8, #0
 801068a:	dd9c      	ble.n	80105c6 <__sflush_r+0x1a>
 801068c:	6a21      	ldr	r1, [r4, #32]
 801068e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010690:	4643      	mov	r3, r8
 8010692:	463a      	mov	r2, r7
 8010694:	4628      	mov	r0, r5
 8010696:	47b0      	blx	r6
 8010698:	2800      	cmp	r0, #0
 801069a:	dc06      	bgt.n	80106aa <__sflush_r+0xfe>
 801069c:	89a3      	ldrh	r3, [r4, #12]
 801069e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80106a2:	81a3      	strh	r3, [r4, #12]
 80106a4:	f04f 30ff 	mov.w	r0, #4294967295
 80106a8:	e78e      	b.n	80105c8 <__sflush_r+0x1c>
 80106aa:	4407      	add	r7, r0
 80106ac:	eba8 0800 	sub.w	r8, r8, r0
 80106b0:	e7e9      	b.n	8010686 <__sflush_r+0xda>
 80106b2:	bf00      	nop
 80106b4:	20400001 	.word	0x20400001

080106b8 <_fflush_r>:
 80106b8:	b538      	push	{r3, r4, r5, lr}
 80106ba:	690b      	ldr	r3, [r1, #16]
 80106bc:	4605      	mov	r5, r0
 80106be:	460c      	mov	r4, r1
 80106c0:	b913      	cbnz	r3, 80106c8 <_fflush_r+0x10>
 80106c2:	2500      	movs	r5, #0
 80106c4:	4628      	mov	r0, r5
 80106c6:	bd38      	pop	{r3, r4, r5, pc}
 80106c8:	b118      	cbz	r0, 80106d2 <_fflush_r+0x1a>
 80106ca:	6983      	ldr	r3, [r0, #24]
 80106cc:	b90b      	cbnz	r3, 80106d2 <_fflush_r+0x1a>
 80106ce:	f000 f887 	bl	80107e0 <__sinit>
 80106d2:	4b14      	ldr	r3, [pc, #80]	; (8010724 <_fflush_r+0x6c>)
 80106d4:	429c      	cmp	r4, r3
 80106d6:	d11b      	bne.n	8010710 <_fflush_r+0x58>
 80106d8:	686c      	ldr	r4, [r5, #4]
 80106da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d0ef      	beq.n	80106c2 <_fflush_r+0xa>
 80106e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80106e4:	07d0      	lsls	r0, r2, #31
 80106e6:	d404      	bmi.n	80106f2 <_fflush_r+0x3a>
 80106e8:	0599      	lsls	r1, r3, #22
 80106ea:	d402      	bmi.n	80106f2 <_fflush_r+0x3a>
 80106ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80106ee:	f000 fc88 	bl	8011002 <__retarget_lock_acquire_recursive>
 80106f2:	4628      	mov	r0, r5
 80106f4:	4621      	mov	r1, r4
 80106f6:	f7ff ff59 	bl	80105ac <__sflush_r>
 80106fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80106fc:	07da      	lsls	r2, r3, #31
 80106fe:	4605      	mov	r5, r0
 8010700:	d4e0      	bmi.n	80106c4 <_fflush_r+0xc>
 8010702:	89a3      	ldrh	r3, [r4, #12]
 8010704:	059b      	lsls	r3, r3, #22
 8010706:	d4dd      	bmi.n	80106c4 <_fflush_r+0xc>
 8010708:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801070a:	f000 fc7b 	bl	8011004 <__retarget_lock_release_recursive>
 801070e:	e7d9      	b.n	80106c4 <_fflush_r+0xc>
 8010710:	4b05      	ldr	r3, [pc, #20]	; (8010728 <_fflush_r+0x70>)
 8010712:	429c      	cmp	r4, r3
 8010714:	d101      	bne.n	801071a <_fflush_r+0x62>
 8010716:	68ac      	ldr	r4, [r5, #8]
 8010718:	e7df      	b.n	80106da <_fflush_r+0x22>
 801071a:	4b04      	ldr	r3, [pc, #16]	; (801072c <_fflush_r+0x74>)
 801071c:	429c      	cmp	r4, r3
 801071e:	bf08      	it	eq
 8010720:	68ec      	ldreq	r4, [r5, #12]
 8010722:	e7da      	b.n	80106da <_fflush_r+0x22>
 8010724:	08013f5c 	.word	0x08013f5c
 8010728:	08013f7c 	.word	0x08013f7c
 801072c:	08013f3c 	.word	0x08013f3c

08010730 <std>:
 8010730:	2300      	movs	r3, #0
 8010732:	b510      	push	{r4, lr}
 8010734:	4604      	mov	r4, r0
 8010736:	e9c0 3300 	strd	r3, r3, [r0]
 801073a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801073e:	6083      	str	r3, [r0, #8]
 8010740:	8181      	strh	r1, [r0, #12]
 8010742:	6643      	str	r3, [r0, #100]	; 0x64
 8010744:	81c2      	strh	r2, [r0, #14]
 8010746:	6183      	str	r3, [r0, #24]
 8010748:	4619      	mov	r1, r3
 801074a:	2208      	movs	r2, #8
 801074c:	305c      	adds	r0, #92	; 0x5c
 801074e:	f7fd f9f9 	bl	800db44 <memset>
 8010752:	4b05      	ldr	r3, [pc, #20]	; (8010768 <std+0x38>)
 8010754:	6263      	str	r3, [r4, #36]	; 0x24
 8010756:	4b05      	ldr	r3, [pc, #20]	; (801076c <std+0x3c>)
 8010758:	62a3      	str	r3, [r4, #40]	; 0x28
 801075a:	4b05      	ldr	r3, [pc, #20]	; (8010770 <std+0x40>)
 801075c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801075e:	4b05      	ldr	r3, [pc, #20]	; (8010774 <std+0x44>)
 8010760:	6224      	str	r4, [r4, #32]
 8010762:	6323      	str	r3, [r4, #48]	; 0x30
 8010764:	bd10      	pop	{r4, pc}
 8010766:	bf00      	nop
 8010768:	08012211 	.word	0x08012211
 801076c:	08012233 	.word	0x08012233
 8010770:	0801226b 	.word	0x0801226b
 8010774:	0801228f 	.word	0x0801228f

08010778 <_cleanup_r>:
 8010778:	4901      	ldr	r1, [pc, #4]	; (8010780 <_cleanup_r+0x8>)
 801077a:	f000 b8af 	b.w	80108dc <_fwalk_reent>
 801077e:	bf00      	nop
 8010780:	080106b9 	.word	0x080106b9

08010784 <__sfmoreglue>:
 8010784:	b570      	push	{r4, r5, r6, lr}
 8010786:	2268      	movs	r2, #104	; 0x68
 8010788:	1e4d      	subs	r5, r1, #1
 801078a:	4355      	muls	r5, r2
 801078c:	460e      	mov	r6, r1
 801078e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010792:	f001 f9fb 	bl	8011b8c <_malloc_r>
 8010796:	4604      	mov	r4, r0
 8010798:	b140      	cbz	r0, 80107ac <__sfmoreglue+0x28>
 801079a:	2100      	movs	r1, #0
 801079c:	e9c0 1600 	strd	r1, r6, [r0]
 80107a0:	300c      	adds	r0, #12
 80107a2:	60a0      	str	r0, [r4, #8]
 80107a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80107a8:	f7fd f9cc 	bl	800db44 <memset>
 80107ac:	4620      	mov	r0, r4
 80107ae:	bd70      	pop	{r4, r5, r6, pc}

080107b0 <__sfp_lock_acquire>:
 80107b0:	4801      	ldr	r0, [pc, #4]	; (80107b8 <__sfp_lock_acquire+0x8>)
 80107b2:	f000 bc26 	b.w	8011002 <__retarget_lock_acquire_recursive>
 80107b6:	bf00      	nop
 80107b8:	20009425 	.word	0x20009425

080107bc <__sfp_lock_release>:
 80107bc:	4801      	ldr	r0, [pc, #4]	; (80107c4 <__sfp_lock_release+0x8>)
 80107be:	f000 bc21 	b.w	8011004 <__retarget_lock_release_recursive>
 80107c2:	bf00      	nop
 80107c4:	20009425 	.word	0x20009425

080107c8 <__sinit_lock_acquire>:
 80107c8:	4801      	ldr	r0, [pc, #4]	; (80107d0 <__sinit_lock_acquire+0x8>)
 80107ca:	f000 bc1a 	b.w	8011002 <__retarget_lock_acquire_recursive>
 80107ce:	bf00      	nop
 80107d0:	20009426 	.word	0x20009426

080107d4 <__sinit_lock_release>:
 80107d4:	4801      	ldr	r0, [pc, #4]	; (80107dc <__sinit_lock_release+0x8>)
 80107d6:	f000 bc15 	b.w	8011004 <__retarget_lock_release_recursive>
 80107da:	bf00      	nop
 80107dc:	20009426 	.word	0x20009426

080107e0 <__sinit>:
 80107e0:	b510      	push	{r4, lr}
 80107e2:	4604      	mov	r4, r0
 80107e4:	f7ff fff0 	bl	80107c8 <__sinit_lock_acquire>
 80107e8:	69a3      	ldr	r3, [r4, #24]
 80107ea:	b11b      	cbz	r3, 80107f4 <__sinit+0x14>
 80107ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80107f0:	f7ff bff0 	b.w	80107d4 <__sinit_lock_release>
 80107f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80107f8:	6523      	str	r3, [r4, #80]	; 0x50
 80107fa:	4b13      	ldr	r3, [pc, #76]	; (8010848 <__sinit+0x68>)
 80107fc:	4a13      	ldr	r2, [pc, #76]	; (801084c <__sinit+0x6c>)
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	62a2      	str	r2, [r4, #40]	; 0x28
 8010802:	42a3      	cmp	r3, r4
 8010804:	bf04      	itt	eq
 8010806:	2301      	moveq	r3, #1
 8010808:	61a3      	streq	r3, [r4, #24]
 801080a:	4620      	mov	r0, r4
 801080c:	f000 f820 	bl	8010850 <__sfp>
 8010810:	6060      	str	r0, [r4, #4]
 8010812:	4620      	mov	r0, r4
 8010814:	f000 f81c 	bl	8010850 <__sfp>
 8010818:	60a0      	str	r0, [r4, #8]
 801081a:	4620      	mov	r0, r4
 801081c:	f000 f818 	bl	8010850 <__sfp>
 8010820:	2200      	movs	r2, #0
 8010822:	60e0      	str	r0, [r4, #12]
 8010824:	2104      	movs	r1, #4
 8010826:	6860      	ldr	r0, [r4, #4]
 8010828:	f7ff ff82 	bl	8010730 <std>
 801082c:	68a0      	ldr	r0, [r4, #8]
 801082e:	2201      	movs	r2, #1
 8010830:	2109      	movs	r1, #9
 8010832:	f7ff ff7d 	bl	8010730 <std>
 8010836:	68e0      	ldr	r0, [r4, #12]
 8010838:	2202      	movs	r2, #2
 801083a:	2112      	movs	r1, #18
 801083c:	f7ff ff78 	bl	8010730 <std>
 8010840:	2301      	movs	r3, #1
 8010842:	61a3      	str	r3, [r4, #24]
 8010844:	e7d2      	b.n	80107ec <__sinit+0xc>
 8010846:	bf00      	nop
 8010848:	08013d18 	.word	0x08013d18
 801084c:	08010779 	.word	0x08010779

08010850 <__sfp>:
 8010850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010852:	4607      	mov	r7, r0
 8010854:	f7ff ffac 	bl	80107b0 <__sfp_lock_acquire>
 8010858:	4b1e      	ldr	r3, [pc, #120]	; (80108d4 <__sfp+0x84>)
 801085a:	681e      	ldr	r6, [r3, #0]
 801085c:	69b3      	ldr	r3, [r6, #24]
 801085e:	b913      	cbnz	r3, 8010866 <__sfp+0x16>
 8010860:	4630      	mov	r0, r6
 8010862:	f7ff ffbd 	bl	80107e0 <__sinit>
 8010866:	3648      	adds	r6, #72	; 0x48
 8010868:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801086c:	3b01      	subs	r3, #1
 801086e:	d503      	bpl.n	8010878 <__sfp+0x28>
 8010870:	6833      	ldr	r3, [r6, #0]
 8010872:	b30b      	cbz	r3, 80108b8 <__sfp+0x68>
 8010874:	6836      	ldr	r6, [r6, #0]
 8010876:	e7f7      	b.n	8010868 <__sfp+0x18>
 8010878:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801087c:	b9d5      	cbnz	r5, 80108b4 <__sfp+0x64>
 801087e:	4b16      	ldr	r3, [pc, #88]	; (80108d8 <__sfp+0x88>)
 8010880:	60e3      	str	r3, [r4, #12]
 8010882:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010886:	6665      	str	r5, [r4, #100]	; 0x64
 8010888:	f000 fbba 	bl	8011000 <__retarget_lock_init_recursive>
 801088c:	f7ff ff96 	bl	80107bc <__sfp_lock_release>
 8010890:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010894:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010898:	6025      	str	r5, [r4, #0]
 801089a:	61a5      	str	r5, [r4, #24]
 801089c:	2208      	movs	r2, #8
 801089e:	4629      	mov	r1, r5
 80108a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80108a4:	f7fd f94e 	bl	800db44 <memset>
 80108a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80108ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80108b0:	4620      	mov	r0, r4
 80108b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80108b4:	3468      	adds	r4, #104	; 0x68
 80108b6:	e7d9      	b.n	801086c <__sfp+0x1c>
 80108b8:	2104      	movs	r1, #4
 80108ba:	4638      	mov	r0, r7
 80108bc:	f7ff ff62 	bl	8010784 <__sfmoreglue>
 80108c0:	4604      	mov	r4, r0
 80108c2:	6030      	str	r0, [r6, #0]
 80108c4:	2800      	cmp	r0, #0
 80108c6:	d1d5      	bne.n	8010874 <__sfp+0x24>
 80108c8:	f7ff ff78 	bl	80107bc <__sfp_lock_release>
 80108cc:	230c      	movs	r3, #12
 80108ce:	603b      	str	r3, [r7, #0]
 80108d0:	e7ee      	b.n	80108b0 <__sfp+0x60>
 80108d2:	bf00      	nop
 80108d4:	08013d18 	.word	0x08013d18
 80108d8:	ffff0001 	.word	0xffff0001

080108dc <_fwalk_reent>:
 80108dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80108e0:	4606      	mov	r6, r0
 80108e2:	4688      	mov	r8, r1
 80108e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80108e8:	2700      	movs	r7, #0
 80108ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80108ee:	f1b9 0901 	subs.w	r9, r9, #1
 80108f2:	d505      	bpl.n	8010900 <_fwalk_reent+0x24>
 80108f4:	6824      	ldr	r4, [r4, #0]
 80108f6:	2c00      	cmp	r4, #0
 80108f8:	d1f7      	bne.n	80108ea <_fwalk_reent+0xe>
 80108fa:	4638      	mov	r0, r7
 80108fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010900:	89ab      	ldrh	r3, [r5, #12]
 8010902:	2b01      	cmp	r3, #1
 8010904:	d907      	bls.n	8010916 <_fwalk_reent+0x3a>
 8010906:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801090a:	3301      	adds	r3, #1
 801090c:	d003      	beq.n	8010916 <_fwalk_reent+0x3a>
 801090e:	4629      	mov	r1, r5
 8010910:	4630      	mov	r0, r6
 8010912:	47c0      	blx	r8
 8010914:	4307      	orrs	r7, r0
 8010916:	3568      	adds	r5, #104	; 0x68
 8010918:	e7e9      	b.n	80108ee <_fwalk_reent+0x12>

0801091a <rshift>:
 801091a:	6903      	ldr	r3, [r0, #16]
 801091c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010920:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010924:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010928:	f100 0414 	add.w	r4, r0, #20
 801092c:	dd45      	ble.n	80109ba <rshift+0xa0>
 801092e:	f011 011f 	ands.w	r1, r1, #31
 8010932:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010936:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801093a:	d10c      	bne.n	8010956 <rshift+0x3c>
 801093c:	f100 0710 	add.w	r7, r0, #16
 8010940:	4629      	mov	r1, r5
 8010942:	42b1      	cmp	r1, r6
 8010944:	d334      	bcc.n	80109b0 <rshift+0x96>
 8010946:	1a9b      	subs	r3, r3, r2
 8010948:	009b      	lsls	r3, r3, #2
 801094a:	1eea      	subs	r2, r5, #3
 801094c:	4296      	cmp	r6, r2
 801094e:	bf38      	it	cc
 8010950:	2300      	movcc	r3, #0
 8010952:	4423      	add	r3, r4
 8010954:	e015      	b.n	8010982 <rshift+0x68>
 8010956:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801095a:	f1c1 0820 	rsb	r8, r1, #32
 801095e:	40cf      	lsrs	r7, r1
 8010960:	f105 0e04 	add.w	lr, r5, #4
 8010964:	46a1      	mov	r9, r4
 8010966:	4576      	cmp	r6, lr
 8010968:	46f4      	mov	ip, lr
 801096a:	d815      	bhi.n	8010998 <rshift+0x7e>
 801096c:	1a9a      	subs	r2, r3, r2
 801096e:	0092      	lsls	r2, r2, #2
 8010970:	3a04      	subs	r2, #4
 8010972:	3501      	adds	r5, #1
 8010974:	42ae      	cmp	r6, r5
 8010976:	bf38      	it	cc
 8010978:	2200      	movcc	r2, #0
 801097a:	18a3      	adds	r3, r4, r2
 801097c:	50a7      	str	r7, [r4, r2]
 801097e:	b107      	cbz	r7, 8010982 <rshift+0x68>
 8010980:	3304      	adds	r3, #4
 8010982:	1b1a      	subs	r2, r3, r4
 8010984:	42a3      	cmp	r3, r4
 8010986:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801098a:	bf08      	it	eq
 801098c:	2300      	moveq	r3, #0
 801098e:	6102      	str	r2, [r0, #16]
 8010990:	bf08      	it	eq
 8010992:	6143      	streq	r3, [r0, #20]
 8010994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010998:	f8dc c000 	ldr.w	ip, [ip]
 801099c:	fa0c fc08 	lsl.w	ip, ip, r8
 80109a0:	ea4c 0707 	orr.w	r7, ip, r7
 80109a4:	f849 7b04 	str.w	r7, [r9], #4
 80109a8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80109ac:	40cf      	lsrs	r7, r1
 80109ae:	e7da      	b.n	8010966 <rshift+0x4c>
 80109b0:	f851 cb04 	ldr.w	ip, [r1], #4
 80109b4:	f847 cf04 	str.w	ip, [r7, #4]!
 80109b8:	e7c3      	b.n	8010942 <rshift+0x28>
 80109ba:	4623      	mov	r3, r4
 80109bc:	e7e1      	b.n	8010982 <rshift+0x68>

080109be <__hexdig_fun>:
 80109be:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80109c2:	2b09      	cmp	r3, #9
 80109c4:	d802      	bhi.n	80109cc <__hexdig_fun+0xe>
 80109c6:	3820      	subs	r0, #32
 80109c8:	b2c0      	uxtb	r0, r0
 80109ca:	4770      	bx	lr
 80109cc:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80109d0:	2b05      	cmp	r3, #5
 80109d2:	d801      	bhi.n	80109d8 <__hexdig_fun+0x1a>
 80109d4:	3847      	subs	r0, #71	; 0x47
 80109d6:	e7f7      	b.n	80109c8 <__hexdig_fun+0xa>
 80109d8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80109dc:	2b05      	cmp	r3, #5
 80109de:	d801      	bhi.n	80109e4 <__hexdig_fun+0x26>
 80109e0:	3827      	subs	r0, #39	; 0x27
 80109e2:	e7f1      	b.n	80109c8 <__hexdig_fun+0xa>
 80109e4:	2000      	movs	r0, #0
 80109e6:	4770      	bx	lr

080109e8 <__gethex>:
 80109e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109ec:	ed2d 8b02 	vpush	{d8}
 80109f0:	b089      	sub	sp, #36	; 0x24
 80109f2:	ee08 0a10 	vmov	s16, r0
 80109f6:	9304      	str	r3, [sp, #16]
 80109f8:	4bb4      	ldr	r3, [pc, #720]	; (8010ccc <__gethex+0x2e4>)
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	9301      	str	r3, [sp, #4]
 80109fe:	4618      	mov	r0, r3
 8010a00:	468b      	mov	fp, r1
 8010a02:	4690      	mov	r8, r2
 8010a04:	f7ef fc0c 	bl	8000220 <strlen>
 8010a08:	9b01      	ldr	r3, [sp, #4]
 8010a0a:	f8db 2000 	ldr.w	r2, [fp]
 8010a0e:	4403      	add	r3, r0
 8010a10:	4682      	mov	sl, r0
 8010a12:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010a16:	9305      	str	r3, [sp, #20]
 8010a18:	1c93      	adds	r3, r2, #2
 8010a1a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010a1e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010a22:	32fe      	adds	r2, #254	; 0xfe
 8010a24:	18d1      	adds	r1, r2, r3
 8010a26:	461f      	mov	r7, r3
 8010a28:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010a2c:	9100      	str	r1, [sp, #0]
 8010a2e:	2830      	cmp	r0, #48	; 0x30
 8010a30:	d0f8      	beq.n	8010a24 <__gethex+0x3c>
 8010a32:	f7ff ffc4 	bl	80109be <__hexdig_fun>
 8010a36:	4604      	mov	r4, r0
 8010a38:	2800      	cmp	r0, #0
 8010a3a:	d13a      	bne.n	8010ab2 <__gethex+0xca>
 8010a3c:	9901      	ldr	r1, [sp, #4]
 8010a3e:	4652      	mov	r2, sl
 8010a40:	4638      	mov	r0, r7
 8010a42:	f001 fc28 	bl	8012296 <strncmp>
 8010a46:	4605      	mov	r5, r0
 8010a48:	2800      	cmp	r0, #0
 8010a4a:	d168      	bne.n	8010b1e <__gethex+0x136>
 8010a4c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010a50:	eb07 060a 	add.w	r6, r7, sl
 8010a54:	f7ff ffb3 	bl	80109be <__hexdig_fun>
 8010a58:	2800      	cmp	r0, #0
 8010a5a:	d062      	beq.n	8010b22 <__gethex+0x13a>
 8010a5c:	4633      	mov	r3, r6
 8010a5e:	7818      	ldrb	r0, [r3, #0]
 8010a60:	2830      	cmp	r0, #48	; 0x30
 8010a62:	461f      	mov	r7, r3
 8010a64:	f103 0301 	add.w	r3, r3, #1
 8010a68:	d0f9      	beq.n	8010a5e <__gethex+0x76>
 8010a6a:	f7ff ffa8 	bl	80109be <__hexdig_fun>
 8010a6e:	2301      	movs	r3, #1
 8010a70:	fab0 f480 	clz	r4, r0
 8010a74:	0964      	lsrs	r4, r4, #5
 8010a76:	4635      	mov	r5, r6
 8010a78:	9300      	str	r3, [sp, #0]
 8010a7a:	463a      	mov	r2, r7
 8010a7c:	4616      	mov	r6, r2
 8010a7e:	3201      	adds	r2, #1
 8010a80:	7830      	ldrb	r0, [r6, #0]
 8010a82:	f7ff ff9c 	bl	80109be <__hexdig_fun>
 8010a86:	2800      	cmp	r0, #0
 8010a88:	d1f8      	bne.n	8010a7c <__gethex+0x94>
 8010a8a:	9901      	ldr	r1, [sp, #4]
 8010a8c:	4652      	mov	r2, sl
 8010a8e:	4630      	mov	r0, r6
 8010a90:	f001 fc01 	bl	8012296 <strncmp>
 8010a94:	b980      	cbnz	r0, 8010ab8 <__gethex+0xd0>
 8010a96:	b94d      	cbnz	r5, 8010aac <__gethex+0xc4>
 8010a98:	eb06 050a 	add.w	r5, r6, sl
 8010a9c:	462a      	mov	r2, r5
 8010a9e:	4616      	mov	r6, r2
 8010aa0:	3201      	adds	r2, #1
 8010aa2:	7830      	ldrb	r0, [r6, #0]
 8010aa4:	f7ff ff8b 	bl	80109be <__hexdig_fun>
 8010aa8:	2800      	cmp	r0, #0
 8010aaa:	d1f8      	bne.n	8010a9e <__gethex+0xb6>
 8010aac:	1bad      	subs	r5, r5, r6
 8010aae:	00ad      	lsls	r5, r5, #2
 8010ab0:	e004      	b.n	8010abc <__gethex+0xd4>
 8010ab2:	2400      	movs	r4, #0
 8010ab4:	4625      	mov	r5, r4
 8010ab6:	e7e0      	b.n	8010a7a <__gethex+0x92>
 8010ab8:	2d00      	cmp	r5, #0
 8010aba:	d1f7      	bne.n	8010aac <__gethex+0xc4>
 8010abc:	7833      	ldrb	r3, [r6, #0]
 8010abe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010ac2:	2b50      	cmp	r3, #80	; 0x50
 8010ac4:	d13b      	bne.n	8010b3e <__gethex+0x156>
 8010ac6:	7873      	ldrb	r3, [r6, #1]
 8010ac8:	2b2b      	cmp	r3, #43	; 0x2b
 8010aca:	d02c      	beq.n	8010b26 <__gethex+0x13e>
 8010acc:	2b2d      	cmp	r3, #45	; 0x2d
 8010ace:	d02e      	beq.n	8010b2e <__gethex+0x146>
 8010ad0:	1c71      	adds	r1, r6, #1
 8010ad2:	f04f 0900 	mov.w	r9, #0
 8010ad6:	7808      	ldrb	r0, [r1, #0]
 8010ad8:	f7ff ff71 	bl	80109be <__hexdig_fun>
 8010adc:	1e43      	subs	r3, r0, #1
 8010ade:	b2db      	uxtb	r3, r3
 8010ae0:	2b18      	cmp	r3, #24
 8010ae2:	d82c      	bhi.n	8010b3e <__gethex+0x156>
 8010ae4:	f1a0 0210 	sub.w	r2, r0, #16
 8010ae8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010aec:	f7ff ff67 	bl	80109be <__hexdig_fun>
 8010af0:	1e43      	subs	r3, r0, #1
 8010af2:	b2db      	uxtb	r3, r3
 8010af4:	2b18      	cmp	r3, #24
 8010af6:	d91d      	bls.n	8010b34 <__gethex+0x14c>
 8010af8:	f1b9 0f00 	cmp.w	r9, #0
 8010afc:	d000      	beq.n	8010b00 <__gethex+0x118>
 8010afe:	4252      	negs	r2, r2
 8010b00:	4415      	add	r5, r2
 8010b02:	f8cb 1000 	str.w	r1, [fp]
 8010b06:	b1e4      	cbz	r4, 8010b42 <__gethex+0x15a>
 8010b08:	9b00      	ldr	r3, [sp, #0]
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	bf14      	ite	ne
 8010b0e:	2700      	movne	r7, #0
 8010b10:	2706      	moveq	r7, #6
 8010b12:	4638      	mov	r0, r7
 8010b14:	b009      	add	sp, #36	; 0x24
 8010b16:	ecbd 8b02 	vpop	{d8}
 8010b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b1e:	463e      	mov	r6, r7
 8010b20:	4625      	mov	r5, r4
 8010b22:	2401      	movs	r4, #1
 8010b24:	e7ca      	b.n	8010abc <__gethex+0xd4>
 8010b26:	f04f 0900 	mov.w	r9, #0
 8010b2a:	1cb1      	adds	r1, r6, #2
 8010b2c:	e7d3      	b.n	8010ad6 <__gethex+0xee>
 8010b2e:	f04f 0901 	mov.w	r9, #1
 8010b32:	e7fa      	b.n	8010b2a <__gethex+0x142>
 8010b34:	230a      	movs	r3, #10
 8010b36:	fb03 0202 	mla	r2, r3, r2, r0
 8010b3a:	3a10      	subs	r2, #16
 8010b3c:	e7d4      	b.n	8010ae8 <__gethex+0x100>
 8010b3e:	4631      	mov	r1, r6
 8010b40:	e7df      	b.n	8010b02 <__gethex+0x11a>
 8010b42:	1bf3      	subs	r3, r6, r7
 8010b44:	3b01      	subs	r3, #1
 8010b46:	4621      	mov	r1, r4
 8010b48:	2b07      	cmp	r3, #7
 8010b4a:	dc0b      	bgt.n	8010b64 <__gethex+0x17c>
 8010b4c:	ee18 0a10 	vmov	r0, s16
 8010b50:	f000 fad8 	bl	8011104 <_Balloc>
 8010b54:	4604      	mov	r4, r0
 8010b56:	b940      	cbnz	r0, 8010b6a <__gethex+0x182>
 8010b58:	4b5d      	ldr	r3, [pc, #372]	; (8010cd0 <__gethex+0x2e8>)
 8010b5a:	4602      	mov	r2, r0
 8010b5c:	21de      	movs	r1, #222	; 0xde
 8010b5e:	485d      	ldr	r0, [pc, #372]	; (8010cd4 <__gethex+0x2ec>)
 8010b60:	f001 fbcc 	bl	80122fc <__assert_func>
 8010b64:	3101      	adds	r1, #1
 8010b66:	105b      	asrs	r3, r3, #1
 8010b68:	e7ee      	b.n	8010b48 <__gethex+0x160>
 8010b6a:	f100 0914 	add.w	r9, r0, #20
 8010b6e:	f04f 0b00 	mov.w	fp, #0
 8010b72:	f1ca 0301 	rsb	r3, sl, #1
 8010b76:	f8cd 9008 	str.w	r9, [sp, #8]
 8010b7a:	f8cd b000 	str.w	fp, [sp]
 8010b7e:	9306      	str	r3, [sp, #24]
 8010b80:	42b7      	cmp	r7, r6
 8010b82:	d340      	bcc.n	8010c06 <__gethex+0x21e>
 8010b84:	9802      	ldr	r0, [sp, #8]
 8010b86:	9b00      	ldr	r3, [sp, #0]
 8010b88:	f840 3b04 	str.w	r3, [r0], #4
 8010b8c:	eba0 0009 	sub.w	r0, r0, r9
 8010b90:	1080      	asrs	r0, r0, #2
 8010b92:	0146      	lsls	r6, r0, #5
 8010b94:	6120      	str	r0, [r4, #16]
 8010b96:	4618      	mov	r0, r3
 8010b98:	f000 fba6 	bl	80112e8 <__hi0bits>
 8010b9c:	1a30      	subs	r0, r6, r0
 8010b9e:	f8d8 6000 	ldr.w	r6, [r8]
 8010ba2:	42b0      	cmp	r0, r6
 8010ba4:	dd63      	ble.n	8010c6e <__gethex+0x286>
 8010ba6:	1b87      	subs	r7, r0, r6
 8010ba8:	4639      	mov	r1, r7
 8010baa:	4620      	mov	r0, r4
 8010bac:	f000 ff4a 	bl	8011a44 <__any_on>
 8010bb0:	4682      	mov	sl, r0
 8010bb2:	b1a8      	cbz	r0, 8010be0 <__gethex+0x1f8>
 8010bb4:	1e7b      	subs	r3, r7, #1
 8010bb6:	1159      	asrs	r1, r3, #5
 8010bb8:	f003 021f 	and.w	r2, r3, #31
 8010bbc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010bc0:	f04f 0a01 	mov.w	sl, #1
 8010bc4:	fa0a f202 	lsl.w	r2, sl, r2
 8010bc8:	420a      	tst	r2, r1
 8010bca:	d009      	beq.n	8010be0 <__gethex+0x1f8>
 8010bcc:	4553      	cmp	r3, sl
 8010bce:	dd05      	ble.n	8010bdc <__gethex+0x1f4>
 8010bd0:	1eb9      	subs	r1, r7, #2
 8010bd2:	4620      	mov	r0, r4
 8010bd4:	f000 ff36 	bl	8011a44 <__any_on>
 8010bd8:	2800      	cmp	r0, #0
 8010bda:	d145      	bne.n	8010c68 <__gethex+0x280>
 8010bdc:	f04f 0a02 	mov.w	sl, #2
 8010be0:	4639      	mov	r1, r7
 8010be2:	4620      	mov	r0, r4
 8010be4:	f7ff fe99 	bl	801091a <rshift>
 8010be8:	443d      	add	r5, r7
 8010bea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010bee:	42ab      	cmp	r3, r5
 8010bf0:	da4c      	bge.n	8010c8c <__gethex+0x2a4>
 8010bf2:	ee18 0a10 	vmov	r0, s16
 8010bf6:	4621      	mov	r1, r4
 8010bf8:	f000 fac4 	bl	8011184 <_Bfree>
 8010bfc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010bfe:	2300      	movs	r3, #0
 8010c00:	6013      	str	r3, [r2, #0]
 8010c02:	27a3      	movs	r7, #163	; 0xa3
 8010c04:	e785      	b.n	8010b12 <__gethex+0x12a>
 8010c06:	1e73      	subs	r3, r6, #1
 8010c08:	9a05      	ldr	r2, [sp, #20]
 8010c0a:	9303      	str	r3, [sp, #12]
 8010c0c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010c10:	4293      	cmp	r3, r2
 8010c12:	d019      	beq.n	8010c48 <__gethex+0x260>
 8010c14:	f1bb 0f20 	cmp.w	fp, #32
 8010c18:	d107      	bne.n	8010c2a <__gethex+0x242>
 8010c1a:	9b02      	ldr	r3, [sp, #8]
 8010c1c:	9a00      	ldr	r2, [sp, #0]
 8010c1e:	f843 2b04 	str.w	r2, [r3], #4
 8010c22:	9302      	str	r3, [sp, #8]
 8010c24:	2300      	movs	r3, #0
 8010c26:	9300      	str	r3, [sp, #0]
 8010c28:	469b      	mov	fp, r3
 8010c2a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010c2e:	f7ff fec6 	bl	80109be <__hexdig_fun>
 8010c32:	9b00      	ldr	r3, [sp, #0]
 8010c34:	f000 000f 	and.w	r0, r0, #15
 8010c38:	fa00 f00b 	lsl.w	r0, r0, fp
 8010c3c:	4303      	orrs	r3, r0
 8010c3e:	9300      	str	r3, [sp, #0]
 8010c40:	f10b 0b04 	add.w	fp, fp, #4
 8010c44:	9b03      	ldr	r3, [sp, #12]
 8010c46:	e00d      	b.n	8010c64 <__gethex+0x27c>
 8010c48:	9b03      	ldr	r3, [sp, #12]
 8010c4a:	9a06      	ldr	r2, [sp, #24]
 8010c4c:	4413      	add	r3, r2
 8010c4e:	42bb      	cmp	r3, r7
 8010c50:	d3e0      	bcc.n	8010c14 <__gethex+0x22c>
 8010c52:	4618      	mov	r0, r3
 8010c54:	9901      	ldr	r1, [sp, #4]
 8010c56:	9307      	str	r3, [sp, #28]
 8010c58:	4652      	mov	r2, sl
 8010c5a:	f001 fb1c 	bl	8012296 <strncmp>
 8010c5e:	9b07      	ldr	r3, [sp, #28]
 8010c60:	2800      	cmp	r0, #0
 8010c62:	d1d7      	bne.n	8010c14 <__gethex+0x22c>
 8010c64:	461e      	mov	r6, r3
 8010c66:	e78b      	b.n	8010b80 <__gethex+0x198>
 8010c68:	f04f 0a03 	mov.w	sl, #3
 8010c6c:	e7b8      	b.n	8010be0 <__gethex+0x1f8>
 8010c6e:	da0a      	bge.n	8010c86 <__gethex+0x29e>
 8010c70:	1a37      	subs	r7, r6, r0
 8010c72:	4621      	mov	r1, r4
 8010c74:	ee18 0a10 	vmov	r0, s16
 8010c78:	463a      	mov	r2, r7
 8010c7a:	f000 fc9f 	bl	80115bc <__lshift>
 8010c7e:	1bed      	subs	r5, r5, r7
 8010c80:	4604      	mov	r4, r0
 8010c82:	f100 0914 	add.w	r9, r0, #20
 8010c86:	f04f 0a00 	mov.w	sl, #0
 8010c8a:	e7ae      	b.n	8010bea <__gethex+0x202>
 8010c8c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010c90:	42a8      	cmp	r0, r5
 8010c92:	dd72      	ble.n	8010d7a <__gethex+0x392>
 8010c94:	1b45      	subs	r5, r0, r5
 8010c96:	42ae      	cmp	r6, r5
 8010c98:	dc36      	bgt.n	8010d08 <__gethex+0x320>
 8010c9a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010c9e:	2b02      	cmp	r3, #2
 8010ca0:	d02a      	beq.n	8010cf8 <__gethex+0x310>
 8010ca2:	2b03      	cmp	r3, #3
 8010ca4:	d02c      	beq.n	8010d00 <__gethex+0x318>
 8010ca6:	2b01      	cmp	r3, #1
 8010ca8:	d11c      	bne.n	8010ce4 <__gethex+0x2fc>
 8010caa:	42ae      	cmp	r6, r5
 8010cac:	d11a      	bne.n	8010ce4 <__gethex+0x2fc>
 8010cae:	2e01      	cmp	r6, #1
 8010cb0:	d112      	bne.n	8010cd8 <__gethex+0x2f0>
 8010cb2:	9a04      	ldr	r2, [sp, #16]
 8010cb4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010cb8:	6013      	str	r3, [r2, #0]
 8010cba:	2301      	movs	r3, #1
 8010cbc:	6123      	str	r3, [r4, #16]
 8010cbe:	f8c9 3000 	str.w	r3, [r9]
 8010cc2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010cc4:	2762      	movs	r7, #98	; 0x62
 8010cc6:	601c      	str	r4, [r3, #0]
 8010cc8:	e723      	b.n	8010b12 <__gethex+0x12a>
 8010cca:	bf00      	nop
 8010ccc:	08014004 	.word	0x08014004
 8010cd0:	08013f28 	.word	0x08013f28
 8010cd4:	08013f9c 	.word	0x08013f9c
 8010cd8:	1e71      	subs	r1, r6, #1
 8010cda:	4620      	mov	r0, r4
 8010cdc:	f000 feb2 	bl	8011a44 <__any_on>
 8010ce0:	2800      	cmp	r0, #0
 8010ce2:	d1e6      	bne.n	8010cb2 <__gethex+0x2ca>
 8010ce4:	ee18 0a10 	vmov	r0, s16
 8010ce8:	4621      	mov	r1, r4
 8010cea:	f000 fa4b 	bl	8011184 <_Bfree>
 8010cee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010cf0:	2300      	movs	r3, #0
 8010cf2:	6013      	str	r3, [r2, #0]
 8010cf4:	2750      	movs	r7, #80	; 0x50
 8010cf6:	e70c      	b.n	8010b12 <__gethex+0x12a>
 8010cf8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d1f2      	bne.n	8010ce4 <__gethex+0x2fc>
 8010cfe:	e7d8      	b.n	8010cb2 <__gethex+0x2ca>
 8010d00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d1d5      	bne.n	8010cb2 <__gethex+0x2ca>
 8010d06:	e7ed      	b.n	8010ce4 <__gethex+0x2fc>
 8010d08:	1e6f      	subs	r7, r5, #1
 8010d0a:	f1ba 0f00 	cmp.w	sl, #0
 8010d0e:	d131      	bne.n	8010d74 <__gethex+0x38c>
 8010d10:	b127      	cbz	r7, 8010d1c <__gethex+0x334>
 8010d12:	4639      	mov	r1, r7
 8010d14:	4620      	mov	r0, r4
 8010d16:	f000 fe95 	bl	8011a44 <__any_on>
 8010d1a:	4682      	mov	sl, r0
 8010d1c:	117b      	asrs	r3, r7, #5
 8010d1e:	2101      	movs	r1, #1
 8010d20:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010d24:	f007 071f 	and.w	r7, r7, #31
 8010d28:	fa01 f707 	lsl.w	r7, r1, r7
 8010d2c:	421f      	tst	r7, r3
 8010d2e:	4629      	mov	r1, r5
 8010d30:	4620      	mov	r0, r4
 8010d32:	bf18      	it	ne
 8010d34:	f04a 0a02 	orrne.w	sl, sl, #2
 8010d38:	1b76      	subs	r6, r6, r5
 8010d3a:	f7ff fdee 	bl	801091a <rshift>
 8010d3e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010d42:	2702      	movs	r7, #2
 8010d44:	f1ba 0f00 	cmp.w	sl, #0
 8010d48:	d048      	beq.n	8010ddc <__gethex+0x3f4>
 8010d4a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010d4e:	2b02      	cmp	r3, #2
 8010d50:	d015      	beq.n	8010d7e <__gethex+0x396>
 8010d52:	2b03      	cmp	r3, #3
 8010d54:	d017      	beq.n	8010d86 <__gethex+0x39e>
 8010d56:	2b01      	cmp	r3, #1
 8010d58:	d109      	bne.n	8010d6e <__gethex+0x386>
 8010d5a:	f01a 0f02 	tst.w	sl, #2
 8010d5e:	d006      	beq.n	8010d6e <__gethex+0x386>
 8010d60:	f8d9 0000 	ldr.w	r0, [r9]
 8010d64:	ea4a 0a00 	orr.w	sl, sl, r0
 8010d68:	f01a 0f01 	tst.w	sl, #1
 8010d6c:	d10e      	bne.n	8010d8c <__gethex+0x3a4>
 8010d6e:	f047 0710 	orr.w	r7, r7, #16
 8010d72:	e033      	b.n	8010ddc <__gethex+0x3f4>
 8010d74:	f04f 0a01 	mov.w	sl, #1
 8010d78:	e7d0      	b.n	8010d1c <__gethex+0x334>
 8010d7a:	2701      	movs	r7, #1
 8010d7c:	e7e2      	b.n	8010d44 <__gethex+0x35c>
 8010d7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d80:	f1c3 0301 	rsb	r3, r3, #1
 8010d84:	9315      	str	r3, [sp, #84]	; 0x54
 8010d86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d0f0      	beq.n	8010d6e <__gethex+0x386>
 8010d8c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010d90:	f104 0314 	add.w	r3, r4, #20
 8010d94:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010d98:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010d9c:	f04f 0c00 	mov.w	ip, #0
 8010da0:	4618      	mov	r0, r3
 8010da2:	f853 2b04 	ldr.w	r2, [r3], #4
 8010da6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010daa:	d01c      	beq.n	8010de6 <__gethex+0x3fe>
 8010dac:	3201      	adds	r2, #1
 8010dae:	6002      	str	r2, [r0, #0]
 8010db0:	2f02      	cmp	r7, #2
 8010db2:	f104 0314 	add.w	r3, r4, #20
 8010db6:	d13f      	bne.n	8010e38 <__gethex+0x450>
 8010db8:	f8d8 2000 	ldr.w	r2, [r8]
 8010dbc:	3a01      	subs	r2, #1
 8010dbe:	42b2      	cmp	r2, r6
 8010dc0:	d10a      	bne.n	8010dd8 <__gethex+0x3f0>
 8010dc2:	1171      	asrs	r1, r6, #5
 8010dc4:	2201      	movs	r2, #1
 8010dc6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010dca:	f006 061f 	and.w	r6, r6, #31
 8010dce:	fa02 f606 	lsl.w	r6, r2, r6
 8010dd2:	421e      	tst	r6, r3
 8010dd4:	bf18      	it	ne
 8010dd6:	4617      	movne	r7, r2
 8010dd8:	f047 0720 	orr.w	r7, r7, #32
 8010ddc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010dde:	601c      	str	r4, [r3, #0]
 8010de0:	9b04      	ldr	r3, [sp, #16]
 8010de2:	601d      	str	r5, [r3, #0]
 8010de4:	e695      	b.n	8010b12 <__gethex+0x12a>
 8010de6:	4299      	cmp	r1, r3
 8010de8:	f843 cc04 	str.w	ip, [r3, #-4]
 8010dec:	d8d8      	bhi.n	8010da0 <__gethex+0x3b8>
 8010dee:	68a3      	ldr	r3, [r4, #8]
 8010df0:	459b      	cmp	fp, r3
 8010df2:	db19      	blt.n	8010e28 <__gethex+0x440>
 8010df4:	6861      	ldr	r1, [r4, #4]
 8010df6:	ee18 0a10 	vmov	r0, s16
 8010dfa:	3101      	adds	r1, #1
 8010dfc:	f000 f982 	bl	8011104 <_Balloc>
 8010e00:	4681      	mov	r9, r0
 8010e02:	b918      	cbnz	r0, 8010e0c <__gethex+0x424>
 8010e04:	4b1a      	ldr	r3, [pc, #104]	; (8010e70 <__gethex+0x488>)
 8010e06:	4602      	mov	r2, r0
 8010e08:	2184      	movs	r1, #132	; 0x84
 8010e0a:	e6a8      	b.n	8010b5e <__gethex+0x176>
 8010e0c:	6922      	ldr	r2, [r4, #16]
 8010e0e:	3202      	adds	r2, #2
 8010e10:	f104 010c 	add.w	r1, r4, #12
 8010e14:	0092      	lsls	r2, r2, #2
 8010e16:	300c      	adds	r0, #12
 8010e18:	f7fc fe86 	bl	800db28 <memcpy>
 8010e1c:	4621      	mov	r1, r4
 8010e1e:	ee18 0a10 	vmov	r0, s16
 8010e22:	f000 f9af 	bl	8011184 <_Bfree>
 8010e26:	464c      	mov	r4, r9
 8010e28:	6923      	ldr	r3, [r4, #16]
 8010e2a:	1c5a      	adds	r2, r3, #1
 8010e2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010e30:	6122      	str	r2, [r4, #16]
 8010e32:	2201      	movs	r2, #1
 8010e34:	615a      	str	r2, [r3, #20]
 8010e36:	e7bb      	b.n	8010db0 <__gethex+0x3c8>
 8010e38:	6922      	ldr	r2, [r4, #16]
 8010e3a:	455a      	cmp	r2, fp
 8010e3c:	dd0b      	ble.n	8010e56 <__gethex+0x46e>
 8010e3e:	2101      	movs	r1, #1
 8010e40:	4620      	mov	r0, r4
 8010e42:	f7ff fd6a 	bl	801091a <rshift>
 8010e46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010e4a:	3501      	adds	r5, #1
 8010e4c:	42ab      	cmp	r3, r5
 8010e4e:	f6ff aed0 	blt.w	8010bf2 <__gethex+0x20a>
 8010e52:	2701      	movs	r7, #1
 8010e54:	e7c0      	b.n	8010dd8 <__gethex+0x3f0>
 8010e56:	f016 061f 	ands.w	r6, r6, #31
 8010e5a:	d0fa      	beq.n	8010e52 <__gethex+0x46a>
 8010e5c:	4453      	add	r3, sl
 8010e5e:	f1c6 0620 	rsb	r6, r6, #32
 8010e62:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010e66:	f000 fa3f 	bl	80112e8 <__hi0bits>
 8010e6a:	42b0      	cmp	r0, r6
 8010e6c:	dbe7      	blt.n	8010e3e <__gethex+0x456>
 8010e6e:	e7f0      	b.n	8010e52 <__gethex+0x46a>
 8010e70:	08013f28 	.word	0x08013f28

08010e74 <L_shift>:
 8010e74:	f1c2 0208 	rsb	r2, r2, #8
 8010e78:	0092      	lsls	r2, r2, #2
 8010e7a:	b570      	push	{r4, r5, r6, lr}
 8010e7c:	f1c2 0620 	rsb	r6, r2, #32
 8010e80:	6843      	ldr	r3, [r0, #4]
 8010e82:	6804      	ldr	r4, [r0, #0]
 8010e84:	fa03 f506 	lsl.w	r5, r3, r6
 8010e88:	432c      	orrs	r4, r5
 8010e8a:	40d3      	lsrs	r3, r2
 8010e8c:	6004      	str	r4, [r0, #0]
 8010e8e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010e92:	4288      	cmp	r0, r1
 8010e94:	d3f4      	bcc.n	8010e80 <L_shift+0xc>
 8010e96:	bd70      	pop	{r4, r5, r6, pc}

08010e98 <__match>:
 8010e98:	b530      	push	{r4, r5, lr}
 8010e9a:	6803      	ldr	r3, [r0, #0]
 8010e9c:	3301      	adds	r3, #1
 8010e9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ea2:	b914      	cbnz	r4, 8010eaa <__match+0x12>
 8010ea4:	6003      	str	r3, [r0, #0]
 8010ea6:	2001      	movs	r0, #1
 8010ea8:	bd30      	pop	{r4, r5, pc}
 8010eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010eae:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010eb2:	2d19      	cmp	r5, #25
 8010eb4:	bf98      	it	ls
 8010eb6:	3220      	addls	r2, #32
 8010eb8:	42a2      	cmp	r2, r4
 8010eba:	d0f0      	beq.n	8010e9e <__match+0x6>
 8010ebc:	2000      	movs	r0, #0
 8010ebe:	e7f3      	b.n	8010ea8 <__match+0x10>

08010ec0 <__hexnan>:
 8010ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ec4:	680b      	ldr	r3, [r1, #0]
 8010ec6:	115e      	asrs	r6, r3, #5
 8010ec8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010ecc:	f013 031f 	ands.w	r3, r3, #31
 8010ed0:	b087      	sub	sp, #28
 8010ed2:	bf18      	it	ne
 8010ed4:	3604      	addne	r6, #4
 8010ed6:	2500      	movs	r5, #0
 8010ed8:	1f37      	subs	r7, r6, #4
 8010eda:	4690      	mov	r8, r2
 8010edc:	6802      	ldr	r2, [r0, #0]
 8010ede:	9301      	str	r3, [sp, #4]
 8010ee0:	4682      	mov	sl, r0
 8010ee2:	f846 5c04 	str.w	r5, [r6, #-4]
 8010ee6:	46b9      	mov	r9, r7
 8010ee8:	463c      	mov	r4, r7
 8010eea:	9502      	str	r5, [sp, #8]
 8010eec:	46ab      	mov	fp, r5
 8010eee:	7851      	ldrb	r1, [r2, #1]
 8010ef0:	1c53      	adds	r3, r2, #1
 8010ef2:	9303      	str	r3, [sp, #12]
 8010ef4:	b341      	cbz	r1, 8010f48 <__hexnan+0x88>
 8010ef6:	4608      	mov	r0, r1
 8010ef8:	9205      	str	r2, [sp, #20]
 8010efa:	9104      	str	r1, [sp, #16]
 8010efc:	f7ff fd5f 	bl	80109be <__hexdig_fun>
 8010f00:	2800      	cmp	r0, #0
 8010f02:	d14f      	bne.n	8010fa4 <__hexnan+0xe4>
 8010f04:	9904      	ldr	r1, [sp, #16]
 8010f06:	9a05      	ldr	r2, [sp, #20]
 8010f08:	2920      	cmp	r1, #32
 8010f0a:	d818      	bhi.n	8010f3e <__hexnan+0x7e>
 8010f0c:	9b02      	ldr	r3, [sp, #8]
 8010f0e:	459b      	cmp	fp, r3
 8010f10:	dd13      	ble.n	8010f3a <__hexnan+0x7a>
 8010f12:	454c      	cmp	r4, r9
 8010f14:	d206      	bcs.n	8010f24 <__hexnan+0x64>
 8010f16:	2d07      	cmp	r5, #7
 8010f18:	dc04      	bgt.n	8010f24 <__hexnan+0x64>
 8010f1a:	462a      	mov	r2, r5
 8010f1c:	4649      	mov	r1, r9
 8010f1e:	4620      	mov	r0, r4
 8010f20:	f7ff ffa8 	bl	8010e74 <L_shift>
 8010f24:	4544      	cmp	r4, r8
 8010f26:	d950      	bls.n	8010fca <__hexnan+0x10a>
 8010f28:	2300      	movs	r3, #0
 8010f2a:	f1a4 0904 	sub.w	r9, r4, #4
 8010f2e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010f32:	f8cd b008 	str.w	fp, [sp, #8]
 8010f36:	464c      	mov	r4, r9
 8010f38:	461d      	mov	r5, r3
 8010f3a:	9a03      	ldr	r2, [sp, #12]
 8010f3c:	e7d7      	b.n	8010eee <__hexnan+0x2e>
 8010f3e:	2929      	cmp	r1, #41	; 0x29
 8010f40:	d156      	bne.n	8010ff0 <__hexnan+0x130>
 8010f42:	3202      	adds	r2, #2
 8010f44:	f8ca 2000 	str.w	r2, [sl]
 8010f48:	f1bb 0f00 	cmp.w	fp, #0
 8010f4c:	d050      	beq.n	8010ff0 <__hexnan+0x130>
 8010f4e:	454c      	cmp	r4, r9
 8010f50:	d206      	bcs.n	8010f60 <__hexnan+0xa0>
 8010f52:	2d07      	cmp	r5, #7
 8010f54:	dc04      	bgt.n	8010f60 <__hexnan+0xa0>
 8010f56:	462a      	mov	r2, r5
 8010f58:	4649      	mov	r1, r9
 8010f5a:	4620      	mov	r0, r4
 8010f5c:	f7ff ff8a 	bl	8010e74 <L_shift>
 8010f60:	4544      	cmp	r4, r8
 8010f62:	d934      	bls.n	8010fce <__hexnan+0x10e>
 8010f64:	f1a8 0204 	sub.w	r2, r8, #4
 8010f68:	4623      	mov	r3, r4
 8010f6a:	f853 1b04 	ldr.w	r1, [r3], #4
 8010f6e:	f842 1f04 	str.w	r1, [r2, #4]!
 8010f72:	429f      	cmp	r7, r3
 8010f74:	d2f9      	bcs.n	8010f6a <__hexnan+0xaa>
 8010f76:	1b3b      	subs	r3, r7, r4
 8010f78:	f023 0303 	bic.w	r3, r3, #3
 8010f7c:	3304      	adds	r3, #4
 8010f7e:	3401      	adds	r4, #1
 8010f80:	3e03      	subs	r6, #3
 8010f82:	42b4      	cmp	r4, r6
 8010f84:	bf88      	it	hi
 8010f86:	2304      	movhi	r3, #4
 8010f88:	4443      	add	r3, r8
 8010f8a:	2200      	movs	r2, #0
 8010f8c:	f843 2b04 	str.w	r2, [r3], #4
 8010f90:	429f      	cmp	r7, r3
 8010f92:	d2fb      	bcs.n	8010f8c <__hexnan+0xcc>
 8010f94:	683b      	ldr	r3, [r7, #0]
 8010f96:	b91b      	cbnz	r3, 8010fa0 <__hexnan+0xe0>
 8010f98:	4547      	cmp	r7, r8
 8010f9a:	d127      	bne.n	8010fec <__hexnan+0x12c>
 8010f9c:	2301      	movs	r3, #1
 8010f9e:	603b      	str	r3, [r7, #0]
 8010fa0:	2005      	movs	r0, #5
 8010fa2:	e026      	b.n	8010ff2 <__hexnan+0x132>
 8010fa4:	3501      	adds	r5, #1
 8010fa6:	2d08      	cmp	r5, #8
 8010fa8:	f10b 0b01 	add.w	fp, fp, #1
 8010fac:	dd06      	ble.n	8010fbc <__hexnan+0xfc>
 8010fae:	4544      	cmp	r4, r8
 8010fb0:	d9c3      	bls.n	8010f3a <__hexnan+0x7a>
 8010fb2:	2300      	movs	r3, #0
 8010fb4:	f844 3c04 	str.w	r3, [r4, #-4]
 8010fb8:	2501      	movs	r5, #1
 8010fba:	3c04      	subs	r4, #4
 8010fbc:	6822      	ldr	r2, [r4, #0]
 8010fbe:	f000 000f 	and.w	r0, r0, #15
 8010fc2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010fc6:	6022      	str	r2, [r4, #0]
 8010fc8:	e7b7      	b.n	8010f3a <__hexnan+0x7a>
 8010fca:	2508      	movs	r5, #8
 8010fcc:	e7b5      	b.n	8010f3a <__hexnan+0x7a>
 8010fce:	9b01      	ldr	r3, [sp, #4]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d0df      	beq.n	8010f94 <__hexnan+0xd4>
 8010fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8010fd8:	f1c3 0320 	rsb	r3, r3, #32
 8010fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8010fe0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010fe4:	401a      	ands	r2, r3
 8010fe6:	f846 2c04 	str.w	r2, [r6, #-4]
 8010fea:	e7d3      	b.n	8010f94 <__hexnan+0xd4>
 8010fec:	3f04      	subs	r7, #4
 8010fee:	e7d1      	b.n	8010f94 <__hexnan+0xd4>
 8010ff0:	2004      	movs	r0, #4
 8010ff2:	b007      	add	sp, #28
 8010ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010ff8 <_localeconv_r>:
 8010ff8:	4800      	ldr	r0, [pc, #0]	; (8010ffc <_localeconv_r+0x4>)
 8010ffa:	4770      	bx	lr
 8010ffc:	20000184 	.word	0x20000184

08011000 <__retarget_lock_init_recursive>:
 8011000:	4770      	bx	lr

08011002 <__retarget_lock_acquire_recursive>:
 8011002:	4770      	bx	lr

08011004 <__retarget_lock_release_recursive>:
 8011004:	4770      	bx	lr

08011006 <__swhatbuf_r>:
 8011006:	b570      	push	{r4, r5, r6, lr}
 8011008:	460e      	mov	r6, r1
 801100a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801100e:	2900      	cmp	r1, #0
 8011010:	b096      	sub	sp, #88	; 0x58
 8011012:	4614      	mov	r4, r2
 8011014:	461d      	mov	r5, r3
 8011016:	da08      	bge.n	801102a <__swhatbuf_r+0x24>
 8011018:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801101c:	2200      	movs	r2, #0
 801101e:	602a      	str	r2, [r5, #0]
 8011020:	061a      	lsls	r2, r3, #24
 8011022:	d410      	bmi.n	8011046 <__swhatbuf_r+0x40>
 8011024:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011028:	e00e      	b.n	8011048 <__swhatbuf_r+0x42>
 801102a:	466a      	mov	r2, sp
 801102c:	f001 f9a6 	bl	801237c <_fstat_r>
 8011030:	2800      	cmp	r0, #0
 8011032:	dbf1      	blt.n	8011018 <__swhatbuf_r+0x12>
 8011034:	9a01      	ldr	r2, [sp, #4]
 8011036:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801103a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801103e:	425a      	negs	r2, r3
 8011040:	415a      	adcs	r2, r3
 8011042:	602a      	str	r2, [r5, #0]
 8011044:	e7ee      	b.n	8011024 <__swhatbuf_r+0x1e>
 8011046:	2340      	movs	r3, #64	; 0x40
 8011048:	2000      	movs	r0, #0
 801104a:	6023      	str	r3, [r4, #0]
 801104c:	b016      	add	sp, #88	; 0x58
 801104e:	bd70      	pop	{r4, r5, r6, pc}

08011050 <__smakebuf_r>:
 8011050:	898b      	ldrh	r3, [r1, #12]
 8011052:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011054:	079d      	lsls	r5, r3, #30
 8011056:	4606      	mov	r6, r0
 8011058:	460c      	mov	r4, r1
 801105a:	d507      	bpl.n	801106c <__smakebuf_r+0x1c>
 801105c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011060:	6023      	str	r3, [r4, #0]
 8011062:	6123      	str	r3, [r4, #16]
 8011064:	2301      	movs	r3, #1
 8011066:	6163      	str	r3, [r4, #20]
 8011068:	b002      	add	sp, #8
 801106a:	bd70      	pop	{r4, r5, r6, pc}
 801106c:	ab01      	add	r3, sp, #4
 801106e:	466a      	mov	r2, sp
 8011070:	f7ff ffc9 	bl	8011006 <__swhatbuf_r>
 8011074:	9900      	ldr	r1, [sp, #0]
 8011076:	4605      	mov	r5, r0
 8011078:	4630      	mov	r0, r6
 801107a:	f000 fd87 	bl	8011b8c <_malloc_r>
 801107e:	b948      	cbnz	r0, 8011094 <__smakebuf_r+0x44>
 8011080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011084:	059a      	lsls	r2, r3, #22
 8011086:	d4ef      	bmi.n	8011068 <__smakebuf_r+0x18>
 8011088:	f023 0303 	bic.w	r3, r3, #3
 801108c:	f043 0302 	orr.w	r3, r3, #2
 8011090:	81a3      	strh	r3, [r4, #12]
 8011092:	e7e3      	b.n	801105c <__smakebuf_r+0xc>
 8011094:	4b0d      	ldr	r3, [pc, #52]	; (80110cc <__smakebuf_r+0x7c>)
 8011096:	62b3      	str	r3, [r6, #40]	; 0x28
 8011098:	89a3      	ldrh	r3, [r4, #12]
 801109a:	6020      	str	r0, [r4, #0]
 801109c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80110a0:	81a3      	strh	r3, [r4, #12]
 80110a2:	9b00      	ldr	r3, [sp, #0]
 80110a4:	6163      	str	r3, [r4, #20]
 80110a6:	9b01      	ldr	r3, [sp, #4]
 80110a8:	6120      	str	r0, [r4, #16]
 80110aa:	b15b      	cbz	r3, 80110c4 <__smakebuf_r+0x74>
 80110ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80110b0:	4630      	mov	r0, r6
 80110b2:	f001 f975 	bl	80123a0 <_isatty_r>
 80110b6:	b128      	cbz	r0, 80110c4 <__smakebuf_r+0x74>
 80110b8:	89a3      	ldrh	r3, [r4, #12]
 80110ba:	f023 0303 	bic.w	r3, r3, #3
 80110be:	f043 0301 	orr.w	r3, r3, #1
 80110c2:	81a3      	strh	r3, [r4, #12]
 80110c4:	89a0      	ldrh	r0, [r4, #12]
 80110c6:	4305      	orrs	r5, r0
 80110c8:	81a5      	strh	r5, [r4, #12]
 80110ca:	e7cd      	b.n	8011068 <__smakebuf_r+0x18>
 80110cc:	08010779 	.word	0x08010779

080110d0 <malloc>:
 80110d0:	4b02      	ldr	r3, [pc, #8]	; (80110dc <malloc+0xc>)
 80110d2:	4601      	mov	r1, r0
 80110d4:	6818      	ldr	r0, [r3, #0]
 80110d6:	f000 bd59 	b.w	8011b8c <_malloc_r>
 80110da:	bf00      	nop
 80110dc:	2000002c 	.word	0x2000002c

080110e0 <__ascii_mbtowc>:
 80110e0:	b082      	sub	sp, #8
 80110e2:	b901      	cbnz	r1, 80110e6 <__ascii_mbtowc+0x6>
 80110e4:	a901      	add	r1, sp, #4
 80110e6:	b142      	cbz	r2, 80110fa <__ascii_mbtowc+0x1a>
 80110e8:	b14b      	cbz	r3, 80110fe <__ascii_mbtowc+0x1e>
 80110ea:	7813      	ldrb	r3, [r2, #0]
 80110ec:	600b      	str	r3, [r1, #0]
 80110ee:	7812      	ldrb	r2, [r2, #0]
 80110f0:	1e10      	subs	r0, r2, #0
 80110f2:	bf18      	it	ne
 80110f4:	2001      	movne	r0, #1
 80110f6:	b002      	add	sp, #8
 80110f8:	4770      	bx	lr
 80110fa:	4610      	mov	r0, r2
 80110fc:	e7fb      	b.n	80110f6 <__ascii_mbtowc+0x16>
 80110fe:	f06f 0001 	mvn.w	r0, #1
 8011102:	e7f8      	b.n	80110f6 <__ascii_mbtowc+0x16>

08011104 <_Balloc>:
 8011104:	b570      	push	{r4, r5, r6, lr}
 8011106:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011108:	4604      	mov	r4, r0
 801110a:	460d      	mov	r5, r1
 801110c:	b976      	cbnz	r6, 801112c <_Balloc+0x28>
 801110e:	2010      	movs	r0, #16
 8011110:	f7ff ffde 	bl	80110d0 <malloc>
 8011114:	4602      	mov	r2, r0
 8011116:	6260      	str	r0, [r4, #36]	; 0x24
 8011118:	b920      	cbnz	r0, 8011124 <_Balloc+0x20>
 801111a:	4b18      	ldr	r3, [pc, #96]	; (801117c <_Balloc+0x78>)
 801111c:	4818      	ldr	r0, [pc, #96]	; (8011180 <_Balloc+0x7c>)
 801111e:	2166      	movs	r1, #102	; 0x66
 8011120:	f001 f8ec 	bl	80122fc <__assert_func>
 8011124:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011128:	6006      	str	r6, [r0, #0]
 801112a:	60c6      	str	r6, [r0, #12]
 801112c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801112e:	68f3      	ldr	r3, [r6, #12]
 8011130:	b183      	cbz	r3, 8011154 <_Balloc+0x50>
 8011132:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011134:	68db      	ldr	r3, [r3, #12]
 8011136:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801113a:	b9b8      	cbnz	r0, 801116c <_Balloc+0x68>
 801113c:	2101      	movs	r1, #1
 801113e:	fa01 f605 	lsl.w	r6, r1, r5
 8011142:	1d72      	adds	r2, r6, #5
 8011144:	0092      	lsls	r2, r2, #2
 8011146:	4620      	mov	r0, r4
 8011148:	f000 fc9d 	bl	8011a86 <_calloc_r>
 801114c:	b160      	cbz	r0, 8011168 <_Balloc+0x64>
 801114e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011152:	e00e      	b.n	8011172 <_Balloc+0x6e>
 8011154:	2221      	movs	r2, #33	; 0x21
 8011156:	2104      	movs	r1, #4
 8011158:	4620      	mov	r0, r4
 801115a:	f000 fc94 	bl	8011a86 <_calloc_r>
 801115e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011160:	60f0      	str	r0, [r6, #12]
 8011162:	68db      	ldr	r3, [r3, #12]
 8011164:	2b00      	cmp	r3, #0
 8011166:	d1e4      	bne.n	8011132 <_Balloc+0x2e>
 8011168:	2000      	movs	r0, #0
 801116a:	bd70      	pop	{r4, r5, r6, pc}
 801116c:	6802      	ldr	r2, [r0, #0]
 801116e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011172:	2300      	movs	r3, #0
 8011174:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011178:	e7f7      	b.n	801116a <_Balloc+0x66>
 801117a:	bf00      	nop
 801117c:	08013eb6 	.word	0x08013eb6
 8011180:	08014018 	.word	0x08014018

08011184 <_Bfree>:
 8011184:	b570      	push	{r4, r5, r6, lr}
 8011186:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011188:	4605      	mov	r5, r0
 801118a:	460c      	mov	r4, r1
 801118c:	b976      	cbnz	r6, 80111ac <_Bfree+0x28>
 801118e:	2010      	movs	r0, #16
 8011190:	f7ff ff9e 	bl	80110d0 <malloc>
 8011194:	4602      	mov	r2, r0
 8011196:	6268      	str	r0, [r5, #36]	; 0x24
 8011198:	b920      	cbnz	r0, 80111a4 <_Bfree+0x20>
 801119a:	4b09      	ldr	r3, [pc, #36]	; (80111c0 <_Bfree+0x3c>)
 801119c:	4809      	ldr	r0, [pc, #36]	; (80111c4 <_Bfree+0x40>)
 801119e:	218a      	movs	r1, #138	; 0x8a
 80111a0:	f001 f8ac 	bl	80122fc <__assert_func>
 80111a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80111a8:	6006      	str	r6, [r0, #0]
 80111aa:	60c6      	str	r6, [r0, #12]
 80111ac:	b13c      	cbz	r4, 80111be <_Bfree+0x3a>
 80111ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80111b0:	6862      	ldr	r2, [r4, #4]
 80111b2:	68db      	ldr	r3, [r3, #12]
 80111b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80111b8:	6021      	str	r1, [r4, #0]
 80111ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80111be:	bd70      	pop	{r4, r5, r6, pc}
 80111c0:	08013eb6 	.word	0x08013eb6
 80111c4:	08014018 	.word	0x08014018

080111c8 <__multadd>:
 80111c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111cc:	690d      	ldr	r5, [r1, #16]
 80111ce:	4607      	mov	r7, r0
 80111d0:	460c      	mov	r4, r1
 80111d2:	461e      	mov	r6, r3
 80111d4:	f101 0c14 	add.w	ip, r1, #20
 80111d8:	2000      	movs	r0, #0
 80111da:	f8dc 3000 	ldr.w	r3, [ip]
 80111de:	b299      	uxth	r1, r3
 80111e0:	fb02 6101 	mla	r1, r2, r1, r6
 80111e4:	0c1e      	lsrs	r6, r3, #16
 80111e6:	0c0b      	lsrs	r3, r1, #16
 80111e8:	fb02 3306 	mla	r3, r2, r6, r3
 80111ec:	b289      	uxth	r1, r1
 80111ee:	3001      	adds	r0, #1
 80111f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80111f4:	4285      	cmp	r5, r0
 80111f6:	f84c 1b04 	str.w	r1, [ip], #4
 80111fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80111fe:	dcec      	bgt.n	80111da <__multadd+0x12>
 8011200:	b30e      	cbz	r6, 8011246 <__multadd+0x7e>
 8011202:	68a3      	ldr	r3, [r4, #8]
 8011204:	42ab      	cmp	r3, r5
 8011206:	dc19      	bgt.n	801123c <__multadd+0x74>
 8011208:	6861      	ldr	r1, [r4, #4]
 801120a:	4638      	mov	r0, r7
 801120c:	3101      	adds	r1, #1
 801120e:	f7ff ff79 	bl	8011104 <_Balloc>
 8011212:	4680      	mov	r8, r0
 8011214:	b928      	cbnz	r0, 8011222 <__multadd+0x5a>
 8011216:	4602      	mov	r2, r0
 8011218:	4b0c      	ldr	r3, [pc, #48]	; (801124c <__multadd+0x84>)
 801121a:	480d      	ldr	r0, [pc, #52]	; (8011250 <__multadd+0x88>)
 801121c:	21b5      	movs	r1, #181	; 0xb5
 801121e:	f001 f86d 	bl	80122fc <__assert_func>
 8011222:	6922      	ldr	r2, [r4, #16]
 8011224:	3202      	adds	r2, #2
 8011226:	f104 010c 	add.w	r1, r4, #12
 801122a:	0092      	lsls	r2, r2, #2
 801122c:	300c      	adds	r0, #12
 801122e:	f7fc fc7b 	bl	800db28 <memcpy>
 8011232:	4621      	mov	r1, r4
 8011234:	4638      	mov	r0, r7
 8011236:	f7ff ffa5 	bl	8011184 <_Bfree>
 801123a:	4644      	mov	r4, r8
 801123c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011240:	3501      	adds	r5, #1
 8011242:	615e      	str	r6, [r3, #20]
 8011244:	6125      	str	r5, [r4, #16]
 8011246:	4620      	mov	r0, r4
 8011248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801124c:	08013f28 	.word	0x08013f28
 8011250:	08014018 	.word	0x08014018

08011254 <__s2b>:
 8011254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011258:	460c      	mov	r4, r1
 801125a:	4615      	mov	r5, r2
 801125c:	461f      	mov	r7, r3
 801125e:	2209      	movs	r2, #9
 8011260:	3308      	adds	r3, #8
 8011262:	4606      	mov	r6, r0
 8011264:	fb93 f3f2 	sdiv	r3, r3, r2
 8011268:	2100      	movs	r1, #0
 801126a:	2201      	movs	r2, #1
 801126c:	429a      	cmp	r2, r3
 801126e:	db09      	blt.n	8011284 <__s2b+0x30>
 8011270:	4630      	mov	r0, r6
 8011272:	f7ff ff47 	bl	8011104 <_Balloc>
 8011276:	b940      	cbnz	r0, 801128a <__s2b+0x36>
 8011278:	4602      	mov	r2, r0
 801127a:	4b19      	ldr	r3, [pc, #100]	; (80112e0 <__s2b+0x8c>)
 801127c:	4819      	ldr	r0, [pc, #100]	; (80112e4 <__s2b+0x90>)
 801127e:	21ce      	movs	r1, #206	; 0xce
 8011280:	f001 f83c 	bl	80122fc <__assert_func>
 8011284:	0052      	lsls	r2, r2, #1
 8011286:	3101      	adds	r1, #1
 8011288:	e7f0      	b.n	801126c <__s2b+0x18>
 801128a:	9b08      	ldr	r3, [sp, #32]
 801128c:	6143      	str	r3, [r0, #20]
 801128e:	2d09      	cmp	r5, #9
 8011290:	f04f 0301 	mov.w	r3, #1
 8011294:	6103      	str	r3, [r0, #16]
 8011296:	dd16      	ble.n	80112c6 <__s2b+0x72>
 8011298:	f104 0909 	add.w	r9, r4, #9
 801129c:	46c8      	mov	r8, r9
 801129e:	442c      	add	r4, r5
 80112a0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80112a4:	4601      	mov	r1, r0
 80112a6:	3b30      	subs	r3, #48	; 0x30
 80112a8:	220a      	movs	r2, #10
 80112aa:	4630      	mov	r0, r6
 80112ac:	f7ff ff8c 	bl	80111c8 <__multadd>
 80112b0:	45a0      	cmp	r8, r4
 80112b2:	d1f5      	bne.n	80112a0 <__s2b+0x4c>
 80112b4:	f1a5 0408 	sub.w	r4, r5, #8
 80112b8:	444c      	add	r4, r9
 80112ba:	1b2d      	subs	r5, r5, r4
 80112bc:	1963      	adds	r3, r4, r5
 80112be:	42bb      	cmp	r3, r7
 80112c0:	db04      	blt.n	80112cc <__s2b+0x78>
 80112c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112c6:	340a      	adds	r4, #10
 80112c8:	2509      	movs	r5, #9
 80112ca:	e7f6      	b.n	80112ba <__s2b+0x66>
 80112cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80112d0:	4601      	mov	r1, r0
 80112d2:	3b30      	subs	r3, #48	; 0x30
 80112d4:	220a      	movs	r2, #10
 80112d6:	4630      	mov	r0, r6
 80112d8:	f7ff ff76 	bl	80111c8 <__multadd>
 80112dc:	e7ee      	b.n	80112bc <__s2b+0x68>
 80112de:	bf00      	nop
 80112e0:	08013f28 	.word	0x08013f28
 80112e4:	08014018 	.word	0x08014018

080112e8 <__hi0bits>:
 80112e8:	0c03      	lsrs	r3, r0, #16
 80112ea:	041b      	lsls	r3, r3, #16
 80112ec:	b9d3      	cbnz	r3, 8011324 <__hi0bits+0x3c>
 80112ee:	0400      	lsls	r0, r0, #16
 80112f0:	2310      	movs	r3, #16
 80112f2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80112f6:	bf04      	itt	eq
 80112f8:	0200      	lsleq	r0, r0, #8
 80112fa:	3308      	addeq	r3, #8
 80112fc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011300:	bf04      	itt	eq
 8011302:	0100      	lsleq	r0, r0, #4
 8011304:	3304      	addeq	r3, #4
 8011306:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801130a:	bf04      	itt	eq
 801130c:	0080      	lsleq	r0, r0, #2
 801130e:	3302      	addeq	r3, #2
 8011310:	2800      	cmp	r0, #0
 8011312:	db05      	blt.n	8011320 <__hi0bits+0x38>
 8011314:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011318:	f103 0301 	add.w	r3, r3, #1
 801131c:	bf08      	it	eq
 801131e:	2320      	moveq	r3, #32
 8011320:	4618      	mov	r0, r3
 8011322:	4770      	bx	lr
 8011324:	2300      	movs	r3, #0
 8011326:	e7e4      	b.n	80112f2 <__hi0bits+0xa>

08011328 <__lo0bits>:
 8011328:	6803      	ldr	r3, [r0, #0]
 801132a:	f013 0207 	ands.w	r2, r3, #7
 801132e:	4601      	mov	r1, r0
 8011330:	d00b      	beq.n	801134a <__lo0bits+0x22>
 8011332:	07da      	lsls	r2, r3, #31
 8011334:	d423      	bmi.n	801137e <__lo0bits+0x56>
 8011336:	0798      	lsls	r0, r3, #30
 8011338:	bf49      	itett	mi
 801133a:	085b      	lsrmi	r3, r3, #1
 801133c:	089b      	lsrpl	r3, r3, #2
 801133e:	2001      	movmi	r0, #1
 8011340:	600b      	strmi	r3, [r1, #0]
 8011342:	bf5c      	itt	pl
 8011344:	600b      	strpl	r3, [r1, #0]
 8011346:	2002      	movpl	r0, #2
 8011348:	4770      	bx	lr
 801134a:	b298      	uxth	r0, r3
 801134c:	b9a8      	cbnz	r0, 801137a <__lo0bits+0x52>
 801134e:	0c1b      	lsrs	r3, r3, #16
 8011350:	2010      	movs	r0, #16
 8011352:	b2da      	uxtb	r2, r3
 8011354:	b90a      	cbnz	r2, 801135a <__lo0bits+0x32>
 8011356:	3008      	adds	r0, #8
 8011358:	0a1b      	lsrs	r3, r3, #8
 801135a:	071a      	lsls	r2, r3, #28
 801135c:	bf04      	itt	eq
 801135e:	091b      	lsreq	r3, r3, #4
 8011360:	3004      	addeq	r0, #4
 8011362:	079a      	lsls	r2, r3, #30
 8011364:	bf04      	itt	eq
 8011366:	089b      	lsreq	r3, r3, #2
 8011368:	3002      	addeq	r0, #2
 801136a:	07da      	lsls	r2, r3, #31
 801136c:	d403      	bmi.n	8011376 <__lo0bits+0x4e>
 801136e:	085b      	lsrs	r3, r3, #1
 8011370:	f100 0001 	add.w	r0, r0, #1
 8011374:	d005      	beq.n	8011382 <__lo0bits+0x5a>
 8011376:	600b      	str	r3, [r1, #0]
 8011378:	4770      	bx	lr
 801137a:	4610      	mov	r0, r2
 801137c:	e7e9      	b.n	8011352 <__lo0bits+0x2a>
 801137e:	2000      	movs	r0, #0
 8011380:	4770      	bx	lr
 8011382:	2020      	movs	r0, #32
 8011384:	4770      	bx	lr
	...

08011388 <__i2b>:
 8011388:	b510      	push	{r4, lr}
 801138a:	460c      	mov	r4, r1
 801138c:	2101      	movs	r1, #1
 801138e:	f7ff feb9 	bl	8011104 <_Balloc>
 8011392:	4602      	mov	r2, r0
 8011394:	b928      	cbnz	r0, 80113a2 <__i2b+0x1a>
 8011396:	4b05      	ldr	r3, [pc, #20]	; (80113ac <__i2b+0x24>)
 8011398:	4805      	ldr	r0, [pc, #20]	; (80113b0 <__i2b+0x28>)
 801139a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801139e:	f000 ffad 	bl	80122fc <__assert_func>
 80113a2:	2301      	movs	r3, #1
 80113a4:	6144      	str	r4, [r0, #20]
 80113a6:	6103      	str	r3, [r0, #16]
 80113a8:	bd10      	pop	{r4, pc}
 80113aa:	bf00      	nop
 80113ac:	08013f28 	.word	0x08013f28
 80113b0:	08014018 	.word	0x08014018

080113b4 <__multiply>:
 80113b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113b8:	4691      	mov	r9, r2
 80113ba:	690a      	ldr	r2, [r1, #16]
 80113bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80113c0:	429a      	cmp	r2, r3
 80113c2:	bfb8      	it	lt
 80113c4:	460b      	movlt	r3, r1
 80113c6:	460c      	mov	r4, r1
 80113c8:	bfbc      	itt	lt
 80113ca:	464c      	movlt	r4, r9
 80113cc:	4699      	movlt	r9, r3
 80113ce:	6927      	ldr	r7, [r4, #16]
 80113d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80113d4:	68a3      	ldr	r3, [r4, #8]
 80113d6:	6861      	ldr	r1, [r4, #4]
 80113d8:	eb07 060a 	add.w	r6, r7, sl
 80113dc:	42b3      	cmp	r3, r6
 80113de:	b085      	sub	sp, #20
 80113e0:	bfb8      	it	lt
 80113e2:	3101      	addlt	r1, #1
 80113e4:	f7ff fe8e 	bl	8011104 <_Balloc>
 80113e8:	b930      	cbnz	r0, 80113f8 <__multiply+0x44>
 80113ea:	4602      	mov	r2, r0
 80113ec:	4b44      	ldr	r3, [pc, #272]	; (8011500 <__multiply+0x14c>)
 80113ee:	4845      	ldr	r0, [pc, #276]	; (8011504 <__multiply+0x150>)
 80113f0:	f240 115d 	movw	r1, #349	; 0x15d
 80113f4:	f000 ff82 	bl	80122fc <__assert_func>
 80113f8:	f100 0514 	add.w	r5, r0, #20
 80113fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011400:	462b      	mov	r3, r5
 8011402:	2200      	movs	r2, #0
 8011404:	4543      	cmp	r3, r8
 8011406:	d321      	bcc.n	801144c <__multiply+0x98>
 8011408:	f104 0314 	add.w	r3, r4, #20
 801140c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011410:	f109 0314 	add.w	r3, r9, #20
 8011414:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011418:	9202      	str	r2, [sp, #8]
 801141a:	1b3a      	subs	r2, r7, r4
 801141c:	3a15      	subs	r2, #21
 801141e:	f022 0203 	bic.w	r2, r2, #3
 8011422:	3204      	adds	r2, #4
 8011424:	f104 0115 	add.w	r1, r4, #21
 8011428:	428f      	cmp	r7, r1
 801142a:	bf38      	it	cc
 801142c:	2204      	movcc	r2, #4
 801142e:	9201      	str	r2, [sp, #4]
 8011430:	9a02      	ldr	r2, [sp, #8]
 8011432:	9303      	str	r3, [sp, #12]
 8011434:	429a      	cmp	r2, r3
 8011436:	d80c      	bhi.n	8011452 <__multiply+0x9e>
 8011438:	2e00      	cmp	r6, #0
 801143a:	dd03      	ble.n	8011444 <__multiply+0x90>
 801143c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011440:	2b00      	cmp	r3, #0
 8011442:	d05a      	beq.n	80114fa <__multiply+0x146>
 8011444:	6106      	str	r6, [r0, #16]
 8011446:	b005      	add	sp, #20
 8011448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801144c:	f843 2b04 	str.w	r2, [r3], #4
 8011450:	e7d8      	b.n	8011404 <__multiply+0x50>
 8011452:	f8b3 a000 	ldrh.w	sl, [r3]
 8011456:	f1ba 0f00 	cmp.w	sl, #0
 801145a:	d024      	beq.n	80114a6 <__multiply+0xf2>
 801145c:	f104 0e14 	add.w	lr, r4, #20
 8011460:	46a9      	mov	r9, r5
 8011462:	f04f 0c00 	mov.w	ip, #0
 8011466:	f85e 2b04 	ldr.w	r2, [lr], #4
 801146a:	f8d9 1000 	ldr.w	r1, [r9]
 801146e:	fa1f fb82 	uxth.w	fp, r2
 8011472:	b289      	uxth	r1, r1
 8011474:	fb0a 110b 	mla	r1, sl, fp, r1
 8011478:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801147c:	f8d9 2000 	ldr.w	r2, [r9]
 8011480:	4461      	add	r1, ip
 8011482:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011486:	fb0a c20b 	mla	r2, sl, fp, ip
 801148a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801148e:	b289      	uxth	r1, r1
 8011490:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011494:	4577      	cmp	r7, lr
 8011496:	f849 1b04 	str.w	r1, [r9], #4
 801149a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801149e:	d8e2      	bhi.n	8011466 <__multiply+0xb2>
 80114a0:	9a01      	ldr	r2, [sp, #4]
 80114a2:	f845 c002 	str.w	ip, [r5, r2]
 80114a6:	9a03      	ldr	r2, [sp, #12]
 80114a8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80114ac:	3304      	adds	r3, #4
 80114ae:	f1b9 0f00 	cmp.w	r9, #0
 80114b2:	d020      	beq.n	80114f6 <__multiply+0x142>
 80114b4:	6829      	ldr	r1, [r5, #0]
 80114b6:	f104 0c14 	add.w	ip, r4, #20
 80114ba:	46ae      	mov	lr, r5
 80114bc:	f04f 0a00 	mov.w	sl, #0
 80114c0:	f8bc b000 	ldrh.w	fp, [ip]
 80114c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80114c8:	fb09 220b 	mla	r2, r9, fp, r2
 80114cc:	4492      	add	sl, r2
 80114ce:	b289      	uxth	r1, r1
 80114d0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80114d4:	f84e 1b04 	str.w	r1, [lr], #4
 80114d8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80114dc:	f8be 1000 	ldrh.w	r1, [lr]
 80114e0:	0c12      	lsrs	r2, r2, #16
 80114e2:	fb09 1102 	mla	r1, r9, r2, r1
 80114e6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80114ea:	4567      	cmp	r7, ip
 80114ec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80114f0:	d8e6      	bhi.n	80114c0 <__multiply+0x10c>
 80114f2:	9a01      	ldr	r2, [sp, #4]
 80114f4:	50a9      	str	r1, [r5, r2]
 80114f6:	3504      	adds	r5, #4
 80114f8:	e79a      	b.n	8011430 <__multiply+0x7c>
 80114fa:	3e01      	subs	r6, #1
 80114fc:	e79c      	b.n	8011438 <__multiply+0x84>
 80114fe:	bf00      	nop
 8011500:	08013f28 	.word	0x08013f28
 8011504:	08014018 	.word	0x08014018

08011508 <__pow5mult>:
 8011508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801150c:	4615      	mov	r5, r2
 801150e:	f012 0203 	ands.w	r2, r2, #3
 8011512:	4606      	mov	r6, r0
 8011514:	460f      	mov	r7, r1
 8011516:	d007      	beq.n	8011528 <__pow5mult+0x20>
 8011518:	4c25      	ldr	r4, [pc, #148]	; (80115b0 <__pow5mult+0xa8>)
 801151a:	3a01      	subs	r2, #1
 801151c:	2300      	movs	r3, #0
 801151e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011522:	f7ff fe51 	bl	80111c8 <__multadd>
 8011526:	4607      	mov	r7, r0
 8011528:	10ad      	asrs	r5, r5, #2
 801152a:	d03d      	beq.n	80115a8 <__pow5mult+0xa0>
 801152c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801152e:	b97c      	cbnz	r4, 8011550 <__pow5mult+0x48>
 8011530:	2010      	movs	r0, #16
 8011532:	f7ff fdcd 	bl	80110d0 <malloc>
 8011536:	4602      	mov	r2, r0
 8011538:	6270      	str	r0, [r6, #36]	; 0x24
 801153a:	b928      	cbnz	r0, 8011548 <__pow5mult+0x40>
 801153c:	4b1d      	ldr	r3, [pc, #116]	; (80115b4 <__pow5mult+0xac>)
 801153e:	481e      	ldr	r0, [pc, #120]	; (80115b8 <__pow5mult+0xb0>)
 8011540:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011544:	f000 feda 	bl	80122fc <__assert_func>
 8011548:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801154c:	6004      	str	r4, [r0, #0]
 801154e:	60c4      	str	r4, [r0, #12]
 8011550:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011554:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011558:	b94c      	cbnz	r4, 801156e <__pow5mult+0x66>
 801155a:	f240 2171 	movw	r1, #625	; 0x271
 801155e:	4630      	mov	r0, r6
 8011560:	f7ff ff12 	bl	8011388 <__i2b>
 8011564:	2300      	movs	r3, #0
 8011566:	f8c8 0008 	str.w	r0, [r8, #8]
 801156a:	4604      	mov	r4, r0
 801156c:	6003      	str	r3, [r0, #0]
 801156e:	f04f 0900 	mov.w	r9, #0
 8011572:	07eb      	lsls	r3, r5, #31
 8011574:	d50a      	bpl.n	801158c <__pow5mult+0x84>
 8011576:	4639      	mov	r1, r7
 8011578:	4622      	mov	r2, r4
 801157a:	4630      	mov	r0, r6
 801157c:	f7ff ff1a 	bl	80113b4 <__multiply>
 8011580:	4639      	mov	r1, r7
 8011582:	4680      	mov	r8, r0
 8011584:	4630      	mov	r0, r6
 8011586:	f7ff fdfd 	bl	8011184 <_Bfree>
 801158a:	4647      	mov	r7, r8
 801158c:	106d      	asrs	r5, r5, #1
 801158e:	d00b      	beq.n	80115a8 <__pow5mult+0xa0>
 8011590:	6820      	ldr	r0, [r4, #0]
 8011592:	b938      	cbnz	r0, 80115a4 <__pow5mult+0x9c>
 8011594:	4622      	mov	r2, r4
 8011596:	4621      	mov	r1, r4
 8011598:	4630      	mov	r0, r6
 801159a:	f7ff ff0b 	bl	80113b4 <__multiply>
 801159e:	6020      	str	r0, [r4, #0]
 80115a0:	f8c0 9000 	str.w	r9, [r0]
 80115a4:	4604      	mov	r4, r0
 80115a6:	e7e4      	b.n	8011572 <__pow5mult+0x6a>
 80115a8:	4638      	mov	r0, r7
 80115aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115ae:	bf00      	nop
 80115b0:	08014168 	.word	0x08014168
 80115b4:	08013eb6 	.word	0x08013eb6
 80115b8:	08014018 	.word	0x08014018

080115bc <__lshift>:
 80115bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115c0:	460c      	mov	r4, r1
 80115c2:	6849      	ldr	r1, [r1, #4]
 80115c4:	6923      	ldr	r3, [r4, #16]
 80115c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80115ca:	68a3      	ldr	r3, [r4, #8]
 80115cc:	4607      	mov	r7, r0
 80115ce:	4691      	mov	r9, r2
 80115d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80115d4:	f108 0601 	add.w	r6, r8, #1
 80115d8:	42b3      	cmp	r3, r6
 80115da:	db0b      	blt.n	80115f4 <__lshift+0x38>
 80115dc:	4638      	mov	r0, r7
 80115de:	f7ff fd91 	bl	8011104 <_Balloc>
 80115e2:	4605      	mov	r5, r0
 80115e4:	b948      	cbnz	r0, 80115fa <__lshift+0x3e>
 80115e6:	4602      	mov	r2, r0
 80115e8:	4b2a      	ldr	r3, [pc, #168]	; (8011694 <__lshift+0xd8>)
 80115ea:	482b      	ldr	r0, [pc, #172]	; (8011698 <__lshift+0xdc>)
 80115ec:	f240 11d9 	movw	r1, #473	; 0x1d9
 80115f0:	f000 fe84 	bl	80122fc <__assert_func>
 80115f4:	3101      	adds	r1, #1
 80115f6:	005b      	lsls	r3, r3, #1
 80115f8:	e7ee      	b.n	80115d8 <__lshift+0x1c>
 80115fa:	2300      	movs	r3, #0
 80115fc:	f100 0114 	add.w	r1, r0, #20
 8011600:	f100 0210 	add.w	r2, r0, #16
 8011604:	4618      	mov	r0, r3
 8011606:	4553      	cmp	r3, sl
 8011608:	db37      	blt.n	801167a <__lshift+0xbe>
 801160a:	6920      	ldr	r0, [r4, #16]
 801160c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011610:	f104 0314 	add.w	r3, r4, #20
 8011614:	f019 091f 	ands.w	r9, r9, #31
 8011618:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801161c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011620:	d02f      	beq.n	8011682 <__lshift+0xc6>
 8011622:	f1c9 0e20 	rsb	lr, r9, #32
 8011626:	468a      	mov	sl, r1
 8011628:	f04f 0c00 	mov.w	ip, #0
 801162c:	681a      	ldr	r2, [r3, #0]
 801162e:	fa02 f209 	lsl.w	r2, r2, r9
 8011632:	ea42 020c 	orr.w	r2, r2, ip
 8011636:	f84a 2b04 	str.w	r2, [sl], #4
 801163a:	f853 2b04 	ldr.w	r2, [r3], #4
 801163e:	4298      	cmp	r0, r3
 8011640:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011644:	d8f2      	bhi.n	801162c <__lshift+0x70>
 8011646:	1b03      	subs	r3, r0, r4
 8011648:	3b15      	subs	r3, #21
 801164a:	f023 0303 	bic.w	r3, r3, #3
 801164e:	3304      	adds	r3, #4
 8011650:	f104 0215 	add.w	r2, r4, #21
 8011654:	4290      	cmp	r0, r2
 8011656:	bf38      	it	cc
 8011658:	2304      	movcc	r3, #4
 801165a:	f841 c003 	str.w	ip, [r1, r3]
 801165e:	f1bc 0f00 	cmp.w	ip, #0
 8011662:	d001      	beq.n	8011668 <__lshift+0xac>
 8011664:	f108 0602 	add.w	r6, r8, #2
 8011668:	3e01      	subs	r6, #1
 801166a:	4638      	mov	r0, r7
 801166c:	612e      	str	r6, [r5, #16]
 801166e:	4621      	mov	r1, r4
 8011670:	f7ff fd88 	bl	8011184 <_Bfree>
 8011674:	4628      	mov	r0, r5
 8011676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801167a:	f842 0f04 	str.w	r0, [r2, #4]!
 801167e:	3301      	adds	r3, #1
 8011680:	e7c1      	b.n	8011606 <__lshift+0x4a>
 8011682:	3904      	subs	r1, #4
 8011684:	f853 2b04 	ldr.w	r2, [r3], #4
 8011688:	f841 2f04 	str.w	r2, [r1, #4]!
 801168c:	4298      	cmp	r0, r3
 801168e:	d8f9      	bhi.n	8011684 <__lshift+0xc8>
 8011690:	e7ea      	b.n	8011668 <__lshift+0xac>
 8011692:	bf00      	nop
 8011694:	08013f28 	.word	0x08013f28
 8011698:	08014018 	.word	0x08014018

0801169c <__mcmp>:
 801169c:	b530      	push	{r4, r5, lr}
 801169e:	6902      	ldr	r2, [r0, #16]
 80116a0:	690c      	ldr	r4, [r1, #16]
 80116a2:	1b12      	subs	r2, r2, r4
 80116a4:	d10e      	bne.n	80116c4 <__mcmp+0x28>
 80116a6:	f100 0314 	add.w	r3, r0, #20
 80116aa:	3114      	adds	r1, #20
 80116ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80116b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80116b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80116b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80116bc:	42a5      	cmp	r5, r4
 80116be:	d003      	beq.n	80116c8 <__mcmp+0x2c>
 80116c0:	d305      	bcc.n	80116ce <__mcmp+0x32>
 80116c2:	2201      	movs	r2, #1
 80116c4:	4610      	mov	r0, r2
 80116c6:	bd30      	pop	{r4, r5, pc}
 80116c8:	4283      	cmp	r3, r0
 80116ca:	d3f3      	bcc.n	80116b4 <__mcmp+0x18>
 80116cc:	e7fa      	b.n	80116c4 <__mcmp+0x28>
 80116ce:	f04f 32ff 	mov.w	r2, #4294967295
 80116d2:	e7f7      	b.n	80116c4 <__mcmp+0x28>

080116d4 <__mdiff>:
 80116d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116d8:	460c      	mov	r4, r1
 80116da:	4606      	mov	r6, r0
 80116dc:	4611      	mov	r1, r2
 80116de:	4620      	mov	r0, r4
 80116e0:	4690      	mov	r8, r2
 80116e2:	f7ff ffdb 	bl	801169c <__mcmp>
 80116e6:	1e05      	subs	r5, r0, #0
 80116e8:	d110      	bne.n	801170c <__mdiff+0x38>
 80116ea:	4629      	mov	r1, r5
 80116ec:	4630      	mov	r0, r6
 80116ee:	f7ff fd09 	bl	8011104 <_Balloc>
 80116f2:	b930      	cbnz	r0, 8011702 <__mdiff+0x2e>
 80116f4:	4b3a      	ldr	r3, [pc, #232]	; (80117e0 <__mdiff+0x10c>)
 80116f6:	4602      	mov	r2, r0
 80116f8:	f240 2132 	movw	r1, #562	; 0x232
 80116fc:	4839      	ldr	r0, [pc, #228]	; (80117e4 <__mdiff+0x110>)
 80116fe:	f000 fdfd 	bl	80122fc <__assert_func>
 8011702:	2301      	movs	r3, #1
 8011704:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011708:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801170c:	bfa4      	itt	ge
 801170e:	4643      	movge	r3, r8
 8011710:	46a0      	movge	r8, r4
 8011712:	4630      	mov	r0, r6
 8011714:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011718:	bfa6      	itte	ge
 801171a:	461c      	movge	r4, r3
 801171c:	2500      	movge	r5, #0
 801171e:	2501      	movlt	r5, #1
 8011720:	f7ff fcf0 	bl	8011104 <_Balloc>
 8011724:	b920      	cbnz	r0, 8011730 <__mdiff+0x5c>
 8011726:	4b2e      	ldr	r3, [pc, #184]	; (80117e0 <__mdiff+0x10c>)
 8011728:	4602      	mov	r2, r0
 801172a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801172e:	e7e5      	b.n	80116fc <__mdiff+0x28>
 8011730:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011734:	6926      	ldr	r6, [r4, #16]
 8011736:	60c5      	str	r5, [r0, #12]
 8011738:	f104 0914 	add.w	r9, r4, #20
 801173c:	f108 0514 	add.w	r5, r8, #20
 8011740:	f100 0e14 	add.w	lr, r0, #20
 8011744:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011748:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801174c:	f108 0210 	add.w	r2, r8, #16
 8011750:	46f2      	mov	sl, lr
 8011752:	2100      	movs	r1, #0
 8011754:	f859 3b04 	ldr.w	r3, [r9], #4
 8011758:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801175c:	fa1f f883 	uxth.w	r8, r3
 8011760:	fa11 f18b 	uxtah	r1, r1, fp
 8011764:	0c1b      	lsrs	r3, r3, #16
 8011766:	eba1 0808 	sub.w	r8, r1, r8
 801176a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801176e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011772:	fa1f f888 	uxth.w	r8, r8
 8011776:	1419      	asrs	r1, r3, #16
 8011778:	454e      	cmp	r6, r9
 801177a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801177e:	f84a 3b04 	str.w	r3, [sl], #4
 8011782:	d8e7      	bhi.n	8011754 <__mdiff+0x80>
 8011784:	1b33      	subs	r3, r6, r4
 8011786:	3b15      	subs	r3, #21
 8011788:	f023 0303 	bic.w	r3, r3, #3
 801178c:	3304      	adds	r3, #4
 801178e:	3415      	adds	r4, #21
 8011790:	42a6      	cmp	r6, r4
 8011792:	bf38      	it	cc
 8011794:	2304      	movcc	r3, #4
 8011796:	441d      	add	r5, r3
 8011798:	4473      	add	r3, lr
 801179a:	469e      	mov	lr, r3
 801179c:	462e      	mov	r6, r5
 801179e:	4566      	cmp	r6, ip
 80117a0:	d30e      	bcc.n	80117c0 <__mdiff+0xec>
 80117a2:	f10c 0203 	add.w	r2, ip, #3
 80117a6:	1b52      	subs	r2, r2, r5
 80117a8:	f022 0203 	bic.w	r2, r2, #3
 80117ac:	3d03      	subs	r5, #3
 80117ae:	45ac      	cmp	ip, r5
 80117b0:	bf38      	it	cc
 80117b2:	2200      	movcc	r2, #0
 80117b4:	441a      	add	r2, r3
 80117b6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80117ba:	b17b      	cbz	r3, 80117dc <__mdiff+0x108>
 80117bc:	6107      	str	r7, [r0, #16]
 80117be:	e7a3      	b.n	8011708 <__mdiff+0x34>
 80117c0:	f856 8b04 	ldr.w	r8, [r6], #4
 80117c4:	fa11 f288 	uxtah	r2, r1, r8
 80117c8:	1414      	asrs	r4, r2, #16
 80117ca:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80117ce:	b292      	uxth	r2, r2
 80117d0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80117d4:	f84e 2b04 	str.w	r2, [lr], #4
 80117d8:	1421      	asrs	r1, r4, #16
 80117da:	e7e0      	b.n	801179e <__mdiff+0xca>
 80117dc:	3f01      	subs	r7, #1
 80117de:	e7ea      	b.n	80117b6 <__mdiff+0xe2>
 80117e0:	08013f28 	.word	0x08013f28
 80117e4:	08014018 	.word	0x08014018

080117e8 <__ulp>:
 80117e8:	b082      	sub	sp, #8
 80117ea:	ed8d 0b00 	vstr	d0, [sp]
 80117ee:	9b01      	ldr	r3, [sp, #4]
 80117f0:	4912      	ldr	r1, [pc, #72]	; (801183c <__ulp+0x54>)
 80117f2:	4019      	ands	r1, r3
 80117f4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80117f8:	2900      	cmp	r1, #0
 80117fa:	dd05      	ble.n	8011808 <__ulp+0x20>
 80117fc:	2200      	movs	r2, #0
 80117fe:	460b      	mov	r3, r1
 8011800:	ec43 2b10 	vmov	d0, r2, r3
 8011804:	b002      	add	sp, #8
 8011806:	4770      	bx	lr
 8011808:	4249      	negs	r1, r1
 801180a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801180e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8011812:	f04f 0200 	mov.w	r2, #0
 8011816:	f04f 0300 	mov.w	r3, #0
 801181a:	da04      	bge.n	8011826 <__ulp+0x3e>
 801181c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011820:	fa41 f300 	asr.w	r3, r1, r0
 8011824:	e7ec      	b.n	8011800 <__ulp+0x18>
 8011826:	f1a0 0114 	sub.w	r1, r0, #20
 801182a:	291e      	cmp	r1, #30
 801182c:	bfda      	itte	le
 801182e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8011832:	fa20 f101 	lsrle.w	r1, r0, r1
 8011836:	2101      	movgt	r1, #1
 8011838:	460a      	mov	r2, r1
 801183a:	e7e1      	b.n	8011800 <__ulp+0x18>
 801183c:	7ff00000 	.word	0x7ff00000

08011840 <__b2d>:
 8011840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011842:	6905      	ldr	r5, [r0, #16]
 8011844:	f100 0714 	add.w	r7, r0, #20
 8011848:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801184c:	1f2e      	subs	r6, r5, #4
 801184e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011852:	4620      	mov	r0, r4
 8011854:	f7ff fd48 	bl	80112e8 <__hi0bits>
 8011858:	f1c0 0320 	rsb	r3, r0, #32
 801185c:	280a      	cmp	r0, #10
 801185e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80118dc <__b2d+0x9c>
 8011862:	600b      	str	r3, [r1, #0]
 8011864:	dc14      	bgt.n	8011890 <__b2d+0x50>
 8011866:	f1c0 0e0b 	rsb	lr, r0, #11
 801186a:	fa24 f10e 	lsr.w	r1, r4, lr
 801186e:	42b7      	cmp	r7, r6
 8011870:	ea41 030c 	orr.w	r3, r1, ip
 8011874:	bf34      	ite	cc
 8011876:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801187a:	2100      	movcs	r1, #0
 801187c:	3015      	adds	r0, #21
 801187e:	fa04 f000 	lsl.w	r0, r4, r0
 8011882:	fa21 f10e 	lsr.w	r1, r1, lr
 8011886:	ea40 0201 	orr.w	r2, r0, r1
 801188a:	ec43 2b10 	vmov	d0, r2, r3
 801188e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011890:	42b7      	cmp	r7, r6
 8011892:	bf3a      	itte	cc
 8011894:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011898:	f1a5 0608 	subcc.w	r6, r5, #8
 801189c:	2100      	movcs	r1, #0
 801189e:	380b      	subs	r0, #11
 80118a0:	d017      	beq.n	80118d2 <__b2d+0x92>
 80118a2:	f1c0 0c20 	rsb	ip, r0, #32
 80118a6:	fa04 f500 	lsl.w	r5, r4, r0
 80118aa:	42be      	cmp	r6, r7
 80118ac:	fa21 f40c 	lsr.w	r4, r1, ip
 80118b0:	ea45 0504 	orr.w	r5, r5, r4
 80118b4:	bf8c      	ite	hi
 80118b6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80118ba:	2400      	movls	r4, #0
 80118bc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80118c0:	fa01 f000 	lsl.w	r0, r1, r0
 80118c4:	fa24 f40c 	lsr.w	r4, r4, ip
 80118c8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80118cc:	ea40 0204 	orr.w	r2, r0, r4
 80118d0:	e7db      	b.n	801188a <__b2d+0x4a>
 80118d2:	ea44 030c 	orr.w	r3, r4, ip
 80118d6:	460a      	mov	r2, r1
 80118d8:	e7d7      	b.n	801188a <__b2d+0x4a>
 80118da:	bf00      	nop
 80118dc:	3ff00000 	.word	0x3ff00000

080118e0 <__d2b>:
 80118e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80118e4:	4689      	mov	r9, r1
 80118e6:	2101      	movs	r1, #1
 80118e8:	ec57 6b10 	vmov	r6, r7, d0
 80118ec:	4690      	mov	r8, r2
 80118ee:	f7ff fc09 	bl	8011104 <_Balloc>
 80118f2:	4604      	mov	r4, r0
 80118f4:	b930      	cbnz	r0, 8011904 <__d2b+0x24>
 80118f6:	4602      	mov	r2, r0
 80118f8:	4b25      	ldr	r3, [pc, #148]	; (8011990 <__d2b+0xb0>)
 80118fa:	4826      	ldr	r0, [pc, #152]	; (8011994 <__d2b+0xb4>)
 80118fc:	f240 310a 	movw	r1, #778	; 0x30a
 8011900:	f000 fcfc 	bl	80122fc <__assert_func>
 8011904:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011908:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801190c:	bb35      	cbnz	r5, 801195c <__d2b+0x7c>
 801190e:	2e00      	cmp	r6, #0
 8011910:	9301      	str	r3, [sp, #4]
 8011912:	d028      	beq.n	8011966 <__d2b+0x86>
 8011914:	4668      	mov	r0, sp
 8011916:	9600      	str	r6, [sp, #0]
 8011918:	f7ff fd06 	bl	8011328 <__lo0bits>
 801191c:	9900      	ldr	r1, [sp, #0]
 801191e:	b300      	cbz	r0, 8011962 <__d2b+0x82>
 8011920:	9a01      	ldr	r2, [sp, #4]
 8011922:	f1c0 0320 	rsb	r3, r0, #32
 8011926:	fa02 f303 	lsl.w	r3, r2, r3
 801192a:	430b      	orrs	r3, r1
 801192c:	40c2      	lsrs	r2, r0
 801192e:	6163      	str	r3, [r4, #20]
 8011930:	9201      	str	r2, [sp, #4]
 8011932:	9b01      	ldr	r3, [sp, #4]
 8011934:	61a3      	str	r3, [r4, #24]
 8011936:	2b00      	cmp	r3, #0
 8011938:	bf14      	ite	ne
 801193a:	2202      	movne	r2, #2
 801193c:	2201      	moveq	r2, #1
 801193e:	6122      	str	r2, [r4, #16]
 8011940:	b1d5      	cbz	r5, 8011978 <__d2b+0x98>
 8011942:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011946:	4405      	add	r5, r0
 8011948:	f8c9 5000 	str.w	r5, [r9]
 801194c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011950:	f8c8 0000 	str.w	r0, [r8]
 8011954:	4620      	mov	r0, r4
 8011956:	b003      	add	sp, #12
 8011958:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801195c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011960:	e7d5      	b.n	801190e <__d2b+0x2e>
 8011962:	6161      	str	r1, [r4, #20]
 8011964:	e7e5      	b.n	8011932 <__d2b+0x52>
 8011966:	a801      	add	r0, sp, #4
 8011968:	f7ff fcde 	bl	8011328 <__lo0bits>
 801196c:	9b01      	ldr	r3, [sp, #4]
 801196e:	6163      	str	r3, [r4, #20]
 8011970:	2201      	movs	r2, #1
 8011972:	6122      	str	r2, [r4, #16]
 8011974:	3020      	adds	r0, #32
 8011976:	e7e3      	b.n	8011940 <__d2b+0x60>
 8011978:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801197c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011980:	f8c9 0000 	str.w	r0, [r9]
 8011984:	6918      	ldr	r0, [r3, #16]
 8011986:	f7ff fcaf 	bl	80112e8 <__hi0bits>
 801198a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801198e:	e7df      	b.n	8011950 <__d2b+0x70>
 8011990:	08013f28 	.word	0x08013f28
 8011994:	08014018 	.word	0x08014018

08011998 <__ratio>:
 8011998:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801199c:	4688      	mov	r8, r1
 801199e:	4669      	mov	r1, sp
 80119a0:	4681      	mov	r9, r0
 80119a2:	f7ff ff4d 	bl	8011840 <__b2d>
 80119a6:	a901      	add	r1, sp, #4
 80119a8:	4640      	mov	r0, r8
 80119aa:	ec55 4b10 	vmov	r4, r5, d0
 80119ae:	f7ff ff47 	bl	8011840 <__b2d>
 80119b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80119b6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80119ba:	eba3 0c02 	sub.w	ip, r3, r2
 80119be:	e9dd 3200 	ldrd	r3, r2, [sp]
 80119c2:	1a9b      	subs	r3, r3, r2
 80119c4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80119c8:	ec51 0b10 	vmov	r0, r1, d0
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	bfd6      	itet	le
 80119d0:	460a      	movle	r2, r1
 80119d2:	462a      	movgt	r2, r5
 80119d4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80119d8:	468b      	mov	fp, r1
 80119da:	462f      	mov	r7, r5
 80119dc:	bfd4      	ite	le
 80119de:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80119e2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80119e6:	4620      	mov	r0, r4
 80119e8:	ee10 2a10 	vmov	r2, s0
 80119ec:	465b      	mov	r3, fp
 80119ee:	4639      	mov	r1, r7
 80119f0:	f7ee ff54 	bl	800089c <__aeabi_ddiv>
 80119f4:	ec41 0b10 	vmov	d0, r0, r1
 80119f8:	b003      	add	sp, #12
 80119fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080119fe <__copybits>:
 80119fe:	3901      	subs	r1, #1
 8011a00:	b570      	push	{r4, r5, r6, lr}
 8011a02:	1149      	asrs	r1, r1, #5
 8011a04:	6914      	ldr	r4, [r2, #16]
 8011a06:	3101      	adds	r1, #1
 8011a08:	f102 0314 	add.w	r3, r2, #20
 8011a0c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011a10:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011a14:	1f05      	subs	r5, r0, #4
 8011a16:	42a3      	cmp	r3, r4
 8011a18:	d30c      	bcc.n	8011a34 <__copybits+0x36>
 8011a1a:	1aa3      	subs	r3, r4, r2
 8011a1c:	3b11      	subs	r3, #17
 8011a1e:	f023 0303 	bic.w	r3, r3, #3
 8011a22:	3211      	adds	r2, #17
 8011a24:	42a2      	cmp	r2, r4
 8011a26:	bf88      	it	hi
 8011a28:	2300      	movhi	r3, #0
 8011a2a:	4418      	add	r0, r3
 8011a2c:	2300      	movs	r3, #0
 8011a2e:	4288      	cmp	r0, r1
 8011a30:	d305      	bcc.n	8011a3e <__copybits+0x40>
 8011a32:	bd70      	pop	{r4, r5, r6, pc}
 8011a34:	f853 6b04 	ldr.w	r6, [r3], #4
 8011a38:	f845 6f04 	str.w	r6, [r5, #4]!
 8011a3c:	e7eb      	b.n	8011a16 <__copybits+0x18>
 8011a3e:	f840 3b04 	str.w	r3, [r0], #4
 8011a42:	e7f4      	b.n	8011a2e <__copybits+0x30>

08011a44 <__any_on>:
 8011a44:	f100 0214 	add.w	r2, r0, #20
 8011a48:	6900      	ldr	r0, [r0, #16]
 8011a4a:	114b      	asrs	r3, r1, #5
 8011a4c:	4298      	cmp	r0, r3
 8011a4e:	b510      	push	{r4, lr}
 8011a50:	db11      	blt.n	8011a76 <__any_on+0x32>
 8011a52:	dd0a      	ble.n	8011a6a <__any_on+0x26>
 8011a54:	f011 011f 	ands.w	r1, r1, #31
 8011a58:	d007      	beq.n	8011a6a <__any_on+0x26>
 8011a5a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011a5e:	fa24 f001 	lsr.w	r0, r4, r1
 8011a62:	fa00 f101 	lsl.w	r1, r0, r1
 8011a66:	428c      	cmp	r4, r1
 8011a68:	d10b      	bne.n	8011a82 <__any_on+0x3e>
 8011a6a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011a6e:	4293      	cmp	r3, r2
 8011a70:	d803      	bhi.n	8011a7a <__any_on+0x36>
 8011a72:	2000      	movs	r0, #0
 8011a74:	bd10      	pop	{r4, pc}
 8011a76:	4603      	mov	r3, r0
 8011a78:	e7f7      	b.n	8011a6a <__any_on+0x26>
 8011a7a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011a7e:	2900      	cmp	r1, #0
 8011a80:	d0f5      	beq.n	8011a6e <__any_on+0x2a>
 8011a82:	2001      	movs	r0, #1
 8011a84:	e7f6      	b.n	8011a74 <__any_on+0x30>

08011a86 <_calloc_r>:
 8011a86:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011a88:	fba1 2402 	umull	r2, r4, r1, r2
 8011a8c:	b94c      	cbnz	r4, 8011aa2 <_calloc_r+0x1c>
 8011a8e:	4611      	mov	r1, r2
 8011a90:	9201      	str	r2, [sp, #4]
 8011a92:	f000 f87b 	bl	8011b8c <_malloc_r>
 8011a96:	9a01      	ldr	r2, [sp, #4]
 8011a98:	4605      	mov	r5, r0
 8011a9a:	b930      	cbnz	r0, 8011aaa <_calloc_r+0x24>
 8011a9c:	4628      	mov	r0, r5
 8011a9e:	b003      	add	sp, #12
 8011aa0:	bd30      	pop	{r4, r5, pc}
 8011aa2:	220c      	movs	r2, #12
 8011aa4:	6002      	str	r2, [r0, #0]
 8011aa6:	2500      	movs	r5, #0
 8011aa8:	e7f8      	b.n	8011a9c <_calloc_r+0x16>
 8011aaa:	4621      	mov	r1, r4
 8011aac:	f7fc f84a 	bl	800db44 <memset>
 8011ab0:	e7f4      	b.n	8011a9c <_calloc_r+0x16>
	...

08011ab4 <_free_r>:
 8011ab4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011ab6:	2900      	cmp	r1, #0
 8011ab8:	d044      	beq.n	8011b44 <_free_r+0x90>
 8011aba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011abe:	9001      	str	r0, [sp, #4]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	f1a1 0404 	sub.w	r4, r1, #4
 8011ac6:	bfb8      	it	lt
 8011ac8:	18e4      	addlt	r4, r4, r3
 8011aca:	f000 fca5 	bl	8012418 <__malloc_lock>
 8011ace:	4a1e      	ldr	r2, [pc, #120]	; (8011b48 <_free_r+0x94>)
 8011ad0:	9801      	ldr	r0, [sp, #4]
 8011ad2:	6813      	ldr	r3, [r2, #0]
 8011ad4:	b933      	cbnz	r3, 8011ae4 <_free_r+0x30>
 8011ad6:	6063      	str	r3, [r4, #4]
 8011ad8:	6014      	str	r4, [r2, #0]
 8011ada:	b003      	add	sp, #12
 8011adc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011ae0:	f000 bca0 	b.w	8012424 <__malloc_unlock>
 8011ae4:	42a3      	cmp	r3, r4
 8011ae6:	d908      	bls.n	8011afa <_free_r+0x46>
 8011ae8:	6825      	ldr	r5, [r4, #0]
 8011aea:	1961      	adds	r1, r4, r5
 8011aec:	428b      	cmp	r3, r1
 8011aee:	bf01      	itttt	eq
 8011af0:	6819      	ldreq	r1, [r3, #0]
 8011af2:	685b      	ldreq	r3, [r3, #4]
 8011af4:	1949      	addeq	r1, r1, r5
 8011af6:	6021      	streq	r1, [r4, #0]
 8011af8:	e7ed      	b.n	8011ad6 <_free_r+0x22>
 8011afa:	461a      	mov	r2, r3
 8011afc:	685b      	ldr	r3, [r3, #4]
 8011afe:	b10b      	cbz	r3, 8011b04 <_free_r+0x50>
 8011b00:	42a3      	cmp	r3, r4
 8011b02:	d9fa      	bls.n	8011afa <_free_r+0x46>
 8011b04:	6811      	ldr	r1, [r2, #0]
 8011b06:	1855      	adds	r5, r2, r1
 8011b08:	42a5      	cmp	r5, r4
 8011b0a:	d10b      	bne.n	8011b24 <_free_r+0x70>
 8011b0c:	6824      	ldr	r4, [r4, #0]
 8011b0e:	4421      	add	r1, r4
 8011b10:	1854      	adds	r4, r2, r1
 8011b12:	42a3      	cmp	r3, r4
 8011b14:	6011      	str	r1, [r2, #0]
 8011b16:	d1e0      	bne.n	8011ada <_free_r+0x26>
 8011b18:	681c      	ldr	r4, [r3, #0]
 8011b1a:	685b      	ldr	r3, [r3, #4]
 8011b1c:	6053      	str	r3, [r2, #4]
 8011b1e:	4421      	add	r1, r4
 8011b20:	6011      	str	r1, [r2, #0]
 8011b22:	e7da      	b.n	8011ada <_free_r+0x26>
 8011b24:	d902      	bls.n	8011b2c <_free_r+0x78>
 8011b26:	230c      	movs	r3, #12
 8011b28:	6003      	str	r3, [r0, #0]
 8011b2a:	e7d6      	b.n	8011ada <_free_r+0x26>
 8011b2c:	6825      	ldr	r5, [r4, #0]
 8011b2e:	1961      	adds	r1, r4, r5
 8011b30:	428b      	cmp	r3, r1
 8011b32:	bf04      	itt	eq
 8011b34:	6819      	ldreq	r1, [r3, #0]
 8011b36:	685b      	ldreq	r3, [r3, #4]
 8011b38:	6063      	str	r3, [r4, #4]
 8011b3a:	bf04      	itt	eq
 8011b3c:	1949      	addeq	r1, r1, r5
 8011b3e:	6021      	streq	r1, [r4, #0]
 8011b40:	6054      	str	r4, [r2, #4]
 8011b42:	e7ca      	b.n	8011ada <_free_r+0x26>
 8011b44:	b003      	add	sp, #12
 8011b46:	bd30      	pop	{r4, r5, pc}
 8011b48:	20009428 	.word	0x20009428

08011b4c <sbrk_aligned>:
 8011b4c:	b570      	push	{r4, r5, r6, lr}
 8011b4e:	4e0e      	ldr	r6, [pc, #56]	; (8011b88 <sbrk_aligned+0x3c>)
 8011b50:	460c      	mov	r4, r1
 8011b52:	6831      	ldr	r1, [r6, #0]
 8011b54:	4605      	mov	r5, r0
 8011b56:	b911      	cbnz	r1, 8011b5e <sbrk_aligned+0x12>
 8011b58:	f000 fb4a 	bl	80121f0 <_sbrk_r>
 8011b5c:	6030      	str	r0, [r6, #0]
 8011b5e:	4621      	mov	r1, r4
 8011b60:	4628      	mov	r0, r5
 8011b62:	f000 fb45 	bl	80121f0 <_sbrk_r>
 8011b66:	1c43      	adds	r3, r0, #1
 8011b68:	d00a      	beq.n	8011b80 <sbrk_aligned+0x34>
 8011b6a:	1cc4      	adds	r4, r0, #3
 8011b6c:	f024 0403 	bic.w	r4, r4, #3
 8011b70:	42a0      	cmp	r0, r4
 8011b72:	d007      	beq.n	8011b84 <sbrk_aligned+0x38>
 8011b74:	1a21      	subs	r1, r4, r0
 8011b76:	4628      	mov	r0, r5
 8011b78:	f000 fb3a 	bl	80121f0 <_sbrk_r>
 8011b7c:	3001      	adds	r0, #1
 8011b7e:	d101      	bne.n	8011b84 <sbrk_aligned+0x38>
 8011b80:	f04f 34ff 	mov.w	r4, #4294967295
 8011b84:	4620      	mov	r0, r4
 8011b86:	bd70      	pop	{r4, r5, r6, pc}
 8011b88:	2000942c 	.word	0x2000942c

08011b8c <_malloc_r>:
 8011b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b90:	1ccd      	adds	r5, r1, #3
 8011b92:	f025 0503 	bic.w	r5, r5, #3
 8011b96:	3508      	adds	r5, #8
 8011b98:	2d0c      	cmp	r5, #12
 8011b9a:	bf38      	it	cc
 8011b9c:	250c      	movcc	r5, #12
 8011b9e:	2d00      	cmp	r5, #0
 8011ba0:	4607      	mov	r7, r0
 8011ba2:	db01      	blt.n	8011ba8 <_malloc_r+0x1c>
 8011ba4:	42a9      	cmp	r1, r5
 8011ba6:	d905      	bls.n	8011bb4 <_malloc_r+0x28>
 8011ba8:	230c      	movs	r3, #12
 8011baa:	603b      	str	r3, [r7, #0]
 8011bac:	2600      	movs	r6, #0
 8011bae:	4630      	mov	r0, r6
 8011bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bb4:	4e2e      	ldr	r6, [pc, #184]	; (8011c70 <_malloc_r+0xe4>)
 8011bb6:	f000 fc2f 	bl	8012418 <__malloc_lock>
 8011bba:	6833      	ldr	r3, [r6, #0]
 8011bbc:	461c      	mov	r4, r3
 8011bbe:	bb34      	cbnz	r4, 8011c0e <_malloc_r+0x82>
 8011bc0:	4629      	mov	r1, r5
 8011bc2:	4638      	mov	r0, r7
 8011bc4:	f7ff ffc2 	bl	8011b4c <sbrk_aligned>
 8011bc8:	1c43      	adds	r3, r0, #1
 8011bca:	4604      	mov	r4, r0
 8011bcc:	d14d      	bne.n	8011c6a <_malloc_r+0xde>
 8011bce:	6834      	ldr	r4, [r6, #0]
 8011bd0:	4626      	mov	r6, r4
 8011bd2:	2e00      	cmp	r6, #0
 8011bd4:	d140      	bne.n	8011c58 <_malloc_r+0xcc>
 8011bd6:	6823      	ldr	r3, [r4, #0]
 8011bd8:	4631      	mov	r1, r6
 8011bda:	4638      	mov	r0, r7
 8011bdc:	eb04 0803 	add.w	r8, r4, r3
 8011be0:	f000 fb06 	bl	80121f0 <_sbrk_r>
 8011be4:	4580      	cmp	r8, r0
 8011be6:	d13a      	bne.n	8011c5e <_malloc_r+0xd2>
 8011be8:	6821      	ldr	r1, [r4, #0]
 8011bea:	3503      	adds	r5, #3
 8011bec:	1a6d      	subs	r5, r5, r1
 8011bee:	f025 0503 	bic.w	r5, r5, #3
 8011bf2:	3508      	adds	r5, #8
 8011bf4:	2d0c      	cmp	r5, #12
 8011bf6:	bf38      	it	cc
 8011bf8:	250c      	movcc	r5, #12
 8011bfa:	4629      	mov	r1, r5
 8011bfc:	4638      	mov	r0, r7
 8011bfe:	f7ff ffa5 	bl	8011b4c <sbrk_aligned>
 8011c02:	3001      	adds	r0, #1
 8011c04:	d02b      	beq.n	8011c5e <_malloc_r+0xd2>
 8011c06:	6823      	ldr	r3, [r4, #0]
 8011c08:	442b      	add	r3, r5
 8011c0a:	6023      	str	r3, [r4, #0]
 8011c0c:	e00e      	b.n	8011c2c <_malloc_r+0xa0>
 8011c0e:	6822      	ldr	r2, [r4, #0]
 8011c10:	1b52      	subs	r2, r2, r5
 8011c12:	d41e      	bmi.n	8011c52 <_malloc_r+0xc6>
 8011c14:	2a0b      	cmp	r2, #11
 8011c16:	d916      	bls.n	8011c46 <_malloc_r+0xba>
 8011c18:	1961      	adds	r1, r4, r5
 8011c1a:	42a3      	cmp	r3, r4
 8011c1c:	6025      	str	r5, [r4, #0]
 8011c1e:	bf18      	it	ne
 8011c20:	6059      	strne	r1, [r3, #4]
 8011c22:	6863      	ldr	r3, [r4, #4]
 8011c24:	bf08      	it	eq
 8011c26:	6031      	streq	r1, [r6, #0]
 8011c28:	5162      	str	r2, [r4, r5]
 8011c2a:	604b      	str	r3, [r1, #4]
 8011c2c:	4638      	mov	r0, r7
 8011c2e:	f104 060b 	add.w	r6, r4, #11
 8011c32:	f000 fbf7 	bl	8012424 <__malloc_unlock>
 8011c36:	f026 0607 	bic.w	r6, r6, #7
 8011c3a:	1d23      	adds	r3, r4, #4
 8011c3c:	1af2      	subs	r2, r6, r3
 8011c3e:	d0b6      	beq.n	8011bae <_malloc_r+0x22>
 8011c40:	1b9b      	subs	r3, r3, r6
 8011c42:	50a3      	str	r3, [r4, r2]
 8011c44:	e7b3      	b.n	8011bae <_malloc_r+0x22>
 8011c46:	6862      	ldr	r2, [r4, #4]
 8011c48:	42a3      	cmp	r3, r4
 8011c4a:	bf0c      	ite	eq
 8011c4c:	6032      	streq	r2, [r6, #0]
 8011c4e:	605a      	strne	r2, [r3, #4]
 8011c50:	e7ec      	b.n	8011c2c <_malloc_r+0xa0>
 8011c52:	4623      	mov	r3, r4
 8011c54:	6864      	ldr	r4, [r4, #4]
 8011c56:	e7b2      	b.n	8011bbe <_malloc_r+0x32>
 8011c58:	4634      	mov	r4, r6
 8011c5a:	6876      	ldr	r6, [r6, #4]
 8011c5c:	e7b9      	b.n	8011bd2 <_malloc_r+0x46>
 8011c5e:	230c      	movs	r3, #12
 8011c60:	603b      	str	r3, [r7, #0]
 8011c62:	4638      	mov	r0, r7
 8011c64:	f000 fbde 	bl	8012424 <__malloc_unlock>
 8011c68:	e7a1      	b.n	8011bae <_malloc_r+0x22>
 8011c6a:	6025      	str	r5, [r4, #0]
 8011c6c:	e7de      	b.n	8011c2c <_malloc_r+0xa0>
 8011c6e:	bf00      	nop
 8011c70:	20009428 	.word	0x20009428

08011c74 <__ssputs_r>:
 8011c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c78:	688e      	ldr	r6, [r1, #8]
 8011c7a:	429e      	cmp	r6, r3
 8011c7c:	4682      	mov	sl, r0
 8011c7e:	460c      	mov	r4, r1
 8011c80:	4690      	mov	r8, r2
 8011c82:	461f      	mov	r7, r3
 8011c84:	d838      	bhi.n	8011cf8 <__ssputs_r+0x84>
 8011c86:	898a      	ldrh	r2, [r1, #12]
 8011c88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011c8c:	d032      	beq.n	8011cf4 <__ssputs_r+0x80>
 8011c8e:	6825      	ldr	r5, [r4, #0]
 8011c90:	6909      	ldr	r1, [r1, #16]
 8011c92:	eba5 0901 	sub.w	r9, r5, r1
 8011c96:	6965      	ldr	r5, [r4, #20]
 8011c98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011c9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011ca0:	3301      	adds	r3, #1
 8011ca2:	444b      	add	r3, r9
 8011ca4:	106d      	asrs	r5, r5, #1
 8011ca6:	429d      	cmp	r5, r3
 8011ca8:	bf38      	it	cc
 8011caa:	461d      	movcc	r5, r3
 8011cac:	0553      	lsls	r3, r2, #21
 8011cae:	d531      	bpl.n	8011d14 <__ssputs_r+0xa0>
 8011cb0:	4629      	mov	r1, r5
 8011cb2:	f7ff ff6b 	bl	8011b8c <_malloc_r>
 8011cb6:	4606      	mov	r6, r0
 8011cb8:	b950      	cbnz	r0, 8011cd0 <__ssputs_r+0x5c>
 8011cba:	230c      	movs	r3, #12
 8011cbc:	f8ca 3000 	str.w	r3, [sl]
 8011cc0:	89a3      	ldrh	r3, [r4, #12]
 8011cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cc6:	81a3      	strh	r3, [r4, #12]
 8011cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8011ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cd0:	6921      	ldr	r1, [r4, #16]
 8011cd2:	464a      	mov	r2, r9
 8011cd4:	f7fb ff28 	bl	800db28 <memcpy>
 8011cd8:	89a3      	ldrh	r3, [r4, #12]
 8011cda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011cde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011ce2:	81a3      	strh	r3, [r4, #12]
 8011ce4:	6126      	str	r6, [r4, #16]
 8011ce6:	6165      	str	r5, [r4, #20]
 8011ce8:	444e      	add	r6, r9
 8011cea:	eba5 0509 	sub.w	r5, r5, r9
 8011cee:	6026      	str	r6, [r4, #0]
 8011cf0:	60a5      	str	r5, [r4, #8]
 8011cf2:	463e      	mov	r6, r7
 8011cf4:	42be      	cmp	r6, r7
 8011cf6:	d900      	bls.n	8011cfa <__ssputs_r+0x86>
 8011cf8:	463e      	mov	r6, r7
 8011cfa:	6820      	ldr	r0, [r4, #0]
 8011cfc:	4632      	mov	r2, r6
 8011cfe:	4641      	mov	r1, r8
 8011d00:	f000 fb70 	bl	80123e4 <memmove>
 8011d04:	68a3      	ldr	r3, [r4, #8]
 8011d06:	1b9b      	subs	r3, r3, r6
 8011d08:	60a3      	str	r3, [r4, #8]
 8011d0a:	6823      	ldr	r3, [r4, #0]
 8011d0c:	4433      	add	r3, r6
 8011d0e:	6023      	str	r3, [r4, #0]
 8011d10:	2000      	movs	r0, #0
 8011d12:	e7db      	b.n	8011ccc <__ssputs_r+0x58>
 8011d14:	462a      	mov	r2, r5
 8011d16:	f000 fb8b 	bl	8012430 <_realloc_r>
 8011d1a:	4606      	mov	r6, r0
 8011d1c:	2800      	cmp	r0, #0
 8011d1e:	d1e1      	bne.n	8011ce4 <__ssputs_r+0x70>
 8011d20:	6921      	ldr	r1, [r4, #16]
 8011d22:	4650      	mov	r0, sl
 8011d24:	f7ff fec6 	bl	8011ab4 <_free_r>
 8011d28:	e7c7      	b.n	8011cba <__ssputs_r+0x46>
	...

08011d2c <_svfiprintf_r>:
 8011d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d30:	4698      	mov	r8, r3
 8011d32:	898b      	ldrh	r3, [r1, #12]
 8011d34:	061b      	lsls	r3, r3, #24
 8011d36:	b09d      	sub	sp, #116	; 0x74
 8011d38:	4607      	mov	r7, r0
 8011d3a:	460d      	mov	r5, r1
 8011d3c:	4614      	mov	r4, r2
 8011d3e:	d50e      	bpl.n	8011d5e <_svfiprintf_r+0x32>
 8011d40:	690b      	ldr	r3, [r1, #16]
 8011d42:	b963      	cbnz	r3, 8011d5e <_svfiprintf_r+0x32>
 8011d44:	2140      	movs	r1, #64	; 0x40
 8011d46:	f7ff ff21 	bl	8011b8c <_malloc_r>
 8011d4a:	6028      	str	r0, [r5, #0]
 8011d4c:	6128      	str	r0, [r5, #16]
 8011d4e:	b920      	cbnz	r0, 8011d5a <_svfiprintf_r+0x2e>
 8011d50:	230c      	movs	r3, #12
 8011d52:	603b      	str	r3, [r7, #0]
 8011d54:	f04f 30ff 	mov.w	r0, #4294967295
 8011d58:	e0d1      	b.n	8011efe <_svfiprintf_r+0x1d2>
 8011d5a:	2340      	movs	r3, #64	; 0x40
 8011d5c:	616b      	str	r3, [r5, #20]
 8011d5e:	2300      	movs	r3, #0
 8011d60:	9309      	str	r3, [sp, #36]	; 0x24
 8011d62:	2320      	movs	r3, #32
 8011d64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011d68:	f8cd 800c 	str.w	r8, [sp, #12]
 8011d6c:	2330      	movs	r3, #48	; 0x30
 8011d6e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011f18 <_svfiprintf_r+0x1ec>
 8011d72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011d76:	f04f 0901 	mov.w	r9, #1
 8011d7a:	4623      	mov	r3, r4
 8011d7c:	469a      	mov	sl, r3
 8011d7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011d82:	b10a      	cbz	r2, 8011d88 <_svfiprintf_r+0x5c>
 8011d84:	2a25      	cmp	r2, #37	; 0x25
 8011d86:	d1f9      	bne.n	8011d7c <_svfiprintf_r+0x50>
 8011d88:	ebba 0b04 	subs.w	fp, sl, r4
 8011d8c:	d00b      	beq.n	8011da6 <_svfiprintf_r+0x7a>
 8011d8e:	465b      	mov	r3, fp
 8011d90:	4622      	mov	r2, r4
 8011d92:	4629      	mov	r1, r5
 8011d94:	4638      	mov	r0, r7
 8011d96:	f7ff ff6d 	bl	8011c74 <__ssputs_r>
 8011d9a:	3001      	adds	r0, #1
 8011d9c:	f000 80aa 	beq.w	8011ef4 <_svfiprintf_r+0x1c8>
 8011da0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011da2:	445a      	add	r2, fp
 8011da4:	9209      	str	r2, [sp, #36]	; 0x24
 8011da6:	f89a 3000 	ldrb.w	r3, [sl]
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	f000 80a2 	beq.w	8011ef4 <_svfiprintf_r+0x1c8>
 8011db0:	2300      	movs	r3, #0
 8011db2:	f04f 32ff 	mov.w	r2, #4294967295
 8011db6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011dba:	f10a 0a01 	add.w	sl, sl, #1
 8011dbe:	9304      	str	r3, [sp, #16]
 8011dc0:	9307      	str	r3, [sp, #28]
 8011dc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011dc6:	931a      	str	r3, [sp, #104]	; 0x68
 8011dc8:	4654      	mov	r4, sl
 8011dca:	2205      	movs	r2, #5
 8011dcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011dd0:	4851      	ldr	r0, [pc, #324]	; (8011f18 <_svfiprintf_r+0x1ec>)
 8011dd2:	f7ee fa2d 	bl	8000230 <memchr>
 8011dd6:	9a04      	ldr	r2, [sp, #16]
 8011dd8:	b9d8      	cbnz	r0, 8011e12 <_svfiprintf_r+0xe6>
 8011dda:	06d0      	lsls	r0, r2, #27
 8011ddc:	bf44      	itt	mi
 8011dde:	2320      	movmi	r3, #32
 8011de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011de4:	0711      	lsls	r1, r2, #28
 8011de6:	bf44      	itt	mi
 8011de8:	232b      	movmi	r3, #43	; 0x2b
 8011dea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011dee:	f89a 3000 	ldrb.w	r3, [sl]
 8011df2:	2b2a      	cmp	r3, #42	; 0x2a
 8011df4:	d015      	beq.n	8011e22 <_svfiprintf_r+0xf6>
 8011df6:	9a07      	ldr	r2, [sp, #28]
 8011df8:	4654      	mov	r4, sl
 8011dfa:	2000      	movs	r0, #0
 8011dfc:	f04f 0c0a 	mov.w	ip, #10
 8011e00:	4621      	mov	r1, r4
 8011e02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011e06:	3b30      	subs	r3, #48	; 0x30
 8011e08:	2b09      	cmp	r3, #9
 8011e0a:	d94e      	bls.n	8011eaa <_svfiprintf_r+0x17e>
 8011e0c:	b1b0      	cbz	r0, 8011e3c <_svfiprintf_r+0x110>
 8011e0e:	9207      	str	r2, [sp, #28]
 8011e10:	e014      	b.n	8011e3c <_svfiprintf_r+0x110>
 8011e12:	eba0 0308 	sub.w	r3, r0, r8
 8011e16:	fa09 f303 	lsl.w	r3, r9, r3
 8011e1a:	4313      	orrs	r3, r2
 8011e1c:	9304      	str	r3, [sp, #16]
 8011e1e:	46a2      	mov	sl, r4
 8011e20:	e7d2      	b.n	8011dc8 <_svfiprintf_r+0x9c>
 8011e22:	9b03      	ldr	r3, [sp, #12]
 8011e24:	1d19      	adds	r1, r3, #4
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	9103      	str	r1, [sp, #12]
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	bfbb      	ittet	lt
 8011e2e:	425b      	neglt	r3, r3
 8011e30:	f042 0202 	orrlt.w	r2, r2, #2
 8011e34:	9307      	strge	r3, [sp, #28]
 8011e36:	9307      	strlt	r3, [sp, #28]
 8011e38:	bfb8      	it	lt
 8011e3a:	9204      	strlt	r2, [sp, #16]
 8011e3c:	7823      	ldrb	r3, [r4, #0]
 8011e3e:	2b2e      	cmp	r3, #46	; 0x2e
 8011e40:	d10c      	bne.n	8011e5c <_svfiprintf_r+0x130>
 8011e42:	7863      	ldrb	r3, [r4, #1]
 8011e44:	2b2a      	cmp	r3, #42	; 0x2a
 8011e46:	d135      	bne.n	8011eb4 <_svfiprintf_r+0x188>
 8011e48:	9b03      	ldr	r3, [sp, #12]
 8011e4a:	1d1a      	adds	r2, r3, #4
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	9203      	str	r2, [sp, #12]
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	bfb8      	it	lt
 8011e54:	f04f 33ff 	movlt.w	r3, #4294967295
 8011e58:	3402      	adds	r4, #2
 8011e5a:	9305      	str	r3, [sp, #20]
 8011e5c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011f28 <_svfiprintf_r+0x1fc>
 8011e60:	7821      	ldrb	r1, [r4, #0]
 8011e62:	2203      	movs	r2, #3
 8011e64:	4650      	mov	r0, sl
 8011e66:	f7ee f9e3 	bl	8000230 <memchr>
 8011e6a:	b140      	cbz	r0, 8011e7e <_svfiprintf_r+0x152>
 8011e6c:	2340      	movs	r3, #64	; 0x40
 8011e6e:	eba0 000a 	sub.w	r0, r0, sl
 8011e72:	fa03 f000 	lsl.w	r0, r3, r0
 8011e76:	9b04      	ldr	r3, [sp, #16]
 8011e78:	4303      	orrs	r3, r0
 8011e7a:	3401      	adds	r4, #1
 8011e7c:	9304      	str	r3, [sp, #16]
 8011e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e82:	4826      	ldr	r0, [pc, #152]	; (8011f1c <_svfiprintf_r+0x1f0>)
 8011e84:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011e88:	2206      	movs	r2, #6
 8011e8a:	f7ee f9d1 	bl	8000230 <memchr>
 8011e8e:	2800      	cmp	r0, #0
 8011e90:	d038      	beq.n	8011f04 <_svfiprintf_r+0x1d8>
 8011e92:	4b23      	ldr	r3, [pc, #140]	; (8011f20 <_svfiprintf_r+0x1f4>)
 8011e94:	bb1b      	cbnz	r3, 8011ede <_svfiprintf_r+0x1b2>
 8011e96:	9b03      	ldr	r3, [sp, #12]
 8011e98:	3307      	adds	r3, #7
 8011e9a:	f023 0307 	bic.w	r3, r3, #7
 8011e9e:	3308      	adds	r3, #8
 8011ea0:	9303      	str	r3, [sp, #12]
 8011ea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ea4:	4433      	add	r3, r6
 8011ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8011ea8:	e767      	b.n	8011d7a <_svfiprintf_r+0x4e>
 8011eaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8011eae:	460c      	mov	r4, r1
 8011eb0:	2001      	movs	r0, #1
 8011eb2:	e7a5      	b.n	8011e00 <_svfiprintf_r+0xd4>
 8011eb4:	2300      	movs	r3, #0
 8011eb6:	3401      	adds	r4, #1
 8011eb8:	9305      	str	r3, [sp, #20]
 8011eba:	4619      	mov	r1, r3
 8011ebc:	f04f 0c0a 	mov.w	ip, #10
 8011ec0:	4620      	mov	r0, r4
 8011ec2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ec6:	3a30      	subs	r2, #48	; 0x30
 8011ec8:	2a09      	cmp	r2, #9
 8011eca:	d903      	bls.n	8011ed4 <_svfiprintf_r+0x1a8>
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d0c5      	beq.n	8011e5c <_svfiprintf_r+0x130>
 8011ed0:	9105      	str	r1, [sp, #20]
 8011ed2:	e7c3      	b.n	8011e5c <_svfiprintf_r+0x130>
 8011ed4:	fb0c 2101 	mla	r1, ip, r1, r2
 8011ed8:	4604      	mov	r4, r0
 8011eda:	2301      	movs	r3, #1
 8011edc:	e7f0      	b.n	8011ec0 <_svfiprintf_r+0x194>
 8011ede:	ab03      	add	r3, sp, #12
 8011ee0:	9300      	str	r3, [sp, #0]
 8011ee2:	462a      	mov	r2, r5
 8011ee4:	4b0f      	ldr	r3, [pc, #60]	; (8011f24 <_svfiprintf_r+0x1f8>)
 8011ee6:	a904      	add	r1, sp, #16
 8011ee8:	4638      	mov	r0, r7
 8011eea:	f7fb fed3 	bl	800dc94 <_printf_float>
 8011eee:	1c42      	adds	r2, r0, #1
 8011ef0:	4606      	mov	r6, r0
 8011ef2:	d1d6      	bne.n	8011ea2 <_svfiprintf_r+0x176>
 8011ef4:	89ab      	ldrh	r3, [r5, #12]
 8011ef6:	065b      	lsls	r3, r3, #25
 8011ef8:	f53f af2c 	bmi.w	8011d54 <_svfiprintf_r+0x28>
 8011efc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011efe:	b01d      	add	sp, #116	; 0x74
 8011f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f04:	ab03      	add	r3, sp, #12
 8011f06:	9300      	str	r3, [sp, #0]
 8011f08:	462a      	mov	r2, r5
 8011f0a:	4b06      	ldr	r3, [pc, #24]	; (8011f24 <_svfiprintf_r+0x1f8>)
 8011f0c:	a904      	add	r1, sp, #16
 8011f0e:	4638      	mov	r0, r7
 8011f10:	f7fc f964 	bl	800e1dc <_printf_i>
 8011f14:	e7eb      	b.n	8011eee <_svfiprintf_r+0x1c2>
 8011f16:	bf00      	nop
 8011f18:	08014174 	.word	0x08014174
 8011f1c:	0801417e 	.word	0x0801417e
 8011f20:	0800dc95 	.word	0x0800dc95
 8011f24:	08011c75 	.word	0x08011c75
 8011f28:	0801417a 	.word	0x0801417a

08011f2c <__sfputc_r>:
 8011f2c:	6893      	ldr	r3, [r2, #8]
 8011f2e:	3b01      	subs	r3, #1
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	b410      	push	{r4}
 8011f34:	6093      	str	r3, [r2, #8]
 8011f36:	da08      	bge.n	8011f4a <__sfputc_r+0x1e>
 8011f38:	6994      	ldr	r4, [r2, #24]
 8011f3a:	42a3      	cmp	r3, r4
 8011f3c:	db01      	blt.n	8011f42 <__sfputc_r+0x16>
 8011f3e:	290a      	cmp	r1, #10
 8011f40:	d103      	bne.n	8011f4a <__sfputc_r+0x1e>
 8011f42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f46:	f7fd bbf5 	b.w	800f734 <__swbuf_r>
 8011f4a:	6813      	ldr	r3, [r2, #0]
 8011f4c:	1c58      	adds	r0, r3, #1
 8011f4e:	6010      	str	r0, [r2, #0]
 8011f50:	7019      	strb	r1, [r3, #0]
 8011f52:	4608      	mov	r0, r1
 8011f54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f58:	4770      	bx	lr

08011f5a <__sfputs_r>:
 8011f5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f5c:	4606      	mov	r6, r0
 8011f5e:	460f      	mov	r7, r1
 8011f60:	4614      	mov	r4, r2
 8011f62:	18d5      	adds	r5, r2, r3
 8011f64:	42ac      	cmp	r4, r5
 8011f66:	d101      	bne.n	8011f6c <__sfputs_r+0x12>
 8011f68:	2000      	movs	r0, #0
 8011f6a:	e007      	b.n	8011f7c <__sfputs_r+0x22>
 8011f6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f70:	463a      	mov	r2, r7
 8011f72:	4630      	mov	r0, r6
 8011f74:	f7ff ffda 	bl	8011f2c <__sfputc_r>
 8011f78:	1c43      	adds	r3, r0, #1
 8011f7a:	d1f3      	bne.n	8011f64 <__sfputs_r+0xa>
 8011f7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011f80 <_vfiprintf_r>:
 8011f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f84:	460d      	mov	r5, r1
 8011f86:	b09d      	sub	sp, #116	; 0x74
 8011f88:	4614      	mov	r4, r2
 8011f8a:	4698      	mov	r8, r3
 8011f8c:	4606      	mov	r6, r0
 8011f8e:	b118      	cbz	r0, 8011f98 <_vfiprintf_r+0x18>
 8011f90:	6983      	ldr	r3, [r0, #24]
 8011f92:	b90b      	cbnz	r3, 8011f98 <_vfiprintf_r+0x18>
 8011f94:	f7fe fc24 	bl	80107e0 <__sinit>
 8011f98:	4b89      	ldr	r3, [pc, #548]	; (80121c0 <_vfiprintf_r+0x240>)
 8011f9a:	429d      	cmp	r5, r3
 8011f9c:	d11b      	bne.n	8011fd6 <_vfiprintf_r+0x56>
 8011f9e:	6875      	ldr	r5, [r6, #4]
 8011fa0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011fa2:	07d9      	lsls	r1, r3, #31
 8011fa4:	d405      	bmi.n	8011fb2 <_vfiprintf_r+0x32>
 8011fa6:	89ab      	ldrh	r3, [r5, #12]
 8011fa8:	059a      	lsls	r2, r3, #22
 8011faa:	d402      	bmi.n	8011fb2 <_vfiprintf_r+0x32>
 8011fac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011fae:	f7ff f828 	bl	8011002 <__retarget_lock_acquire_recursive>
 8011fb2:	89ab      	ldrh	r3, [r5, #12]
 8011fb4:	071b      	lsls	r3, r3, #28
 8011fb6:	d501      	bpl.n	8011fbc <_vfiprintf_r+0x3c>
 8011fb8:	692b      	ldr	r3, [r5, #16]
 8011fba:	b9eb      	cbnz	r3, 8011ff8 <_vfiprintf_r+0x78>
 8011fbc:	4629      	mov	r1, r5
 8011fbe:	4630      	mov	r0, r6
 8011fc0:	f7fd fc0a 	bl	800f7d8 <__swsetup_r>
 8011fc4:	b1c0      	cbz	r0, 8011ff8 <_vfiprintf_r+0x78>
 8011fc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011fc8:	07dc      	lsls	r4, r3, #31
 8011fca:	d50e      	bpl.n	8011fea <_vfiprintf_r+0x6a>
 8011fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8011fd0:	b01d      	add	sp, #116	; 0x74
 8011fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fd6:	4b7b      	ldr	r3, [pc, #492]	; (80121c4 <_vfiprintf_r+0x244>)
 8011fd8:	429d      	cmp	r5, r3
 8011fda:	d101      	bne.n	8011fe0 <_vfiprintf_r+0x60>
 8011fdc:	68b5      	ldr	r5, [r6, #8]
 8011fde:	e7df      	b.n	8011fa0 <_vfiprintf_r+0x20>
 8011fe0:	4b79      	ldr	r3, [pc, #484]	; (80121c8 <_vfiprintf_r+0x248>)
 8011fe2:	429d      	cmp	r5, r3
 8011fe4:	bf08      	it	eq
 8011fe6:	68f5      	ldreq	r5, [r6, #12]
 8011fe8:	e7da      	b.n	8011fa0 <_vfiprintf_r+0x20>
 8011fea:	89ab      	ldrh	r3, [r5, #12]
 8011fec:	0598      	lsls	r0, r3, #22
 8011fee:	d4ed      	bmi.n	8011fcc <_vfiprintf_r+0x4c>
 8011ff0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011ff2:	f7ff f807 	bl	8011004 <__retarget_lock_release_recursive>
 8011ff6:	e7e9      	b.n	8011fcc <_vfiprintf_r+0x4c>
 8011ff8:	2300      	movs	r3, #0
 8011ffa:	9309      	str	r3, [sp, #36]	; 0x24
 8011ffc:	2320      	movs	r3, #32
 8011ffe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012002:	f8cd 800c 	str.w	r8, [sp, #12]
 8012006:	2330      	movs	r3, #48	; 0x30
 8012008:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80121cc <_vfiprintf_r+0x24c>
 801200c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012010:	f04f 0901 	mov.w	r9, #1
 8012014:	4623      	mov	r3, r4
 8012016:	469a      	mov	sl, r3
 8012018:	f813 2b01 	ldrb.w	r2, [r3], #1
 801201c:	b10a      	cbz	r2, 8012022 <_vfiprintf_r+0xa2>
 801201e:	2a25      	cmp	r2, #37	; 0x25
 8012020:	d1f9      	bne.n	8012016 <_vfiprintf_r+0x96>
 8012022:	ebba 0b04 	subs.w	fp, sl, r4
 8012026:	d00b      	beq.n	8012040 <_vfiprintf_r+0xc0>
 8012028:	465b      	mov	r3, fp
 801202a:	4622      	mov	r2, r4
 801202c:	4629      	mov	r1, r5
 801202e:	4630      	mov	r0, r6
 8012030:	f7ff ff93 	bl	8011f5a <__sfputs_r>
 8012034:	3001      	adds	r0, #1
 8012036:	f000 80aa 	beq.w	801218e <_vfiprintf_r+0x20e>
 801203a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801203c:	445a      	add	r2, fp
 801203e:	9209      	str	r2, [sp, #36]	; 0x24
 8012040:	f89a 3000 	ldrb.w	r3, [sl]
 8012044:	2b00      	cmp	r3, #0
 8012046:	f000 80a2 	beq.w	801218e <_vfiprintf_r+0x20e>
 801204a:	2300      	movs	r3, #0
 801204c:	f04f 32ff 	mov.w	r2, #4294967295
 8012050:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012054:	f10a 0a01 	add.w	sl, sl, #1
 8012058:	9304      	str	r3, [sp, #16]
 801205a:	9307      	str	r3, [sp, #28]
 801205c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012060:	931a      	str	r3, [sp, #104]	; 0x68
 8012062:	4654      	mov	r4, sl
 8012064:	2205      	movs	r2, #5
 8012066:	f814 1b01 	ldrb.w	r1, [r4], #1
 801206a:	4858      	ldr	r0, [pc, #352]	; (80121cc <_vfiprintf_r+0x24c>)
 801206c:	f7ee f8e0 	bl	8000230 <memchr>
 8012070:	9a04      	ldr	r2, [sp, #16]
 8012072:	b9d8      	cbnz	r0, 80120ac <_vfiprintf_r+0x12c>
 8012074:	06d1      	lsls	r1, r2, #27
 8012076:	bf44      	itt	mi
 8012078:	2320      	movmi	r3, #32
 801207a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801207e:	0713      	lsls	r3, r2, #28
 8012080:	bf44      	itt	mi
 8012082:	232b      	movmi	r3, #43	; 0x2b
 8012084:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012088:	f89a 3000 	ldrb.w	r3, [sl]
 801208c:	2b2a      	cmp	r3, #42	; 0x2a
 801208e:	d015      	beq.n	80120bc <_vfiprintf_r+0x13c>
 8012090:	9a07      	ldr	r2, [sp, #28]
 8012092:	4654      	mov	r4, sl
 8012094:	2000      	movs	r0, #0
 8012096:	f04f 0c0a 	mov.w	ip, #10
 801209a:	4621      	mov	r1, r4
 801209c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80120a0:	3b30      	subs	r3, #48	; 0x30
 80120a2:	2b09      	cmp	r3, #9
 80120a4:	d94e      	bls.n	8012144 <_vfiprintf_r+0x1c4>
 80120a6:	b1b0      	cbz	r0, 80120d6 <_vfiprintf_r+0x156>
 80120a8:	9207      	str	r2, [sp, #28]
 80120aa:	e014      	b.n	80120d6 <_vfiprintf_r+0x156>
 80120ac:	eba0 0308 	sub.w	r3, r0, r8
 80120b0:	fa09 f303 	lsl.w	r3, r9, r3
 80120b4:	4313      	orrs	r3, r2
 80120b6:	9304      	str	r3, [sp, #16]
 80120b8:	46a2      	mov	sl, r4
 80120ba:	e7d2      	b.n	8012062 <_vfiprintf_r+0xe2>
 80120bc:	9b03      	ldr	r3, [sp, #12]
 80120be:	1d19      	adds	r1, r3, #4
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	9103      	str	r1, [sp, #12]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	bfbb      	ittet	lt
 80120c8:	425b      	neglt	r3, r3
 80120ca:	f042 0202 	orrlt.w	r2, r2, #2
 80120ce:	9307      	strge	r3, [sp, #28]
 80120d0:	9307      	strlt	r3, [sp, #28]
 80120d2:	bfb8      	it	lt
 80120d4:	9204      	strlt	r2, [sp, #16]
 80120d6:	7823      	ldrb	r3, [r4, #0]
 80120d8:	2b2e      	cmp	r3, #46	; 0x2e
 80120da:	d10c      	bne.n	80120f6 <_vfiprintf_r+0x176>
 80120dc:	7863      	ldrb	r3, [r4, #1]
 80120de:	2b2a      	cmp	r3, #42	; 0x2a
 80120e0:	d135      	bne.n	801214e <_vfiprintf_r+0x1ce>
 80120e2:	9b03      	ldr	r3, [sp, #12]
 80120e4:	1d1a      	adds	r2, r3, #4
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	9203      	str	r2, [sp, #12]
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	bfb8      	it	lt
 80120ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80120f2:	3402      	adds	r4, #2
 80120f4:	9305      	str	r3, [sp, #20]
 80120f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80121dc <_vfiprintf_r+0x25c>
 80120fa:	7821      	ldrb	r1, [r4, #0]
 80120fc:	2203      	movs	r2, #3
 80120fe:	4650      	mov	r0, sl
 8012100:	f7ee f896 	bl	8000230 <memchr>
 8012104:	b140      	cbz	r0, 8012118 <_vfiprintf_r+0x198>
 8012106:	2340      	movs	r3, #64	; 0x40
 8012108:	eba0 000a 	sub.w	r0, r0, sl
 801210c:	fa03 f000 	lsl.w	r0, r3, r0
 8012110:	9b04      	ldr	r3, [sp, #16]
 8012112:	4303      	orrs	r3, r0
 8012114:	3401      	adds	r4, #1
 8012116:	9304      	str	r3, [sp, #16]
 8012118:	f814 1b01 	ldrb.w	r1, [r4], #1
 801211c:	482c      	ldr	r0, [pc, #176]	; (80121d0 <_vfiprintf_r+0x250>)
 801211e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012122:	2206      	movs	r2, #6
 8012124:	f7ee f884 	bl	8000230 <memchr>
 8012128:	2800      	cmp	r0, #0
 801212a:	d03f      	beq.n	80121ac <_vfiprintf_r+0x22c>
 801212c:	4b29      	ldr	r3, [pc, #164]	; (80121d4 <_vfiprintf_r+0x254>)
 801212e:	bb1b      	cbnz	r3, 8012178 <_vfiprintf_r+0x1f8>
 8012130:	9b03      	ldr	r3, [sp, #12]
 8012132:	3307      	adds	r3, #7
 8012134:	f023 0307 	bic.w	r3, r3, #7
 8012138:	3308      	adds	r3, #8
 801213a:	9303      	str	r3, [sp, #12]
 801213c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801213e:	443b      	add	r3, r7
 8012140:	9309      	str	r3, [sp, #36]	; 0x24
 8012142:	e767      	b.n	8012014 <_vfiprintf_r+0x94>
 8012144:	fb0c 3202 	mla	r2, ip, r2, r3
 8012148:	460c      	mov	r4, r1
 801214a:	2001      	movs	r0, #1
 801214c:	e7a5      	b.n	801209a <_vfiprintf_r+0x11a>
 801214e:	2300      	movs	r3, #0
 8012150:	3401      	adds	r4, #1
 8012152:	9305      	str	r3, [sp, #20]
 8012154:	4619      	mov	r1, r3
 8012156:	f04f 0c0a 	mov.w	ip, #10
 801215a:	4620      	mov	r0, r4
 801215c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012160:	3a30      	subs	r2, #48	; 0x30
 8012162:	2a09      	cmp	r2, #9
 8012164:	d903      	bls.n	801216e <_vfiprintf_r+0x1ee>
 8012166:	2b00      	cmp	r3, #0
 8012168:	d0c5      	beq.n	80120f6 <_vfiprintf_r+0x176>
 801216a:	9105      	str	r1, [sp, #20]
 801216c:	e7c3      	b.n	80120f6 <_vfiprintf_r+0x176>
 801216e:	fb0c 2101 	mla	r1, ip, r1, r2
 8012172:	4604      	mov	r4, r0
 8012174:	2301      	movs	r3, #1
 8012176:	e7f0      	b.n	801215a <_vfiprintf_r+0x1da>
 8012178:	ab03      	add	r3, sp, #12
 801217a:	9300      	str	r3, [sp, #0]
 801217c:	462a      	mov	r2, r5
 801217e:	4b16      	ldr	r3, [pc, #88]	; (80121d8 <_vfiprintf_r+0x258>)
 8012180:	a904      	add	r1, sp, #16
 8012182:	4630      	mov	r0, r6
 8012184:	f7fb fd86 	bl	800dc94 <_printf_float>
 8012188:	4607      	mov	r7, r0
 801218a:	1c78      	adds	r0, r7, #1
 801218c:	d1d6      	bne.n	801213c <_vfiprintf_r+0x1bc>
 801218e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012190:	07d9      	lsls	r1, r3, #31
 8012192:	d405      	bmi.n	80121a0 <_vfiprintf_r+0x220>
 8012194:	89ab      	ldrh	r3, [r5, #12]
 8012196:	059a      	lsls	r2, r3, #22
 8012198:	d402      	bmi.n	80121a0 <_vfiprintf_r+0x220>
 801219a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801219c:	f7fe ff32 	bl	8011004 <__retarget_lock_release_recursive>
 80121a0:	89ab      	ldrh	r3, [r5, #12]
 80121a2:	065b      	lsls	r3, r3, #25
 80121a4:	f53f af12 	bmi.w	8011fcc <_vfiprintf_r+0x4c>
 80121a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80121aa:	e711      	b.n	8011fd0 <_vfiprintf_r+0x50>
 80121ac:	ab03      	add	r3, sp, #12
 80121ae:	9300      	str	r3, [sp, #0]
 80121b0:	462a      	mov	r2, r5
 80121b2:	4b09      	ldr	r3, [pc, #36]	; (80121d8 <_vfiprintf_r+0x258>)
 80121b4:	a904      	add	r1, sp, #16
 80121b6:	4630      	mov	r0, r6
 80121b8:	f7fc f810 	bl	800e1dc <_printf_i>
 80121bc:	e7e4      	b.n	8012188 <_vfiprintf_r+0x208>
 80121be:	bf00      	nop
 80121c0:	08013f5c 	.word	0x08013f5c
 80121c4:	08013f7c 	.word	0x08013f7c
 80121c8:	08013f3c 	.word	0x08013f3c
 80121cc:	08014174 	.word	0x08014174
 80121d0:	0801417e 	.word	0x0801417e
 80121d4:	0800dc95 	.word	0x0800dc95
 80121d8:	08011f5b 	.word	0x08011f5b
 80121dc:	0801417a 	.word	0x0801417a

080121e0 <nan>:
 80121e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80121e8 <nan+0x8>
 80121e4:	4770      	bx	lr
 80121e6:	bf00      	nop
 80121e8:	00000000 	.word	0x00000000
 80121ec:	7ff80000 	.word	0x7ff80000

080121f0 <_sbrk_r>:
 80121f0:	b538      	push	{r3, r4, r5, lr}
 80121f2:	4d06      	ldr	r5, [pc, #24]	; (801220c <_sbrk_r+0x1c>)
 80121f4:	2300      	movs	r3, #0
 80121f6:	4604      	mov	r4, r0
 80121f8:	4608      	mov	r0, r1
 80121fa:	602b      	str	r3, [r5, #0]
 80121fc:	f7f3 fc18 	bl	8005a30 <_sbrk>
 8012200:	1c43      	adds	r3, r0, #1
 8012202:	d102      	bne.n	801220a <_sbrk_r+0x1a>
 8012204:	682b      	ldr	r3, [r5, #0]
 8012206:	b103      	cbz	r3, 801220a <_sbrk_r+0x1a>
 8012208:	6023      	str	r3, [r4, #0]
 801220a:	bd38      	pop	{r3, r4, r5, pc}
 801220c:	20009430 	.word	0x20009430

08012210 <__sread>:
 8012210:	b510      	push	{r4, lr}
 8012212:	460c      	mov	r4, r1
 8012214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012218:	f000 f93a 	bl	8012490 <_read_r>
 801221c:	2800      	cmp	r0, #0
 801221e:	bfab      	itete	ge
 8012220:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012222:	89a3      	ldrhlt	r3, [r4, #12]
 8012224:	181b      	addge	r3, r3, r0
 8012226:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801222a:	bfac      	ite	ge
 801222c:	6563      	strge	r3, [r4, #84]	; 0x54
 801222e:	81a3      	strhlt	r3, [r4, #12]
 8012230:	bd10      	pop	{r4, pc}

08012232 <__swrite>:
 8012232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012236:	461f      	mov	r7, r3
 8012238:	898b      	ldrh	r3, [r1, #12]
 801223a:	05db      	lsls	r3, r3, #23
 801223c:	4605      	mov	r5, r0
 801223e:	460c      	mov	r4, r1
 8012240:	4616      	mov	r6, r2
 8012242:	d505      	bpl.n	8012250 <__swrite+0x1e>
 8012244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012248:	2302      	movs	r3, #2
 801224a:	2200      	movs	r2, #0
 801224c:	f000 f8b8 	bl	80123c0 <_lseek_r>
 8012250:	89a3      	ldrh	r3, [r4, #12]
 8012252:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012256:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801225a:	81a3      	strh	r3, [r4, #12]
 801225c:	4632      	mov	r2, r6
 801225e:	463b      	mov	r3, r7
 8012260:	4628      	mov	r0, r5
 8012262:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012266:	f000 b837 	b.w	80122d8 <_write_r>

0801226a <__sseek>:
 801226a:	b510      	push	{r4, lr}
 801226c:	460c      	mov	r4, r1
 801226e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012272:	f000 f8a5 	bl	80123c0 <_lseek_r>
 8012276:	1c43      	adds	r3, r0, #1
 8012278:	89a3      	ldrh	r3, [r4, #12]
 801227a:	bf15      	itete	ne
 801227c:	6560      	strne	r0, [r4, #84]	; 0x54
 801227e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012282:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012286:	81a3      	strheq	r3, [r4, #12]
 8012288:	bf18      	it	ne
 801228a:	81a3      	strhne	r3, [r4, #12]
 801228c:	bd10      	pop	{r4, pc}

0801228e <__sclose>:
 801228e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012292:	f000 b851 	b.w	8012338 <_close_r>

08012296 <strncmp>:
 8012296:	b510      	push	{r4, lr}
 8012298:	b17a      	cbz	r2, 80122ba <strncmp+0x24>
 801229a:	4603      	mov	r3, r0
 801229c:	3901      	subs	r1, #1
 801229e:	1884      	adds	r4, r0, r2
 80122a0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80122a4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80122a8:	4290      	cmp	r0, r2
 80122aa:	d101      	bne.n	80122b0 <strncmp+0x1a>
 80122ac:	42a3      	cmp	r3, r4
 80122ae:	d101      	bne.n	80122b4 <strncmp+0x1e>
 80122b0:	1a80      	subs	r0, r0, r2
 80122b2:	bd10      	pop	{r4, pc}
 80122b4:	2800      	cmp	r0, #0
 80122b6:	d1f3      	bne.n	80122a0 <strncmp+0xa>
 80122b8:	e7fa      	b.n	80122b0 <strncmp+0x1a>
 80122ba:	4610      	mov	r0, r2
 80122bc:	e7f9      	b.n	80122b2 <strncmp+0x1c>

080122be <__ascii_wctomb>:
 80122be:	b149      	cbz	r1, 80122d4 <__ascii_wctomb+0x16>
 80122c0:	2aff      	cmp	r2, #255	; 0xff
 80122c2:	bf85      	ittet	hi
 80122c4:	238a      	movhi	r3, #138	; 0x8a
 80122c6:	6003      	strhi	r3, [r0, #0]
 80122c8:	700a      	strbls	r2, [r1, #0]
 80122ca:	f04f 30ff 	movhi.w	r0, #4294967295
 80122ce:	bf98      	it	ls
 80122d0:	2001      	movls	r0, #1
 80122d2:	4770      	bx	lr
 80122d4:	4608      	mov	r0, r1
 80122d6:	4770      	bx	lr

080122d8 <_write_r>:
 80122d8:	b538      	push	{r3, r4, r5, lr}
 80122da:	4d07      	ldr	r5, [pc, #28]	; (80122f8 <_write_r+0x20>)
 80122dc:	4604      	mov	r4, r0
 80122de:	4608      	mov	r0, r1
 80122e0:	4611      	mov	r1, r2
 80122e2:	2200      	movs	r2, #0
 80122e4:	602a      	str	r2, [r5, #0]
 80122e6:	461a      	mov	r2, r3
 80122e8:	f7f3 fb52 	bl	8005990 <_write>
 80122ec:	1c43      	adds	r3, r0, #1
 80122ee:	d102      	bne.n	80122f6 <_write_r+0x1e>
 80122f0:	682b      	ldr	r3, [r5, #0]
 80122f2:	b103      	cbz	r3, 80122f6 <_write_r+0x1e>
 80122f4:	6023      	str	r3, [r4, #0]
 80122f6:	bd38      	pop	{r3, r4, r5, pc}
 80122f8:	20009430 	.word	0x20009430

080122fc <__assert_func>:
 80122fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80122fe:	4614      	mov	r4, r2
 8012300:	461a      	mov	r2, r3
 8012302:	4b09      	ldr	r3, [pc, #36]	; (8012328 <__assert_func+0x2c>)
 8012304:	681b      	ldr	r3, [r3, #0]
 8012306:	4605      	mov	r5, r0
 8012308:	68d8      	ldr	r0, [r3, #12]
 801230a:	b14c      	cbz	r4, 8012320 <__assert_func+0x24>
 801230c:	4b07      	ldr	r3, [pc, #28]	; (801232c <__assert_func+0x30>)
 801230e:	9100      	str	r1, [sp, #0]
 8012310:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012314:	4906      	ldr	r1, [pc, #24]	; (8012330 <__assert_func+0x34>)
 8012316:	462b      	mov	r3, r5
 8012318:	f000 f81e 	bl	8012358 <fiprintf>
 801231c:	f000 f8ca 	bl	80124b4 <abort>
 8012320:	4b04      	ldr	r3, [pc, #16]	; (8012334 <__assert_func+0x38>)
 8012322:	461c      	mov	r4, r3
 8012324:	e7f3      	b.n	801230e <__assert_func+0x12>
 8012326:	bf00      	nop
 8012328:	2000002c 	.word	0x2000002c
 801232c:	08014185 	.word	0x08014185
 8012330:	08014192 	.word	0x08014192
 8012334:	080141c0 	.word	0x080141c0

08012338 <_close_r>:
 8012338:	b538      	push	{r3, r4, r5, lr}
 801233a:	4d06      	ldr	r5, [pc, #24]	; (8012354 <_close_r+0x1c>)
 801233c:	2300      	movs	r3, #0
 801233e:	4604      	mov	r4, r0
 8012340:	4608      	mov	r0, r1
 8012342:	602b      	str	r3, [r5, #0]
 8012344:	f7f3 fb40 	bl	80059c8 <_close>
 8012348:	1c43      	adds	r3, r0, #1
 801234a:	d102      	bne.n	8012352 <_close_r+0x1a>
 801234c:	682b      	ldr	r3, [r5, #0]
 801234e:	b103      	cbz	r3, 8012352 <_close_r+0x1a>
 8012350:	6023      	str	r3, [r4, #0]
 8012352:	bd38      	pop	{r3, r4, r5, pc}
 8012354:	20009430 	.word	0x20009430

08012358 <fiprintf>:
 8012358:	b40e      	push	{r1, r2, r3}
 801235a:	b503      	push	{r0, r1, lr}
 801235c:	4601      	mov	r1, r0
 801235e:	ab03      	add	r3, sp, #12
 8012360:	4805      	ldr	r0, [pc, #20]	; (8012378 <fiprintf+0x20>)
 8012362:	f853 2b04 	ldr.w	r2, [r3], #4
 8012366:	6800      	ldr	r0, [r0, #0]
 8012368:	9301      	str	r3, [sp, #4]
 801236a:	f7ff fe09 	bl	8011f80 <_vfiprintf_r>
 801236e:	b002      	add	sp, #8
 8012370:	f85d eb04 	ldr.w	lr, [sp], #4
 8012374:	b003      	add	sp, #12
 8012376:	4770      	bx	lr
 8012378:	2000002c 	.word	0x2000002c

0801237c <_fstat_r>:
 801237c:	b538      	push	{r3, r4, r5, lr}
 801237e:	4d07      	ldr	r5, [pc, #28]	; (801239c <_fstat_r+0x20>)
 8012380:	2300      	movs	r3, #0
 8012382:	4604      	mov	r4, r0
 8012384:	4608      	mov	r0, r1
 8012386:	4611      	mov	r1, r2
 8012388:	602b      	str	r3, [r5, #0]
 801238a:	f7f3 fb29 	bl	80059e0 <_fstat>
 801238e:	1c43      	adds	r3, r0, #1
 8012390:	d102      	bne.n	8012398 <_fstat_r+0x1c>
 8012392:	682b      	ldr	r3, [r5, #0]
 8012394:	b103      	cbz	r3, 8012398 <_fstat_r+0x1c>
 8012396:	6023      	str	r3, [r4, #0]
 8012398:	bd38      	pop	{r3, r4, r5, pc}
 801239a:	bf00      	nop
 801239c:	20009430 	.word	0x20009430

080123a0 <_isatty_r>:
 80123a0:	b538      	push	{r3, r4, r5, lr}
 80123a2:	4d06      	ldr	r5, [pc, #24]	; (80123bc <_isatty_r+0x1c>)
 80123a4:	2300      	movs	r3, #0
 80123a6:	4604      	mov	r4, r0
 80123a8:	4608      	mov	r0, r1
 80123aa:	602b      	str	r3, [r5, #0]
 80123ac:	f7f3 fb28 	bl	8005a00 <_isatty>
 80123b0:	1c43      	adds	r3, r0, #1
 80123b2:	d102      	bne.n	80123ba <_isatty_r+0x1a>
 80123b4:	682b      	ldr	r3, [r5, #0]
 80123b6:	b103      	cbz	r3, 80123ba <_isatty_r+0x1a>
 80123b8:	6023      	str	r3, [r4, #0]
 80123ba:	bd38      	pop	{r3, r4, r5, pc}
 80123bc:	20009430 	.word	0x20009430

080123c0 <_lseek_r>:
 80123c0:	b538      	push	{r3, r4, r5, lr}
 80123c2:	4d07      	ldr	r5, [pc, #28]	; (80123e0 <_lseek_r+0x20>)
 80123c4:	4604      	mov	r4, r0
 80123c6:	4608      	mov	r0, r1
 80123c8:	4611      	mov	r1, r2
 80123ca:	2200      	movs	r2, #0
 80123cc:	602a      	str	r2, [r5, #0]
 80123ce:	461a      	mov	r2, r3
 80123d0:	f7f3 fb21 	bl	8005a16 <_lseek>
 80123d4:	1c43      	adds	r3, r0, #1
 80123d6:	d102      	bne.n	80123de <_lseek_r+0x1e>
 80123d8:	682b      	ldr	r3, [r5, #0]
 80123da:	b103      	cbz	r3, 80123de <_lseek_r+0x1e>
 80123dc:	6023      	str	r3, [r4, #0]
 80123de:	bd38      	pop	{r3, r4, r5, pc}
 80123e0:	20009430 	.word	0x20009430

080123e4 <memmove>:
 80123e4:	4288      	cmp	r0, r1
 80123e6:	b510      	push	{r4, lr}
 80123e8:	eb01 0402 	add.w	r4, r1, r2
 80123ec:	d902      	bls.n	80123f4 <memmove+0x10>
 80123ee:	4284      	cmp	r4, r0
 80123f0:	4623      	mov	r3, r4
 80123f2:	d807      	bhi.n	8012404 <memmove+0x20>
 80123f4:	1e43      	subs	r3, r0, #1
 80123f6:	42a1      	cmp	r1, r4
 80123f8:	d008      	beq.n	801240c <memmove+0x28>
 80123fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80123fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012402:	e7f8      	b.n	80123f6 <memmove+0x12>
 8012404:	4402      	add	r2, r0
 8012406:	4601      	mov	r1, r0
 8012408:	428a      	cmp	r2, r1
 801240a:	d100      	bne.n	801240e <memmove+0x2a>
 801240c:	bd10      	pop	{r4, pc}
 801240e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012412:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012416:	e7f7      	b.n	8012408 <memmove+0x24>

08012418 <__malloc_lock>:
 8012418:	4801      	ldr	r0, [pc, #4]	; (8012420 <__malloc_lock+0x8>)
 801241a:	f7fe bdf2 	b.w	8011002 <__retarget_lock_acquire_recursive>
 801241e:	bf00      	nop
 8012420:	20009424 	.word	0x20009424

08012424 <__malloc_unlock>:
 8012424:	4801      	ldr	r0, [pc, #4]	; (801242c <__malloc_unlock+0x8>)
 8012426:	f7fe bded 	b.w	8011004 <__retarget_lock_release_recursive>
 801242a:	bf00      	nop
 801242c:	20009424 	.word	0x20009424

08012430 <_realloc_r>:
 8012430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012434:	4680      	mov	r8, r0
 8012436:	4614      	mov	r4, r2
 8012438:	460e      	mov	r6, r1
 801243a:	b921      	cbnz	r1, 8012446 <_realloc_r+0x16>
 801243c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012440:	4611      	mov	r1, r2
 8012442:	f7ff bba3 	b.w	8011b8c <_malloc_r>
 8012446:	b92a      	cbnz	r2, 8012454 <_realloc_r+0x24>
 8012448:	f7ff fb34 	bl	8011ab4 <_free_r>
 801244c:	4625      	mov	r5, r4
 801244e:	4628      	mov	r0, r5
 8012450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012454:	f000 f835 	bl	80124c2 <_malloc_usable_size_r>
 8012458:	4284      	cmp	r4, r0
 801245a:	4607      	mov	r7, r0
 801245c:	d802      	bhi.n	8012464 <_realloc_r+0x34>
 801245e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012462:	d812      	bhi.n	801248a <_realloc_r+0x5a>
 8012464:	4621      	mov	r1, r4
 8012466:	4640      	mov	r0, r8
 8012468:	f7ff fb90 	bl	8011b8c <_malloc_r>
 801246c:	4605      	mov	r5, r0
 801246e:	2800      	cmp	r0, #0
 8012470:	d0ed      	beq.n	801244e <_realloc_r+0x1e>
 8012472:	42bc      	cmp	r4, r7
 8012474:	4622      	mov	r2, r4
 8012476:	4631      	mov	r1, r6
 8012478:	bf28      	it	cs
 801247a:	463a      	movcs	r2, r7
 801247c:	f7fb fb54 	bl	800db28 <memcpy>
 8012480:	4631      	mov	r1, r6
 8012482:	4640      	mov	r0, r8
 8012484:	f7ff fb16 	bl	8011ab4 <_free_r>
 8012488:	e7e1      	b.n	801244e <_realloc_r+0x1e>
 801248a:	4635      	mov	r5, r6
 801248c:	e7df      	b.n	801244e <_realloc_r+0x1e>
	...

08012490 <_read_r>:
 8012490:	b538      	push	{r3, r4, r5, lr}
 8012492:	4d07      	ldr	r5, [pc, #28]	; (80124b0 <_read_r+0x20>)
 8012494:	4604      	mov	r4, r0
 8012496:	4608      	mov	r0, r1
 8012498:	4611      	mov	r1, r2
 801249a:	2200      	movs	r2, #0
 801249c:	602a      	str	r2, [r5, #0]
 801249e:	461a      	mov	r2, r3
 80124a0:	f7f3 fa59 	bl	8005956 <_read>
 80124a4:	1c43      	adds	r3, r0, #1
 80124a6:	d102      	bne.n	80124ae <_read_r+0x1e>
 80124a8:	682b      	ldr	r3, [r5, #0]
 80124aa:	b103      	cbz	r3, 80124ae <_read_r+0x1e>
 80124ac:	6023      	str	r3, [r4, #0]
 80124ae:	bd38      	pop	{r3, r4, r5, pc}
 80124b0:	20009430 	.word	0x20009430

080124b4 <abort>:
 80124b4:	b508      	push	{r3, lr}
 80124b6:	2006      	movs	r0, #6
 80124b8:	f000 f834 	bl	8012524 <raise>
 80124bc:	2001      	movs	r0, #1
 80124be:	f7f3 fa40 	bl	8005942 <_exit>

080124c2 <_malloc_usable_size_r>:
 80124c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80124c6:	1f18      	subs	r0, r3, #4
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	bfbc      	itt	lt
 80124cc:	580b      	ldrlt	r3, [r1, r0]
 80124ce:	18c0      	addlt	r0, r0, r3
 80124d0:	4770      	bx	lr

080124d2 <_raise_r>:
 80124d2:	291f      	cmp	r1, #31
 80124d4:	b538      	push	{r3, r4, r5, lr}
 80124d6:	4604      	mov	r4, r0
 80124d8:	460d      	mov	r5, r1
 80124da:	d904      	bls.n	80124e6 <_raise_r+0x14>
 80124dc:	2316      	movs	r3, #22
 80124de:	6003      	str	r3, [r0, #0]
 80124e0:	f04f 30ff 	mov.w	r0, #4294967295
 80124e4:	bd38      	pop	{r3, r4, r5, pc}
 80124e6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80124e8:	b112      	cbz	r2, 80124f0 <_raise_r+0x1e>
 80124ea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80124ee:	b94b      	cbnz	r3, 8012504 <_raise_r+0x32>
 80124f0:	4620      	mov	r0, r4
 80124f2:	f000 f831 	bl	8012558 <_getpid_r>
 80124f6:	462a      	mov	r2, r5
 80124f8:	4601      	mov	r1, r0
 80124fa:	4620      	mov	r0, r4
 80124fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012500:	f000 b818 	b.w	8012534 <_kill_r>
 8012504:	2b01      	cmp	r3, #1
 8012506:	d00a      	beq.n	801251e <_raise_r+0x4c>
 8012508:	1c59      	adds	r1, r3, #1
 801250a:	d103      	bne.n	8012514 <_raise_r+0x42>
 801250c:	2316      	movs	r3, #22
 801250e:	6003      	str	r3, [r0, #0]
 8012510:	2001      	movs	r0, #1
 8012512:	e7e7      	b.n	80124e4 <_raise_r+0x12>
 8012514:	2400      	movs	r4, #0
 8012516:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801251a:	4628      	mov	r0, r5
 801251c:	4798      	blx	r3
 801251e:	2000      	movs	r0, #0
 8012520:	e7e0      	b.n	80124e4 <_raise_r+0x12>
	...

08012524 <raise>:
 8012524:	4b02      	ldr	r3, [pc, #8]	; (8012530 <raise+0xc>)
 8012526:	4601      	mov	r1, r0
 8012528:	6818      	ldr	r0, [r3, #0]
 801252a:	f7ff bfd2 	b.w	80124d2 <_raise_r>
 801252e:	bf00      	nop
 8012530:	2000002c 	.word	0x2000002c

08012534 <_kill_r>:
 8012534:	b538      	push	{r3, r4, r5, lr}
 8012536:	4d07      	ldr	r5, [pc, #28]	; (8012554 <_kill_r+0x20>)
 8012538:	2300      	movs	r3, #0
 801253a:	4604      	mov	r4, r0
 801253c:	4608      	mov	r0, r1
 801253e:	4611      	mov	r1, r2
 8012540:	602b      	str	r3, [r5, #0]
 8012542:	f7f3 f9ee 	bl	8005922 <_kill>
 8012546:	1c43      	adds	r3, r0, #1
 8012548:	d102      	bne.n	8012550 <_kill_r+0x1c>
 801254a:	682b      	ldr	r3, [r5, #0]
 801254c:	b103      	cbz	r3, 8012550 <_kill_r+0x1c>
 801254e:	6023      	str	r3, [r4, #0]
 8012550:	bd38      	pop	{r3, r4, r5, pc}
 8012552:	bf00      	nop
 8012554:	20009430 	.word	0x20009430

08012558 <_getpid_r>:
 8012558:	f7f3 b9db 	b.w	8005912 <_getpid>

0801255c <round>:
 801255c:	ec51 0b10 	vmov	r0, r1, d0
 8012560:	b570      	push	{r4, r5, r6, lr}
 8012562:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8012566:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 801256a:	2c13      	cmp	r4, #19
 801256c:	ee10 2a10 	vmov	r2, s0
 8012570:	460b      	mov	r3, r1
 8012572:	dc19      	bgt.n	80125a8 <round+0x4c>
 8012574:	2c00      	cmp	r4, #0
 8012576:	da09      	bge.n	801258c <round+0x30>
 8012578:	3401      	adds	r4, #1
 801257a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 801257e:	d103      	bne.n	8012588 <round+0x2c>
 8012580:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8012584:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012588:	2200      	movs	r2, #0
 801258a:	e028      	b.n	80125de <round+0x82>
 801258c:	4d15      	ldr	r5, [pc, #84]	; (80125e4 <round+0x88>)
 801258e:	4125      	asrs	r5, r4
 8012590:	ea01 0605 	and.w	r6, r1, r5
 8012594:	4332      	orrs	r2, r6
 8012596:	d00e      	beq.n	80125b6 <round+0x5a>
 8012598:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801259c:	fa42 f404 	asr.w	r4, r2, r4
 80125a0:	4423      	add	r3, r4
 80125a2:	ea23 0305 	bic.w	r3, r3, r5
 80125a6:	e7ef      	b.n	8012588 <round+0x2c>
 80125a8:	2c33      	cmp	r4, #51	; 0x33
 80125aa:	dd07      	ble.n	80125bc <round+0x60>
 80125ac:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80125b0:	d101      	bne.n	80125b6 <round+0x5a>
 80125b2:	f7ed fe93 	bl	80002dc <__adddf3>
 80125b6:	ec41 0b10 	vmov	d0, r0, r1
 80125ba:	bd70      	pop	{r4, r5, r6, pc}
 80125bc:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 80125c0:	f04f 35ff 	mov.w	r5, #4294967295
 80125c4:	40f5      	lsrs	r5, r6
 80125c6:	4228      	tst	r0, r5
 80125c8:	d0f5      	beq.n	80125b6 <round+0x5a>
 80125ca:	2101      	movs	r1, #1
 80125cc:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80125d0:	fa01 f404 	lsl.w	r4, r1, r4
 80125d4:	1912      	adds	r2, r2, r4
 80125d6:	bf28      	it	cs
 80125d8:	185b      	addcs	r3, r3, r1
 80125da:	ea22 0205 	bic.w	r2, r2, r5
 80125de:	4619      	mov	r1, r3
 80125e0:	4610      	mov	r0, r2
 80125e2:	e7e8      	b.n	80125b6 <round+0x5a>
 80125e4:	000fffff 	.word	0x000fffff

080125e8 <fmaxf>:
 80125e8:	b508      	push	{r3, lr}
 80125ea:	ed2d 8b02 	vpush	{d8}
 80125ee:	eeb0 8a40 	vmov.f32	s16, s0
 80125f2:	eef0 8a60 	vmov.f32	s17, s1
 80125f6:	f000 f82d 	bl	8012654 <__fpclassifyf>
 80125fa:	b148      	cbz	r0, 8012610 <fmaxf+0x28>
 80125fc:	eeb0 0a68 	vmov.f32	s0, s17
 8012600:	f000 f828 	bl	8012654 <__fpclassifyf>
 8012604:	b130      	cbz	r0, 8012614 <fmaxf+0x2c>
 8012606:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801260a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801260e:	dc01      	bgt.n	8012614 <fmaxf+0x2c>
 8012610:	eeb0 8a68 	vmov.f32	s16, s17
 8012614:	eeb0 0a48 	vmov.f32	s0, s16
 8012618:	ecbd 8b02 	vpop	{d8}
 801261c:	bd08      	pop	{r3, pc}

0801261e <fminf>:
 801261e:	b508      	push	{r3, lr}
 8012620:	ed2d 8b02 	vpush	{d8}
 8012624:	eeb0 8a40 	vmov.f32	s16, s0
 8012628:	eef0 8a60 	vmov.f32	s17, s1
 801262c:	f000 f812 	bl	8012654 <__fpclassifyf>
 8012630:	b148      	cbz	r0, 8012646 <fminf+0x28>
 8012632:	eeb0 0a68 	vmov.f32	s0, s17
 8012636:	f000 f80d 	bl	8012654 <__fpclassifyf>
 801263a:	b130      	cbz	r0, 801264a <fminf+0x2c>
 801263c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8012640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012644:	d401      	bmi.n	801264a <fminf+0x2c>
 8012646:	eeb0 8a68 	vmov.f32	s16, s17
 801264a:	eeb0 0a48 	vmov.f32	s0, s16
 801264e:	ecbd 8b02 	vpop	{d8}
 8012652:	bd08      	pop	{r3, pc}

08012654 <__fpclassifyf>:
 8012654:	ee10 3a10 	vmov	r3, s0
 8012658:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 801265c:	d00d      	beq.n	801267a <__fpclassifyf+0x26>
 801265e:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8012662:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8012666:	d30a      	bcc.n	801267e <__fpclassifyf+0x2a>
 8012668:	4b07      	ldr	r3, [pc, #28]	; (8012688 <__fpclassifyf+0x34>)
 801266a:	1e42      	subs	r2, r0, #1
 801266c:	429a      	cmp	r2, r3
 801266e:	d908      	bls.n	8012682 <__fpclassifyf+0x2e>
 8012670:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8012674:	4258      	negs	r0, r3
 8012676:	4158      	adcs	r0, r3
 8012678:	4770      	bx	lr
 801267a:	2002      	movs	r0, #2
 801267c:	4770      	bx	lr
 801267e:	2004      	movs	r0, #4
 8012680:	4770      	bx	lr
 8012682:	2003      	movs	r0, #3
 8012684:	4770      	bx	lr
 8012686:	bf00      	nop
 8012688:	007ffffe 	.word	0x007ffffe
 801268c:	00000000 	.word	0x00000000

08012690 <exp>:
 8012690:	b538      	push	{r3, r4, r5, lr}
 8012692:	ed2d 8b02 	vpush	{d8}
 8012696:	ec55 4b10 	vmov	r4, r5, d0
 801269a:	f000 f881 	bl	80127a0 <__ieee754_exp>
 801269e:	eeb0 8a40 	vmov.f32	s16, s0
 80126a2:	eef0 8a60 	vmov.f32	s17, s1
 80126a6:	ec45 4b10 	vmov	d0, r4, r5
 80126aa:	f000 fab0 	bl	8012c0e <finite>
 80126ae:	b168      	cbz	r0, 80126cc <exp+0x3c>
 80126b0:	a317      	add	r3, pc, #92	; (adr r3, 8012710 <exp+0x80>)
 80126b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126b6:	4620      	mov	r0, r4
 80126b8:	4629      	mov	r1, r5
 80126ba:	f7ee fa55 	bl	8000b68 <__aeabi_dcmpgt>
 80126be:	b160      	cbz	r0, 80126da <exp+0x4a>
 80126c0:	f7fb fa08 	bl	800dad4 <__errno>
 80126c4:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8012700 <exp+0x70>
 80126c8:	2322      	movs	r3, #34	; 0x22
 80126ca:	6003      	str	r3, [r0, #0]
 80126cc:	eeb0 0a48 	vmov.f32	s0, s16
 80126d0:	eef0 0a68 	vmov.f32	s1, s17
 80126d4:	ecbd 8b02 	vpop	{d8}
 80126d8:	bd38      	pop	{r3, r4, r5, pc}
 80126da:	a30f      	add	r3, pc, #60	; (adr r3, 8012718 <exp+0x88>)
 80126dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126e0:	4620      	mov	r0, r4
 80126e2:	4629      	mov	r1, r5
 80126e4:	f7ee fa22 	bl	8000b2c <__aeabi_dcmplt>
 80126e8:	2800      	cmp	r0, #0
 80126ea:	d0ef      	beq.n	80126cc <exp+0x3c>
 80126ec:	f7fb f9f2 	bl	800dad4 <__errno>
 80126f0:	2322      	movs	r3, #34	; 0x22
 80126f2:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8012708 <exp+0x78>
 80126f6:	6003      	str	r3, [r0, #0]
 80126f8:	e7e8      	b.n	80126cc <exp+0x3c>
 80126fa:	bf00      	nop
 80126fc:	f3af 8000 	nop.w
 8012700:	00000000 	.word	0x00000000
 8012704:	7ff00000 	.word	0x7ff00000
	...
 8012710:	fefa39ef 	.word	0xfefa39ef
 8012714:	40862e42 	.word	0x40862e42
 8012718:	d52d3051 	.word	0xd52d3051
 801271c:	c0874910 	.word	0xc0874910

08012720 <fmodf>:
 8012720:	b508      	push	{r3, lr}
 8012722:	ed2d 8b02 	vpush	{d8}
 8012726:	eef0 8a40 	vmov.f32	s17, s0
 801272a:	eeb0 8a60 	vmov.f32	s16, s1
 801272e:	f000 f9b9 	bl	8012aa4 <__ieee754_fmodf>
 8012732:	eef4 8a48 	vcmp.f32	s17, s16
 8012736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801273a:	d60c      	bvs.n	8012756 <fmodf+0x36>
 801273c:	eddf 8a07 	vldr	s17, [pc, #28]	; 801275c <fmodf+0x3c>
 8012740:	eeb4 8a68 	vcmp.f32	s16, s17
 8012744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012748:	d105      	bne.n	8012756 <fmodf+0x36>
 801274a:	f7fb f9c3 	bl	800dad4 <__errno>
 801274e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8012752:	2321      	movs	r3, #33	; 0x21
 8012754:	6003      	str	r3, [r0, #0]
 8012756:	ecbd 8b02 	vpop	{d8}
 801275a:	bd08      	pop	{r3, pc}
 801275c:	00000000 	.word	0x00000000

08012760 <sqrtf>:
 8012760:	b508      	push	{r3, lr}
 8012762:	ed2d 8b02 	vpush	{d8}
 8012766:	eeb0 8a40 	vmov.f32	s16, s0
 801276a:	f000 fa1d 	bl	8012ba8 <__ieee754_sqrtf>
 801276e:	eeb4 8a48 	vcmp.f32	s16, s16
 8012772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012776:	d60c      	bvs.n	8012792 <sqrtf+0x32>
 8012778:	eddf 8a07 	vldr	s17, [pc, #28]	; 8012798 <sqrtf+0x38>
 801277c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8012780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012784:	d505      	bpl.n	8012792 <sqrtf+0x32>
 8012786:	f7fb f9a5 	bl	800dad4 <__errno>
 801278a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801278e:	2321      	movs	r3, #33	; 0x21
 8012790:	6003      	str	r3, [r0, #0]
 8012792:	ecbd 8b02 	vpop	{d8}
 8012796:	bd08      	pop	{r3, pc}
	...

080127a0 <__ieee754_exp>:
 80127a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80127a4:	ec55 4b10 	vmov	r4, r5, d0
 80127a8:	49b5      	ldr	r1, [pc, #724]	; (8012a80 <__ieee754_exp+0x2e0>)
 80127aa:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80127ae:	428b      	cmp	r3, r1
 80127b0:	ed2d 8b04 	vpush	{d8-d9}
 80127b4:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80127b8:	d93d      	bls.n	8012836 <__ieee754_exp+0x96>
 80127ba:	49b2      	ldr	r1, [pc, #712]	; (8012a84 <__ieee754_exp+0x2e4>)
 80127bc:	428b      	cmp	r3, r1
 80127be:	d918      	bls.n	80127f2 <__ieee754_exp+0x52>
 80127c0:	ee10 3a10 	vmov	r3, s0
 80127c4:	f3c5 0213 	ubfx	r2, r5, #0, #20
 80127c8:	4313      	orrs	r3, r2
 80127ca:	d009      	beq.n	80127e0 <__ieee754_exp+0x40>
 80127cc:	ee10 2a10 	vmov	r2, s0
 80127d0:	462b      	mov	r3, r5
 80127d2:	4620      	mov	r0, r4
 80127d4:	4629      	mov	r1, r5
 80127d6:	f7ed fd81 	bl	80002dc <__adddf3>
 80127da:	4604      	mov	r4, r0
 80127dc:	460d      	mov	r5, r1
 80127de:	e002      	b.n	80127e6 <__ieee754_exp+0x46>
 80127e0:	b10e      	cbz	r6, 80127e6 <__ieee754_exp+0x46>
 80127e2:	2400      	movs	r4, #0
 80127e4:	2500      	movs	r5, #0
 80127e6:	ecbd 8b04 	vpop	{d8-d9}
 80127ea:	ec45 4b10 	vmov	d0, r4, r5
 80127ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127f2:	a38d      	add	r3, pc, #564	; (adr r3, 8012a28 <__ieee754_exp+0x288>)
 80127f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127f8:	ee10 0a10 	vmov	r0, s0
 80127fc:	4629      	mov	r1, r5
 80127fe:	f7ee f9b3 	bl	8000b68 <__aeabi_dcmpgt>
 8012802:	4607      	mov	r7, r0
 8012804:	b130      	cbz	r0, 8012814 <__ieee754_exp+0x74>
 8012806:	ecbd 8b04 	vpop	{d8-d9}
 801280a:	2000      	movs	r0, #0
 801280c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012810:	f000 b9f4 	b.w	8012bfc <__math_oflow>
 8012814:	a386      	add	r3, pc, #536	; (adr r3, 8012a30 <__ieee754_exp+0x290>)
 8012816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801281a:	4620      	mov	r0, r4
 801281c:	4629      	mov	r1, r5
 801281e:	f7ee f985 	bl	8000b2c <__aeabi_dcmplt>
 8012822:	2800      	cmp	r0, #0
 8012824:	f000 808b 	beq.w	801293e <__ieee754_exp+0x19e>
 8012828:	ecbd 8b04 	vpop	{d8-d9}
 801282c:	4638      	mov	r0, r7
 801282e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012832:	f000 b9da 	b.w	8012bea <__math_uflow>
 8012836:	4a94      	ldr	r2, [pc, #592]	; (8012a88 <__ieee754_exp+0x2e8>)
 8012838:	4293      	cmp	r3, r2
 801283a:	f240 80ac 	bls.w	8012996 <__ieee754_exp+0x1f6>
 801283e:	4a93      	ldr	r2, [pc, #588]	; (8012a8c <__ieee754_exp+0x2ec>)
 8012840:	4293      	cmp	r3, r2
 8012842:	d87c      	bhi.n	801293e <__ieee754_exp+0x19e>
 8012844:	4b92      	ldr	r3, [pc, #584]	; (8012a90 <__ieee754_exp+0x2f0>)
 8012846:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801284a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801284e:	ee10 0a10 	vmov	r0, s0
 8012852:	4629      	mov	r1, r5
 8012854:	f7ed fd40 	bl	80002d8 <__aeabi_dsub>
 8012858:	4b8e      	ldr	r3, [pc, #568]	; (8012a94 <__ieee754_exp+0x2f4>)
 801285a:	00f7      	lsls	r7, r6, #3
 801285c:	443b      	add	r3, r7
 801285e:	ed93 7b00 	vldr	d7, [r3]
 8012862:	f1c6 0a01 	rsb	sl, r6, #1
 8012866:	4680      	mov	r8, r0
 8012868:	4689      	mov	r9, r1
 801286a:	ebaa 0a06 	sub.w	sl, sl, r6
 801286e:	eeb0 8a47 	vmov.f32	s16, s14
 8012872:	eef0 8a67 	vmov.f32	s17, s15
 8012876:	ec53 2b18 	vmov	r2, r3, d8
 801287a:	4640      	mov	r0, r8
 801287c:	4649      	mov	r1, r9
 801287e:	f7ed fd2b 	bl	80002d8 <__aeabi_dsub>
 8012882:	4604      	mov	r4, r0
 8012884:	460d      	mov	r5, r1
 8012886:	4622      	mov	r2, r4
 8012888:	462b      	mov	r3, r5
 801288a:	4620      	mov	r0, r4
 801288c:	4629      	mov	r1, r5
 801288e:	f7ed fedb 	bl	8000648 <__aeabi_dmul>
 8012892:	a369      	add	r3, pc, #420	; (adr r3, 8012a38 <__ieee754_exp+0x298>)
 8012894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012898:	4606      	mov	r6, r0
 801289a:	460f      	mov	r7, r1
 801289c:	f7ed fed4 	bl	8000648 <__aeabi_dmul>
 80128a0:	a367      	add	r3, pc, #412	; (adr r3, 8012a40 <__ieee754_exp+0x2a0>)
 80128a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128a6:	f7ed fd17 	bl	80002d8 <__aeabi_dsub>
 80128aa:	4632      	mov	r2, r6
 80128ac:	463b      	mov	r3, r7
 80128ae:	f7ed fecb 	bl	8000648 <__aeabi_dmul>
 80128b2:	a365      	add	r3, pc, #404	; (adr r3, 8012a48 <__ieee754_exp+0x2a8>)
 80128b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128b8:	f7ed fd10 	bl	80002dc <__adddf3>
 80128bc:	4632      	mov	r2, r6
 80128be:	463b      	mov	r3, r7
 80128c0:	f7ed fec2 	bl	8000648 <__aeabi_dmul>
 80128c4:	a362      	add	r3, pc, #392	; (adr r3, 8012a50 <__ieee754_exp+0x2b0>)
 80128c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ca:	f7ed fd05 	bl	80002d8 <__aeabi_dsub>
 80128ce:	4632      	mov	r2, r6
 80128d0:	463b      	mov	r3, r7
 80128d2:	f7ed feb9 	bl	8000648 <__aeabi_dmul>
 80128d6:	a360      	add	r3, pc, #384	; (adr r3, 8012a58 <__ieee754_exp+0x2b8>)
 80128d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128dc:	f7ed fcfe 	bl	80002dc <__adddf3>
 80128e0:	4632      	mov	r2, r6
 80128e2:	463b      	mov	r3, r7
 80128e4:	f7ed feb0 	bl	8000648 <__aeabi_dmul>
 80128e8:	4602      	mov	r2, r0
 80128ea:	460b      	mov	r3, r1
 80128ec:	4620      	mov	r0, r4
 80128ee:	4629      	mov	r1, r5
 80128f0:	f7ed fcf2 	bl	80002d8 <__aeabi_dsub>
 80128f4:	4602      	mov	r2, r0
 80128f6:	460b      	mov	r3, r1
 80128f8:	4606      	mov	r6, r0
 80128fa:	460f      	mov	r7, r1
 80128fc:	4620      	mov	r0, r4
 80128fe:	4629      	mov	r1, r5
 8012900:	f7ed fea2 	bl	8000648 <__aeabi_dmul>
 8012904:	ec41 0b19 	vmov	d9, r0, r1
 8012908:	f1ba 0f00 	cmp.w	sl, #0
 801290c:	d15d      	bne.n	80129ca <__ieee754_exp+0x22a>
 801290e:	2200      	movs	r2, #0
 8012910:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012914:	4630      	mov	r0, r6
 8012916:	4639      	mov	r1, r7
 8012918:	f7ed fcde 	bl	80002d8 <__aeabi_dsub>
 801291c:	4602      	mov	r2, r0
 801291e:	460b      	mov	r3, r1
 8012920:	ec51 0b19 	vmov	r0, r1, d9
 8012924:	f7ed ffba 	bl	800089c <__aeabi_ddiv>
 8012928:	4622      	mov	r2, r4
 801292a:	462b      	mov	r3, r5
 801292c:	f7ed fcd4 	bl	80002d8 <__aeabi_dsub>
 8012930:	4602      	mov	r2, r0
 8012932:	460b      	mov	r3, r1
 8012934:	2000      	movs	r0, #0
 8012936:	4958      	ldr	r1, [pc, #352]	; (8012a98 <__ieee754_exp+0x2f8>)
 8012938:	f7ed fcce 	bl	80002d8 <__aeabi_dsub>
 801293c:	e74d      	b.n	80127da <__ieee754_exp+0x3a>
 801293e:	4857      	ldr	r0, [pc, #348]	; (8012a9c <__ieee754_exp+0x2fc>)
 8012940:	a347      	add	r3, pc, #284	; (adr r3, 8012a60 <__ieee754_exp+0x2c0>)
 8012942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012946:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 801294a:	4629      	mov	r1, r5
 801294c:	4620      	mov	r0, r4
 801294e:	f7ed fe7b 	bl	8000648 <__aeabi_dmul>
 8012952:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012956:	f7ed fcc1 	bl	80002dc <__adddf3>
 801295a:	f7ee f925 	bl	8000ba8 <__aeabi_d2iz>
 801295e:	4682      	mov	sl, r0
 8012960:	f7ed fe08 	bl	8000574 <__aeabi_i2d>
 8012964:	a340      	add	r3, pc, #256	; (adr r3, 8012a68 <__ieee754_exp+0x2c8>)
 8012966:	e9d3 2300 	ldrd	r2, r3, [r3]
 801296a:	4606      	mov	r6, r0
 801296c:	460f      	mov	r7, r1
 801296e:	f7ed fe6b 	bl	8000648 <__aeabi_dmul>
 8012972:	4602      	mov	r2, r0
 8012974:	460b      	mov	r3, r1
 8012976:	4620      	mov	r0, r4
 8012978:	4629      	mov	r1, r5
 801297a:	f7ed fcad 	bl	80002d8 <__aeabi_dsub>
 801297e:	a33c      	add	r3, pc, #240	; (adr r3, 8012a70 <__ieee754_exp+0x2d0>)
 8012980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012984:	4680      	mov	r8, r0
 8012986:	4689      	mov	r9, r1
 8012988:	4630      	mov	r0, r6
 801298a:	4639      	mov	r1, r7
 801298c:	f7ed fe5c 	bl	8000648 <__aeabi_dmul>
 8012990:	ec41 0b18 	vmov	d8, r0, r1
 8012994:	e76f      	b.n	8012876 <__ieee754_exp+0xd6>
 8012996:	4a42      	ldr	r2, [pc, #264]	; (8012aa0 <__ieee754_exp+0x300>)
 8012998:	4293      	cmp	r3, r2
 801299a:	d811      	bhi.n	80129c0 <__ieee754_exp+0x220>
 801299c:	a336      	add	r3, pc, #216	; (adr r3, 8012a78 <__ieee754_exp+0x2d8>)
 801299e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129a2:	ee10 0a10 	vmov	r0, s0
 80129a6:	4629      	mov	r1, r5
 80129a8:	f7ed fc98 	bl	80002dc <__adddf3>
 80129ac:	4b3a      	ldr	r3, [pc, #232]	; (8012a98 <__ieee754_exp+0x2f8>)
 80129ae:	2200      	movs	r2, #0
 80129b0:	f7ee f8da 	bl	8000b68 <__aeabi_dcmpgt>
 80129b4:	b138      	cbz	r0, 80129c6 <__ieee754_exp+0x226>
 80129b6:	4b38      	ldr	r3, [pc, #224]	; (8012a98 <__ieee754_exp+0x2f8>)
 80129b8:	2200      	movs	r2, #0
 80129ba:	4620      	mov	r0, r4
 80129bc:	4629      	mov	r1, r5
 80129be:	e70a      	b.n	80127d6 <__ieee754_exp+0x36>
 80129c0:	f04f 0a00 	mov.w	sl, #0
 80129c4:	e75f      	b.n	8012886 <__ieee754_exp+0xe6>
 80129c6:	4682      	mov	sl, r0
 80129c8:	e75d      	b.n	8012886 <__ieee754_exp+0xe6>
 80129ca:	4632      	mov	r2, r6
 80129cc:	463b      	mov	r3, r7
 80129ce:	2000      	movs	r0, #0
 80129d0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80129d4:	f7ed fc80 	bl	80002d8 <__aeabi_dsub>
 80129d8:	4602      	mov	r2, r0
 80129da:	460b      	mov	r3, r1
 80129dc:	ec51 0b19 	vmov	r0, r1, d9
 80129e0:	f7ed ff5c 	bl	800089c <__aeabi_ddiv>
 80129e4:	4602      	mov	r2, r0
 80129e6:	460b      	mov	r3, r1
 80129e8:	ec51 0b18 	vmov	r0, r1, d8
 80129ec:	f7ed fc74 	bl	80002d8 <__aeabi_dsub>
 80129f0:	4642      	mov	r2, r8
 80129f2:	464b      	mov	r3, r9
 80129f4:	f7ed fc70 	bl	80002d8 <__aeabi_dsub>
 80129f8:	4602      	mov	r2, r0
 80129fa:	460b      	mov	r3, r1
 80129fc:	2000      	movs	r0, #0
 80129fe:	4926      	ldr	r1, [pc, #152]	; (8012a98 <__ieee754_exp+0x2f8>)
 8012a00:	f7ed fc6a 	bl	80002d8 <__aeabi_dsub>
 8012a04:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8012a08:	4592      	cmp	sl, r2
 8012a0a:	db02      	blt.n	8012a12 <__ieee754_exp+0x272>
 8012a0c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8012a10:	e6e3      	b.n	80127da <__ieee754_exp+0x3a>
 8012a12:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8012a16:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8012a1a:	2200      	movs	r2, #0
 8012a1c:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8012a20:	f7ed fe12 	bl	8000648 <__aeabi_dmul>
 8012a24:	e6d9      	b.n	80127da <__ieee754_exp+0x3a>
 8012a26:	bf00      	nop
 8012a28:	fefa39ef 	.word	0xfefa39ef
 8012a2c:	40862e42 	.word	0x40862e42
 8012a30:	d52d3051 	.word	0xd52d3051
 8012a34:	c0874910 	.word	0xc0874910
 8012a38:	72bea4d0 	.word	0x72bea4d0
 8012a3c:	3e663769 	.word	0x3e663769
 8012a40:	c5d26bf1 	.word	0xc5d26bf1
 8012a44:	3ebbbd41 	.word	0x3ebbbd41
 8012a48:	af25de2c 	.word	0xaf25de2c
 8012a4c:	3f11566a 	.word	0x3f11566a
 8012a50:	16bebd93 	.word	0x16bebd93
 8012a54:	3f66c16c 	.word	0x3f66c16c
 8012a58:	5555553e 	.word	0x5555553e
 8012a5c:	3fc55555 	.word	0x3fc55555
 8012a60:	652b82fe 	.word	0x652b82fe
 8012a64:	3ff71547 	.word	0x3ff71547
 8012a68:	fee00000 	.word	0xfee00000
 8012a6c:	3fe62e42 	.word	0x3fe62e42
 8012a70:	35793c76 	.word	0x35793c76
 8012a74:	3dea39ef 	.word	0x3dea39ef
 8012a78:	8800759c 	.word	0x8800759c
 8012a7c:	7e37e43c 	.word	0x7e37e43c
 8012a80:	40862e41 	.word	0x40862e41
 8012a84:	7fefffff 	.word	0x7fefffff
 8012a88:	3fd62e42 	.word	0x3fd62e42
 8012a8c:	3ff0a2b1 	.word	0x3ff0a2b1
 8012a90:	080141d8 	.word	0x080141d8
 8012a94:	080141e8 	.word	0x080141e8
 8012a98:	3ff00000 	.word	0x3ff00000
 8012a9c:	080141c8 	.word	0x080141c8
 8012aa0:	3defffff 	.word	0x3defffff

08012aa4 <__ieee754_fmodf>:
 8012aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012aa6:	ee10 5a90 	vmov	r5, s1
 8012aaa:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 8012aae:	d009      	beq.n	8012ac4 <__ieee754_fmodf+0x20>
 8012ab0:	ee10 2a10 	vmov	r2, s0
 8012ab4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8012ab8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012abc:	da02      	bge.n	8012ac4 <__ieee754_fmodf+0x20>
 8012abe:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8012ac2:	dd04      	ble.n	8012ace <__ieee754_fmodf+0x2a>
 8012ac4:	ee60 0a20 	vmul.f32	s1, s0, s1
 8012ac8:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8012acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012ace:	42a3      	cmp	r3, r4
 8012ad0:	dbfc      	blt.n	8012acc <__ieee754_fmodf+0x28>
 8012ad2:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 8012ad6:	d105      	bne.n	8012ae4 <__ieee754_fmodf+0x40>
 8012ad8:	4b32      	ldr	r3, [pc, #200]	; (8012ba4 <__ieee754_fmodf+0x100>)
 8012ada:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 8012ade:	ed93 0a00 	vldr	s0, [r3]
 8012ae2:	e7f3      	b.n	8012acc <__ieee754_fmodf+0x28>
 8012ae4:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8012ae8:	d13f      	bne.n	8012b6a <__ieee754_fmodf+0xc6>
 8012aea:	0219      	lsls	r1, r3, #8
 8012aec:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8012af0:	2900      	cmp	r1, #0
 8012af2:	dc37      	bgt.n	8012b64 <__ieee754_fmodf+0xc0>
 8012af4:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8012af8:	d13d      	bne.n	8012b76 <__ieee754_fmodf+0xd2>
 8012afa:	0227      	lsls	r7, r4, #8
 8012afc:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8012b00:	2f00      	cmp	r7, #0
 8012b02:	da35      	bge.n	8012b70 <__ieee754_fmodf+0xcc>
 8012b04:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8012b08:	bfbb      	ittet	lt
 8012b0a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8012b0e:	1a12      	sublt	r2, r2, r0
 8012b10:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8012b14:	4093      	lsllt	r3, r2
 8012b16:	bfa8      	it	ge
 8012b18:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8012b1c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8012b20:	bfb5      	itete	lt
 8012b22:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8012b26:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 8012b2a:	1a52      	sublt	r2, r2, r1
 8012b2c:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8012b30:	bfb8      	it	lt
 8012b32:	4094      	lsllt	r4, r2
 8012b34:	1a40      	subs	r0, r0, r1
 8012b36:	1b1a      	subs	r2, r3, r4
 8012b38:	bb00      	cbnz	r0, 8012b7c <__ieee754_fmodf+0xd8>
 8012b3a:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 8012b3e:	bf38      	it	cc
 8012b40:	4613      	movcc	r3, r2
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d0c8      	beq.n	8012ad8 <__ieee754_fmodf+0x34>
 8012b46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8012b4a:	db1f      	blt.n	8012b8c <__ieee754_fmodf+0xe8>
 8012b4c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8012b50:	db1f      	blt.n	8012b92 <__ieee754_fmodf+0xee>
 8012b52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8012b56:	317f      	adds	r1, #127	; 0x7f
 8012b58:	4333      	orrs	r3, r6
 8012b5a:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8012b5e:	ee00 3a10 	vmov	s0, r3
 8012b62:	e7b3      	b.n	8012acc <__ieee754_fmodf+0x28>
 8012b64:	3801      	subs	r0, #1
 8012b66:	0049      	lsls	r1, r1, #1
 8012b68:	e7c2      	b.n	8012af0 <__ieee754_fmodf+0x4c>
 8012b6a:	15d8      	asrs	r0, r3, #23
 8012b6c:	387f      	subs	r0, #127	; 0x7f
 8012b6e:	e7c1      	b.n	8012af4 <__ieee754_fmodf+0x50>
 8012b70:	3901      	subs	r1, #1
 8012b72:	007f      	lsls	r7, r7, #1
 8012b74:	e7c4      	b.n	8012b00 <__ieee754_fmodf+0x5c>
 8012b76:	15e1      	asrs	r1, r4, #23
 8012b78:	397f      	subs	r1, #127	; 0x7f
 8012b7a:	e7c3      	b.n	8012b04 <__ieee754_fmodf+0x60>
 8012b7c:	2a00      	cmp	r2, #0
 8012b7e:	da02      	bge.n	8012b86 <__ieee754_fmodf+0xe2>
 8012b80:	005b      	lsls	r3, r3, #1
 8012b82:	3801      	subs	r0, #1
 8012b84:	e7d7      	b.n	8012b36 <__ieee754_fmodf+0x92>
 8012b86:	d0a7      	beq.n	8012ad8 <__ieee754_fmodf+0x34>
 8012b88:	0053      	lsls	r3, r2, #1
 8012b8a:	e7fa      	b.n	8012b82 <__ieee754_fmodf+0xde>
 8012b8c:	005b      	lsls	r3, r3, #1
 8012b8e:	3901      	subs	r1, #1
 8012b90:	e7d9      	b.n	8012b46 <__ieee754_fmodf+0xa2>
 8012b92:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 8012b96:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8012b9a:	3182      	adds	r1, #130	; 0x82
 8012b9c:	410b      	asrs	r3, r1
 8012b9e:	4333      	orrs	r3, r6
 8012ba0:	e7dd      	b.n	8012b5e <__ieee754_fmodf+0xba>
 8012ba2:	bf00      	nop
 8012ba4:	080141f8 	.word	0x080141f8

08012ba8 <__ieee754_sqrtf>:
 8012ba8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8012bac:	4770      	bx	lr

08012bae <with_errno>:
 8012bae:	b570      	push	{r4, r5, r6, lr}
 8012bb0:	4604      	mov	r4, r0
 8012bb2:	460d      	mov	r5, r1
 8012bb4:	4616      	mov	r6, r2
 8012bb6:	f7fa ff8d 	bl	800dad4 <__errno>
 8012bba:	4629      	mov	r1, r5
 8012bbc:	6006      	str	r6, [r0, #0]
 8012bbe:	4620      	mov	r0, r4
 8012bc0:	bd70      	pop	{r4, r5, r6, pc}

08012bc2 <xflow>:
 8012bc2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012bc4:	4614      	mov	r4, r2
 8012bc6:	461d      	mov	r5, r3
 8012bc8:	b108      	cbz	r0, 8012bce <xflow+0xc>
 8012bca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012bce:	e9cd 2300 	strd	r2, r3, [sp]
 8012bd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012bd6:	4620      	mov	r0, r4
 8012bd8:	4629      	mov	r1, r5
 8012bda:	f7ed fd35 	bl	8000648 <__aeabi_dmul>
 8012bde:	2222      	movs	r2, #34	; 0x22
 8012be0:	b003      	add	sp, #12
 8012be2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012be6:	f7ff bfe2 	b.w	8012bae <with_errno>

08012bea <__math_uflow>:
 8012bea:	b508      	push	{r3, lr}
 8012bec:	2200      	movs	r2, #0
 8012bee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8012bf2:	f7ff ffe6 	bl	8012bc2 <xflow>
 8012bf6:	ec41 0b10 	vmov	d0, r0, r1
 8012bfa:	bd08      	pop	{r3, pc}

08012bfc <__math_oflow>:
 8012bfc:	b508      	push	{r3, lr}
 8012bfe:	2200      	movs	r2, #0
 8012c00:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8012c04:	f7ff ffdd 	bl	8012bc2 <xflow>
 8012c08:	ec41 0b10 	vmov	d0, r0, r1
 8012c0c:	bd08      	pop	{r3, pc}

08012c0e <finite>:
 8012c0e:	b082      	sub	sp, #8
 8012c10:	ed8d 0b00 	vstr	d0, [sp]
 8012c14:	9801      	ldr	r0, [sp, #4]
 8012c16:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8012c1a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8012c1e:	0fc0      	lsrs	r0, r0, #31
 8012c20:	b002      	add	sp, #8
 8012c22:	4770      	bx	lr

08012c24 <_init>:
 8012c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c26:	bf00      	nop
 8012c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c2a:	bc08      	pop	{r3}
 8012c2c:	469e      	mov	lr, r3
 8012c2e:	4770      	bx	lr

08012c30 <_fini>:
 8012c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c32:	bf00      	nop
 8012c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c36:	bc08      	pop	{r3}
 8012c38:	469e      	mov	lr, r3
 8012c3a:	4770      	bx	lr
