乘法器说明文档

**乘法器模块为mul_self.v文件**

# 1.端口描述

| 序号 | 接口名       | 宽度(bit) | 输入\输出 | 作用             |
| ---- | ------------ | --------- | --------- | ---------------- |
| 1    | rst          | 1         | 输入      | 复位信号         |
| 2    | clk          | 1         | 输入      | 时钟信号         |
| 3    | annul_i      | 1         | 输入      | 是否取消乘法运算 |
| 4    | opdata1_i    | 32        | 输入      | 乘数1            |
| 5    | opdata2_i    | 32        | 输入      | 乘数2            |
| 6    | signed_mul_i | 1         | 输入      | 是否为有符号乘法 |
| 7    | start_i      | 1         | 输入      | 是否开始乘法运算 |
| 8    | ready_o      | 1         | 输出      | 乘法运算是否结束 |
| 9    | result_o     | 64        | 输出      | 乘法运算结果     |

# 2.需要声明的变量

| 序号 | 变量             | 类型 | 长度 | 作用             |
| ---- | ---------------- | ---- | ---- | ---------------- |
| 1    | mul_result       | wire | 64   | 乘法结果         |
| 2    | inst_mult        | wire | 1    | 有符号乘         |
| 3    | inst_multu       | wire | 1    | 无符号乘         |
| 4    | mul_ready_i      | wire | 1    | 乘法运算结束     |
| 5    | stallreq_for_mul | reg  | 1    | 乘法暂停信号     |
| 6    | mul_opdata1_o    | reg  | 32   | 乘数1            |
| 7    | mul_opdata2_o    | reg  | 32   | 乘数2            |
| 8    | mul_start_o      | reg  | 1    | 乘法是否开始     |
| 9    | signed_mul_o     | reg  | 1    | 是否为有符号乘法 |

# 3.调用方法

### 3.1调用乘法器模块

```verilog
mul_self u_mul_self(
	        .rst          (rst              ),
	        .clk          (clk              ),
	        .signed_mul_i (signed_mul_o     ),
	        .opdata1_i    (mul_opdata1_o    ),
	        .opdata2_i    (mul_opdata2_o    ),
	        .start_i      (mul_start_o      ),
	        .annul_i      (1'b0             ),
	        .result_o     (mul_result       ), 
	        .ready_o      (mul_ready_i      )
);
```

### 3.2请在同一文件中加上如下组合逻辑代码

**添加宏定义**

```verilog
`define MulFree 2'b00
`define MulByZero 2'b01
`define MulOn 2'b10
`define MulEnd 2'b11
`define MulResultReady 1'b1
`define MulResultNotReady 1'b0
`define MulStart 1'b1
`define MulStop 1'b0
```

**填加组合逻辑代码**

```verilog
always @ (*) begin
        if (rst) begin
            stallreq_for_mul = `NoStop;
            mul_opdata1_o = `ZeroWord;
            mul_opdata2_o = `ZeroWord;
            mul_start_o = `MulStop;
            signed_mul_o = 1'b0;
        end
        else begin
            stallreq_for_mul = `NoStop;
            mul_opdata1_o = `ZeroWord;
            mul_opdata2_o = `ZeroWord;
            mul_start_o = `MulStop;
            signed_mul_o = 1'b0;
            case ({inst_mult,inst_multu})
                2'b10:begin
                    if (mul_ready_i == `MulResultNotReady) begin
                        mul_opdata1_o = alu_src1;
                        mul_opdata2_o = alu_src2;
                        mul_start_o = `MulStart;
                        signed_mul_o = 1'b1;
                        stallreq_for_mul = `Stop;
                    end
                    else if (mul_ready_i == `MulResultReady) begin
                        mul_opdata1_o = alu_src1;
                        mul_opdata2_o = alu_src2;
                        mul_start_o = `MulStop;
                        signed_mul_o = 1'b1;
                        stallreq_for_mul = `NoStop;
                    end
                    else begin
                        mul_opdata1_o = `ZeroWord;
                        mul_opdata2_o = `ZeroWord;
                        mul_start_o = `MulStop;
                        signed_mul_o = 1'b0;
                        stallreq_for_mul = `NoStop;
                    end
                end
                2'b01:begin
                    if (mul_ready_i == `MulResultNotReady) begin
                        mul_opdata1_o = alu_src1;
                        mul_opdata2_o = alu_src2;
                        mul_start_o = `MulStart;
                        signed_mul_o = 1'b0;
                        stallreq_for_mul = `Stop;
                    end
                    else if (mul_ready_i == `MulResultReady) begin
                        mul_opdata1_o = alu_src1;
                        mul_opdata2_o = alu_src2;
                        mul_start_o = `MulStop;
                        signed_mul_o = 1'b0;
                        stallreq_for_mul = `NoStop;
                    end
                    else begin
                        mul_opdata1_o = `ZeroWord;
                        mul_opdata2_o = `ZeroWord;
                        mul_start_o = `MulStop;
                        signed_mul_o = 1'b0;
                        stallreq_for_mul = `NoStop;
                    end
                end
                default:begin
                end
            endcase
        end
    end
```

