<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="6">
  <kernel name="placeholder" language="ip" vlnv="xilinx.com:kernel:placeholder:1.0" attributes="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" interrupt="false" hwControlProtocol="ap_ctrl_none">
    <ports>
      <port name="S_AXILITE"    mode="slave" range="0x2000" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="S_AXIS" mode="write_only" dataWidth="512" portType="stream"/>
      <port name="M_AXIS" mode="read_only"  dataWidth="512" portType="stream"/>
    </ports>
    <args>
      <!-- Debug Signals -->
      <arg name="led_status"                        addressQualifier="0" id="0"  port="S_AXILITE" size="0x4" offset="0x0080" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <!-- CMAC Register Map-->
      <arg name="gt_reset_reg"                      addressQualifier="0" id="1"  port="S_AXILITE" size="0x4" offset="0x1000" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="reset_reg"                         addressQualifier="0" id="2"  port="S_AXILITE" size="0x4" offset="0x1004" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="mode"                              addressQualifier="0" id="3"  port="S_AXILITE" size="0x4" offset="0x1008" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="conf_tx"                           addressQualifier="0" id="4"  port="S_AXILITE" size="0x4" offset="0x100C" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="conf_rx"                           addressQualifier="0" id="5"  port="S_AXILITE" size="0x4" offset="0x1014" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="core_mode"                         addressQualifier="0" id="6"  port="S_AXILITE" size="0x4" offset="0x1020" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="version"                           addressQualifier="0" id="7"  port="S_AXILITE" size="0x4" offset="0x1024" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="gt_loopback"                       addressQualifier="0" id="8"  port="S_AXILITE" size="0x4" offset="0x1090" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="stat_tx_status"                    addressQualifier="0" id="9"  port="S_AXILITE" size="0x4" offset="0x1200" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="stat_rx_status"                    addressQualifier="0" id="10" port="S_AXILITE" size="0x4" offset="0x1204" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="stat_status"                       addressQualifier="0" id="11" port="S_AXILITE" size="0x4" offset="0x1208" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="stat_rx_block_lock"                addressQualifier="0" id="12" port="S_AXILITE" size="0x4" offset="0x120C" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="stat_rx_lane_sync"                 addressQualifier="0" id="13" port="S_AXILITE" size="0x4" offset="0x1210" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="stat_rx_lane_sync_err"             addressQualifier="0" id="14" port="S_AXILITE" size="0x4" offset="0x1214" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="stat_an_link_ctl"                  addressQualifier="0" id="15" port="S_AXILITE" size="0x4" offset="0x1260" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="stat_lt_status"                    addressQualifier="0" id="16" port="S_AXILITE" size="0x4" offset="0x1264" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      
      <arg name="stat_pm_tick"                      addressQualifier="0" id="17" port="S_AXILITE" size="0x4" offset="0x12B0" type="uint" hostOffset="0x00" hostSize="0x4"/> 
      <arg name="stat_cycle_count"                  addressQualifier="0" id="18" port="S_AXILITE" size="0x8" offset="0x12B8" type="uint" hostOffset="0x00" hostSize="0x8"/> 
        <!-- Tx Stats-->
      <arg name="stat_tx_total_packets"             addressQualifier="0" id="19" port="S_AXILITE" size="0x8" offset="0x1500" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_good_packets"        addressQualifier="0" id="20" port="S_AXILITE" size="0x8" offset="0x1508" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_bytes"               addressQualifier="0" id="21" port="S_AXILITE" size="0x8" offset="0x1510" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_good_bytes"          addressQualifier="0" id="22" port="S_AXILITE" size="0x8" offset="0x1518" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_64B"         addressQualifier="0" id="23" port="S_AXILITE" size="0x8" offset="0x1520" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_65_127B"     addressQualifier="0" id="24" port="S_AXILITE" size="0x8" offset="0x1528" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_128_255B"    addressQualifier="0" id="25" port="S_AXILITE" size="0x8" offset="0x1530" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_256_511B"    addressQualifier="0" id="26" port="S_AXILITE" size="0x8" offset="0x1538" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_512_1023B"   addressQualifier="0" id="27" port="S_AXILITE" size="0x8" offset="0x1540" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_1024_1518B"  addressQualifier="0" id="28" port="S_AXILITE" size="0x8" offset="0x1548" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_1519_1522B"  addressQualifier="0" id="29" port="S_AXILITE" size="0x8" offset="0x1550" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_1523_1548B"  addressQualifier="0" id="30" port="S_AXILITE" size="0x8" offset="0x1558" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_1549_2047B"  addressQualifier="0" id="31" port="S_AXILITE" size="0x8" offset="0x1560" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_2048_4095B"  addressQualifier="0" id="32" port="S_AXILITE" size="0x8" offset="0x1568" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_4096_8191B"  addressQualifier="0" id="33" port="S_AXILITE" size="0x8" offset="0x1570" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_8192_9215B"  addressQualifier="0" id="34" port="S_AXILITE" size="0x8" offset="0x1578" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_large"       addressQualifier="0" id="35" port="S_AXILITE" size="0x8" offset="0x1580" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_packets_small"       addressQualifier="0" id="36" port="S_AXILITE" size="0x8" offset="0x1588" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_total_bad_fcs"             addressQualifier="0" id="37" port="S_AXILITE" size="0x8" offset="0x15B8" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_pause"                     addressQualifier="0" id="38" port="S_AXILITE" size="0x8" offset="0x15F0" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_tx_user_pause"                addressQualifier="0" id="39" port="S_AXILITE" size="0x8" offset="0x15F8" type="uint" hostOffset="0x00" hostSize="0x8"/> 
        <!-- Rx Stats-->
      <arg name="stat_rx_total_packets"             addressQualifier="0" id="40" port="S_AXILITE" size="0x8" offset="0x1608" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_good_packets"        addressQualifier="0" id="41" port="S_AXILITE" size="0x8" offset="0x1610" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_bytes"               addressQualifier="0" id="42" port="S_AXILITE" size="0x8" offset="0x1618" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_good_bytes"          addressQualifier="0" id="43" port="S_AXILITE" size="0x8" offset="0x1620" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_64B"         addressQualifier="0" id="44" port="S_AXILITE" size="0x8" offset="0x1628" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_65_127B"     addressQualifier="0" id="45" port="S_AXILITE" size="0x8" offset="0x1630" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_128_255B"    addressQualifier="0" id="46" port="S_AXILITE" size="0x8" offset="0x1638" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_256_511B"    addressQualifier="0" id="47" port="S_AXILITE" size="0x8" offset="0x1640" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_512_1023B"   addressQualifier="0" id="48" port="S_AXILITE" size="0x8" offset="0x1648" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_1024_1518B"  addressQualifier="0" id="49" port="S_AXILITE" size="0x8" offset="0x1650" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_1519_1522B"  addressQualifier="0" id="50" port="S_AXILITE" size="0x8" offset="0x1658" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_1523_1548B"  addressQualifier="0" id="51" port="S_AXILITE" size="0x8" offset="0x1660" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_1549_2047B"  addressQualifier="0" id="52" port="S_AXILITE" size="0x8" offset="0x1668" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_2048_4095B"  addressQualifier="0" id="53" port="S_AXILITE" size="0x8" offset="0x1670" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_4096_8191B"  addressQualifier="0" id="54" port="S_AXILITE" size="0x8" offset="0x1678" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_8192_9215B"  addressQualifier="0" id="55" port="S_AXILITE" size="0x8" offset="0x1680" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_large"       addressQualifier="0" id="56" port="S_AXILITE" size="0x8" offset="0x1688" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_small"       addressQualifier="0" id="57" port="S_AXILITE" size="0x8" offset="0x1690" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_undersize"   addressQualifier="0" id="58" port="S_AXILITE" size="0x8" offset="0x1698" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_fragmented"  addressQualifier="0" id="59" port="S_AXILITE" size="0x8" offset="0x16A0" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_oversize"    addressQualifier="0" id="60" port="S_AXILITE" size="0x8" offset="0x16A8" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_toolong"     addressQualifier="0" id="61" port="S_AXILITE" size="0x8" offset="0x16B0" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_packets_jabber"      addressQualifier="0" id="62" port="S_AXILITE" size="0x8" offset="0x16B8" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_total_bad_fcs"             addressQualifier="0" id="63" port="S_AXILITE" size="0x8" offset="0x16C0" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_packets_bad_fcs"           addressQualifier="0" id="64" port="S_AXILITE" size="0x8" offset="0x16C8" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_stomped_fcs"               addressQualifier="0" id="65" port="S_AXILITE" size="0x8" offset="0x16D0" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_pause"                     addressQualifier="0" id="66" port="S_AXILITE" size="0x8" offset="0x16F8" type="uint" hostOffset="0x00" hostSize="0x8"/> 
      <arg name="stat_rx_user_pause"                addressQualifier="0" id="67" port="S_AXILITE" size="0x8" offset="0x1700" type="uint" hostOffset="0x00" hostSize="0x8"/> 

      <arg name="S_AXIS" addressQualifier="4" id="0" port="S_AXIS" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x0" memSize="0" type="stream&lt;ap_axiu&lt;512,0,0,0>>&amp;" />
      <arg name="M_AXIS" addressQualifier="4" id="0" port="M_AXIS" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x0" memSize="0" type="stream&lt;ap_axiu&lt;512,0,0,0>>&amp;" />
    </args>
  </kernel>
</root>