* ******************************************************************************

* iCEcube Placer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:55:50

* File Generated:     Mar 20 2025 13:30:47

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_uC_ibuf_gb_io' is assigned to a non-GB pin 'A6'. Replacing it with SB_IO 'CLK_uC_ibuf_gb_io' and SB_GB 'CLK_uC_ibuf_gb_io_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIKTIN[12]_LC_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNILUIN[13]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIMVIN[14]_LC_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIN0JN[15]_LC_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNI93TI[87]_LC_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIKTIN[12]_LC_3/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNIKTIN[12]_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNILUIN[13]_LC_4/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNILUIN[13]_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIMVIN[14]_LC_5/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNIMVIN[14]_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIN0JN[15]_LC_6/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNIN0JN[15]_LC_6/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	112
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	112/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.2 (sec)

Final Design Statistics
    Number of LUTs      	:	112
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	112/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: top|CLK_uC | Frequency: 491.33 MHz | Target: 334.45 MHz
Clock: top|SEL | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.5 sec.

