{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 13:41:42 2012 " "Info: Processing started: Thu May 31 13:41:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCB_AVL_IP_TOP -c MCB_AVL_IP_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCB_AVL_IP_TOP -c MCB_AVL_IP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_ram14x4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_ram14x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_AVL_RAM14x4 " "Info: Found entity 1: MCB_AVL_RAM14x4" {  } { { "../rtl/MCB_AVL_RAM14x4.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_RAM14x4.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_TOP " "Info: Found entity 1: MCB_TOP" {  } { { "../rtl/MCB_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_TOP.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_sig_ff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_sig_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_SIG_FF " "Info: Found entity 1: MCB_SIG_FF" {  } { { "../rtl/MCB_SIG_FF.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_SIG_FF.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ref_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ref_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_REF_CTRL " "Info: Found entity 1: MCB_REF_CTRL" {  } { { "../rtl/MCB_REF_CTRL.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_REF_CTRL.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ini_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ini_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_INI_FSM " "Info: Found entity 1: MCB_INI_FSM" {  } { { "../rtl/MCB_INI_FSM.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_INI_FSM.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ini_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ini_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_INI_CTRL " "Info: Found entity 1: MCB_INI_CTRL" {  } { { "../rtl/MCB_INI_CTRL.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_INI_CTRL.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_DAT_FSM " "Info: Found entity 1: MCB_DAT_FSM" {  } { { "../rtl/MCB_DAT_FSM.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_DAT_FSM.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_ff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_DAT_FF " "Info: Found entity 1: MCB_DAT_FF" {  } { { "../rtl/MCB_DAT_FF.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_DAT_FF.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_DAT_CTRL " "Info: Found entity 1: MCB_DAT_CTRL" {  } { { "../rtl/MCB_DAT_CTRL.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_DAT_CTRL.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_CTRL " "Info: Found entity 1: MCB_CTRL" {  } { { "../rtl/MCB_CTRL.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CTRL.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_cmd_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_cmd_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_CMD_FSM " "Info: Found entity 1: MCB_CMD_FSM" {  } { { "../rtl/MCB_CMD_FSM.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CMD_FSM.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_cmd_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_cmd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_CMD_CTRL " "Info: Found entity 1: MCB_CMD_CTRL" {  } { { "../rtl/MCB_CMD_CTRL.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CMD_CTRL.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MCB_AVL_WRAP.v(177) " "Warning (10273): Verilog HDL warning at MCB_AVL_WRAP.v(177): extended using \"x\" or \"z\"" {  } { { "../rtl/MCB_AVL_WRAP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_WRAP.v" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MCB_AVL_WRAP.v(185) " "Warning (10273): Verilog HDL warning at MCB_AVL_WRAP.v(185): extended using \"x\" or \"z\"" {  } { { "../rtl/MCB_AVL_WRAP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_WRAP.v" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_wrap.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_AVL_WRAP " "Info: Found entity 1: MCB_AVL_WRAP" {  } { { "../rtl/MCB_AVL_WRAP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_WRAP.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_ip_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_ip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_AVL_IP_TOP " "Info: Found entity 1: MCB_AVL_IP_TOP" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCB_AVL_IP_TOP " "Info: Elaborating entity \"MCB_AVL_IP_TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_AVL_WRAP MCB_AVL_WRAP:mcb_avl_wrap0 " "Info: Elaborating entity \"MCB_AVL_WRAP\" for hierarchy \"MCB_AVL_WRAP:mcb_avl_wrap0\"" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "mcb_avl_wrap0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_AVL_RAM14x4 MCB_AVL_WRAP:mcb_avl_wrap0\|MCB_AVL_RAM14x4:MCB_AVL_RAM14x4_0 " "Info: Elaborating entity \"MCB_AVL_RAM14x4\" for hierarchy \"MCB_AVL_WRAP:mcb_avl_wrap0\|MCB_AVL_RAM14x4:MCB_AVL_RAM14x4_0\"" {  } { { "../rtl/MCB_AVL_WRAP.v" "MCB_AVL_RAM14x4_0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_WRAP.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_TOP MCB_TOP:mcb_top0 " "Info: Elaborating entity \"MCB_TOP\" for hierarchy \"MCB_TOP:mcb_top0\"" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "mcb_top0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_CTRL MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0 " "Info: Elaborating entity \"MCB_CTRL\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\"" {  } { { "../rtl/MCB_TOP.v" "mcb_ctrl0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_TOP.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_INI_CTRL MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0 " "Info: Elaborating entity \"MCB_INI_CTRL\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\"" {  } { { "../rtl/MCB_CTRL.v" "mcb_ini_ctrl0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CTRL.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_INI_FSM MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0 " "Info: Elaborating entity \"MCB_INI_FSM\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\"" {  } { { "../rtl/MCB_INI_CTRL.v" "mcb_ini_fsm0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_INI_CTRL.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_CMD_CTRL MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0 " "Info: Elaborating entity \"MCB_CMD_CTRL\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\"" {  } { { "../rtl/MCB_CTRL.v" "mcb_cmd_ctrl0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CTRL.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_CMD_FSM MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0 " "Info: Elaborating entity \"MCB_CMD_FSM\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\"" {  } { { "../rtl/MCB_CMD_CTRL.v" "mcb_cmd_fsm0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CMD_CTRL.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_REF_CTRL MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_REF_CTRL:mcb_ref_ctrl0 " "Info: Elaborating entity \"MCB_REF_CTRL\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_REF_CTRL:mcb_ref_ctrl0\"" {  } { { "../rtl/MCB_CTRL.v" "mcb_ref_ctrl0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CTRL.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_DAT_CTRL MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0 " "Info: Elaborating entity \"MCB_DAT_CTRL\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\"" {  } { { "../rtl/MCB_CTRL.v" "mcb_dat_ctrl0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CTRL.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_DAT_FSM MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0 " "Info: Elaborating entity \"MCB_DAT_FSM\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0\"" {  } { { "../rtl/MCB_DAT_CTRL.v" "mcb_dat_fsm0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_DAT_CTRL.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_SIG_FF MCB_TOP:mcb_top0\|MCB_SIG_FF:mcb_sig_ff0 " "Info: Elaborating entity \"MCB_SIG_FF\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_SIG_FF:mcb_sig_ff0\"" {  } { { "../rtl/MCB_TOP.v" "mcb_sig_ff0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_TOP.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MCB_SIG_FF.v(129) " "Info (10264): Verilog HDL Case Statement information at MCB_SIG_FF.v(129): all case item expressions in this case statement are onehot" {  } { { "../rtl/MCB_SIG_FF.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_SIG_FF.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_DAT_FF MCB_TOP:mcb_top0\|MCB_DAT_FF:mcb_dat_ff0 " "Info: Elaborating entity \"MCB_DAT_FF\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_DAT_FF:mcb_dat_ff0\"" {  } { { "../rtl/MCB_TOP.v" "mcb_dat_ff0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_TOP.v" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "MCB_AVL_WRAP:mcb_avl_wrap0\|MCB_AVL_RAM14x4:MCB_AVL_RAM14x4_0\|ram14x4 " "Info: RAM logic \"MCB_AVL_WRAP:mcb_avl_wrap0\|MCB_AVL_RAM14x4:MCB_AVL_RAM14x4_0\|ram14x4\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/MCB_AVL_RAM14x4.v" "ram14x4" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_RAM14x4.v" 26 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../rtl/MCB_SIG_FF.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_SIG_FF.v" 116 -1 0 } } { "../rtl/MCB_DAT_FF.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_DAT_FF.v" 75 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "coe_sdr_cke VCC " "Warning (13410): Pin \"coe_sdr_cke\" is stuck at VCC" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "coe_sdr_cs_n GND " "Warning (13410): Pin \"coe_sdr_cs_n\" is stuck at GND" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0\|d_st_now~4 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0\|d_st_now~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0\|d_st_now~5 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0\|d_st_now~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~4 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~5 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~6 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~7 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~4 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~5 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~6 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/MCB_AVL_IP_TOP.map.smsg " "Info: Generated suppressed messages file E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/MCB_AVL_IP_TOP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589 " "Info: Implemented 589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Info: Implemented 57 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "467 " "Info: Implemented 467 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 13:41:45 2012 " "Info: Processing ended: Thu May 31 13:41:45 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
