<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>kyberBD_barret_reduce_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">kyberBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>barret_reduce_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Feb 15 19:15:06 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5b314562</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5b314562</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>kyberBD_barret_reduce_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Feb 15 19:15:06 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5b314562</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>barret_reduce_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Feb 15 19:15:06 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:173a5637</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>kyberBD_barret_reduce_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Feb 15 19:15:06 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:173a5637</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>KYBER_Q</spirit:name>
        <spirit:displayName>Kyber Q</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.KYBER_Q">3329</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/8a95/hdl/barret_reduce_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/kyberBD_barret_reduce_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/8a95/hdl/barret_reduce_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/kyberBD_barret_reduce_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Barret reduce</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">kyberBD_barret_reduce_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>KYBER_Q</spirit:name>
      <spirit:displayName>Kyber Q</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.KYBER_Q">3329</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>barret_reduce_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41963465_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a557a2b_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1f0d24_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632f132c_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6238baf5_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cd69e5_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334a5083_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afa3b1c_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f6b22b_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0d019_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fa590_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f581501_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7989f4e9_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3470396b_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a26d6e_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f58179a_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed9998b_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570ab0b6_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea9de98_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578aae0_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6533e924_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542ade5f_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc0d6c5_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7b220_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64efdfea_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf7bc1d_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75593b41_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ab066a_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3481c738_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199a19d3_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9b7556_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddf601a_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20558e31_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784849ef_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55922d9_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec29ef2_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f393cc_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686472c2_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269c619e_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7974f6b3_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592344e1_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b52902_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a86dbcd_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c09429_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e7364c_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287f91a9_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a4c787_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0ce921_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197363dc_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699aee6a_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ee1095_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c19e66_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3199b872_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3abd30_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50abf33f_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9035ec_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a28f16_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558fdea4_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2d1081_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7196c541_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca32a95_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f635523_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c2298f_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0eea56_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e6a565_ARCHIVE_LOCATION">c:/Projects/ip_repo/barret_reduce_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f0777347"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a10b40d4"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="87d34400"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7711e621"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
