set NETLIST_CACHE(ALU,cells) {{schematic Adder_32bits} {schematic Logic_64_32} {schematic MUX_64_32} {schematic Comp}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(ALU,version) MMI_SUE4.4.0
set NETLIST_CACHE(ALU) {{module ALU (ALU_Result, a, b, cout, s);} {	input	[31:0]	a;} {	input	[31:0]	b;} {	input	[2:0]	s;} {	output		cout;} {	output	[31:0]	ALU_Result;} { } {	wire	[31:0]	net_2;} {	wire	[31:0]	net_3;} {	wire	[31:0]	net_1;} { } {	Comp Comp(.Out(net_3[31:0]), .B(b[31:0]), .S(s[1]));} {	MUX_64_32 MUX_64_32(.B(net_1[31:0]), .A(net_2[31:0]), } {		.Out(ALU_Result[31:0]), .S(s[2]));} {	Adder_32bits Adder_32bits(.S(net_2[31:0]), .B(net_3[31:0]), } {		.A(a[31:0]), .Cout(cout), .Cin(s[0]));} {	Logic_64_32 Logic_64_32(.Out(net_1[31:0]), .A(a[31:0]), .B(b[31:0]), } {		.S(s[1:0]));} {} {endmodule		// ALU} {}}
set NETLIST_CACHE(ALU,names) {{320 380 {1 s[1:0]}} {450 170 {0 Adder_32bits}} {660 320 {0 net_2[31:0]}} {350 200 {0 s[0]}} {-40 200 {1 s[1]}} {-50 180 {1 b[31:0]}} {660 340 {0 net_1[31:0]}} {860 320 {0 ALU_Result[31:0]}} {760 340 {0 MUX_64_32}} {20 200 {0 s[1]}} {210 180 {0 net_3[31:0]}} {120 190 {0 Comp}} {660 360 {0 s[2]}} {350 340 {0 a[31:0]}} {320 200 {1 s[0]}} {350 160 {0 a[31:0]}} {550 340 {0 net_1[31:0]}} {350 360 {0 b[31:0]}} {350 180 {0 net_3[31:0]}} {550 160 {0 cout} {2 cout}} {450 360 {0 Logic_64_32}} {630 360 {1 s[2]}} {350 380 {0 s[1:0]}} {550 180 {0 net_2[31:0]}} {20 180 {0 b[31:0]}} {320 160 {1 a[31:0]}} {900 320 {1 ALU_Result[31:0]}} {40 110 {1 s[2:0]}}}
set NETLIST_CACHE(ALU,wires) {{0 180 0 360 b[31:0]} {550 180 570 180 net_2[31:0]} {320 380 350 380 s[1:0]} {0 360 350 360 b[31:0]} {210 180 350 180 net_3[31:0]} {-50 180 0 180 b[31:0]} {0 180 20 180 b[31:0]} {-40 200 20 200 s[1]} {320 200 350 200 s[0]} {330 160 330 340 a[31:0]} {320 160 330 160 a[31:0]} {330 160 350 160 a[31:0]} {330 340 350 340 a[31:0]} {630 360 660 360 s[2]} {550 340 660 340 net_1[31:0]} {860 320 900 320 ALU_Result[31:0]} {570 320 660 320 net_2[31:0]} {570 180 570 320 net_2[31:0]}}
