INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/8bit_ALU/8bit_ALU.srcs/sources_1/new/ALU_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/8bit_ALU/8bit_ALU.srcs/sim_1/new/ALU8bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU8bit_tb
