------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'e_rxc'
Slack : -5.863
TNS   : -518.886

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -5.599
TNS   : -1387.017

Type  : Slow 1200mV 85C Model Setup 'n/a'
Slack : -4.595
TNS   : -4.595

Type  : Slow 1200mV 85C Model Setup 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : -4.530
TNS   : -155.287

Type  : Slow 1200mV 85C Model Setup 'cmos0_pclk'
Slack : -3.693
TNS   : -116.110

Type  : Slow 1200mV 85C Model Setup 'cmos1_pclk'
Slack : -3.007
TNS   : -92.176

Type  : Slow 1200mV 85C Model Setup 'cmos2_pclk'
Slack : -2.613
TNS   : -79.306

Type  : Slow 1200mV 85C Model Setup 'cmos3_pclk'
Slack : -1.837
TNS   : -52.862

Type  : Slow 1200mV 85C Model Setup 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : -1.048
TNS   : -1.781

Type  : Slow 1200mV 85C Model Setup 'cmos4_pclk'
Slack : -0.882
TNS   : -20.157

Type  : Slow 1200mV 85C Model Setup 'cmos5_pclk'
Slack : -0.397
TNS   : -3.480

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]'
Slack : 0.002
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]'
Slack : 0.050
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.528
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.899
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.968
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.068
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.117
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.428
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.477
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.886
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.200
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.597
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.646
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.330
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'pll_sdvga|altpll_component|auto_generated|pll1|clk[2]'
Slack : 11.869
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'pll_sd|altpll_component|auto_generated|pll1|clk[1]'
Slack : 16.134
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'source_clk'
Slack : 17.051
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'altera_reserved_tck'
Slack : 43.322
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'cmos0_pclk'
Slack : -6.821
TNS   : -302.799

Type  : Slow 1200mV 85C Model Hold 'cmos4_pclk'
Slack : -6.337
TNS   : -274.157

Type  : Slow 1200mV 85C Model Hold 'cmos5_pclk'
Slack : -6.318
TNS   : -341.281

Type  : Slow 1200mV 85C Model Hold 'cmos3_pclk'
Slack : -5.658
TNS   : -211.807

Type  : Slow 1200mV 85C Model Hold 'cmos2_pclk'
Slack : -5.179
TNS   : -167.135

Type  : Slow 1200mV 85C Model Hold 'cmos1_pclk'
Slack : -4.151
TNS   : -122.977

Type  : Slow 1200mV 85C Model Hold 'e_rxc'
Slack : -0.760
TNS   : -0.760

Type  : Slow 1200mV 85C Model Hold 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.285
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]'
Slack : 0.305
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]'
Slack : 0.342
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.431
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.436
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'pll_sdvga|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.453
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'pll_sd|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.454
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.455
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.456
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.456
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.468
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'source_clk'
Slack : 0.485
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.505
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.084
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.131
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.141
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.188
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.326
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.373
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.417
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.646
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'e_rxc'
Slack : -10.771
TNS   : -1167.063

Type  : Slow 1200mV 85C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -6.609
TNS   : -3982.884

Type  : Slow 1200mV 85C Model Recovery 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.663
TNS   : -80.028

Type  : Slow 1200mV 85C Model Recovery 'cmos0_pclk'
Slack : 0.440
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'cmos1_pclk'
Slack : 1.313
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.054
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'cmos2_pclk'
Slack : 2.173
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'cmos3_pclk'
Slack : 2.655
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.139
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'cmos4_pclk'
Slack : 3.237
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'cmos5_pclk'
Slack : 3.293
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 3.575
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.850
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 35.055
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'altera_reserved_tck'
Slack : 48.362
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'cmos0_pclk'
Slack : -5.796
TNS   : -14.103

Type  : Slow 1200mV 85C Model Removal 'cmos4_pclk'
Slack : -5.312
TNS   : -18.496

Type  : Slow 1200mV 85C Model Removal 'cmos5_pclk'
Slack : -5.293
TNS   : -60.122

Type  : Slow 1200mV 85C Model Removal 'cmos3_pclk'
Slack : -4.633
TNS   : -9.264

Type  : Slow 1200mV 85C Model Removal 'cmos2_pclk'
Slack : -4.154
TNS   : -8.306

Type  : Slow 1200mV 85C Model Removal 'cmos1_pclk'
Slack : -3.126
TNS   : -6.250

Type  : Slow 1200mV 85C Model Removal 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.507
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.137
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.323
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'altera_reserved_tck'
Slack : 1.370
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.543
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.829
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.979
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'e_rxc'
Slack : 2.103
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.556
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.682
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.707
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.708
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.731
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.731
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.767
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.768
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'e_rxc'
Slack : 3.484
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.902
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : 5.716
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'source_clk'
Slack : 9.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'cmos0_pclk'
Slack : 16.622
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 19.678
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'pll_sd|altpll_component|auto_generated|pll1|clk[1]'
Slack : 19.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'cmos1_pclk'
Slack : 20.097
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'cmos2_pclk'
Slack : 20.170
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'cmos5_pclk'
Slack : 20.171
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'cmos4_pclk'
Slack : 20.225
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'cmos3_pclk'
Slack : 20.294
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'pll_sdvga|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.651
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'cmos_xclk'
Slack : 37.222
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.472
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'pll_sdvga|altpll_component|auto_generated|pll1|clk[2]'
Slack : 24999.697
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -5.127
TNS   : -867.659

Type  : Slow 1200mV 0C Model Setup 'e_rxc'
Slack : -4.737
TNS   : -353.907

Type  : Slow 1200mV 0C Model Setup 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : -4.250
TNS   : -146.281

Type  : Slow 1200mV 0C Model Setup 'n/a'
Slack : -4.127
TNS   : -4.127

Type  : Slow 1200mV 0C Model Setup 'cmos0_pclk'
Slack : -3.536
TNS   : -110.721

Type  : Slow 1200mV 0C Model Setup 'cmos1_pclk'
Slack : -2.914
TNS   : -88.406

Type  : Slow 1200mV 0C Model Setup 'cmos2_pclk'
Slack : -2.562
TNS   : -76.962

Type  : Slow 1200mV 0C Model Setup 'cmos3_pclk'
Slack : -1.830
TNS   : -51.993

Type  : Slow 1200mV 0C Model Setup 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.978
TNS   : -1.697

Type  : Slow 1200mV 0C Model Setup 'cmos4_pclk'
Slack : -0.969
TNS   : -22.517

Type  : Slow 1200mV 0C Model Setup 'cmos5_pclk'
Slack : -0.636
TNS   : -6.358

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]'
Slack : 0.025
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]'
Slack : 0.074
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.501
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.928
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.087
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.107
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.144
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.443
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.500
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.009
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.374
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.753
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.810
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.433
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'pll_sdvga|altpll_component|auto_generated|pll1|clk[2]'
Slack : 12.541
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'pll_sd|altpll_component|auto_generated|pll1|clk[1]'
Slack : 16.325
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'source_clk'
Slack : 17.340
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 43.771
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'cmos0_pclk'
Slack : -6.293
TNS   : -280.575

Type  : Slow 1200mV 0C Model Hold 'cmos4_pclk'
Slack : -5.853
TNS   : -256.482

Type  : Slow 1200mV 0C Model Hold 'cmos5_pclk'
Slack : -5.827
TNS   : -319.765

Type  : Slow 1200mV 0C Model Hold 'cmos3_pclk'
Slack : -5.236
TNS   : -197.423

Type  : Slow 1200mV 0C Model Hold 'cmos2_pclk'
Slack : -4.785
TNS   : -155.502

Type  : Slow 1200mV 0C Model Hold 'cmos1_pclk'
Slack : -3.850
TNS   : -115.398

Type  : Slow 1200mV 0C Model Hold 'e_rxc'
Slack : -0.718
TNS   : -0.718

Type  : Slow 1200mV 0C Model Hold 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.257
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]'
Slack : 0.329
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]'
Slack : 0.366
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.384
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.386
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'pll_sdvga|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.402
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.403
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.403
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.403
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'pll_sd|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.403
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.419
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'source_clk'
Slack : 0.430
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.473
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.069
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.100
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.122
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.153
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.348
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.360
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.401
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.700
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'e_rxc'
Slack : -9.857
TNS   : -1065.240

Type  : Slow 1200mV 0C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -6.100
TNS   : -3592.858

Type  : Slow 1200mV 0C Model Recovery 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.491
TNS   : -74.967

Type  : Slow 1200mV 0C Model Recovery 'cmos0_pclk'
Slack : 0.368
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'cmos1_pclk'
Slack : 1.155
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'cmos2_pclk'
Slack : 1.941
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.261
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'cmos3_pclk'
Slack : 2.391
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'cmos4_pclk'
Slack : 2.919
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'cmos5_pclk'
Slack : 2.960
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.443
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 3.725
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.984
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 35.318
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 48.663
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'cmos0_pclk'
Slack : -5.412
TNS   : -13.584

Type  : Slow 1200mV 0C Model Removal 'cmos4_pclk'
Slack : -4.972
TNS   : -20.966

Type  : Slow 1200mV 0C Model Removal 'cmos5_pclk'
Slack : -4.946
TNS   : -59.442

Type  : Slow 1200mV 0C Model Removal 'cmos3_pclk'
Slack : -4.355
TNS   : -8.705

Type  : Slow 1200mV 0C Model Removal 'cmos2_pclk'
Slack : -3.904
TNS   : -7.803

Type  : Slow 1200mV 0C Model Removal 'cmos1_pclk'
Slack : -2.969
TNS   : -5.933

Type  : Slow 1200mV 0C Model Removal 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.473
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.000
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.182
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 1.232
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.377
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.636
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.815
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'e_rxc'
Slack : 1.830
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.303
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.652
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.701
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.730
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.730
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'e_rxc'
Slack : 3.324
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.858
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : 5.715
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'source_clk'
Slack : 9.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'cmos0_pclk'
Slack : 16.763
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 19.644
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'pll_sd|altpll_component|auto_generated|pll1|clk[1]'
Slack : 19.701
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'cmos1_pclk'
Slack : 19.793
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'cmos2_pclk'
Slack : 19.825
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'cmos4_pclk'
Slack : 19.903
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'cmos5_pclk'
Slack : 19.937
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'cmos3_pclk'
Slack : 20.039
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'pll_sdvga|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.635
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'cmos_xclk'
Slack : 37.222
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.333
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'pll_sdvga|altpll_component|auto_generated|pll1|clk[2]'
Slack : 24999.697
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.486
TNS   : -185.472

Type  : Fast 1200mV 0C Model Setup 'n/a'
Slack : -2.096
TNS   : -2.096

Type  : Fast 1200mV 0C Model Setup 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.030
TNS   : -68.404

Type  : Fast 1200mV 0C Model Setup 'cmos0_pclk'
Slack : -1.719
TNS   : -52.070

Type  : Fast 1200mV 0C Model Setup 'cmos1_pclk'
Slack : -1.403
TNS   : -40.983

Type  : Fast 1200mV 0C Model Setup 'cmos2_pclk'
Slack : -1.269
TNS   : -36.427

Type  : Fast 1200mV 0C Model Setup 'cmos3_pclk'
Slack : -0.932
TNS   : -24.969

Type  : Fast 1200mV 0C Model Setup 'cmos4_pclk'
Slack : -0.542
TNS   : -11.709

Type  : Fast 1200mV 0C Model Setup 'cmos5_pclk'
Slack : -0.289
TNS   : -4.533

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]'
Slack : 0.189
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]'
Slack : 0.238
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'e_rxc'
Slack : 0.504
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.666
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.254
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.278
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.506
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.553
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.577
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.983
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.479
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.766
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 3.169
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 3.193
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.312
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.899
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'pll_sdvga|altpll_component|auto_generated|pll1|clk[2]'
Slack : 16.412
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'pll_sd|altpll_component|auto_generated|pll1|clk[1]'
Slack : 18.278
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'source_clk'
Slack : 18.666
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 47.220
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'cmos0_pclk'
Slack : -3.116
TNS   : -139.225

Type  : Fast 1200mV 0C Model Hold 'cmos4_pclk'
Slack : -2.922
TNS   : -127.203

Type  : Fast 1200mV 0C Model Hold 'cmos5_pclk'
Slack : -2.896
TNS   : -153.411

Type  : Fast 1200mV 0C Model Hold 'cmos3_pclk'
Slack : -2.673
TNS   : -102.196

Type  : Fast 1200mV 0C Model Hold 'cmos2_pclk'
Slack : -2.448
TNS   : -82.177

Type  : Fast 1200mV 0C Model Hold 'cmos1_pclk'
Slack : -2.018
TNS   : -64.581

Type  : Fast 1200mV 0C Model Hold 'e_rxc'
Slack : -0.452
TNS   : -0.629

Type  : Fast 1200mV 0C Model Hold 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.046
TNS   : -0.046

Type  : Fast 1200mV 0C Model Hold 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.119
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.149
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.174
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'pll_sdvga|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'pll_sd|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.188
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.194
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.195
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'source_clk'
Slack : 0.201
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]'
Slack : 0.537
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.731
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 0.959
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 0.982
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.209
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.232
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.509
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.532
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'e_rxc'
Slack : -4.731
TNS   : -513.195

Type  : Fast 1200mV 0C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -3.058
TNS   : -1632.251

Type  : Fast 1200mV 0C Model Recovery 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.209
TNS   : -37.070

Type  : Fast 1200mV 0C Model Recovery 'cmos0_pclk'
Slack : -0.139
TNS   : -0.275

Type  : Fast 1200mV 0C Model Recovery 'cmos1_pclk'
Slack : 0.287
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'cmos2_pclk'
Slack : 0.637
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'cmos3_pclk'
Slack : 0.870
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'cmos4_pclk'
Slack : 1.071
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'cmos5_pclk'
Slack : 1.082
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.678
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.648
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 4.917
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 5.043
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 37.699
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 49.455
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'cmos0_pclk'
Slack : -2.412
TNS   : -5.367

Type  : Fast 1200mV 0C Model Removal 'cmos4_pclk'
Slack : -2.218
TNS   : -5.588

Type  : Fast 1200mV 0C Model Removal 'cmos5_pclk'
Slack : -2.192
TNS   : -21.670

Type  : Fast 1200mV 0C Model Removal 'cmos3_pclk'
Slack : -1.969
TNS   : -3.935

Type  : Fast 1200mV 0C Model Removal 'cmos2_pclk'
Slack : -1.744
TNS   : -3.485

Type  : Fast 1200mV 0C Model Removal 'cmos1_pclk'
Slack : -1.314
TNS   : -2.625

Type  : Fast 1200mV 0C Model Removal 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.055
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.481
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.548
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.566
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.642
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.774
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.868
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'e_rxc'
Slack : 0.980
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.080
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.747
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.768
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.769
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.769
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.769
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.778
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.778
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.783
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.787
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.787
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.787
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.788
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'e_rxc'
Slack : 3.289
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_wr_ctrl|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.945
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'pll_sdvga|altpll_component|auto_generated|pll1|clk[1]'
Slack : 5.769
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'source_clk'
Slack : 9.446
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'cmos0_pclk'
Slack : 18.489
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'pll_sd|altpll_component|auto_generated|pll1|clk[0]'
Slack : 19.749
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'pll_sd|altpll_component|auto_generated|pll1|clk[1]'
Slack : 19.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'cmos4_pclk'
Slack : 20.006
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'cmos3_pclk'
Slack : 20.014
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'cmos2_pclk'
Slack : 20.023
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'cmos5_pclk'
Slack : 20.024
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'cmos1_pclk'
Slack : 20.051
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'pll_sdvga|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.686
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'cmos_xclk'
Slack : 37.666
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.461
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'pll_sdvga|altpll_component|auto_generated|pll1|clk[2]'
Slack : 24999.784
TNS   : 0.000

------------------------------------------------------------
