xpm_cdc.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_1"
clk_wiz_1_sim_netlist.v,verilog,xil_defaultlib,../../../../DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.v,incdir="../../../../DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
