static void __init hi6220_clk_ao_init(struct device_node *np)\r\n{\r\nstruct hisi_clock_data *clk_data_ao;\r\nclk_data_ao = hisi_clk_init(np, HI6220_AO_NR_CLKS);\r\nif (!clk_data_ao)\r\nreturn;\r\nhisi_clk_register_fixed_rate(hi6220_fixed_rate_clks,\r\nARRAY_SIZE(hi6220_fixed_rate_clks), clk_data_ao);\r\nhisi_clk_register_fixed_factor(hi6220_fixed_factor_clks,\r\nARRAY_SIZE(hi6220_fixed_factor_clks), clk_data_ao);\r\nhisi_clk_register_gate_sep(hi6220_separated_gate_clks_ao,\r\nARRAY_SIZE(hi6220_separated_gate_clks_ao), clk_data_ao);\r\n}\r\nstatic void __init hi6220_clk_sys_init(struct device_node *np)\r\n{\r\nstruct hisi_clock_data *clk_data;\r\nclk_data = hisi_clk_init(np, HI6220_SYS_NR_CLKS);\r\nif (!clk_data)\r\nreturn;\r\nhisi_clk_register_gate_sep(hi6220_separated_gate_clks_sys,\r\nARRAY_SIZE(hi6220_separated_gate_clks_sys), clk_data);\r\nhisi_clk_register_mux(hi6220_mux_clks_sys,\r\nARRAY_SIZE(hi6220_mux_clks_sys), clk_data);\r\nhi6220_clk_register_divider(hi6220_div_clks_sys,\r\nARRAY_SIZE(hi6220_div_clks_sys), clk_data);\r\n}\r\nstatic void __init hi6220_clk_media_init(struct device_node *np)\r\n{\r\nstruct hisi_clock_data *clk_data;\r\nclk_data = hisi_clk_init(np, HI6220_MEDIA_NR_CLKS);\r\nif (!clk_data)\r\nreturn;\r\nhisi_clk_register_gate_sep(hi6220_separated_gate_clks_media,\r\nARRAY_SIZE(hi6220_separated_gate_clks_media), clk_data);\r\nhisi_clk_register_mux(hi6220_mux_clks_media,\r\nARRAY_SIZE(hi6220_mux_clks_media), clk_data);\r\nhi6220_clk_register_divider(hi6220_div_clks_media,\r\nARRAY_SIZE(hi6220_div_clks_media), clk_data);\r\n}\r\nstatic void __init hi6220_clk_power_init(struct device_node *np)\r\n{\r\nstruct hisi_clock_data *clk_data;\r\nclk_data = hisi_clk_init(np, HI6220_POWER_NR_CLKS);\r\nif (!clk_data)\r\nreturn;\r\nhisi_clk_register_gate(hi6220_gate_clks_power,\r\nARRAY_SIZE(hi6220_gate_clks_power), clk_data);\r\nhi6220_clk_register_divider(hi6220_div_clks_power,\r\nARRAY_SIZE(hi6220_div_clks_power), clk_data);\r\n}
