{"nl": "./tt_um_factory_test.nl.v", "pnl": null, "pnl-sdf-friendly": null, "pnl-npc": null, "def": "./tt_um_factory_test.def", "lef": null, "openroad-lef": null, "odb": "./tt_um_factory_test.odb", "sdc": null, "sdf": null, "spef": {"nom_*": "./tt_um_factory_test.nom.spef", "min_*": "./tt_um_factory_test.min.spef", "max_*": "./tt_um_factory_test.max.spef"}, "lib": null, "spice": null, "mag": null, "gds": null, "mag_gds": null, "klayout_gds": null, "json_h": null, "vh": null, "metrics": {"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 8, "design__inferred_latch__count": 0, "design__instance__count": 281, "design__instance__area": 641.866, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 3.858785566990264e-05, "power__switching__total": 5.772906206402695e-06, "power__leakage__total": 1.871278465515047e-09, "power__total": 4.4362630433170125e-05, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.012314760670881147, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.012314760670881147, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.6042093663079943, "timing__setup__ws__corner:nom_tt_025C_1v80": 0, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.604209, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 1, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 1, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.03198100208510992, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.03198100208510992, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.4789836440829163, "timing__setup__ws__corner:nom_ss_100C_1v60": 0, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.478984, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 1, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.004490574705854728, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.004490574705854728, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.30863149021132985, "timing__setup__ws__corner:nom_ff_n40C_1v95": 0, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.308631, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 1, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 1, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.004472700114652735, "clock__skew__worst_setup": -0.03203168376761743, "timing__hold__ws": 0.3076380348652228, "timing__setup__ws": 0, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.307638, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 9, "timing__setup_r2r__ws": 0, "timing__setup_r2r_vio__count": 9, "design__die__bbox": "0.0 0.0 161.0 111.52", "design__core__bbox": "2.76 2.72 158.24 108.8", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 45, "design__die__area": 17954.7, "design__core__area": 16493.3, "design__instance__count__stdcell": 281, "design__instance__area__stdcell": 641.866, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.0389167, "design__instance__utilization__stdcell": 0.0389167, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 337.487, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 1, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 74, "route__net__special": 2, "route__drc_errors__iter:1": 21, "route__wirelength__iter:1": 279, "route__drc_errors__iter:2": 0, "route__wirelength__iter:2": 275, "route__drc_errors": 0, "route__wirelength": 275, "route__vias": 222, "route__vias__singlecut": 222, "route__vias__multicut": 0, "design__disconnected_pin__count": 17, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 63.31, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 41, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 41, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 41, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.012351592320764757, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.012351592320764757, "timing__hold__ws__corner:min_tt_025C_1v80": 0.6027714609169843, "timing__setup__ws__corner:min_tt_025C_1v80": 0, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.602771, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 1, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 1, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 41, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.03203168376761743, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.03203168376761743, "timing__hold__ws__corner:min_ss_100C_1v60": 1.4763277684882947, "timing__setup__ws__corner:min_ss_100C_1v60": 0, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.476328, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 1, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 41, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.0045106836209569704, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.0045106836209569704, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.3076380348652228, "timing__setup__ws__corner:min_ff_n40C_1v95": 0, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.307638, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 1, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 1, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 41, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.012227635916559633, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.012227635916559633, "timing__hold__ws__corner:max_tt_025C_1v80": 0.6055279227204817, "timing__setup__ws__corner:max_tt_025C_1v80": 0, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.605528, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 1, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 1, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 41, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.0317979540587479, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.0317979540587479, "timing__hold__ws__corner:max_ss_100C_1v60": 1.4812258505668632, "timing__setup__ws__corner:max_ss_100C_1v60": 0, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.481226, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 41, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.004472700114652735, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.004472700114652735, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.30953193662091844, "timing__setup__ws__corner:max_ff_n40C_1v95": 0, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.309532, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 1, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 1, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 41, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 41, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79995, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 5.32089e-05, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 7.64455e-05, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 7.45654e-07, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 7.64455e-05, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.37e-07, "ir__drop__worst": 5.32e-05, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}}