#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jul 10 14:15:46 2025
# Process ID: 402530
# Current directory: /home/nico-paniforni/myAscon128-A/vivado
# Command line: vivado
# Log file: /home/nico-paniforni/myAscon128-A/vivado/vivado.log
# Journal file: /home/nico-paniforni/myAscon128-A/vivado/vivado.jou
# Running On: radagast, OS: Linux, CPU Frequency: 3999.106 MHz, CPU Physical cores: 6, Host memory: 32887 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/utils_1/imports/synth_1/cw305_top.dcp with file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/cw305_top.dcp
launch_runs synth_1 -jobs 6
[Thu Jul 10 14:16:49 2025] Launched synth_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tftg256-2
INFO: [Device 21-403] Loading part xc7a100tftg256-2
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8571.090 ; gain = 0.000 ; free physical = 3164 ; free virtual = 23119
INFO: [Netlist 29-17] Analyzing 494 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
WARNING: [Vivado 12-507] No nets matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets tio_clkin]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-627] No clocks matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-508] No pins matched 'U_clocks/CCLK_MUX/S'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
CRITICAL WARNING: [Vivado 12-4739] set_case_analysis:No valid object(s) found for '-objects [get_pins U_clocks/CCLK_MUX/S]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
WARNING: [Vivado 12-507] No nets matched 'mealy_fsm/current_state[1]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'mealy_fsm/current_state[2]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'mealy_fsm/current_state[3]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'mealy_fsm/current_state[4]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'control[0]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'control[1]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'control[2]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'control[3]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'control[4]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:42]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'u_ascon_top/last_cycle'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:54]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:54]
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9106.137 ; gain = 0.000 ; free physical = 2903 ; free virtual = 22859
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 9188.129 ; gain = 1154.438 ; free physical = 2760 ; free virtual = 22723
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list pll_clk1_IBUF_BUFG ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {crypt_key[0]} {crypt_key[1]} {crypt_key[2]} {crypt_key[3]} {crypt_key[4]} {crypt_key[5]} {crypt_key[6]} {crypt_key[7]} {crypt_key[8]} {crypt_key[9]} {crypt_key[10]} {crypt_key[11]} {crypt_key[12]} {crypt_key[13]} {crypt_key[14]} {crypt_key[15]} {crypt_key[16]} {crypt_key[17]} {crypt_key[18]} {crypt_key[19]} {crypt_key[20]} {crypt_key[21]} {crypt_key[22]} {crypt_key[23]} {crypt_key[24]} {crypt_key[25]} {crypt_key[26]} {crypt_key[27]} {crypt_key[28]} {crypt_key[29]} {crypt_key[30]} {crypt_key[31]} {crypt_key[32]} {crypt_key[33]} {crypt_key[34]} {crypt_key[35]} {crypt_key[36]} {crypt_key[37]} {crypt_key[38]} {crypt_key[39]} {crypt_key[40]} {crypt_key[41]} {crypt_key[42]} {crypt_key[43]} {crypt_key[44]} {crypt_key[45]} {crypt_key[46]} {crypt_key[47]} {crypt_key[48]} {crypt_key[49]} {crypt_key[50]} {crypt_key[51]} {crypt_key[52]} {crypt_key[53]} {crypt_key[54]} {crypt_key[55]} {crypt_key[56]} {crypt_key[57]} {crypt_key[58]} {crypt_key[59]} {crypt_key[60]} {crypt_key[61]} {crypt_key[62]} {crypt_key[63]} {crypt_key[64]} {crypt_key[65]} {crypt_key[66]} {crypt_key[67]} {crypt_key[68]} {crypt_key[69]} {crypt_key[70]} {crypt_key[71]} {crypt_key[72]} {crypt_key[73]} {crypt_key[74]} {crypt_key[75]} {crypt_key[76]} {crypt_key[77]} {crypt_key[78]} {crypt_key[79]} {crypt_key[80]} {crypt_key[81]} {crypt_key[82]} {crypt_key[83]} {crypt_key[84]} {crypt_key[85]} {crypt_key[86]} {crypt_key[87]} {crypt_key[88]} {crypt_key[89]} {crypt_key[90]} {crypt_key[91]} {crypt_key[92]} {crypt_key[93]} {crypt_key[94]} {crypt_key[95]} {crypt_key[96]} {crypt_key[97]} {crypt_key[98]} {crypt_key[99]} {crypt_key[100]} {crypt_key[101]} {crypt_key[102]} {crypt_key[103]} {crypt_key[104]} {crypt_key[105]} {crypt_key[106]} {crypt_key[107]} {crypt_key[108]} {crypt_key[109]} {crypt_key[110]} {crypt_key[111]} {crypt_key[112]} {crypt_key[113]} {crypt_key[114]} {crypt_key[115]} {crypt_key[116]} {crypt_key[117]} {crypt_key[118]} {crypt_key[119]} {crypt_key[120]} {crypt_key[121]} {crypt_key[122]} {crypt_key[123]} {crypt_key[124]} {crypt_key[125]} {crypt_key[126]} {crypt_key[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {crypt_noncein[0]} {crypt_noncein[1]} {crypt_noncein[2]} {crypt_noncein[3]} {crypt_noncein[4]} {crypt_noncein[5]} {crypt_noncein[6]} {crypt_noncein[7]} {crypt_noncein[8]} {crypt_noncein[9]} {crypt_noncein[10]} {crypt_noncein[11]} {crypt_noncein[12]} {crypt_noncein[13]} {crypt_noncein[14]} {crypt_noncein[15]} {crypt_noncein[16]} {crypt_noncein[17]} {crypt_noncein[18]} {crypt_noncein[19]} {crypt_noncein[20]} {crypt_noncein[21]} {crypt_noncein[22]} {crypt_noncein[23]} {crypt_noncein[24]} {crypt_noncein[25]} {crypt_noncein[26]} {crypt_noncein[27]} {crypt_noncein[28]} {crypt_noncein[29]} {crypt_noncein[30]} {crypt_noncein[31]} {crypt_noncein[32]} {crypt_noncein[33]} {crypt_noncein[34]} {crypt_noncein[35]} {crypt_noncein[36]} {crypt_noncein[37]} {crypt_noncein[38]} {crypt_noncein[39]} {crypt_noncein[40]} {crypt_noncein[41]} {crypt_noncein[42]} {crypt_noncein[43]} {crypt_noncein[44]} {crypt_noncein[45]} {crypt_noncein[46]} {crypt_noncein[47]} {crypt_noncein[48]} {crypt_noncein[49]} {crypt_noncein[50]} {crypt_noncein[51]} {crypt_noncein[52]} {crypt_noncein[53]} {crypt_noncein[54]} {crypt_noncein[55]} {crypt_noncein[56]} {crypt_noncein[57]} {crypt_noncein[58]} {crypt_noncein[59]} {crypt_noncein[60]} {crypt_noncein[61]} {crypt_noncein[62]} {crypt_noncein[63]} {crypt_noncein[64]} {crypt_noncein[65]} {crypt_noncein[66]} {crypt_noncein[67]} {crypt_noncein[68]} {crypt_noncein[69]} {crypt_noncein[70]} {crypt_noncein[71]} {crypt_noncein[72]} {crypt_noncein[73]} {crypt_noncein[74]} {crypt_noncein[75]} {crypt_noncein[76]} {crypt_noncein[77]} {crypt_noncein[78]} {crypt_noncein[79]} {crypt_noncein[80]} {crypt_noncein[81]} {crypt_noncein[82]} {crypt_noncein[83]} {crypt_noncein[84]} {crypt_noncein[85]} {crypt_noncein[86]} {crypt_noncein[87]} {crypt_noncein[88]} {crypt_noncein[89]} {crypt_noncein[90]} {crypt_noncein[91]} {crypt_noncein[92]} {crypt_noncein[93]} {crypt_noncein[94]} {crypt_noncein[95]} {crypt_noncein[96]} {crypt_noncein[97]} {crypt_noncein[98]} {crypt_noncein[99]} {crypt_noncein[100]} {crypt_noncein[101]} {crypt_noncein[102]} {crypt_noncein[103]} {crypt_noncein[104]} {crypt_noncein[105]} {crypt_noncein[106]} {crypt_noncein[107]} {crypt_noncein[108]} {crypt_noncein[109]} {crypt_noncein[110]} {crypt_noncein[111]} {crypt_noncein[112]} {crypt_noncein[113]} {crypt_noncein[114]} {crypt_noncein[115]} {crypt_noncein[116]} {crypt_noncein[117]} {crypt_noncein[118]} {crypt_noncein[119]} {crypt_noncein[120]} {crypt_noncein[121]} {crypt_noncein[122]} {crypt_noncein[123]} {crypt_noncein[124]} {crypt_noncein[125]} {crypt_noncein[126]} {crypt_noncein[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 320 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {crypt_stateout[0]} {crypt_stateout[1]} {crypt_stateout[2]} {crypt_stateout[3]} {crypt_stateout[4]} {crypt_stateout[5]} {crypt_stateout[6]} {crypt_stateout[7]} {crypt_stateout[8]} {crypt_stateout[9]} {crypt_stateout[10]} {crypt_stateout[11]} {crypt_stateout[12]} {crypt_stateout[13]} {crypt_stateout[14]} {crypt_stateout[15]} {crypt_stateout[16]} {crypt_stateout[17]} {crypt_stateout[18]} {crypt_stateout[19]} {crypt_stateout[20]} {crypt_stateout[21]} {crypt_stateout[22]} {crypt_stateout[23]} {crypt_stateout[24]} {crypt_stateout[25]} {crypt_stateout[26]} {crypt_stateout[27]} {crypt_stateout[28]} {crypt_stateout[29]} {crypt_stateout[30]} {crypt_stateout[31]} {crypt_stateout[32]} {crypt_stateout[33]} {crypt_stateout[34]} {crypt_stateout[35]} {crypt_stateout[36]} {crypt_stateout[37]} {crypt_stateout[38]} {crypt_stateout[39]} {crypt_stateout[40]} {crypt_stateout[41]} {crypt_stateout[42]} {crypt_stateout[43]} {crypt_stateout[44]} {crypt_stateout[45]} {crypt_stateout[46]} {crypt_stateout[47]} {crypt_stateout[48]} {crypt_stateout[49]} {crypt_stateout[50]} {crypt_stateout[51]} {crypt_stateout[52]} {crypt_stateout[53]} {crypt_stateout[54]} {crypt_stateout[55]} {crypt_stateout[56]} {crypt_stateout[57]} {crypt_stateout[58]} {crypt_stateout[59]} {crypt_stateout[60]} {crypt_stateout[61]} {crypt_stateout[62]} {crypt_stateout[63]} {crypt_stateout[64]} {crypt_stateout[65]} {crypt_stateout[66]} {crypt_stateout[67]} {crypt_stateout[68]} {crypt_stateout[69]} {crypt_stateout[70]} {crypt_stateout[71]} {crypt_stateout[72]} {crypt_stateout[73]} {crypt_stateout[74]} {crypt_stateout[75]} {crypt_stateout[76]} {crypt_stateout[77]} {crypt_stateout[78]} {crypt_stateout[79]} {crypt_stateout[80]} {crypt_stateout[81]} {crypt_stateout[82]} {crypt_stateout[83]} {crypt_stateout[84]} {crypt_stateout[85]} {crypt_stateout[86]} {crypt_stateout[87]} {crypt_stateout[88]} {crypt_stateout[89]} {crypt_stateout[90]} {crypt_stateout[91]} {crypt_stateout[92]} {crypt_stateout[93]} {crypt_stateout[94]} {crypt_stateout[95]} {crypt_stateout[96]} {crypt_stateout[97]} {crypt_stateout[98]} {crypt_stateout[99]} {crypt_stateout[100]} {crypt_stateout[101]} {crypt_stateout[102]} {crypt_stateout[103]} {crypt_stateout[104]} {crypt_stateout[105]} {crypt_stateout[106]} {crypt_stateout[107]} {crypt_stateout[108]} {crypt_stateout[109]} {crypt_stateout[110]} {crypt_stateout[111]} {crypt_stateout[112]} {crypt_stateout[113]} {crypt_stateout[114]} {crypt_stateout[115]} {crypt_stateout[116]} {crypt_stateout[117]} {crypt_stateout[118]} {crypt_stateout[119]} {crypt_stateout[120]} {crypt_stateout[121]} {crypt_stateout[122]} {crypt_stateout[123]} {crypt_stateout[124]} {crypt_stateout[125]} {crypt_stateout[126]} {crypt_stateout[127]} {crypt_stateout[128]} {crypt_stateout[129]} {crypt_stateout[130]} {crypt_stateout[131]} {crypt_stateout[132]} {crypt_stateout[133]} {crypt_stateout[134]} {crypt_stateout[135]} {crypt_stateout[136]} {crypt_stateout[137]} {crypt_stateout[138]} {crypt_stateout[139]} {crypt_stateout[140]} {crypt_stateout[141]} {crypt_stateout[142]} {crypt_stateout[143]} {crypt_stateout[144]} {crypt_stateout[145]} {crypt_stateout[146]} {crypt_stateout[147]} {crypt_stateout[148]} {crypt_stateout[149]} {crypt_stateout[150]} {crypt_stateout[151]} {crypt_stateout[152]} {crypt_stateout[153]} {crypt_stateout[154]} {crypt_stateout[155]} {crypt_stateout[156]} {crypt_stateout[157]} {crypt_stateout[158]} {crypt_stateout[159]} {crypt_stateout[160]} {crypt_stateout[161]} {crypt_stateout[162]} {crypt_stateout[163]} {crypt_stateout[164]} {crypt_stateout[165]} {crypt_stateout[166]} {crypt_stateout[167]} {crypt_stateout[168]} {crypt_stateout[169]} {crypt_stateout[170]} {crypt_stateout[171]} {crypt_stateout[172]} {crypt_stateout[173]} {crypt_stateout[174]} {crypt_stateout[175]} {crypt_stateout[176]} {crypt_stateout[177]} {crypt_stateout[178]} {crypt_stateout[179]} {crypt_stateout[180]} {crypt_stateout[181]} {crypt_stateout[182]} {crypt_stateout[183]} {crypt_stateout[184]} {crypt_stateout[185]} {crypt_stateout[186]} {crypt_stateout[187]} {crypt_stateout[188]} {crypt_stateout[189]} {crypt_stateout[190]} {crypt_stateout[191]} {crypt_stateout[192]} {crypt_stateout[193]} {crypt_stateout[194]} {crypt_stateout[195]} {crypt_stateout[196]} {crypt_stateout[197]} {crypt_stateout[198]} {crypt_stateout[199]} {crypt_stateout[200]} {crypt_stateout[201]} {crypt_stateout[202]} {crypt_stateout[203]} {crypt_stateout[204]} {crypt_stateout[205]} {crypt_stateout[206]} {crypt_stateout[207]} {crypt_stateout[208]} {crypt_stateout[209]} {crypt_stateout[210]} {crypt_stateout[211]} {crypt_stateout[212]} {crypt_stateout[213]} {crypt_stateout[214]} {crypt_stateout[215]} {crypt_stateout[216]} {crypt_stateout[217]} {crypt_stateout[218]} {crypt_stateout[219]} {crypt_stateout[220]} {crypt_stateout[221]} {crypt_stateout[222]} {crypt_stateout[223]} {crypt_stateout[224]} {crypt_stateout[225]} {crypt_stateout[226]} {crypt_stateout[227]} {crypt_stateout[228]} {crypt_stateout[229]} {crypt_stateout[230]} {crypt_stateout[231]} {crypt_stateout[232]} {crypt_stateout[233]} {crypt_stateout[234]} {crypt_stateout[235]} {crypt_stateout[236]} {crypt_stateout[237]} {crypt_stateout[238]} {crypt_stateout[239]} {crypt_stateout[240]} {crypt_stateout[241]} {crypt_stateout[242]} {crypt_stateout[243]} {crypt_stateout[244]} {crypt_stateout[245]} {crypt_stateout[246]} {crypt_stateout[247]} {crypt_stateout[248]} {crypt_stateout[249]} {crypt_stateout[250]} {crypt_stateout[251]} {crypt_stateout[252]} {crypt_stateout[253]} {crypt_stateout[254]} {crypt_stateout[255]} {crypt_stateout[256]} {crypt_stateout[257]} {crypt_stateout[258]} {crypt_stateout[259]} {crypt_stateout[260]} {crypt_stateout[261]} {crypt_stateout[262]} {crypt_stateout[263]} {crypt_stateout[264]} {crypt_stateout[265]} {crypt_stateout[266]} {crypt_stateout[267]} {crypt_stateout[268]} {crypt_stateout[269]} {crypt_stateout[270]} {crypt_stateout[271]} {crypt_stateout[272]} {crypt_stateout[273]} {crypt_stateout[274]} {crypt_stateout[275]} {crypt_stateout[276]} {crypt_stateout[277]} {crypt_stateout[278]} {crypt_stateout[279]} {crypt_stateout[280]} {crypt_stateout[281]} {crypt_stateout[282]} {crypt_stateout[283]} {crypt_stateout[284]} {crypt_stateout[285]} {crypt_stateout[286]} {crypt_stateout[287]} {crypt_stateout[288]} {crypt_stateout[289]} {crypt_stateout[290]} {crypt_stateout[291]} {crypt_stateout[292]} {crypt_stateout[293]} {crypt_stateout[294]} {crypt_stateout[295]} {crypt_stateout[296]} {crypt_stateout[297]} {crypt_stateout[298]} {crypt_stateout[299]} {crypt_stateout[300]} {crypt_stateout[301]} {crypt_stateout[302]} {crypt_stateout[303]} {crypt_stateout[304]} {crypt_stateout[305]} {crypt_stateout[306]} {crypt_stateout[307]} {crypt_stateout[308]} {crypt_stateout[309]} {crypt_stateout[310]} {crypt_stateout[311]} {crypt_stateout[312]} {crypt_stateout[313]} {crypt_stateout[314]} {crypt_stateout[315]} {crypt_stateout[316]} {crypt_stateout[317]} {crypt_stateout[318]} {crypt_stateout[319]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {mealy_fsm/current_state[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tag2[0]} {tag2[1]} {tag2[2]} {tag2[3]} {tag2[4]} {tag2[5]} {tag2[6]} {tag2[7]} {tag2[8]} {tag2[9]} {tag2[10]} {tag2[11]} {tag2[12]} {tag2[13]} {tag2[14]} {tag2[15]} {tag2[16]} {tag2[17]} {tag2[18]} {tag2[19]} {tag2[20]} {tag2[21]} {tag2[22]} {tag2[23]} {tag2[24]} {tag2[25]} {tag2[26]} {tag2[27]} {tag2[28]} {tag2[29]} {tag2[30]} {tag2[31]} {tag2[32]} {tag2[33]} {tag2[34]} {tag2[35]} {tag2[36]} {tag2[37]} {tag2[38]} {tag2[39]} {tag2[40]} {tag2[41]} {tag2[42]} {tag2[43]} {tag2[44]} {tag2[45]} {tag2[46]} {tag2[47]} {tag2[48]} {tag2[49]} {tag2[50]} {tag2[51]} {tag2[52]} {tag2[53]} {tag2[54]} {tag2[55]} {tag2[56]} {tag2[57]} {tag2[58]} {tag2[59]} {tag2[60]} {tag2[61]} {tag2[62]} {tag2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_ascon_top/mealy_fsm/bit_counter[0]} {u_ascon_top/mealy_fsm/bit_counter[1]} {u_ascon_top/mealy_fsm/bit_counter[2]} {u_ascon_top/mealy_fsm/bit_counter[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_ascon_top/mealy_fsm/round_counter[0]} {u_ascon_top/mealy_fsm/round_counter[1]} {u_ascon_top/mealy_fsm/round_counter[2]} {u_ascon_top/mealy_fsm/round_counter[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list u_ascon_top/crypt_start ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list u_ascon_top/extra_padding_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ciphertext_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list crypt_start ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ready_tag ]]
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/utils_1/imports/synth_1/cw305_top.dcp with file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/cw305_top.dcp
launch_runs synth_1 -jobs 6
[Thu Jul 10 14:22:27 2025] Launched synth_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 6
[Thu Jul 10 14:25:17 2025] Launched impl_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jul 10 14:29:37 2025] Launched impl_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 20:26:23
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-06:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:09 ; elapsed = 00:08:05 . Memory (MB): peak = 9188.129 ; gain = 0.000 ; free physical = 5546 ; free virtual = 22863
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001b3baee101
set_property PROGRAM.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object control was not found in the design.
WARNING: Simulation object u_ascon_top/last_cycle was not found in the design.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tftg256-2
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9208.891 ; gain = 0.000 ; free physical = 5479 ; free virtual = 22801
INFO: [Netlist 29-17] Analyzing 494 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
WARNING: [Vivado 12-507] No nets matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets tio_clkin]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-627] No clocks matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-508] No pins matched 'U_clocks/CCLK_MUX/S'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
CRITICAL WARNING: [Vivado 12-4739] set_case_analysis:No valid object(s) found for '-objects [get_pins U_clocks/CCLK_MUX/S]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
WARNING: [Vivado 12-507] No nets matched 'control[0]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[1]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[2]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[3]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[4]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'u_ascon_top/last_cycle'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:2]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:2]
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9261.680 ; gain = 0.000 ; free physical = 5470 ; free virtual = 22792
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list pll_clk1_IBUF_BUFG ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_ascon_top/mealy_fsm/round_counter[0]} {u_ascon_top/mealy_fsm/round_counter[1]} {u_ascon_top/mealy_fsm/round_counter[2]} {u_ascon_top/mealy_fsm/round_counter[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_ascon_top/mealy_fsm/bit_counter[0]} {u_ascon_top/mealy_fsm/bit_counter[1]} {u_ascon_top/mealy_fsm/bit_counter[2]} {u_ascon_top/mealy_fsm/bit_counter[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_ascon_top/mealy_fsm/current_state[1]} {u_ascon_top/mealy_fsm/current_state[2]} {u_ascon_top/mealy_fsm/current_state[3]} {u_ascon_top/mealy_fsm/current_state[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {crypt_key[0]} {crypt_key[1]} {crypt_key[2]} {crypt_key[3]} {crypt_key[4]} {crypt_key[5]} {crypt_key[6]} {crypt_key[7]} {crypt_key[8]} {crypt_key[9]} {crypt_key[10]} {crypt_key[11]} {crypt_key[12]} {crypt_key[13]} {crypt_key[14]} {crypt_key[15]} {crypt_key[16]} {crypt_key[17]} {crypt_key[18]} {crypt_key[19]} {crypt_key[20]} {crypt_key[21]} {crypt_key[22]} {crypt_key[23]} {crypt_key[24]} {crypt_key[25]} {crypt_key[26]} {crypt_key[27]} {crypt_key[28]} {crypt_key[29]} {crypt_key[30]} {crypt_key[31]} {crypt_key[32]} {crypt_key[33]} {crypt_key[34]} {crypt_key[35]} {crypt_key[36]} {crypt_key[37]} {crypt_key[38]} {crypt_key[39]} {crypt_key[40]} {crypt_key[41]} {crypt_key[42]} {crypt_key[43]} {crypt_key[44]} {crypt_key[45]} {crypt_key[46]} {crypt_key[47]} {crypt_key[48]} {crypt_key[49]} {crypt_key[50]} {crypt_key[51]} {crypt_key[52]} {crypt_key[53]} {crypt_key[54]} {crypt_key[55]} {crypt_key[56]} {crypt_key[57]} {crypt_key[58]} {crypt_key[59]} {crypt_key[60]} {crypt_key[61]} {crypt_key[62]} {crypt_key[63]} {crypt_key[64]} {crypt_key[65]} {crypt_key[66]} {crypt_key[67]} {crypt_key[68]} {crypt_key[69]} {crypt_key[70]} {crypt_key[71]} {crypt_key[72]} {crypt_key[73]} {crypt_key[74]} {crypt_key[75]} {crypt_key[76]} {crypt_key[77]} {crypt_key[78]} {crypt_key[79]} {crypt_key[80]} {crypt_key[81]} {crypt_key[82]} {crypt_key[83]} {crypt_key[84]} {crypt_key[85]} {crypt_key[86]} {crypt_key[87]} {crypt_key[88]} {crypt_key[89]} {crypt_key[90]} {crypt_key[91]} {crypt_key[92]} {crypt_key[93]} {crypt_key[94]} {crypt_key[95]} {crypt_key[96]} {crypt_key[97]} {crypt_key[98]} {crypt_key[99]} {crypt_key[100]} {crypt_key[101]} {crypt_key[102]} {crypt_key[103]} {crypt_key[104]} {crypt_key[105]} {crypt_key[106]} {crypt_key[107]} {crypt_key[108]} {crypt_key[109]} {crypt_key[110]} {crypt_key[111]} {crypt_key[112]} {crypt_key[113]} {crypt_key[114]} {crypt_key[115]} {crypt_key[116]} {crypt_key[117]} {crypt_key[118]} {crypt_key[119]} {crypt_key[120]} {crypt_key[121]} {crypt_key[122]} {crypt_key[123]} {crypt_key[124]} {crypt_key[125]} {crypt_key[126]} {crypt_key[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {crypt_noncein[0]} {crypt_noncein[1]} {crypt_noncein[2]} {crypt_noncein[3]} {crypt_noncein[4]} {crypt_noncein[5]} {crypt_noncein[6]} {crypt_noncein[7]} {crypt_noncein[8]} {crypt_noncein[9]} {crypt_noncein[10]} {crypt_noncein[11]} {crypt_noncein[12]} {crypt_noncein[13]} {crypt_noncein[14]} {crypt_noncein[15]} {crypt_noncein[16]} {crypt_noncein[17]} {crypt_noncein[18]} {crypt_noncein[19]} {crypt_noncein[20]} {crypt_noncein[21]} {crypt_noncein[22]} {crypt_noncein[23]} {crypt_noncein[24]} {crypt_noncein[25]} {crypt_noncein[26]} {crypt_noncein[27]} {crypt_noncein[28]} {crypt_noncein[29]} {crypt_noncein[30]} {crypt_noncein[31]} {crypt_noncein[32]} {crypt_noncein[33]} {crypt_noncein[34]} {crypt_noncein[35]} {crypt_noncein[36]} {crypt_noncein[37]} {crypt_noncein[38]} {crypt_noncein[39]} {crypt_noncein[40]} {crypt_noncein[41]} {crypt_noncein[42]} {crypt_noncein[43]} {crypt_noncein[44]} {crypt_noncein[45]} {crypt_noncein[46]} {crypt_noncein[47]} {crypt_noncein[48]} {crypt_noncein[49]} {crypt_noncein[50]} {crypt_noncein[51]} {crypt_noncein[52]} {crypt_noncein[53]} {crypt_noncein[54]} {crypt_noncein[55]} {crypt_noncein[56]} {crypt_noncein[57]} {crypt_noncein[58]} {crypt_noncein[59]} {crypt_noncein[60]} {crypt_noncein[61]} {crypt_noncein[62]} {crypt_noncein[63]} {crypt_noncein[64]} {crypt_noncein[65]} {crypt_noncein[66]} {crypt_noncein[67]} {crypt_noncein[68]} {crypt_noncein[69]} {crypt_noncein[70]} {crypt_noncein[71]} {crypt_noncein[72]} {crypt_noncein[73]} {crypt_noncein[74]} {crypt_noncein[75]} {crypt_noncein[76]} {crypt_noncein[77]} {crypt_noncein[78]} {crypt_noncein[79]} {crypt_noncein[80]} {crypt_noncein[81]} {crypt_noncein[82]} {crypt_noncein[83]} {crypt_noncein[84]} {crypt_noncein[85]} {crypt_noncein[86]} {crypt_noncein[87]} {crypt_noncein[88]} {crypt_noncein[89]} {crypt_noncein[90]} {crypt_noncein[91]} {crypt_noncein[92]} {crypt_noncein[93]} {crypt_noncein[94]} {crypt_noncein[95]} {crypt_noncein[96]} {crypt_noncein[97]} {crypt_noncein[98]} {crypt_noncein[99]} {crypt_noncein[100]} {crypt_noncein[101]} {crypt_noncein[102]} {crypt_noncein[103]} {crypt_noncein[104]} {crypt_noncein[105]} {crypt_noncein[106]} {crypt_noncein[107]} {crypt_noncein[108]} {crypt_noncein[109]} {crypt_noncein[110]} {crypt_noncein[111]} {crypt_noncein[112]} {crypt_noncein[113]} {crypt_noncein[114]} {crypt_noncein[115]} {crypt_noncein[116]} {crypt_noncein[117]} {crypt_noncein[118]} {crypt_noncein[119]} {crypt_noncein[120]} {crypt_noncein[121]} {crypt_noncein[122]} {crypt_noncein[123]} {crypt_noncein[124]} {crypt_noncein[125]} {crypt_noncein[126]} {crypt_noncein[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 320 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {crypt_stateout[0]} {crypt_stateout[1]} {crypt_stateout[2]} {crypt_stateout[3]} {crypt_stateout[4]} {crypt_stateout[5]} {crypt_stateout[6]} {crypt_stateout[7]} {crypt_stateout[8]} {crypt_stateout[9]} {crypt_stateout[10]} {crypt_stateout[11]} {crypt_stateout[12]} {crypt_stateout[13]} {crypt_stateout[14]} {crypt_stateout[15]} {crypt_stateout[16]} {crypt_stateout[17]} {crypt_stateout[18]} {crypt_stateout[19]} {crypt_stateout[20]} {crypt_stateout[21]} {crypt_stateout[22]} {crypt_stateout[23]} {crypt_stateout[24]} {crypt_stateout[25]} {crypt_stateout[26]} {crypt_stateout[27]} {crypt_stateout[28]} {crypt_stateout[29]} {crypt_stateout[30]} {crypt_stateout[31]} {crypt_stateout[32]} {crypt_stateout[33]} {crypt_stateout[34]} {crypt_stateout[35]} {crypt_stateout[36]} {crypt_stateout[37]} {crypt_stateout[38]} {crypt_stateout[39]} {crypt_stateout[40]} {crypt_stateout[41]} {crypt_stateout[42]} {crypt_stateout[43]} {crypt_stateout[44]} {crypt_stateout[45]} {crypt_stateout[46]} {crypt_stateout[47]} {crypt_stateout[48]} {crypt_stateout[49]} {crypt_stateout[50]} {crypt_stateout[51]} {crypt_stateout[52]} {crypt_stateout[53]} {crypt_stateout[54]} {crypt_stateout[55]} {crypt_stateout[56]} {crypt_stateout[57]} {crypt_stateout[58]} {crypt_stateout[59]} {crypt_stateout[60]} {crypt_stateout[61]} {crypt_stateout[62]} {crypt_stateout[63]} {crypt_stateout[64]} {crypt_stateout[65]} {crypt_stateout[66]} {crypt_stateout[67]} {crypt_stateout[68]} {crypt_stateout[69]} {crypt_stateout[70]} {crypt_stateout[71]} {crypt_stateout[72]} {crypt_stateout[73]} {crypt_stateout[74]} {crypt_stateout[75]} {crypt_stateout[76]} {crypt_stateout[77]} {crypt_stateout[78]} {crypt_stateout[79]} {crypt_stateout[80]} {crypt_stateout[81]} {crypt_stateout[82]} {crypt_stateout[83]} {crypt_stateout[84]} {crypt_stateout[85]} {crypt_stateout[86]} {crypt_stateout[87]} {crypt_stateout[88]} {crypt_stateout[89]} {crypt_stateout[90]} {crypt_stateout[91]} {crypt_stateout[92]} {crypt_stateout[93]} {crypt_stateout[94]} {crypt_stateout[95]} {crypt_stateout[96]} {crypt_stateout[97]} {crypt_stateout[98]} {crypt_stateout[99]} {crypt_stateout[100]} {crypt_stateout[101]} {crypt_stateout[102]} {crypt_stateout[103]} {crypt_stateout[104]} {crypt_stateout[105]} {crypt_stateout[106]} {crypt_stateout[107]} {crypt_stateout[108]} {crypt_stateout[109]} {crypt_stateout[110]} {crypt_stateout[111]} {crypt_stateout[112]} {crypt_stateout[113]} {crypt_stateout[114]} {crypt_stateout[115]} {crypt_stateout[116]} {crypt_stateout[117]} {crypt_stateout[118]} {crypt_stateout[119]} {crypt_stateout[120]} {crypt_stateout[121]} {crypt_stateout[122]} {crypt_stateout[123]} {crypt_stateout[124]} {crypt_stateout[125]} {crypt_stateout[126]} {crypt_stateout[127]} {crypt_stateout[128]} {crypt_stateout[129]} {crypt_stateout[130]} {crypt_stateout[131]} {crypt_stateout[132]} {crypt_stateout[133]} {crypt_stateout[134]} {crypt_stateout[135]} {crypt_stateout[136]} {crypt_stateout[137]} {crypt_stateout[138]} {crypt_stateout[139]} {crypt_stateout[140]} {crypt_stateout[141]} {crypt_stateout[142]} {crypt_stateout[143]} {crypt_stateout[144]} {crypt_stateout[145]} {crypt_stateout[146]} {crypt_stateout[147]} {crypt_stateout[148]} {crypt_stateout[149]} {crypt_stateout[150]} {crypt_stateout[151]} {crypt_stateout[152]} {crypt_stateout[153]} {crypt_stateout[154]} {crypt_stateout[155]} {crypt_stateout[156]} {crypt_stateout[157]} {crypt_stateout[158]} {crypt_stateout[159]} {crypt_stateout[160]} {crypt_stateout[161]} {crypt_stateout[162]} {crypt_stateout[163]} {crypt_stateout[164]} {crypt_stateout[165]} {crypt_stateout[166]} {crypt_stateout[167]} {crypt_stateout[168]} {crypt_stateout[169]} {crypt_stateout[170]} {crypt_stateout[171]} {crypt_stateout[172]} {crypt_stateout[173]} {crypt_stateout[174]} {crypt_stateout[175]} {crypt_stateout[176]} {crypt_stateout[177]} {crypt_stateout[178]} {crypt_stateout[179]} {crypt_stateout[180]} {crypt_stateout[181]} {crypt_stateout[182]} {crypt_stateout[183]} {crypt_stateout[184]} {crypt_stateout[185]} {crypt_stateout[186]} {crypt_stateout[187]} {crypt_stateout[188]} {crypt_stateout[189]} {crypt_stateout[190]} {crypt_stateout[191]} {crypt_stateout[192]} {crypt_stateout[193]} {crypt_stateout[194]} {crypt_stateout[195]} {crypt_stateout[196]} {crypt_stateout[197]} {crypt_stateout[198]} {crypt_stateout[199]} {crypt_stateout[200]} {crypt_stateout[201]} {crypt_stateout[202]} {crypt_stateout[203]} {crypt_stateout[204]} {crypt_stateout[205]} {crypt_stateout[206]} {crypt_stateout[207]} {crypt_stateout[208]} {crypt_stateout[209]} {crypt_stateout[210]} {crypt_stateout[211]} {crypt_stateout[212]} {crypt_stateout[213]} {crypt_stateout[214]} {crypt_stateout[215]} {crypt_stateout[216]} {crypt_stateout[217]} {crypt_stateout[218]} {crypt_stateout[219]} {crypt_stateout[220]} {crypt_stateout[221]} {crypt_stateout[222]} {crypt_stateout[223]} {crypt_stateout[224]} {crypt_stateout[225]} {crypt_stateout[226]} {crypt_stateout[227]} {crypt_stateout[228]} {crypt_stateout[229]} {crypt_stateout[230]} {crypt_stateout[231]} {crypt_stateout[232]} {crypt_stateout[233]} {crypt_stateout[234]} {crypt_stateout[235]} {crypt_stateout[236]} {crypt_stateout[237]} {crypt_stateout[238]} {crypt_stateout[239]} {crypt_stateout[240]} {crypt_stateout[241]} {crypt_stateout[242]} {crypt_stateout[243]} {crypt_stateout[244]} {crypt_stateout[245]} {crypt_stateout[246]} {crypt_stateout[247]} {crypt_stateout[248]} {crypt_stateout[249]} {crypt_stateout[250]} {crypt_stateout[251]} {crypt_stateout[252]} {crypt_stateout[253]} {crypt_stateout[254]} {crypt_stateout[255]} {crypt_stateout[256]} {crypt_stateout[257]} {crypt_stateout[258]} {crypt_stateout[259]} {crypt_stateout[260]} {crypt_stateout[261]} {crypt_stateout[262]} {crypt_stateout[263]} {crypt_stateout[264]} {crypt_stateout[265]} {crypt_stateout[266]} {crypt_stateout[267]} {crypt_stateout[268]} {crypt_stateout[269]} {crypt_stateout[270]} {crypt_stateout[271]} {crypt_stateout[272]} {crypt_stateout[273]} {crypt_stateout[274]} {crypt_stateout[275]} {crypt_stateout[276]} {crypt_stateout[277]} {crypt_stateout[278]} {crypt_stateout[279]} {crypt_stateout[280]} {crypt_stateout[281]} {crypt_stateout[282]} {crypt_stateout[283]} {crypt_stateout[284]} {crypt_stateout[285]} {crypt_stateout[286]} {crypt_stateout[287]} {crypt_stateout[288]} {crypt_stateout[289]} {crypt_stateout[290]} {crypt_stateout[291]} {crypt_stateout[292]} {crypt_stateout[293]} {crypt_stateout[294]} {crypt_stateout[295]} {crypt_stateout[296]} {crypt_stateout[297]} {crypt_stateout[298]} {crypt_stateout[299]} {crypt_stateout[300]} {crypt_stateout[301]} {crypt_stateout[302]} {crypt_stateout[303]} {crypt_stateout[304]} {crypt_stateout[305]} {crypt_stateout[306]} {crypt_stateout[307]} {crypt_stateout[308]} {crypt_stateout[309]} {crypt_stateout[310]} {crypt_stateout[311]} {crypt_stateout[312]} {crypt_stateout[313]} {crypt_stateout[314]} {crypt_stateout[315]} {crypt_stateout[316]} {crypt_stateout[317]} {crypt_stateout[318]} {crypt_stateout[319]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {tag2[0]} {tag2[1]} {tag2[2]} {tag2[3]} {tag2[4]} {tag2[5]} {tag2[6]} {tag2[7]} {tag2[8]} {tag2[9]} {tag2[10]} {tag2[11]} {tag2[12]} {tag2[13]} {tag2[14]} {tag2[15]} {tag2[16]} {tag2[17]} {tag2[18]} {tag2[19]} {tag2[20]} {tag2[21]} {tag2[22]} {tag2[23]} {tag2[24]} {tag2[25]} {tag2[26]} {tag2[27]} {tag2[28]} {tag2[29]} {tag2[30]} {tag2[31]} {tag2[32]} {tag2[33]} {tag2[34]} {tag2[35]} {tag2[36]} {tag2[37]} {tag2[38]} {tag2[39]} {tag2[40]} {tag2[41]} {tag2[42]} {tag2[43]} {tag2[44]} {tag2[45]} {tag2[46]} {tag2[47]} {tag2[48]} {tag2[49]} {tag2[50]} {tag2[51]} {tag2[52]} {tag2[53]} {tag2[54]} {tag2[55]} {tag2[56]} {tag2[57]} {tag2[58]} {tag2[59]} {tag2[60]} {tag2[61]} {tag2[62]} {tag2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list ciphertext_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list crypt_start ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list u_ascon_top/crypt_start ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list u_ascon_top/extra_padding_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ready_tag ]]
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/utils_1/imports/synth_1/cw305_top.dcp with file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/cw305_top.dcp
launch_runs synth_1 -jobs 6
[Thu Jul 10 14:57:14 2025] Launched synth_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 10 14:59:52 2025] Launched impl_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jul 10 15:04:01 2025] Launched impl_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 9339.703 ; gain = 0.000 ; free physical = 4625 ; free virtual = 21584
INFO: [Netlist 29-17] Analyzing 1667 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9346.297 ; gain = 3.000 ; free physical = 4571 ; free virtual = 21529
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9529.766 ; gain = 0.000 ; free physical = 4463 ; free virtual = 21421
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9529.766 ; gain = 0.000 ; free physical = 4463 ; free virtual = 21421
Read PlaceDB: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.46 . Memory (MB): peak = 9576.766 ; gain = 47.000 ; free physical = 4444 ; free virtual = 21403
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9576.766 ; gain = 0.000 ; free physical = 4444 ; free virtual = 21403
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 9576.766 ; gain = 0.000 ; free physical = 4444 ; free virtual = 21403
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 9576.766 ; gain = 47.000 ; free physical = 4444 ; free virtual = 21403
Restored from archive | CPU: 1.140000 secs | Memory: 17.285927 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 9576.766 ; gain = 47.000 ; free physical = 4444 ; free virtual = 21403
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9576.766 ; gain = 0.000 ; free physical = 4444 ; free virtual = 21402
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 766 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 752 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_ascon_top/mealy_fsm/current_state} }
current_design synth_1
set_property PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property TRIGGER_COMPARE_VALUE eq4'h2 [get_hw_probes u_ascon_top/mealy_fsm/current_state -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 15:07:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 15:08:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 15:08:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 15:08:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
export_ip_user_files -of_objects  [get_files /home/nico-paniforni/myAscon128-A/fpga/tb/tb_cw305_reg_tasks.v] -no_script -reset -force -quiet
remove_files  /home/nico-paniforni/myAscon128-A/fpga/tb/tb_cw305_reg_tasks.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/utils_1/imports/synth_1/cw305_top.dcp with file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/cw305_top.dcp
launch_runs synth_1 -jobs 6
[Thu Jul 10 15:13:47 2025] Launched synth_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tftg256-2
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9857.449 ; gain = 0.000 ; free physical = 2020 ; free virtual = 18962
INFO: [Netlist 29-17] Analyzing 535 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
WARNING: [Vivado 12-507] No nets matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets tio_clkin]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-627] No clocks matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-508] No pins matched 'U_clocks/CCLK_MUX/S'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
CRITICAL WARNING: [Vivado 12-4739] set_case_analysis:No valid object(s) found for '-objects [get_pins U_clocks/CCLK_MUX/S]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
WARNING: [Vivado 12-507] No nets matched 'control[0]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[1]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[2]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[3]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[4]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'u_ascon_top/last_cycle'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:2]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:2]
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9857.449 ; gain = 0.000 ; free physical = 1996 ; free virtual = 18937
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/utils_1/imports/synth_1/cw305_top.dcp with file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/cw305_top.dcp
launch_runs synth_1 -jobs 6
[Thu Jul 10 15:23:06 2025] Launched synth_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/runme.log
close_design
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tftg256-2
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9902.254 ; gain = 0.000 ; free physical = 4048 ; free virtual = 21010
INFO: [Netlist 29-17] Analyzing 535 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
WARNING: [Vivado 12-507] No nets matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets tio_clkin]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-627] No clocks matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-508] No pins matched 'U_clocks/CCLK_MUX/S'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
CRITICAL WARNING: [Vivado 12-4739] set_case_analysis:No valid object(s) found for '-objects [get_pins U_clocks/CCLK_MUX/S]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
WARNING: [Vivado 12-507] No nets matched 'control[0]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[1]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[2]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[3]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[4]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'u_ascon_top/last_cycle'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:2]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:2]
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9902.254 ; gain = 0.000 ; free physical = 4058 ; free virtual = 21021
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

add_files -norecurse /home/nico-paniforni/myAscon128-A/rtl/fsm.sv
WARNING: [filemgmt 56-12] File '/home/nico-paniforni/myAscon128-A/rtl/fsm.sv' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/utils_1/imports/synth_1/cw305_top.dcp with file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/cw305_top.dcp
launch_runs synth_1 -jobs 6
[Thu Jul 10 15:41:07 2025] Launched synth_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tftg256-2
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9902.254 ; gain = 0.000 ; free physical = 9939 ; free virtual = 21985
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
WARNING: [Vivado 12-507] No nets matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets tio_clkin]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-627] No clocks matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-508] No pins matched 'U_clocks/CCLK_MUX/S'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
CRITICAL WARNING: [Vivado 12-4739] set_case_analysis:No valid object(s) found for '-objects [get_pins U_clocks/CCLK_MUX/S]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
WARNING: [Vivado 12-507] No nets matched 'control[0]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[1]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[2]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[3]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'control[4]'. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc:2]
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9902.254 ; gain = 0.000 ; free physical = 9862 ; free virtual = 21909
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list usb_clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list pll_clk1_IBUF_BUFG ]]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_ascon_top/mealy_fsm/current_state[0]} {u_ascon_top/mealy_fsm/current_state[1]} {u_ascon_top/mealy_fsm/current_state[2]} {u_ascon_top/mealy_fsm/current_state[3]} {u_ascon_top/mealy_fsm/current_state[4]} ]]
set_property port_width 4 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {u_ascon_top/mealy_fsm/bit_counter[0]} {u_ascon_top/mealy_fsm/bit_counter[1]} {u_ascon_top/mealy_fsm/bit_counter[2]} {u_ascon_top/mealy_fsm/bit_counter[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {u_ascon_top/mealy_fsm/round_counter[0]} {u_ascon_top/mealy_fsm/round_counter[1]} {u_ascon_top/mealy_fsm/round_counter[2]} {u_ascon_top/mealy_fsm/round_counter[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 320 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {crypt_stateout[0]} {crypt_stateout[1]} {crypt_stateout[2]} {crypt_stateout[3]} {crypt_stateout[4]} {crypt_stateout[5]} {crypt_stateout[6]} {crypt_stateout[7]} {crypt_stateout[8]} {crypt_stateout[9]} {crypt_stateout[10]} {crypt_stateout[11]} {crypt_stateout[12]} {crypt_stateout[13]} {crypt_stateout[14]} {crypt_stateout[15]} {crypt_stateout[16]} {crypt_stateout[17]} {crypt_stateout[18]} {crypt_stateout[19]} {crypt_stateout[20]} {crypt_stateout[21]} {crypt_stateout[22]} {crypt_stateout[23]} {crypt_stateout[24]} {crypt_stateout[25]} {crypt_stateout[26]} {crypt_stateout[27]} {crypt_stateout[28]} {crypt_stateout[29]} {crypt_stateout[30]} {crypt_stateout[31]} {crypt_stateout[32]} {crypt_stateout[33]} {crypt_stateout[34]} {crypt_stateout[35]} {crypt_stateout[36]} {crypt_stateout[37]} {crypt_stateout[38]} {crypt_stateout[39]} {crypt_stateout[40]} {crypt_stateout[41]} {crypt_stateout[42]} {crypt_stateout[43]} {crypt_stateout[44]} {crypt_stateout[45]} {crypt_stateout[46]} {crypt_stateout[47]} {crypt_stateout[48]} {crypt_stateout[49]} {crypt_stateout[50]} {crypt_stateout[51]} {crypt_stateout[52]} {crypt_stateout[53]} {crypt_stateout[54]} {crypt_stateout[55]} {crypt_stateout[56]} {crypt_stateout[57]} {crypt_stateout[58]} {crypt_stateout[59]} {crypt_stateout[60]} {crypt_stateout[61]} {crypt_stateout[62]} {crypt_stateout[63]} {crypt_stateout[64]} {crypt_stateout[65]} {crypt_stateout[66]} {crypt_stateout[67]} {crypt_stateout[68]} {crypt_stateout[69]} {crypt_stateout[70]} {crypt_stateout[71]} {crypt_stateout[72]} {crypt_stateout[73]} {crypt_stateout[74]} {crypt_stateout[75]} {crypt_stateout[76]} {crypt_stateout[77]} {crypt_stateout[78]} {crypt_stateout[79]} {crypt_stateout[80]} {crypt_stateout[81]} {crypt_stateout[82]} {crypt_stateout[83]} {crypt_stateout[84]} {crypt_stateout[85]} {crypt_stateout[86]} {crypt_stateout[87]} {crypt_stateout[88]} {crypt_stateout[89]} {crypt_stateout[90]} {crypt_stateout[91]} {crypt_stateout[92]} {crypt_stateout[93]} {crypt_stateout[94]} {crypt_stateout[95]} {crypt_stateout[96]} {crypt_stateout[97]} {crypt_stateout[98]} {crypt_stateout[99]} {crypt_stateout[100]} {crypt_stateout[101]} {crypt_stateout[102]} {crypt_stateout[103]} {crypt_stateout[104]} {crypt_stateout[105]} {crypt_stateout[106]} {crypt_stateout[107]} {crypt_stateout[108]} {crypt_stateout[109]} {crypt_stateout[110]} {crypt_stateout[111]} {crypt_stateout[112]} {crypt_stateout[113]} {crypt_stateout[114]} {crypt_stateout[115]} {crypt_stateout[116]} {crypt_stateout[117]} {crypt_stateout[118]} {crypt_stateout[119]} {crypt_stateout[120]} {crypt_stateout[121]} {crypt_stateout[122]} {crypt_stateout[123]} {crypt_stateout[124]} {crypt_stateout[125]} {crypt_stateout[126]} {crypt_stateout[127]} {crypt_stateout[128]} {crypt_stateout[129]} {crypt_stateout[130]} {crypt_stateout[131]} {crypt_stateout[132]} {crypt_stateout[133]} {crypt_stateout[134]} {crypt_stateout[135]} {crypt_stateout[136]} {crypt_stateout[137]} {crypt_stateout[138]} {crypt_stateout[139]} {crypt_stateout[140]} {crypt_stateout[141]} {crypt_stateout[142]} {crypt_stateout[143]} {crypt_stateout[144]} {crypt_stateout[145]} {crypt_stateout[146]} {crypt_stateout[147]} {crypt_stateout[148]} {crypt_stateout[149]} {crypt_stateout[150]} {crypt_stateout[151]} {crypt_stateout[152]} {crypt_stateout[153]} {crypt_stateout[154]} {crypt_stateout[155]} {crypt_stateout[156]} {crypt_stateout[157]} {crypt_stateout[158]} {crypt_stateout[159]} {crypt_stateout[160]} {crypt_stateout[161]} {crypt_stateout[162]} {crypt_stateout[163]} {crypt_stateout[164]} {crypt_stateout[165]} {crypt_stateout[166]} {crypt_stateout[167]} {crypt_stateout[168]} {crypt_stateout[169]} {crypt_stateout[170]} {crypt_stateout[171]} {crypt_stateout[172]} {crypt_stateout[173]} {crypt_stateout[174]} {crypt_stateout[175]} {crypt_stateout[176]} {crypt_stateout[177]} {crypt_stateout[178]} {crypt_stateout[179]} {crypt_stateout[180]} {crypt_stateout[181]} {crypt_stateout[182]} {crypt_stateout[183]} {crypt_stateout[184]} {crypt_stateout[185]} {crypt_stateout[186]} {crypt_stateout[187]} {crypt_stateout[188]} {crypt_stateout[189]} {crypt_stateout[190]} {crypt_stateout[191]} {crypt_stateout[192]} {crypt_stateout[193]} {crypt_stateout[194]} {crypt_stateout[195]} {crypt_stateout[196]} {crypt_stateout[197]} {crypt_stateout[198]} {crypt_stateout[199]} {crypt_stateout[200]} {crypt_stateout[201]} {crypt_stateout[202]} {crypt_stateout[203]} {crypt_stateout[204]} {crypt_stateout[205]} {crypt_stateout[206]} {crypt_stateout[207]} {crypt_stateout[208]} {crypt_stateout[209]} {crypt_stateout[210]} {crypt_stateout[211]} {crypt_stateout[212]} {crypt_stateout[213]} {crypt_stateout[214]} {crypt_stateout[215]} {crypt_stateout[216]} {crypt_stateout[217]} {crypt_stateout[218]} {crypt_stateout[219]} {crypt_stateout[220]} {crypt_stateout[221]} {crypt_stateout[222]} {crypt_stateout[223]} {crypt_stateout[224]} {crypt_stateout[225]} {crypt_stateout[226]} {crypt_stateout[227]} {crypt_stateout[228]} {crypt_stateout[229]} {crypt_stateout[230]} {crypt_stateout[231]} {crypt_stateout[232]} {crypt_stateout[233]} {crypt_stateout[234]} {crypt_stateout[235]} {crypt_stateout[236]} {crypt_stateout[237]} {crypt_stateout[238]} {crypt_stateout[239]} {crypt_stateout[240]} {crypt_stateout[241]} {crypt_stateout[242]} {crypt_stateout[243]} {crypt_stateout[244]} {crypt_stateout[245]} {crypt_stateout[246]} {crypt_stateout[247]} {crypt_stateout[248]} {crypt_stateout[249]} {crypt_stateout[250]} {crypt_stateout[251]} {crypt_stateout[252]} {crypt_stateout[253]} {crypt_stateout[254]} {crypt_stateout[255]} {crypt_stateout[256]} {crypt_stateout[257]} {crypt_stateout[258]} {crypt_stateout[259]} {crypt_stateout[260]} {crypt_stateout[261]} {crypt_stateout[262]} {crypt_stateout[263]} {crypt_stateout[264]} {crypt_stateout[265]} {crypt_stateout[266]} {crypt_stateout[267]} {crypt_stateout[268]} {crypt_stateout[269]} {crypt_stateout[270]} {crypt_stateout[271]} {crypt_stateout[272]} {crypt_stateout[273]} {crypt_stateout[274]} {crypt_stateout[275]} {crypt_stateout[276]} {crypt_stateout[277]} {crypt_stateout[278]} {crypt_stateout[279]} {crypt_stateout[280]} {crypt_stateout[281]} {crypt_stateout[282]} {crypt_stateout[283]} {crypt_stateout[284]} {crypt_stateout[285]} {crypt_stateout[286]} {crypt_stateout[287]} {crypt_stateout[288]} {crypt_stateout[289]} {crypt_stateout[290]} {crypt_stateout[291]} {crypt_stateout[292]} {crypt_stateout[293]} {crypt_stateout[294]} {crypt_stateout[295]} {crypt_stateout[296]} {crypt_stateout[297]} {crypt_stateout[298]} {crypt_stateout[299]} {crypt_stateout[300]} {crypt_stateout[301]} {crypt_stateout[302]} {crypt_stateout[303]} {crypt_stateout[304]} {crypt_stateout[305]} {crypt_stateout[306]} {crypt_stateout[307]} {crypt_stateout[308]} {crypt_stateout[309]} {crypt_stateout[310]} {crypt_stateout[311]} {crypt_stateout[312]} {crypt_stateout[313]} {crypt_stateout[314]} {crypt_stateout[315]} {crypt_stateout[316]} {crypt_stateout[317]} {crypt_stateout[318]} {crypt_stateout[319]} ]]
create_debug_port u_ila_1 probe
set_property port_width 128 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {crypt_noncein[0]} {crypt_noncein[1]} {crypt_noncein[2]} {crypt_noncein[3]} {crypt_noncein[4]} {crypt_noncein[5]} {crypt_noncein[6]} {crypt_noncein[7]} {crypt_noncein[8]} {crypt_noncein[9]} {crypt_noncein[10]} {crypt_noncein[11]} {crypt_noncein[12]} {crypt_noncein[13]} {crypt_noncein[14]} {crypt_noncein[15]} {crypt_noncein[16]} {crypt_noncein[17]} {crypt_noncein[18]} {crypt_noncein[19]} {crypt_noncein[20]} {crypt_noncein[21]} {crypt_noncein[22]} {crypt_noncein[23]} {crypt_noncein[24]} {crypt_noncein[25]} {crypt_noncein[26]} {crypt_noncein[27]} {crypt_noncein[28]} {crypt_noncein[29]} {crypt_noncein[30]} {crypt_noncein[31]} {crypt_noncein[32]} {crypt_noncein[33]} {crypt_noncein[34]} {crypt_noncein[35]} {crypt_noncein[36]} {crypt_noncein[37]} {crypt_noncein[38]} {crypt_noncein[39]} {crypt_noncein[40]} {crypt_noncein[41]} {crypt_noncein[42]} {crypt_noncein[43]} {crypt_noncein[44]} {crypt_noncein[45]} {crypt_noncein[46]} {crypt_noncein[47]} {crypt_noncein[48]} {crypt_noncein[49]} {crypt_noncein[50]} {crypt_noncein[51]} {crypt_noncein[52]} {crypt_noncein[53]} {crypt_noncein[54]} {crypt_noncein[55]} {crypt_noncein[56]} {crypt_noncein[57]} {crypt_noncein[58]} {crypt_noncein[59]} {crypt_noncein[60]} {crypt_noncein[61]} {crypt_noncein[62]} {crypt_noncein[63]} {crypt_noncein[64]} {crypt_noncein[65]} {crypt_noncein[66]} {crypt_noncein[67]} {crypt_noncein[68]} {crypt_noncein[69]} {crypt_noncein[70]} {crypt_noncein[71]} {crypt_noncein[72]} {crypt_noncein[73]} {crypt_noncein[74]} {crypt_noncein[75]} {crypt_noncein[76]} {crypt_noncein[77]} {crypt_noncein[78]} {crypt_noncein[79]} {crypt_noncein[80]} {crypt_noncein[81]} {crypt_noncein[82]} {crypt_noncein[83]} {crypt_noncein[84]} {crypt_noncein[85]} {crypt_noncein[86]} {crypt_noncein[87]} {crypt_noncein[88]} {crypt_noncein[89]} {crypt_noncein[90]} {crypt_noncein[91]} {crypt_noncein[92]} {crypt_noncein[93]} {crypt_noncein[94]} {crypt_noncein[95]} {crypt_noncein[96]} {crypt_noncein[97]} {crypt_noncein[98]} {crypt_noncein[99]} {crypt_noncein[100]} {crypt_noncein[101]} {crypt_noncein[102]} {crypt_noncein[103]} {crypt_noncein[104]} {crypt_noncein[105]} {crypt_noncein[106]} {crypt_noncein[107]} {crypt_noncein[108]} {crypt_noncein[109]} {crypt_noncein[110]} {crypt_noncein[111]} {crypt_noncein[112]} {crypt_noncein[113]} {crypt_noncein[114]} {crypt_noncein[115]} {crypt_noncein[116]} {crypt_noncein[117]} {crypt_noncein[118]} {crypt_noncein[119]} {crypt_noncein[120]} {crypt_noncein[121]} {crypt_noncein[122]} {crypt_noncein[123]} {crypt_noncein[124]} {crypt_noncein[125]} {crypt_noncein[126]} {crypt_noncein[127]} ]]
create_debug_port u_ila_1 probe
set_property port_width 128 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {crypt_key[0]} {crypt_key[1]} {crypt_key[2]} {crypt_key[3]} {crypt_key[4]} {crypt_key[5]} {crypt_key[6]} {crypt_key[7]} {crypt_key[8]} {crypt_key[9]} {crypt_key[10]} {crypt_key[11]} {crypt_key[12]} {crypt_key[13]} {crypt_key[14]} {crypt_key[15]} {crypt_key[16]} {crypt_key[17]} {crypt_key[18]} {crypt_key[19]} {crypt_key[20]} {crypt_key[21]} {crypt_key[22]} {crypt_key[23]} {crypt_key[24]} {crypt_key[25]} {crypt_key[26]} {crypt_key[27]} {crypt_key[28]} {crypt_key[29]} {crypt_key[30]} {crypt_key[31]} {crypt_key[32]} {crypt_key[33]} {crypt_key[34]} {crypt_key[35]} {crypt_key[36]} {crypt_key[37]} {crypt_key[38]} {crypt_key[39]} {crypt_key[40]} {crypt_key[41]} {crypt_key[42]} {crypt_key[43]} {crypt_key[44]} {crypt_key[45]} {crypt_key[46]} {crypt_key[47]} {crypt_key[48]} {crypt_key[49]} {crypt_key[50]} {crypt_key[51]} {crypt_key[52]} {crypt_key[53]} {crypt_key[54]} {crypt_key[55]} {crypt_key[56]} {crypt_key[57]} {crypt_key[58]} {crypt_key[59]} {crypt_key[60]} {crypt_key[61]} {crypt_key[62]} {crypt_key[63]} {crypt_key[64]} {crypt_key[65]} {crypt_key[66]} {crypt_key[67]} {crypt_key[68]} {crypt_key[69]} {crypt_key[70]} {crypt_key[71]} {crypt_key[72]} {crypt_key[73]} {crypt_key[74]} {crypt_key[75]} {crypt_key[76]} {crypt_key[77]} {crypt_key[78]} {crypt_key[79]} {crypt_key[80]} {crypt_key[81]} {crypt_key[82]} {crypt_key[83]} {crypt_key[84]} {crypt_key[85]} {crypt_key[86]} {crypt_key[87]} {crypt_key[88]} {crypt_key[89]} {crypt_key[90]} {crypt_key[91]} {crypt_key[92]} {crypt_key[93]} {crypt_key[94]} {crypt_key[95]} {crypt_key[96]} {crypt_key[97]} {crypt_key[98]} {crypt_key[99]} {crypt_key[100]} {crypt_key[101]} {crypt_key[102]} {crypt_key[103]} {crypt_key[104]} {crypt_key[105]} {crypt_key[106]} {crypt_key[107]} {crypt_key[108]} {crypt_key[109]} {crypt_key[110]} {crypt_key[111]} {crypt_key[112]} {crypt_key[113]} {crypt_key[114]} {crypt_key[115]} {crypt_key[116]} {crypt_key[117]} {crypt_key[118]} {crypt_key[119]} {crypt_key[120]} {crypt_key[121]} {crypt_key[122]} {crypt_key[123]} {crypt_key[124]} {crypt_key[125]} {crypt_key[126]} {crypt_key[127]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {tag2[0]} {tag2[1]} {tag2[2]} {tag2[3]} {tag2[4]} {tag2[5]} {tag2[6]} {tag2[7]} {tag2[8]} {tag2[9]} {tag2[10]} {tag2[11]} {tag2[12]} {tag2[13]} {tag2[14]} {tag2[15]} {tag2[16]} {tag2[17]} {tag2[18]} {tag2[19]} {tag2[20]} {tag2[21]} {tag2[22]} {tag2[23]} {tag2[24]} {tag2[25]} {tag2[26]} {tag2[27]} {tag2[28]} {tag2[29]} {tag2[30]} {tag2[31]} {tag2[32]} {tag2[33]} {tag2[34]} {tag2[35]} {tag2[36]} {tag2[37]} {tag2[38]} {tag2[39]} {tag2[40]} {tag2[41]} {tag2[42]} {tag2[43]} {tag2[44]} {tag2[45]} {tag2[46]} {tag2[47]} {tag2[48]} {tag2[49]} {tag2[50]} {tag2[51]} {tag2[52]} {tag2[53]} {tag2[54]} {tag2[55]} {tag2[56]} {tag2[57]} {tag2[58]} {tag2[59]} {tag2[60]} {tag2[61]} {tag2[62]} {tag2[63]} ]]
delete_debug_core [get_debug_cores {u_ila_1 }]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list usb_clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list pll_clk1_IBUF_BUFG ]]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_ascon_top/mealy_fsm/current_state[0]} {u_ascon_top/mealy_fsm/current_state[1]} {u_ascon_top/mealy_fsm/current_state[2]} {u_ascon_top/mealy_fsm/current_state[3]} {u_ascon_top/mealy_fsm/current_state[4]} ]]
set_property port_width 320 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {crypt_stateout[0]} {crypt_stateout[1]} {crypt_stateout[2]} {crypt_stateout[3]} {crypt_stateout[4]} {crypt_stateout[5]} {crypt_stateout[6]} {crypt_stateout[7]} {crypt_stateout[8]} {crypt_stateout[9]} {crypt_stateout[10]} {crypt_stateout[11]} {crypt_stateout[12]} {crypt_stateout[13]} {crypt_stateout[14]} {crypt_stateout[15]} {crypt_stateout[16]} {crypt_stateout[17]} {crypt_stateout[18]} {crypt_stateout[19]} {crypt_stateout[20]} {crypt_stateout[21]} {crypt_stateout[22]} {crypt_stateout[23]} {crypt_stateout[24]} {crypt_stateout[25]} {crypt_stateout[26]} {crypt_stateout[27]} {crypt_stateout[28]} {crypt_stateout[29]} {crypt_stateout[30]} {crypt_stateout[31]} {crypt_stateout[32]} {crypt_stateout[33]} {crypt_stateout[34]} {crypt_stateout[35]} {crypt_stateout[36]} {crypt_stateout[37]} {crypt_stateout[38]} {crypt_stateout[39]} {crypt_stateout[40]} {crypt_stateout[41]} {crypt_stateout[42]} {crypt_stateout[43]} {crypt_stateout[44]} {crypt_stateout[45]} {crypt_stateout[46]} {crypt_stateout[47]} {crypt_stateout[48]} {crypt_stateout[49]} {crypt_stateout[50]} {crypt_stateout[51]} {crypt_stateout[52]} {crypt_stateout[53]} {crypt_stateout[54]} {crypt_stateout[55]} {crypt_stateout[56]} {crypt_stateout[57]} {crypt_stateout[58]} {crypt_stateout[59]} {crypt_stateout[60]} {crypt_stateout[61]} {crypt_stateout[62]} {crypt_stateout[63]} {crypt_stateout[64]} {crypt_stateout[65]} {crypt_stateout[66]} {crypt_stateout[67]} {crypt_stateout[68]} {crypt_stateout[69]} {crypt_stateout[70]} {crypt_stateout[71]} {crypt_stateout[72]} {crypt_stateout[73]} {crypt_stateout[74]} {crypt_stateout[75]} {crypt_stateout[76]} {crypt_stateout[77]} {crypt_stateout[78]} {crypt_stateout[79]} {crypt_stateout[80]} {crypt_stateout[81]} {crypt_stateout[82]} {crypt_stateout[83]} {crypt_stateout[84]} {crypt_stateout[85]} {crypt_stateout[86]} {crypt_stateout[87]} {crypt_stateout[88]} {crypt_stateout[89]} {crypt_stateout[90]} {crypt_stateout[91]} {crypt_stateout[92]} {crypt_stateout[93]} {crypt_stateout[94]} {crypt_stateout[95]} {crypt_stateout[96]} {crypt_stateout[97]} {crypt_stateout[98]} {crypt_stateout[99]} {crypt_stateout[100]} {crypt_stateout[101]} {crypt_stateout[102]} {crypt_stateout[103]} {crypt_stateout[104]} {crypt_stateout[105]} {crypt_stateout[106]} {crypt_stateout[107]} {crypt_stateout[108]} {crypt_stateout[109]} {crypt_stateout[110]} {crypt_stateout[111]} {crypt_stateout[112]} {crypt_stateout[113]} {crypt_stateout[114]} {crypt_stateout[115]} {crypt_stateout[116]} {crypt_stateout[117]} {crypt_stateout[118]} {crypt_stateout[119]} {crypt_stateout[120]} {crypt_stateout[121]} {crypt_stateout[122]} {crypt_stateout[123]} {crypt_stateout[124]} {crypt_stateout[125]} {crypt_stateout[126]} {crypt_stateout[127]} {crypt_stateout[128]} {crypt_stateout[129]} {crypt_stateout[130]} {crypt_stateout[131]} {crypt_stateout[132]} {crypt_stateout[133]} {crypt_stateout[134]} {crypt_stateout[135]} {crypt_stateout[136]} {crypt_stateout[137]} {crypt_stateout[138]} {crypt_stateout[139]} {crypt_stateout[140]} {crypt_stateout[141]} {crypt_stateout[142]} {crypt_stateout[143]} {crypt_stateout[144]} {crypt_stateout[145]} {crypt_stateout[146]} {crypt_stateout[147]} {crypt_stateout[148]} {crypt_stateout[149]} {crypt_stateout[150]} {crypt_stateout[151]} {crypt_stateout[152]} {crypt_stateout[153]} {crypt_stateout[154]} {crypt_stateout[155]} {crypt_stateout[156]} {crypt_stateout[157]} {crypt_stateout[158]} {crypt_stateout[159]} {crypt_stateout[160]} {crypt_stateout[161]} {crypt_stateout[162]} {crypt_stateout[163]} {crypt_stateout[164]} {crypt_stateout[165]} {crypt_stateout[166]} {crypt_stateout[167]} {crypt_stateout[168]} {crypt_stateout[169]} {crypt_stateout[170]} {crypt_stateout[171]} {crypt_stateout[172]} {crypt_stateout[173]} {crypt_stateout[174]} {crypt_stateout[175]} {crypt_stateout[176]} {crypt_stateout[177]} {crypt_stateout[178]} {crypt_stateout[179]} {crypt_stateout[180]} {crypt_stateout[181]} {crypt_stateout[182]} {crypt_stateout[183]} {crypt_stateout[184]} {crypt_stateout[185]} {crypt_stateout[186]} {crypt_stateout[187]} {crypt_stateout[188]} {crypt_stateout[189]} {crypt_stateout[190]} {crypt_stateout[191]} {crypt_stateout[192]} {crypt_stateout[193]} {crypt_stateout[194]} {crypt_stateout[195]} {crypt_stateout[196]} {crypt_stateout[197]} {crypt_stateout[198]} {crypt_stateout[199]} {crypt_stateout[200]} {crypt_stateout[201]} {crypt_stateout[202]} {crypt_stateout[203]} {crypt_stateout[204]} {crypt_stateout[205]} {crypt_stateout[206]} {crypt_stateout[207]} {crypt_stateout[208]} {crypt_stateout[209]} {crypt_stateout[210]} {crypt_stateout[211]} {crypt_stateout[212]} {crypt_stateout[213]} {crypt_stateout[214]} {crypt_stateout[215]} {crypt_stateout[216]} {crypt_stateout[217]} {crypt_stateout[218]} {crypt_stateout[219]} {crypt_stateout[220]} {crypt_stateout[221]} {crypt_stateout[222]} {crypt_stateout[223]} {crypt_stateout[224]} {crypt_stateout[225]} {crypt_stateout[226]} {crypt_stateout[227]} {crypt_stateout[228]} {crypt_stateout[229]} {crypt_stateout[230]} {crypt_stateout[231]} {crypt_stateout[232]} {crypt_stateout[233]} {crypt_stateout[234]} {crypt_stateout[235]} {crypt_stateout[236]} {crypt_stateout[237]} {crypt_stateout[238]} {crypt_stateout[239]} {crypt_stateout[240]} {crypt_stateout[241]} {crypt_stateout[242]} {crypt_stateout[243]} {crypt_stateout[244]} {crypt_stateout[245]} {crypt_stateout[246]} {crypt_stateout[247]} {crypt_stateout[248]} {crypt_stateout[249]} {crypt_stateout[250]} {crypt_stateout[251]} {crypt_stateout[252]} {crypt_stateout[253]} {crypt_stateout[254]} {crypt_stateout[255]} {crypt_stateout[256]} {crypt_stateout[257]} {crypt_stateout[258]} {crypt_stateout[259]} {crypt_stateout[260]} {crypt_stateout[261]} {crypt_stateout[262]} {crypt_stateout[263]} {crypt_stateout[264]} {crypt_stateout[265]} {crypt_stateout[266]} {crypt_stateout[267]} {crypt_stateout[268]} {crypt_stateout[269]} {crypt_stateout[270]} {crypt_stateout[271]} {crypt_stateout[272]} {crypt_stateout[273]} {crypt_stateout[274]} {crypt_stateout[275]} {crypt_stateout[276]} {crypt_stateout[277]} {crypt_stateout[278]} {crypt_stateout[279]} {crypt_stateout[280]} {crypt_stateout[281]} {crypt_stateout[282]} {crypt_stateout[283]} {crypt_stateout[284]} {crypt_stateout[285]} {crypt_stateout[286]} {crypt_stateout[287]} {crypt_stateout[288]} {crypt_stateout[289]} {crypt_stateout[290]} {crypt_stateout[291]} {crypt_stateout[292]} {crypt_stateout[293]} {crypt_stateout[294]} {crypt_stateout[295]} {crypt_stateout[296]} {crypt_stateout[297]} {crypt_stateout[298]} {crypt_stateout[299]} {crypt_stateout[300]} {crypt_stateout[301]} {crypt_stateout[302]} {crypt_stateout[303]} {crypt_stateout[304]} {crypt_stateout[305]} {crypt_stateout[306]} {crypt_stateout[307]} {crypt_stateout[308]} {crypt_stateout[309]} {crypt_stateout[310]} {crypt_stateout[311]} {crypt_stateout[312]} {crypt_stateout[313]} {crypt_stateout[314]} {crypt_stateout[315]} {crypt_stateout[316]} {crypt_stateout[317]} {crypt_stateout[318]} {crypt_stateout[319]} ]]
create_debug_port u_ila_1 probe
set_property port_width 128 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {crypt_noncein[0]} {crypt_noncein[1]} {crypt_noncein[2]} {crypt_noncein[3]} {crypt_noncein[4]} {crypt_noncein[5]} {crypt_noncein[6]} {crypt_noncein[7]} {crypt_noncein[8]} {crypt_noncein[9]} {crypt_noncein[10]} {crypt_noncein[11]} {crypt_noncein[12]} {crypt_noncein[13]} {crypt_noncein[14]} {crypt_noncein[15]} {crypt_noncein[16]} {crypt_noncein[17]} {crypt_noncein[18]} {crypt_noncein[19]} {crypt_noncein[20]} {crypt_noncein[21]} {crypt_noncein[22]} {crypt_noncein[23]} {crypt_noncein[24]} {crypt_noncein[25]} {crypt_noncein[26]} {crypt_noncein[27]} {crypt_noncein[28]} {crypt_noncein[29]} {crypt_noncein[30]} {crypt_noncein[31]} {crypt_noncein[32]} {crypt_noncein[33]} {crypt_noncein[34]} {crypt_noncein[35]} {crypt_noncein[36]} {crypt_noncein[37]} {crypt_noncein[38]} {crypt_noncein[39]} {crypt_noncein[40]} {crypt_noncein[41]} {crypt_noncein[42]} {crypt_noncein[43]} {crypt_noncein[44]} {crypt_noncein[45]} {crypt_noncein[46]} {crypt_noncein[47]} {crypt_noncein[48]} {crypt_noncein[49]} {crypt_noncein[50]} {crypt_noncein[51]} {crypt_noncein[52]} {crypt_noncein[53]} {crypt_noncein[54]} {crypt_noncein[55]} {crypt_noncein[56]} {crypt_noncein[57]} {crypt_noncein[58]} {crypt_noncein[59]} {crypt_noncein[60]} {crypt_noncein[61]} {crypt_noncein[62]} {crypt_noncein[63]} {crypt_noncein[64]} {crypt_noncein[65]} {crypt_noncein[66]} {crypt_noncein[67]} {crypt_noncein[68]} {crypt_noncein[69]} {crypt_noncein[70]} {crypt_noncein[71]} {crypt_noncein[72]} {crypt_noncein[73]} {crypt_noncein[74]} {crypt_noncein[75]} {crypt_noncein[76]} {crypt_noncein[77]} {crypt_noncein[78]} {crypt_noncein[79]} {crypt_noncein[80]} {crypt_noncein[81]} {crypt_noncein[82]} {crypt_noncein[83]} {crypt_noncein[84]} {crypt_noncein[85]} {crypt_noncein[86]} {crypt_noncein[87]} {crypt_noncein[88]} {crypt_noncein[89]} {crypt_noncein[90]} {crypt_noncein[91]} {crypt_noncein[92]} {crypt_noncein[93]} {crypt_noncein[94]} {crypt_noncein[95]} {crypt_noncein[96]} {crypt_noncein[97]} {crypt_noncein[98]} {crypt_noncein[99]} {crypt_noncein[100]} {crypt_noncein[101]} {crypt_noncein[102]} {crypt_noncein[103]} {crypt_noncein[104]} {crypt_noncein[105]} {crypt_noncein[106]} {crypt_noncein[107]} {crypt_noncein[108]} {crypt_noncein[109]} {crypt_noncein[110]} {crypt_noncein[111]} {crypt_noncein[112]} {crypt_noncein[113]} {crypt_noncein[114]} {crypt_noncein[115]} {crypt_noncein[116]} {crypt_noncein[117]} {crypt_noncein[118]} {crypt_noncein[119]} {crypt_noncein[120]} {crypt_noncein[121]} {crypt_noncein[122]} {crypt_noncein[123]} {crypt_noncein[124]} {crypt_noncein[125]} {crypt_noncein[126]} {crypt_noncein[127]} ]]
create_debug_port u_ila_1 probe
set_property port_width 128 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {crypt_key[0]} {crypt_key[1]} {crypt_key[2]} {crypt_key[3]} {crypt_key[4]} {crypt_key[5]} {crypt_key[6]} {crypt_key[7]} {crypt_key[8]} {crypt_key[9]} {crypt_key[10]} {crypt_key[11]} {crypt_key[12]} {crypt_key[13]} {crypt_key[14]} {crypt_key[15]} {crypt_key[16]} {crypt_key[17]} {crypt_key[18]} {crypt_key[19]} {crypt_key[20]} {crypt_key[21]} {crypt_key[22]} {crypt_key[23]} {crypt_key[24]} {crypt_key[25]} {crypt_key[26]} {crypt_key[27]} {crypt_key[28]} {crypt_key[29]} {crypt_key[30]} {crypt_key[31]} {crypt_key[32]} {crypt_key[33]} {crypt_key[34]} {crypt_key[35]} {crypt_key[36]} {crypt_key[37]} {crypt_key[38]} {crypt_key[39]} {crypt_key[40]} {crypt_key[41]} {crypt_key[42]} {crypt_key[43]} {crypt_key[44]} {crypt_key[45]} {crypt_key[46]} {crypt_key[47]} {crypt_key[48]} {crypt_key[49]} {crypt_key[50]} {crypt_key[51]} {crypt_key[52]} {crypt_key[53]} {crypt_key[54]} {crypt_key[55]} {crypt_key[56]} {crypt_key[57]} {crypt_key[58]} {crypt_key[59]} {crypt_key[60]} {crypt_key[61]} {crypt_key[62]} {crypt_key[63]} {crypt_key[64]} {crypt_key[65]} {crypt_key[66]} {crypt_key[67]} {crypt_key[68]} {crypt_key[69]} {crypt_key[70]} {crypt_key[71]} {crypt_key[72]} {crypt_key[73]} {crypt_key[74]} {crypt_key[75]} {crypt_key[76]} {crypt_key[77]} {crypt_key[78]} {crypt_key[79]} {crypt_key[80]} {crypt_key[81]} {crypt_key[82]} {crypt_key[83]} {crypt_key[84]} {crypt_key[85]} {crypt_key[86]} {crypt_key[87]} {crypt_key[88]} {crypt_key[89]} {crypt_key[90]} {crypt_key[91]} {crypt_key[92]} {crypt_key[93]} {crypt_key[94]} {crypt_key[95]} {crypt_key[96]} {crypt_key[97]} {crypt_key[98]} {crypt_key[99]} {crypt_key[100]} {crypt_key[101]} {crypt_key[102]} {crypt_key[103]} {crypt_key[104]} {crypt_key[105]} {crypt_key[106]} {crypt_key[107]} {crypt_key[108]} {crypt_key[109]} {crypt_key[110]} {crypt_key[111]} {crypt_key[112]} {crypt_key[113]} {crypt_key[114]} {crypt_key[115]} {crypt_key[116]} {crypt_key[117]} {crypt_key[118]} {crypt_key[119]} {crypt_key[120]} {crypt_key[121]} {crypt_key[122]} {crypt_key[123]} {crypt_key[124]} {crypt_key[125]} {crypt_key[126]} {crypt_key[127]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list crypt_start ]]
save_constraints
export_ip_user_files -of_objects  [get_files /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list pll_clk1_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list usb_clk_IBUF_BUFG ]]
set_property port_width 320 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {crypt_stateout[0]} {crypt_stateout[1]} {crypt_stateout[2]} {crypt_stateout[3]} {crypt_stateout[4]} {crypt_stateout[5]} {crypt_stateout[6]} {crypt_stateout[7]} {crypt_stateout[8]} {crypt_stateout[9]} {crypt_stateout[10]} {crypt_stateout[11]} {crypt_stateout[12]} {crypt_stateout[13]} {crypt_stateout[14]} {crypt_stateout[15]} {crypt_stateout[16]} {crypt_stateout[17]} {crypt_stateout[18]} {crypt_stateout[19]} {crypt_stateout[20]} {crypt_stateout[21]} {crypt_stateout[22]} {crypt_stateout[23]} {crypt_stateout[24]} {crypt_stateout[25]} {crypt_stateout[26]} {crypt_stateout[27]} {crypt_stateout[28]} {crypt_stateout[29]} {crypt_stateout[30]} {crypt_stateout[31]} {crypt_stateout[32]} {crypt_stateout[33]} {crypt_stateout[34]} {crypt_stateout[35]} {crypt_stateout[36]} {crypt_stateout[37]} {crypt_stateout[38]} {crypt_stateout[39]} {crypt_stateout[40]} {crypt_stateout[41]} {crypt_stateout[42]} {crypt_stateout[43]} {crypt_stateout[44]} {crypt_stateout[45]} {crypt_stateout[46]} {crypt_stateout[47]} {crypt_stateout[48]} {crypt_stateout[49]} {crypt_stateout[50]} {crypt_stateout[51]} {crypt_stateout[52]} {crypt_stateout[53]} {crypt_stateout[54]} {crypt_stateout[55]} {crypt_stateout[56]} {crypt_stateout[57]} {crypt_stateout[58]} {crypt_stateout[59]} {crypt_stateout[60]} {crypt_stateout[61]} {crypt_stateout[62]} {crypt_stateout[63]} {crypt_stateout[64]} {crypt_stateout[65]} {crypt_stateout[66]} {crypt_stateout[67]} {crypt_stateout[68]} {crypt_stateout[69]} {crypt_stateout[70]} {crypt_stateout[71]} {crypt_stateout[72]} {crypt_stateout[73]} {crypt_stateout[74]} {crypt_stateout[75]} {crypt_stateout[76]} {crypt_stateout[77]} {crypt_stateout[78]} {crypt_stateout[79]} {crypt_stateout[80]} {crypt_stateout[81]} {crypt_stateout[82]} {crypt_stateout[83]} {crypt_stateout[84]} {crypt_stateout[85]} {crypt_stateout[86]} {crypt_stateout[87]} {crypt_stateout[88]} {crypt_stateout[89]} {crypt_stateout[90]} {crypt_stateout[91]} {crypt_stateout[92]} {crypt_stateout[93]} {crypt_stateout[94]} {crypt_stateout[95]} {crypt_stateout[96]} {crypt_stateout[97]} {crypt_stateout[98]} {crypt_stateout[99]} {crypt_stateout[100]} {crypt_stateout[101]} {crypt_stateout[102]} {crypt_stateout[103]} {crypt_stateout[104]} {crypt_stateout[105]} {crypt_stateout[106]} {crypt_stateout[107]} {crypt_stateout[108]} {crypt_stateout[109]} {crypt_stateout[110]} {crypt_stateout[111]} {crypt_stateout[112]} {crypt_stateout[113]} {crypt_stateout[114]} {crypt_stateout[115]} {crypt_stateout[116]} {crypt_stateout[117]} {crypt_stateout[118]} {crypt_stateout[119]} {crypt_stateout[120]} {crypt_stateout[121]} {crypt_stateout[122]} {crypt_stateout[123]} {crypt_stateout[124]} {crypt_stateout[125]} {crypt_stateout[126]} {crypt_stateout[127]} {crypt_stateout[128]} {crypt_stateout[129]} {crypt_stateout[130]} {crypt_stateout[131]} {crypt_stateout[132]} {crypt_stateout[133]} {crypt_stateout[134]} {crypt_stateout[135]} {crypt_stateout[136]} {crypt_stateout[137]} {crypt_stateout[138]} {crypt_stateout[139]} {crypt_stateout[140]} {crypt_stateout[141]} {crypt_stateout[142]} {crypt_stateout[143]} {crypt_stateout[144]} {crypt_stateout[145]} {crypt_stateout[146]} {crypt_stateout[147]} {crypt_stateout[148]} {crypt_stateout[149]} {crypt_stateout[150]} {crypt_stateout[151]} {crypt_stateout[152]} {crypt_stateout[153]} {crypt_stateout[154]} {crypt_stateout[155]} {crypt_stateout[156]} {crypt_stateout[157]} {crypt_stateout[158]} {crypt_stateout[159]} {crypt_stateout[160]} {crypt_stateout[161]} {crypt_stateout[162]} {crypt_stateout[163]} {crypt_stateout[164]} {crypt_stateout[165]} {crypt_stateout[166]} {crypt_stateout[167]} {crypt_stateout[168]} {crypt_stateout[169]} {crypt_stateout[170]} {crypt_stateout[171]} {crypt_stateout[172]} {crypt_stateout[173]} {crypt_stateout[174]} {crypt_stateout[175]} {crypt_stateout[176]} {crypt_stateout[177]} {crypt_stateout[178]} {crypt_stateout[179]} {crypt_stateout[180]} {crypt_stateout[181]} {crypt_stateout[182]} {crypt_stateout[183]} {crypt_stateout[184]} {crypt_stateout[185]} {crypt_stateout[186]} {crypt_stateout[187]} {crypt_stateout[188]} {crypt_stateout[189]} {crypt_stateout[190]} {crypt_stateout[191]} {crypt_stateout[192]} {crypt_stateout[193]} {crypt_stateout[194]} {crypt_stateout[195]} {crypt_stateout[196]} {crypt_stateout[197]} {crypt_stateout[198]} {crypt_stateout[199]} {crypt_stateout[200]} {crypt_stateout[201]} {crypt_stateout[202]} {crypt_stateout[203]} {crypt_stateout[204]} {crypt_stateout[205]} {crypt_stateout[206]} {crypt_stateout[207]} {crypt_stateout[208]} {crypt_stateout[209]} {crypt_stateout[210]} {crypt_stateout[211]} {crypt_stateout[212]} {crypt_stateout[213]} {crypt_stateout[214]} {crypt_stateout[215]} {crypt_stateout[216]} {crypt_stateout[217]} {crypt_stateout[218]} {crypt_stateout[219]} {crypt_stateout[220]} {crypt_stateout[221]} {crypt_stateout[222]} {crypt_stateout[223]} {crypt_stateout[224]} {crypt_stateout[225]} {crypt_stateout[226]} {crypt_stateout[227]} {crypt_stateout[228]} {crypt_stateout[229]} {crypt_stateout[230]} {crypt_stateout[231]} {crypt_stateout[232]} {crypt_stateout[233]} {crypt_stateout[234]} {crypt_stateout[235]} {crypt_stateout[236]} {crypt_stateout[237]} {crypt_stateout[238]} {crypt_stateout[239]} {crypt_stateout[240]} {crypt_stateout[241]} {crypt_stateout[242]} {crypt_stateout[243]} {crypt_stateout[244]} {crypt_stateout[245]} {crypt_stateout[246]} {crypt_stateout[247]} {crypt_stateout[248]} {crypt_stateout[249]} {crypt_stateout[250]} {crypt_stateout[251]} {crypt_stateout[252]} {crypt_stateout[253]} {crypt_stateout[254]} {crypt_stateout[255]} {crypt_stateout[256]} {crypt_stateout[257]} {crypt_stateout[258]} {crypt_stateout[259]} {crypt_stateout[260]} {crypt_stateout[261]} {crypt_stateout[262]} {crypt_stateout[263]} {crypt_stateout[264]} {crypt_stateout[265]} {crypt_stateout[266]} {crypt_stateout[267]} {crypt_stateout[268]} {crypt_stateout[269]} {crypt_stateout[270]} {crypt_stateout[271]} {crypt_stateout[272]} {crypt_stateout[273]} {crypt_stateout[274]} {crypt_stateout[275]} {crypt_stateout[276]} {crypt_stateout[277]} {crypt_stateout[278]} {crypt_stateout[279]} {crypt_stateout[280]} {crypt_stateout[281]} {crypt_stateout[282]} {crypt_stateout[283]} {crypt_stateout[284]} {crypt_stateout[285]} {crypt_stateout[286]} {crypt_stateout[287]} {crypt_stateout[288]} {crypt_stateout[289]} {crypt_stateout[290]} {crypt_stateout[291]} {crypt_stateout[292]} {crypt_stateout[293]} {crypt_stateout[294]} {crypt_stateout[295]} {crypt_stateout[296]} {crypt_stateout[297]} {crypt_stateout[298]} {crypt_stateout[299]} {crypt_stateout[300]} {crypt_stateout[301]} {crypt_stateout[302]} {crypt_stateout[303]} {crypt_stateout[304]} {crypt_stateout[305]} {crypt_stateout[306]} {crypt_stateout[307]} {crypt_stateout[308]} {crypt_stateout[309]} {crypt_stateout[310]} {crypt_stateout[311]} {crypt_stateout[312]} {crypt_stateout[313]} {crypt_stateout[314]} {crypt_stateout[315]} {crypt_stateout[316]} {crypt_stateout[317]} {crypt_stateout[318]} {crypt_stateout[319]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {crypt_noncein[0]} {crypt_noncein[1]} {crypt_noncein[2]} {crypt_noncein[3]} {crypt_noncein[4]} {crypt_noncein[5]} {crypt_noncein[6]} {crypt_noncein[7]} {crypt_noncein[8]} {crypt_noncein[9]} {crypt_noncein[10]} {crypt_noncein[11]} {crypt_noncein[12]} {crypt_noncein[13]} {crypt_noncein[14]} {crypt_noncein[15]} {crypt_noncein[16]} {crypt_noncein[17]} {crypt_noncein[18]} {crypt_noncein[19]} {crypt_noncein[20]} {crypt_noncein[21]} {crypt_noncein[22]} {crypt_noncein[23]} {crypt_noncein[24]} {crypt_noncein[25]} {crypt_noncein[26]} {crypt_noncein[27]} {crypt_noncein[28]} {crypt_noncein[29]} {crypt_noncein[30]} {crypt_noncein[31]} {crypt_noncein[32]} {crypt_noncein[33]} {crypt_noncein[34]} {crypt_noncein[35]} {crypt_noncein[36]} {crypt_noncein[37]} {crypt_noncein[38]} {crypt_noncein[39]} {crypt_noncein[40]} {crypt_noncein[41]} {crypt_noncein[42]} {crypt_noncein[43]} {crypt_noncein[44]} {crypt_noncein[45]} {crypt_noncein[46]} {crypt_noncein[47]} {crypt_noncein[48]} {crypt_noncein[49]} {crypt_noncein[50]} {crypt_noncein[51]} {crypt_noncein[52]} {crypt_noncein[53]} {crypt_noncein[54]} {crypt_noncein[55]} {crypt_noncein[56]} {crypt_noncein[57]} {crypt_noncein[58]} {crypt_noncein[59]} {crypt_noncein[60]} {crypt_noncein[61]} {crypt_noncein[62]} {crypt_noncein[63]} {crypt_noncein[64]} {crypt_noncein[65]} {crypt_noncein[66]} {crypt_noncein[67]} {crypt_noncein[68]} {crypt_noncein[69]} {crypt_noncein[70]} {crypt_noncein[71]} {crypt_noncein[72]} {crypt_noncein[73]} {crypt_noncein[74]} {crypt_noncein[75]} {crypt_noncein[76]} {crypt_noncein[77]} {crypt_noncein[78]} {crypt_noncein[79]} {crypt_noncein[80]} {crypt_noncein[81]} {crypt_noncein[82]} {crypt_noncein[83]} {crypt_noncein[84]} {crypt_noncein[85]} {crypt_noncein[86]} {crypt_noncein[87]} {crypt_noncein[88]} {crypt_noncein[89]} {crypt_noncein[90]} {crypt_noncein[91]} {crypt_noncein[92]} {crypt_noncein[93]} {crypt_noncein[94]} {crypt_noncein[95]} {crypt_noncein[96]} {crypt_noncein[97]} {crypt_noncein[98]} {crypt_noncein[99]} {crypt_noncein[100]} {crypt_noncein[101]} {crypt_noncein[102]} {crypt_noncein[103]} {crypt_noncein[104]} {crypt_noncein[105]} {crypt_noncein[106]} {crypt_noncein[107]} {crypt_noncein[108]} {crypt_noncein[109]} {crypt_noncein[110]} {crypt_noncein[111]} {crypt_noncein[112]} {crypt_noncein[113]} {crypt_noncein[114]} {crypt_noncein[115]} {crypt_noncein[116]} {crypt_noncein[117]} {crypt_noncein[118]} {crypt_noncein[119]} {crypt_noncein[120]} {crypt_noncein[121]} {crypt_noncein[122]} {crypt_noncein[123]} {crypt_noncein[124]} {crypt_noncein[125]} {crypt_noncein[126]} {crypt_noncein[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {crypt_key[0]} {crypt_key[1]} {crypt_key[2]} {crypt_key[3]} {crypt_key[4]} {crypt_key[5]} {crypt_key[6]} {crypt_key[7]} {crypt_key[8]} {crypt_key[9]} {crypt_key[10]} {crypt_key[11]} {crypt_key[12]} {crypt_key[13]} {crypt_key[14]} {crypt_key[15]} {crypt_key[16]} {crypt_key[17]} {crypt_key[18]} {crypt_key[19]} {crypt_key[20]} {crypt_key[21]} {crypt_key[22]} {crypt_key[23]} {crypt_key[24]} {crypt_key[25]} {crypt_key[26]} {crypt_key[27]} {crypt_key[28]} {crypt_key[29]} {crypt_key[30]} {crypt_key[31]} {crypt_key[32]} {crypt_key[33]} {crypt_key[34]} {crypt_key[35]} {crypt_key[36]} {crypt_key[37]} {crypt_key[38]} {crypt_key[39]} {crypt_key[40]} {crypt_key[41]} {crypt_key[42]} {crypt_key[43]} {crypt_key[44]} {crypt_key[45]} {crypt_key[46]} {crypt_key[47]} {crypt_key[48]} {crypt_key[49]} {crypt_key[50]} {crypt_key[51]} {crypt_key[52]} {crypt_key[53]} {crypt_key[54]} {crypt_key[55]} {crypt_key[56]} {crypt_key[57]} {crypt_key[58]} {crypt_key[59]} {crypt_key[60]} {crypt_key[61]} {crypt_key[62]} {crypt_key[63]} {crypt_key[64]} {crypt_key[65]} {crypt_key[66]} {crypt_key[67]} {crypt_key[68]} {crypt_key[69]} {crypt_key[70]} {crypt_key[71]} {crypt_key[72]} {crypt_key[73]} {crypt_key[74]} {crypt_key[75]} {crypt_key[76]} {crypt_key[77]} {crypt_key[78]} {crypt_key[79]} {crypt_key[80]} {crypt_key[81]} {crypt_key[82]} {crypt_key[83]} {crypt_key[84]} {crypt_key[85]} {crypt_key[86]} {crypt_key[87]} {crypt_key[88]} {crypt_key[89]} {crypt_key[90]} {crypt_key[91]} {crypt_key[92]} {crypt_key[93]} {crypt_key[94]} {crypt_key[95]} {crypt_key[96]} {crypt_key[97]} {crypt_key[98]} {crypt_key[99]} {crypt_key[100]} {crypt_key[101]} {crypt_key[102]} {crypt_key[103]} {crypt_key[104]} {crypt_key[105]} {crypt_key[106]} {crypt_key[107]} {crypt_key[108]} {crypt_key[109]} {crypt_key[110]} {crypt_key[111]} {crypt_key[112]} {crypt_key[113]} {crypt_key[114]} {crypt_key[115]} {crypt_key[116]} {crypt_key[117]} {crypt_key[118]} {crypt_key[119]} {crypt_key[120]} {crypt_key[121]} {crypt_key[122]} {crypt_key[123]} {crypt_key[124]} {crypt_key[125]} {crypt_key[126]} {crypt_key[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list crypt_start ]]
set_property port_width 5 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {u_ascon_top/mealy_fsm/current_state[0]} {u_ascon_top/mealy_fsm/current_state[1]} {u_ascon_top/mealy_fsm/current_state[2]} {u_ascon_top/mealy_fsm/current_state[3]} {u_ascon_top/mealy_fsm/current_state[4]} ]]
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tftg256-2
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9908.238 ; gain = 0.000 ; free physical = 2453 ; free virtual = 15727
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
WARNING: [Vivado 12-507] No nets matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets tio_clkin]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-627] No clocks matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-508] No pins matched 'U_clocks/CCLK_MUX/S'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
CRITICAL WARNING: [Vivado 12-4739] set_case_analysis:No valid object(s) found for '-objects [get_pins U_clocks/CCLK_MUX/S]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:85]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9908.238 ; gain = 0.000 ; free physical = 2452 ; free virtual = 15726
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list pll_clk1_IBUF_BUFG ]]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_ascon_top/mealy_fsm/current_state[0]} {u_ascon_top/mealy_fsm/current_state[1]} {u_ascon_top/mealy_fsm/current_state[2]} {u_ascon_top/mealy_fsm/current_state[3]} {u_ascon_top/mealy_fsm/current_state[4]} ]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list pll_clk1_IBUF_BUFG ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tag2[0]} {tag2[1]} {tag2[2]} {tag2[3]} {tag2[4]} {tag2[5]} {tag2[6]} {tag2[7]} {tag2[8]} {tag2[9]} {tag2[10]} {tag2[11]} {tag2[12]} {tag2[13]} {tag2[14]} {tag2[15]} {tag2[16]} {tag2[17]} {tag2[18]} {tag2[19]} {tag2[20]} {tag2[21]} {tag2[22]} {tag2[23]} {tag2[24]} {tag2[25]} {tag2[26]} {tag2[27]} {tag2[28]} {tag2[29]} {tag2[30]} {tag2[31]} {tag2[32]} {tag2[33]} {tag2[34]} {tag2[35]} {tag2[36]} {tag2[37]} {tag2[38]} {tag2[39]} {tag2[40]} {tag2[41]} {tag2[42]} {tag2[43]} {tag2[44]} {tag2[45]} {tag2[46]} {tag2[47]} {tag2[48]} {tag2[49]} {tag2[50]} {tag2[51]} {tag2[52]} {tag2[53]} {tag2[54]} {tag2[55]} {tag2[56]} {tag2[57]} {tag2[58]} {tag2[59]} {tag2[60]} {tag2[61]} {tag2[62]} {tag2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 320 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {crypt_stateout[0]} {crypt_stateout[1]} {crypt_stateout[2]} {crypt_stateout[3]} {crypt_stateout[4]} {crypt_stateout[5]} {crypt_stateout[6]} {crypt_stateout[7]} {crypt_stateout[8]} {crypt_stateout[9]} {crypt_stateout[10]} {crypt_stateout[11]} {crypt_stateout[12]} {crypt_stateout[13]} {crypt_stateout[14]} {crypt_stateout[15]} {crypt_stateout[16]} {crypt_stateout[17]} {crypt_stateout[18]} {crypt_stateout[19]} {crypt_stateout[20]} {crypt_stateout[21]} {crypt_stateout[22]} {crypt_stateout[23]} {crypt_stateout[24]} {crypt_stateout[25]} {crypt_stateout[26]} {crypt_stateout[27]} {crypt_stateout[28]} {crypt_stateout[29]} {crypt_stateout[30]} {crypt_stateout[31]} {crypt_stateout[32]} {crypt_stateout[33]} {crypt_stateout[34]} {crypt_stateout[35]} {crypt_stateout[36]} {crypt_stateout[37]} {crypt_stateout[38]} {crypt_stateout[39]} {crypt_stateout[40]} {crypt_stateout[41]} {crypt_stateout[42]} {crypt_stateout[43]} {crypt_stateout[44]} {crypt_stateout[45]} {crypt_stateout[46]} {crypt_stateout[47]} {crypt_stateout[48]} {crypt_stateout[49]} {crypt_stateout[50]} {crypt_stateout[51]} {crypt_stateout[52]} {crypt_stateout[53]} {crypt_stateout[54]} {crypt_stateout[55]} {crypt_stateout[56]} {crypt_stateout[57]} {crypt_stateout[58]} {crypt_stateout[59]} {crypt_stateout[60]} {crypt_stateout[61]} {crypt_stateout[62]} {crypt_stateout[63]} {crypt_stateout[64]} {crypt_stateout[65]} {crypt_stateout[66]} {crypt_stateout[67]} {crypt_stateout[68]} {crypt_stateout[69]} {crypt_stateout[70]} {crypt_stateout[71]} {crypt_stateout[72]} {crypt_stateout[73]} {crypt_stateout[74]} {crypt_stateout[75]} {crypt_stateout[76]} {crypt_stateout[77]} {crypt_stateout[78]} {crypt_stateout[79]} {crypt_stateout[80]} {crypt_stateout[81]} {crypt_stateout[82]} {crypt_stateout[83]} {crypt_stateout[84]} {crypt_stateout[85]} {crypt_stateout[86]} {crypt_stateout[87]} {crypt_stateout[88]} {crypt_stateout[89]} {crypt_stateout[90]} {crypt_stateout[91]} {crypt_stateout[92]} {crypt_stateout[93]} {crypt_stateout[94]} {crypt_stateout[95]} {crypt_stateout[96]} {crypt_stateout[97]} {crypt_stateout[98]} {crypt_stateout[99]} {crypt_stateout[100]} {crypt_stateout[101]} {crypt_stateout[102]} {crypt_stateout[103]} {crypt_stateout[104]} {crypt_stateout[105]} {crypt_stateout[106]} {crypt_stateout[107]} {crypt_stateout[108]} {crypt_stateout[109]} {crypt_stateout[110]} {crypt_stateout[111]} {crypt_stateout[112]} {crypt_stateout[113]} {crypt_stateout[114]} {crypt_stateout[115]} {crypt_stateout[116]} {crypt_stateout[117]} {crypt_stateout[118]} {crypt_stateout[119]} {crypt_stateout[120]} {crypt_stateout[121]} {crypt_stateout[122]} {crypt_stateout[123]} {crypt_stateout[124]} {crypt_stateout[125]} {crypt_stateout[126]} {crypt_stateout[127]} {crypt_stateout[128]} {crypt_stateout[129]} {crypt_stateout[130]} {crypt_stateout[131]} {crypt_stateout[132]} {crypt_stateout[133]} {crypt_stateout[134]} {crypt_stateout[135]} {crypt_stateout[136]} {crypt_stateout[137]} {crypt_stateout[138]} {crypt_stateout[139]} {crypt_stateout[140]} {crypt_stateout[141]} {crypt_stateout[142]} {crypt_stateout[143]} {crypt_stateout[144]} {crypt_stateout[145]} {crypt_stateout[146]} {crypt_stateout[147]} {crypt_stateout[148]} {crypt_stateout[149]} {crypt_stateout[150]} {crypt_stateout[151]} {crypt_stateout[152]} {crypt_stateout[153]} {crypt_stateout[154]} {crypt_stateout[155]} {crypt_stateout[156]} {crypt_stateout[157]} {crypt_stateout[158]} {crypt_stateout[159]} {crypt_stateout[160]} {crypt_stateout[161]} {crypt_stateout[162]} {crypt_stateout[163]} {crypt_stateout[164]} {crypt_stateout[165]} {crypt_stateout[166]} {crypt_stateout[167]} {crypt_stateout[168]} {crypt_stateout[169]} {crypt_stateout[170]} {crypt_stateout[171]} {crypt_stateout[172]} {crypt_stateout[173]} {crypt_stateout[174]} {crypt_stateout[175]} {crypt_stateout[176]} {crypt_stateout[177]} {crypt_stateout[178]} {crypt_stateout[179]} {crypt_stateout[180]} {crypt_stateout[181]} {crypt_stateout[182]} {crypt_stateout[183]} {crypt_stateout[184]} {crypt_stateout[185]} {crypt_stateout[186]} {crypt_stateout[187]} {crypt_stateout[188]} {crypt_stateout[189]} {crypt_stateout[190]} {crypt_stateout[191]} {crypt_stateout[192]} {crypt_stateout[193]} {crypt_stateout[194]} {crypt_stateout[195]} {crypt_stateout[196]} {crypt_stateout[197]} {crypt_stateout[198]} {crypt_stateout[199]} {crypt_stateout[200]} {crypt_stateout[201]} {crypt_stateout[202]} {crypt_stateout[203]} {crypt_stateout[204]} {crypt_stateout[205]} {crypt_stateout[206]} {crypt_stateout[207]} {crypt_stateout[208]} {crypt_stateout[209]} {crypt_stateout[210]} {crypt_stateout[211]} {crypt_stateout[212]} {crypt_stateout[213]} {crypt_stateout[214]} {crypt_stateout[215]} {crypt_stateout[216]} {crypt_stateout[217]} {crypt_stateout[218]} {crypt_stateout[219]} {crypt_stateout[220]} {crypt_stateout[221]} {crypt_stateout[222]} {crypt_stateout[223]} {crypt_stateout[224]} {crypt_stateout[225]} {crypt_stateout[226]} {crypt_stateout[227]} {crypt_stateout[228]} {crypt_stateout[229]} {crypt_stateout[230]} {crypt_stateout[231]} {crypt_stateout[232]} {crypt_stateout[233]} {crypt_stateout[234]} {crypt_stateout[235]} {crypt_stateout[236]} {crypt_stateout[237]} {crypt_stateout[238]} {crypt_stateout[239]} {crypt_stateout[240]} {crypt_stateout[241]} {crypt_stateout[242]} {crypt_stateout[243]} {crypt_stateout[244]} {crypt_stateout[245]} {crypt_stateout[246]} {crypt_stateout[247]} {crypt_stateout[248]} {crypt_stateout[249]} {crypt_stateout[250]} {crypt_stateout[251]} {crypt_stateout[252]} {crypt_stateout[253]} {crypt_stateout[254]} {crypt_stateout[255]} {crypt_stateout[256]} {crypt_stateout[257]} {crypt_stateout[258]} {crypt_stateout[259]} {crypt_stateout[260]} {crypt_stateout[261]} {crypt_stateout[262]} {crypt_stateout[263]} {crypt_stateout[264]} {crypt_stateout[265]} {crypt_stateout[266]} {crypt_stateout[267]} {crypt_stateout[268]} {crypt_stateout[269]} {crypt_stateout[270]} {crypt_stateout[271]} {crypt_stateout[272]} {crypt_stateout[273]} {crypt_stateout[274]} {crypt_stateout[275]} {crypt_stateout[276]} {crypt_stateout[277]} {crypt_stateout[278]} {crypt_stateout[279]} {crypt_stateout[280]} {crypt_stateout[281]} {crypt_stateout[282]} {crypt_stateout[283]} {crypt_stateout[284]} {crypt_stateout[285]} {crypt_stateout[286]} {crypt_stateout[287]} {crypt_stateout[288]} {crypt_stateout[289]} {crypt_stateout[290]} {crypt_stateout[291]} {crypt_stateout[292]} {crypt_stateout[293]} {crypt_stateout[294]} {crypt_stateout[295]} {crypt_stateout[296]} {crypt_stateout[297]} {crypt_stateout[298]} {crypt_stateout[299]} {crypt_stateout[300]} {crypt_stateout[301]} {crypt_stateout[302]} {crypt_stateout[303]} {crypt_stateout[304]} {crypt_stateout[305]} {crypt_stateout[306]} {crypt_stateout[307]} {crypt_stateout[308]} {crypt_stateout[309]} {crypt_stateout[310]} {crypt_stateout[311]} {crypt_stateout[312]} {crypt_stateout[313]} {crypt_stateout[314]} {crypt_stateout[315]} {crypt_stateout[316]} {crypt_stateout[317]} {crypt_stateout[318]} {crypt_stateout[319]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {crypt_noncein[0]} {crypt_noncein[1]} {crypt_noncein[2]} {crypt_noncein[3]} {crypt_noncein[4]} {crypt_noncein[5]} {crypt_noncein[6]} {crypt_noncein[7]} {crypt_noncein[8]} {crypt_noncein[9]} {crypt_noncein[10]} {crypt_noncein[11]} {crypt_noncein[12]} {crypt_noncein[13]} {crypt_noncein[14]} {crypt_noncein[15]} {crypt_noncein[16]} {crypt_noncein[17]} {crypt_noncein[18]} {crypt_noncein[19]} {crypt_noncein[20]} {crypt_noncein[21]} {crypt_noncein[22]} {crypt_noncein[23]} {crypt_noncein[24]} {crypt_noncein[25]} {crypt_noncein[26]} {crypt_noncein[27]} {crypt_noncein[28]} {crypt_noncein[29]} {crypt_noncein[30]} {crypt_noncein[31]} {crypt_noncein[32]} {crypt_noncein[33]} {crypt_noncein[34]} {crypt_noncein[35]} {crypt_noncein[36]} {crypt_noncein[37]} {crypt_noncein[38]} {crypt_noncein[39]} {crypt_noncein[40]} {crypt_noncein[41]} {crypt_noncein[42]} {crypt_noncein[43]} {crypt_noncein[44]} {crypt_noncein[45]} {crypt_noncein[46]} {crypt_noncein[47]} {crypt_noncein[48]} {crypt_noncein[49]} {crypt_noncein[50]} {crypt_noncein[51]} {crypt_noncein[52]} {crypt_noncein[53]} {crypt_noncein[54]} {crypt_noncein[55]} {crypt_noncein[56]} {crypt_noncein[57]} {crypt_noncein[58]} {crypt_noncein[59]} {crypt_noncein[60]} {crypt_noncein[61]} {crypt_noncein[62]} {crypt_noncein[63]} {crypt_noncein[64]} {crypt_noncein[65]} {crypt_noncein[66]} {crypt_noncein[67]} {crypt_noncein[68]} {crypt_noncein[69]} {crypt_noncein[70]} {crypt_noncein[71]} {crypt_noncein[72]} {crypt_noncein[73]} {crypt_noncein[74]} {crypt_noncein[75]} {crypt_noncein[76]} {crypt_noncein[77]} {crypt_noncein[78]} {crypt_noncein[79]} {crypt_noncein[80]} {crypt_noncein[81]} {crypt_noncein[82]} {crypt_noncein[83]} {crypt_noncein[84]} {crypt_noncein[85]} {crypt_noncein[86]} {crypt_noncein[87]} {crypt_noncein[88]} {crypt_noncein[89]} {crypt_noncein[90]} {crypt_noncein[91]} {crypt_noncein[92]} {crypt_noncein[93]} {crypt_noncein[94]} {crypt_noncein[95]} {crypt_noncein[96]} {crypt_noncein[97]} {crypt_noncein[98]} {crypt_noncein[99]} {crypt_noncein[100]} {crypt_noncein[101]} {crypt_noncein[102]} {crypt_noncein[103]} {crypt_noncein[104]} {crypt_noncein[105]} {crypt_noncein[106]} {crypt_noncein[107]} {crypt_noncein[108]} {crypt_noncein[109]} {crypt_noncein[110]} {crypt_noncein[111]} {crypt_noncein[112]} {crypt_noncein[113]} {crypt_noncein[114]} {crypt_noncein[115]} {crypt_noncein[116]} {crypt_noncein[117]} {crypt_noncein[118]} {crypt_noncein[119]} {crypt_noncein[120]} {crypt_noncein[121]} {crypt_noncein[122]} {crypt_noncein[123]} {crypt_noncein[124]} {crypt_noncein[125]} {crypt_noncein[126]} {crypt_noncein[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {crypt_key[0]} {crypt_key[1]} {crypt_key[2]} {crypt_key[3]} {crypt_key[4]} {crypt_key[5]} {crypt_key[6]} {crypt_key[7]} {crypt_key[8]} {crypt_key[9]} {crypt_key[10]} {crypt_key[11]} {crypt_key[12]} {crypt_key[13]} {crypt_key[14]} {crypt_key[15]} {crypt_key[16]} {crypt_key[17]} {crypt_key[18]} {crypt_key[19]} {crypt_key[20]} {crypt_key[21]} {crypt_key[22]} {crypt_key[23]} {crypt_key[24]} {crypt_key[25]} {crypt_key[26]} {crypt_key[27]} {crypt_key[28]} {crypt_key[29]} {crypt_key[30]} {crypt_key[31]} {crypt_key[32]} {crypt_key[33]} {crypt_key[34]} {crypt_key[35]} {crypt_key[36]} {crypt_key[37]} {crypt_key[38]} {crypt_key[39]} {crypt_key[40]} {crypt_key[41]} {crypt_key[42]} {crypt_key[43]} {crypt_key[44]} {crypt_key[45]} {crypt_key[46]} {crypt_key[47]} {crypt_key[48]} {crypt_key[49]} {crypt_key[50]} {crypt_key[51]} {crypt_key[52]} {crypt_key[53]} {crypt_key[54]} {crypt_key[55]} {crypt_key[56]} {crypt_key[57]} {crypt_key[58]} {crypt_key[59]} {crypt_key[60]} {crypt_key[61]} {crypt_key[62]} {crypt_key[63]} {crypt_key[64]} {crypt_key[65]} {crypt_key[66]} {crypt_key[67]} {crypt_key[68]} {crypt_key[69]} {crypt_key[70]} {crypt_key[71]} {crypt_key[72]} {crypt_key[73]} {crypt_key[74]} {crypt_key[75]} {crypt_key[76]} {crypt_key[77]} {crypt_key[78]} {crypt_key[79]} {crypt_key[80]} {crypt_key[81]} {crypt_key[82]} {crypt_key[83]} {crypt_key[84]} {crypt_key[85]} {crypt_key[86]} {crypt_key[87]} {crypt_key[88]} {crypt_key[89]} {crypt_key[90]} {crypt_key[91]} {crypt_key[92]} {crypt_key[93]} {crypt_key[94]} {crypt_key[95]} {crypt_key[96]} {crypt_key[97]} {crypt_key[98]} {crypt_key[99]} {crypt_key[100]} {crypt_key[101]} {crypt_key[102]} {crypt_key[103]} {crypt_key[104]} {crypt_key[105]} {crypt_key[106]} {crypt_key[107]} {crypt_key[108]} {crypt_key[109]} {crypt_key[110]} {crypt_key[111]} {crypt_key[112]} {crypt_key[113]} {crypt_key[114]} {crypt_key[115]} {crypt_key[116]} {crypt_key[117]} {crypt_key[118]} {crypt_key[119]} {crypt_key[120]} {crypt_key[121]} {crypt_key[122]} {crypt_key[123]} {crypt_key[124]} {crypt_key[125]} {crypt_key[126]} {crypt_key[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_ascon_top/mealy_fsm/current_state[0]} {u_ascon_top/mealy_fsm/current_state[1]} {u_ascon_top/mealy_fsm/current_state[2]} {u_ascon_top/mealy_fsm/current_state[3]} {u_ascon_top/mealy_fsm/current_state[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list u_ascon_top/crypt_start ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u_ascon_top/ciphertext_valid ]]
close [ open /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc w ]
add_files -fileset constrs_1 /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc
set_property target_constrs_file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/utils_1/imports/synth_1/cw305_top.dcp with file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/cw305_top.dcp
launch_runs synth_1 -jobs 6
[Thu Jul 10 15:56:08 2025] Launched synth_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 6
[Thu Jul 10 15:58:48 2025] Launched impl_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tftg256-2
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9936.242 ; gain = 0.000 ; free physical = 3425 ; free virtual = 13483
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
WARNING: [Vivado 12-507] No nets matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets tio_clkin]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:77]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-627] No clocks matched 'tio_clkin'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:80]
WARNING: [Vivado 12-508] No pins matched 'U_clocks/CCLK_MUX/S'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:83]
CRITICAL WARNING: [Vivado 12-4739] set_case_analysis:No valid object(s) found for '-objects [get_pins U_clocks/CCLK_MUX/S]'. [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc:83]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc]
Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
Finished Parsing XDC File [/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/constrs_1/new/ila_core.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9936.242 ; gain = 0.000 ; free physical = 3402 ; free virtual = 13460
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jul 10 16:02:54 2025] Launched impl_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/runme.log
set_property PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_ascon_top/ciphertext_valid} {u_ascon_top/mealy_fsm/current_state} }
set_property TRIGGER_COMPARE_VALUE eq5'h02 [get_hw_probes u_ascon_top/mealy_fsm/current_state -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:06:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:06:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:10:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:10:20
ERROR: [Xicom 50-38] xicom: No trigger mark in any sample in window: 0.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:10:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:10:50
ERROR: [Xicom 50-38] xicom: No trigger mark in any sample in window: 0.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:11:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:12:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:12:03
ERROR: [Xicom 50-38] xicom: No trigger mark in any sample in window: 0.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:12:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:12:07
ERROR: [Xicom 50-38] xicom: No trigger mark in any sample in window: 0.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:12:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:12:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:12:51
ERROR: [Xicom 50-38] xicom: No trigger mark in any sample in window: 0.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:13:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:13:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:13:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:13:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:13:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:13:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:13:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:13:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:13:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:13:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:13:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list pll_clk1_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list usb_clk_IBUF_BUFG ]]
set_property port_width 320 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {crypt_stateout[0]} {crypt_stateout[1]} {crypt_stateout[2]} {crypt_stateout[3]} {crypt_stateout[4]} {crypt_stateout[5]} {crypt_stateout[6]} {crypt_stateout[7]} {crypt_stateout[8]} {crypt_stateout[9]} {crypt_stateout[10]} {crypt_stateout[11]} {crypt_stateout[12]} {crypt_stateout[13]} {crypt_stateout[14]} {crypt_stateout[15]} {crypt_stateout[16]} {crypt_stateout[17]} {crypt_stateout[18]} {crypt_stateout[19]} {crypt_stateout[20]} {crypt_stateout[21]} {crypt_stateout[22]} {crypt_stateout[23]} {crypt_stateout[24]} {crypt_stateout[25]} {crypt_stateout[26]} {crypt_stateout[27]} {crypt_stateout[28]} {crypt_stateout[29]} {crypt_stateout[30]} {crypt_stateout[31]} {crypt_stateout[32]} {crypt_stateout[33]} {crypt_stateout[34]} {crypt_stateout[35]} {crypt_stateout[36]} {crypt_stateout[37]} {crypt_stateout[38]} {crypt_stateout[39]} {crypt_stateout[40]} {crypt_stateout[41]} {crypt_stateout[42]} {crypt_stateout[43]} {crypt_stateout[44]} {crypt_stateout[45]} {crypt_stateout[46]} {crypt_stateout[47]} {crypt_stateout[48]} {crypt_stateout[49]} {crypt_stateout[50]} {crypt_stateout[51]} {crypt_stateout[52]} {crypt_stateout[53]} {crypt_stateout[54]} {crypt_stateout[55]} {crypt_stateout[56]} {crypt_stateout[57]} {crypt_stateout[58]} {crypt_stateout[59]} {crypt_stateout[60]} {crypt_stateout[61]} {crypt_stateout[62]} {crypt_stateout[63]} {crypt_stateout[64]} {crypt_stateout[65]} {crypt_stateout[66]} {crypt_stateout[67]} {crypt_stateout[68]} {crypt_stateout[69]} {crypt_stateout[70]} {crypt_stateout[71]} {crypt_stateout[72]} {crypt_stateout[73]} {crypt_stateout[74]} {crypt_stateout[75]} {crypt_stateout[76]} {crypt_stateout[77]} {crypt_stateout[78]} {crypt_stateout[79]} {crypt_stateout[80]} {crypt_stateout[81]} {crypt_stateout[82]} {crypt_stateout[83]} {crypt_stateout[84]} {crypt_stateout[85]} {crypt_stateout[86]} {crypt_stateout[87]} {crypt_stateout[88]} {crypt_stateout[89]} {crypt_stateout[90]} {crypt_stateout[91]} {crypt_stateout[92]} {crypt_stateout[93]} {crypt_stateout[94]} {crypt_stateout[95]} {crypt_stateout[96]} {crypt_stateout[97]} {crypt_stateout[98]} {crypt_stateout[99]} {crypt_stateout[100]} {crypt_stateout[101]} {crypt_stateout[102]} {crypt_stateout[103]} {crypt_stateout[104]} {crypt_stateout[105]} {crypt_stateout[106]} {crypt_stateout[107]} {crypt_stateout[108]} {crypt_stateout[109]} {crypt_stateout[110]} {crypt_stateout[111]} {crypt_stateout[112]} {crypt_stateout[113]} {crypt_stateout[114]} {crypt_stateout[115]} {crypt_stateout[116]} {crypt_stateout[117]} {crypt_stateout[118]} {crypt_stateout[119]} {crypt_stateout[120]} {crypt_stateout[121]} {crypt_stateout[122]} {crypt_stateout[123]} {crypt_stateout[124]} {crypt_stateout[125]} {crypt_stateout[126]} {crypt_stateout[127]} {crypt_stateout[128]} {crypt_stateout[129]} {crypt_stateout[130]} {crypt_stateout[131]} {crypt_stateout[132]} {crypt_stateout[133]} {crypt_stateout[134]} {crypt_stateout[135]} {crypt_stateout[136]} {crypt_stateout[137]} {crypt_stateout[138]} {crypt_stateout[139]} {crypt_stateout[140]} {crypt_stateout[141]} {crypt_stateout[142]} {crypt_stateout[143]} {crypt_stateout[144]} {crypt_stateout[145]} {crypt_stateout[146]} {crypt_stateout[147]} {crypt_stateout[148]} {crypt_stateout[149]} {crypt_stateout[150]} {crypt_stateout[151]} {crypt_stateout[152]} {crypt_stateout[153]} {crypt_stateout[154]} {crypt_stateout[155]} {crypt_stateout[156]} {crypt_stateout[157]} {crypt_stateout[158]} {crypt_stateout[159]} {crypt_stateout[160]} {crypt_stateout[161]} {crypt_stateout[162]} {crypt_stateout[163]} {crypt_stateout[164]} {crypt_stateout[165]} {crypt_stateout[166]} {crypt_stateout[167]} {crypt_stateout[168]} {crypt_stateout[169]} {crypt_stateout[170]} {crypt_stateout[171]} {crypt_stateout[172]} {crypt_stateout[173]} {crypt_stateout[174]} {crypt_stateout[175]} {crypt_stateout[176]} {crypt_stateout[177]} {crypt_stateout[178]} {crypt_stateout[179]} {crypt_stateout[180]} {crypt_stateout[181]} {crypt_stateout[182]} {crypt_stateout[183]} {crypt_stateout[184]} {crypt_stateout[185]} {crypt_stateout[186]} {crypt_stateout[187]} {crypt_stateout[188]} {crypt_stateout[189]} {crypt_stateout[190]} {crypt_stateout[191]} {crypt_stateout[192]} {crypt_stateout[193]} {crypt_stateout[194]} {crypt_stateout[195]} {crypt_stateout[196]} {crypt_stateout[197]} {crypt_stateout[198]} {crypt_stateout[199]} {crypt_stateout[200]} {crypt_stateout[201]} {crypt_stateout[202]} {crypt_stateout[203]} {crypt_stateout[204]} {crypt_stateout[205]} {crypt_stateout[206]} {crypt_stateout[207]} {crypt_stateout[208]} {crypt_stateout[209]} {crypt_stateout[210]} {crypt_stateout[211]} {crypt_stateout[212]} {crypt_stateout[213]} {crypt_stateout[214]} {crypt_stateout[215]} {crypt_stateout[216]} {crypt_stateout[217]} {crypt_stateout[218]} {crypt_stateout[219]} {crypt_stateout[220]} {crypt_stateout[221]} {crypt_stateout[222]} {crypt_stateout[223]} {crypt_stateout[224]} {crypt_stateout[225]} {crypt_stateout[226]} {crypt_stateout[227]} {crypt_stateout[228]} {crypt_stateout[229]} {crypt_stateout[230]} {crypt_stateout[231]} {crypt_stateout[232]} {crypt_stateout[233]} {crypt_stateout[234]} {crypt_stateout[235]} {crypt_stateout[236]} {crypt_stateout[237]} {crypt_stateout[238]} {crypt_stateout[239]} {crypt_stateout[240]} {crypt_stateout[241]} {crypt_stateout[242]} {crypt_stateout[243]} {crypt_stateout[244]} {crypt_stateout[245]} {crypt_stateout[246]} {crypt_stateout[247]} {crypt_stateout[248]} {crypt_stateout[249]} {crypt_stateout[250]} {crypt_stateout[251]} {crypt_stateout[252]} {crypt_stateout[253]} {crypt_stateout[254]} {crypt_stateout[255]} {crypt_stateout[256]} {crypt_stateout[257]} {crypt_stateout[258]} {crypt_stateout[259]} {crypt_stateout[260]} {crypt_stateout[261]} {crypt_stateout[262]} {crypt_stateout[263]} {crypt_stateout[264]} {crypt_stateout[265]} {crypt_stateout[266]} {crypt_stateout[267]} {crypt_stateout[268]} {crypt_stateout[269]} {crypt_stateout[270]} {crypt_stateout[271]} {crypt_stateout[272]} {crypt_stateout[273]} {crypt_stateout[274]} {crypt_stateout[275]} {crypt_stateout[276]} {crypt_stateout[277]} {crypt_stateout[278]} {crypt_stateout[279]} {crypt_stateout[280]} {crypt_stateout[281]} {crypt_stateout[282]} {crypt_stateout[283]} {crypt_stateout[284]} {crypt_stateout[285]} {crypt_stateout[286]} {crypt_stateout[287]} {crypt_stateout[288]} {crypt_stateout[289]} {crypt_stateout[290]} {crypt_stateout[291]} {crypt_stateout[292]} {crypt_stateout[293]} {crypt_stateout[294]} {crypt_stateout[295]} {crypt_stateout[296]} {crypt_stateout[297]} {crypt_stateout[298]} {crypt_stateout[299]} {crypt_stateout[300]} {crypt_stateout[301]} {crypt_stateout[302]} {crypt_stateout[303]} {crypt_stateout[304]} {crypt_stateout[305]} {crypt_stateout[306]} {crypt_stateout[307]} {crypt_stateout[308]} {crypt_stateout[309]} {crypt_stateout[310]} {crypt_stateout[311]} {crypt_stateout[312]} {crypt_stateout[313]} {crypt_stateout[314]} {crypt_stateout[315]} {crypt_stateout[316]} {crypt_stateout[317]} {crypt_stateout[318]} {crypt_stateout[319]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {crypt_noncein[0]} {crypt_noncein[1]} {crypt_noncein[2]} {crypt_noncein[3]} {crypt_noncein[4]} {crypt_noncein[5]} {crypt_noncein[6]} {crypt_noncein[7]} {crypt_noncein[8]} {crypt_noncein[9]} {crypt_noncein[10]} {crypt_noncein[11]} {crypt_noncein[12]} {crypt_noncein[13]} {crypt_noncein[14]} {crypt_noncein[15]} {crypt_noncein[16]} {crypt_noncein[17]} {crypt_noncein[18]} {crypt_noncein[19]} {crypt_noncein[20]} {crypt_noncein[21]} {crypt_noncein[22]} {crypt_noncein[23]} {crypt_noncein[24]} {crypt_noncein[25]} {crypt_noncein[26]} {crypt_noncein[27]} {crypt_noncein[28]} {crypt_noncein[29]} {crypt_noncein[30]} {crypt_noncein[31]} {crypt_noncein[32]} {crypt_noncein[33]} {crypt_noncein[34]} {crypt_noncein[35]} {crypt_noncein[36]} {crypt_noncein[37]} {crypt_noncein[38]} {crypt_noncein[39]} {crypt_noncein[40]} {crypt_noncein[41]} {crypt_noncein[42]} {crypt_noncein[43]} {crypt_noncein[44]} {crypt_noncein[45]} {crypt_noncein[46]} {crypt_noncein[47]} {crypt_noncein[48]} {crypt_noncein[49]} {crypt_noncein[50]} {crypt_noncein[51]} {crypt_noncein[52]} {crypt_noncein[53]} {crypt_noncein[54]} {crypt_noncein[55]} {crypt_noncein[56]} {crypt_noncein[57]} {crypt_noncein[58]} {crypt_noncein[59]} {crypt_noncein[60]} {crypt_noncein[61]} {crypt_noncein[62]} {crypt_noncein[63]} {crypt_noncein[64]} {crypt_noncein[65]} {crypt_noncein[66]} {crypt_noncein[67]} {crypt_noncein[68]} {crypt_noncein[69]} {crypt_noncein[70]} {crypt_noncein[71]} {crypt_noncein[72]} {crypt_noncein[73]} {crypt_noncein[74]} {crypt_noncein[75]} {crypt_noncein[76]} {crypt_noncein[77]} {crypt_noncein[78]} {crypt_noncein[79]} {crypt_noncein[80]} {crypt_noncein[81]} {crypt_noncein[82]} {crypt_noncein[83]} {crypt_noncein[84]} {crypt_noncein[85]} {crypt_noncein[86]} {crypt_noncein[87]} {crypt_noncein[88]} {crypt_noncein[89]} {crypt_noncein[90]} {crypt_noncein[91]} {crypt_noncein[92]} {crypt_noncein[93]} {crypt_noncein[94]} {crypt_noncein[95]} {crypt_noncein[96]} {crypt_noncein[97]} {crypt_noncein[98]} {crypt_noncein[99]} {crypt_noncein[100]} {crypt_noncein[101]} {crypt_noncein[102]} {crypt_noncein[103]} {crypt_noncein[104]} {crypt_noncein[105]} {crypt_noncein[106]} {crypt_noncein[107]} {crypt_noncein[108]} {crypt_noncein[109]} {crypt_noncein[110]} {crypt_noncein[111]} {crypt_noncein[112]} {crypt_noncein[113]} {crypt_noncein[114]} {crypt_noncein[115]} {crypt_noncein[116]} {crypt_noncein[117]} {crypt_noncein[118]} {crypt_noncein[119]} {crypt_noncein[120]} {crypt_noncein[121]} {crypt_noncein[122]} {crypt_noncein[123]} {crypt_noncein[124]} {crypt_noncein[125]} {crypt_noncein[126]} {crypt_noncein[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[0]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[1]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[2]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[3]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[4]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[5]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[6]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[7]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[8]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[9]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[10]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[11]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[12]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[13]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[14]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[15]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[16]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[17]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[18]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[19]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[20]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[21]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[22]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[23]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[24]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[25]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[26]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[27]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[28]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[29]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[30]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[31]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[32]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[33]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[34]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[35]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[36]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[37]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[38]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[39]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[40]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[41]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[42]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[43]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[44]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[45]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[46]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[47]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[48]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[49]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[50]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[51]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[52]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[53]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[54]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[55]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[56]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[57]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[58]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[59]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[60]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[61]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[62]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[63]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[64]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[65]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[66]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[67]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[68]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[69]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[70]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[71]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[72]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[73]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[74]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[75]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[76]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[77]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[78]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[79]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[80]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[81]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[82]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[83]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[84]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[85]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[86]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[87]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[88]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[89]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[90]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[91]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[92]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[93]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[94]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[95]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[96]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[97]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[98]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[99]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[100]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[101]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[102]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[103]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[104]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[105]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[106]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[107]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[108]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[109]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[110]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[111]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[112]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[113]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[114]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[115]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[116]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[117]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[118]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[119]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[120]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[121]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[122]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[123]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[124]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[125]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[126]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_ascon_top/mealy_fsm/current_state[0]} {u_ascon_top/mealy_fsm/current_state[1]} {u_ascon_top/mealy_fsm/current_state[2]} {u_ascon_top/mealy_fsm/current_state[3]} {u_ascon_top/mealy_fsm/current_state[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {crypt_key[0]} {crypt_key[1]} {crypt_key[2]} {crypt_key[3]} {crypt_key[4]} {crypt_key[5]} {crypt_key[6]} {crypt_key[7]} {crypt_key[8]} {crypt_key[9]} {crypt_key[10]} {crypt_key[11]} {crypt_key[12]} {crypt_key[13]} {crypt_key[14]} {crypt_key[15]} {crypt_key[16]} {crypt_key[17]} {crypt_key[18]} {crypt_key[19]} {crypt_key[20]} {crypt_key[21]} {crypt_key[22]} {crypt_key[23]} {crypt_key[24]} {crypt_key[25]} {crypt_key[26]} {crypt_key[27]} {crypt_key[28]} {crypt_key[29]} {crypt_key[30]} {crypt_key[31]} {crypt_key[32]} {crypt_key[33]} {crypt_key[34]} {crypt_key[35]} {crypt_key[36]} {crypt_key[37]} {crypt_key[38]} {crypt_key[39]} {crypt_key[40]} {crypt_key[41]} {crypt_key[42]} {crypt_key[43]} {crypt_key[44]} {crypt_key[45]} {crypt_key[46]} {crypt_key[47]} {crypt_key[48]} {crypt_key[49]} {crypt_key[50]} {crypt_key[51]} {crypt_key[52]} {crypt_key[53]} {crypt_key[54]} {crypt_key[55]} {crypt_key[56]} {crypt_key[57]} {crypt_key[58]} {crypt_key[59]} {crypt_key[60]} {crypt_key[61]} {crypt_key[62]} {crypt_key[63]} {crypt_key[64]} {crypt_key[65]} {crypt_key[66]} {crypt_key[67]} {crypt_key[68]} {crypt_key[69]} {crypt_key[70]} {crypt_key[71]} {crypt_key[72]} {crypt_key[73]} {crypt_key[74]} {crypt_key[75]} {crypt_key[76]} {crypt_key[77]} {crypt_key[78]} {crypt_key[79]} {crypt_key[80]} {crypt_key[81]} {crypt_key[82]} {crypt_key[83]} {crypt_key[84]} {crypt_key[85]} {crypt_key[86]} {crypt_key[87]} {crypt_key[88]} {crypt_key[89]} {crypt_key[90]} {crypt_key[91]} {crypt_key[92]} {crypt_key[93]} {crypt_key[94]} {crypt_key[95]} {crypt_key[96]} {crypt_key[97]} {crypt_key[98]} {crypt_key[99]} {crypt_key[100]} {crypt_key[101]} {crypt_key[102]} {crypt_key[103]} {crypt_key[104]} {crypt_key[105]} {crypt_key[106]} {crypt_key[107]} {crypt_key[108]} {crypt_key[109]} {crypt_key[110]} {crypt_key[111]} {crypt_key[112]} {crypt_key[113]} {crypt_key[114]} {crypt_key[115]} {crypt_key[116]} {crypt_key[117]} {crypt_key[118]} {crypt_key[119]} {crypt_key[120]} {crypt_key[121]} {crypt_key[122]} {crypt_key[123]} {crypt_key[124]} {crypt_key[125]} {crypt_key[126]} {crypt_key[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list u_ascon_top/ciphertext_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u_ascon_top/crypt_start ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {U_reg_aes/reg_crypt_textin_buffer_msg[0]} {U_reg_aes/reg_crypt_textin_buffer_msg[1]} {U_reg_aes/reg_crypt_textin_buffer_msg[2]} {U_reg_aes/reg_crypt_textin_buffer_msg[3]} {U_reg_aes/reg_crypt_textin_buffer_msg[4]} {U_reg_aes/reg_crypt_textin_buffer_msg[5]} {U_reg_aes/reg_crypt_textin_buffer_msg[6]} {U_reg_aes/reg_crypt_textin_buffer_msg[7]} {U_reg_aes/reg_crypt_textin_buffer_msg[8]} {U_reg_aes/reg_crypt_textin_buffer_msg[9]} {U_reg_aes/reg_crypt_textin_buffer_msg[10]} {U_reg_aes/reg_crypt_textin_buffer_msg[11]} {U_reg_aes/reg_crypt_textin_buffer_msg[12]} {U_reg_aes/reg_crypt_textin_buffer_msg[13]} {U_reg_aes/reg_crypt_textin_buffer_msg[14]} {U_reg_aes/reg_crypt_textin_buffer_msg[15]} {U_reg_aes/reg_crypt_textin_buffer_msg[16]} {U_reg_aes/reg_crypt_textin_buffer_msg[17]} {U_reg_aes/reg_crypt_textin_buffer_msg[18]} {U_reg_aes/reg_crypt_textin_buffer_msg[19]} {U_reg_aes/reg_crypt_textin_buffer_msg[20]} {U_reg_aes/reg_crypt_textin_buffer_msg[21]} {U_reg_aes/reg_crypt_textin_buffer_msg[22]} {U_reg_aes/reg_crypt_textin_buffer_msg[23]} {U_reg_aes/reg_crypt_textin_buffer_msg[24]} {U_reg_aes/reg_crypt_textin_buffer_msg[25]} {U_reg_aes/reg_crypt_textin_buffer_msg[26]} {U_reg_aes/reg_crypt_textin_buffer_msg[27]} {U_reg_aes/reg_crypt_textin_buffer_msg[28]} {U_reg_aes/reg_crypt_textin_buffer_msg[29]} {U_reg_aes/reg_crypt_textin_buffer_msg[30]} {U_reg_aes/reg_crypt_textin_buffer_msg[31]} {U_reg_aes/reg_crypt_textin_buffer_msg[32]} {U_reg_aes/reg_crypt_textin_buffer_msg[33]} {U_reg_aes/reg_crypt_textin_buffer_msg[34]} {U_reg_aes/reg_crypt_textin_buffer_msg[35]} {U_reg_aes/reg_crypt_textin_buffer_msg[36]} {U_reg_aes/reg_crypt_textin_buffer_msg[37]} {U_reg_aes/reg_crypt_textin_buffer_msg[38]} {U_reg_aes/reg_crypt_textin_buffer_msg[39]} {U_reg_aes/reg_crypt_textin_buffer_msg[40]} {U_reg_aes/reg_crypt_textin_buffer_msg[41]} {U_reg_aes/reg_crypt_textin_buffer_msg[42]} {U_reg_aes/reg_crypt_textin_buffer_msg[43]} {U_reg_aes/reg_crypt_textin_buffer_msg[44]} {U_reg_aes/reg_crypt_textin_buffer_msg[45]} {U_reg_aes/reg_crypt_textin_buffer_msg[46]} {U_reg_aes/reg_crypt_textin_buffer_msg[47]} {U_reg_aes/reg_crypt_textin_buffer_msg[48]} {U_reg_aes/reg_crypt_textin_buffer_msg[49]} {U_reg_aes/reg_crypt_textin_buffer_msg[50]} {U_reg_aes/reg_crypt_textin_buffer_msg[51]} {U_reg_aes/reg_crypt_textin_buffer_msg[52]} {U_reg_aes/reg_crypt_textin_buffer_msg[53]} {U_reg_aes/reg_crypt_textin_buffer_msg[54]} {U_reg_aes/reg_crypt_textin_buffer_msg[55]} {U_reg_aes/reg_crypt_textin_buffer_msg[56]} {U_reg_aes/reg_crypt_textin_buffer_msg[57]} {U_reg_aes/reg_crypt_textin_buffer_msg[58]} {U_reg_aes/reg_crypt_textin_buffer_msg[59]} {U_reg_aes/reg_crypt_textin_buffer_msg[60]} {U_reg_aes/reg_crypt_textin_buffer_msg[61]} {U_reg_aes/reg_crypt_textin_buffer_msg[62]} {U_reg_aes/reg_crypt_textin_buffer_msg[63]} {U_reg_aes/reg_crypt_textin_buffer_msg[64]} {U_reg_aes/reg_crypt_textin_buffer_msg[65]} {U_reg_aes/reg_crypt_textin_buffer_msg[66]} {U_reg_aes/reg_crypt_textin_buffer_msg[67]} {U_reg_aes/reg_crypt_textin_buffer_msg[68]} {U_reg_aes/reg_crypt_textin_buffer_msg[69]} {U_reg_aes/reg_crypt_textin_buffer_msg[70]} {U_reg_aes/reg_crypt_textin_buffer_msg[71]} {U_reg_aes/reg_crypt_textin_buffer_msg[72]} {U_reg_aes/reg_crypt_textin_buffer_msg[73]} {U_reg_aes/reg_crypt_textin_buffer_msg[74]} {U_reg_aes/reg_crypt_textin_buffer_msg[75]} {U_reg_aes/reg_crypt_textin_buffer_msg[76]} {U_reg_aes/reg_crypt_textin_buffer_msg[77]} {U_reg_aes/reg_crypt_textin_buffer_msg[78]} {U_reg_aes/reg_crypt_textin_buffer_msg[79]} {U_reg_aes/reg_crypt_textin_buffer_msg[80]} {U_reg_aes/reg_crypt_textin_buffer_msg[81]} {U_reg_aes/reg_crypt_textin_buffer_msg[82]} {U_reg_aes/reg_crypt_textin_buffer_msg[83]} {U_reg_aes/reg_crypt_textin_buffer_msg[84]} {U_reg_aes/reg_crypt_textin_buffer_msg[85]} {U_reg_aes/reg_crypt_textin_buffer_msg[86]} {U_reg_aes/reg_crypt_textin_buffer_msg[87]} {U_reg_aes/reg_crypt_textin_buffer_msg[88]} {U_reg_aes/reg_crypt_textin_buffer_msg[89]} {U_reg_aes/reg_crypt_textin_buffer_msg[90]} {U_reg_aes/reg_crypt_textin_buffer_msg[91]} {U_reg_aes/reg_crypt_textin_buffer_msg[92]} {U_reg_aes/reg_crypt_textin_buffer_msg[93]} {U_reg_aes/reg_crypt_textin_buffer_msg[94]} {U_reg_aes/reg_crypt_textin_buffer_msg[95]} {U_reg_aes/reg_crypt_textin_buffer_msg[96]} {U_reg_aes/reg_crypt_textin_buffer_msg[97]} {U_reg_aes/reg_crypt_textin_buffer_msg[98]} {U_reg_aes/reg_crypt_textin_buffer_msg[99]} {U_reg_aes/reg_crypt_textin_buffer_msg[100]} {U_reg_aes/reg_crypt_textin_buffer_msg[101]} {U_reg_aes/reg_crypt_textin_buffer_msg[102]} {U_reg_aes/reg_crypt_textin_buffer_msg[103]} {U_reg_aes/reg_crypt_textin_buffer_msg[104]} {U_reg_aes/reg_crypt_textin_buffer_msg[105]} {U_reg_aes/reg_crypt_textin_buffer_msg[106]} {U_reg_aes/reg_crypt_textin_buffer_msg[107]} {U_reg_aes/reg_crypt_textin_buffer_msg[108]} {U_reg_aes/reg_crypt_textin_buffer_msg[109]} {U_reg_aes/reg_crypt_textin_buffer_msg[110]} {U_reg_aes/reg_crypt_textin_buffer_msg[111]} {U_reg_aes/reg_crypt_textin_buffer_msg[112]} {U_reg_aes/reg_crypt_textin_buffer_msg[113]} {U_reg_aes/reg_crypt_textin_buffer_msg[114]} {U_reg_aes/reg_crypt_textin_buffer_msg[115]} {U_reg_aes/reg_crypt_textin_buffer_msg[116]} {U_reg_aes/reg_crypt_textin_buffer_msg[117]} {U_reg_aes/reg_crypt_textin_buffer_msg[118]} {U_reg_aes/reg_crypt_textin_buffer_msg[119]} {U_reg_aes/reg_crypt_textin_buffer_msg[120]} {U_reg_aes/reg_crypt_textin_buffer_msg[121]} {U_reg_aes/reg_crypt_textin_buffer_msg[122]} {U_reg_aes/reg_crypt_textin_buffer_msg[123]} {U_reg_aes/reg_crypt_textin_buffer_msg[124]} {U_reg_aes/reg_crypt_textin_buffer_msg[125]} {U_reg_aes/reg_crypt_textin_buffer_msg[126]} {U_reg_aes/reg_crypt_textin_buffer_msg[127]} ]]
delete_debug_core [get_debug_cores {u_ila_1 }]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list pll_clk1_IBUF_BUFG ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {U_reg_aes/reg_crypt_textin_buffer_msg[0]} {U_reg_aes/reg_crypt_textin_buffer_msg[1]} {U_reg_aes/reg_crypt_textin_buffer_msg[2]} {U_reg_aes/reg_crypt_textin_buffer_msg[3]} {U_reg_aes/reg_crypt_textin_buffer_msg[4]} {U_reg_aes/reg_crypt_textin_buffer_msg[5]} {U_reg_aes/reg_crypt_textin_buffer_msg[6]} {U_reg_aes/reg_crypt_textin_buffer_msg[7]} {U_reg_aes/reg_crypt_textin_buffer_msg[8]} {U_reg_aes/reg_crypt_textin_buffer_msg[9]} {U_reg_aes/reg_crypt_textin_buffer_msg[10]} {U_reg_aes/reg_crypt_textin_buffer_msg[11]} {U_reg_aes/reg_crypt_textin_buffer_msg[12]} {U_reg_aes/reg_crypt_textin_buffer_msg[13]} {U_reg_aes/reg_crypt_textin_buffer_msg[14]} {U_reg_aes/reg_crypt_textin_buffer_msg[15]} {U_reg_aes/reg_crypt_textin_buffer_msg[16]} {U_reg_aes/reg_crypt_textin_buffer_msg[17]} {U_reg_aes/reg_crypt_textin_buffer_msg[18]} {U_reg_aes/reg_crypt_textin_buffer_msg[19]} {U_reg_aes/reg_crypt_textin_buffer_msg[20]} {U_reg_aes/reg_crypt_textin_buffer_msg[21]} {U_reg_aes/reg_crypt_textin_buffer_msg[22]} {U_reg_aes/reg_crypt_textin_buffer_msg[23]} {U_reg_aes/reg_crypt_textin_buffer_msg[24]} {U_reg_aes/reg_crypt_textin_buffer_msg[25]} {U_reg_aes/reg_crypt_textin_buffer_msg[26]} {U_reg_aes/reg_crypt_textin_buffer_msg[27]} {U_reg_aes/reg_crypt_textin_buffer_msg[28]} {U_reg_aes/reg_crypt_textin_buffer_msg[29]} {U_reg_aes/reg_crypt_textin_buffer_msg[30]} {U_reg_aes/reg_crypt_textin_buffer_msg[31]} {U_reg_aes/reg_crypt_textin_buffer_msg[32]} {U_reg_aes/reg_crypt_textin_buffer_msg[33]} {U_reg_aes/reg_crypt_textin_buffer_msg[34]} {U_reg_aes/reg_crypt_textin_buffer_msg[35]} {U_reg_aes/reg_crypt_textin_buffer_msg[36]} {U_reg_aes/reg_crypt_textin_buffer_msg[37]} {U_reg_aes/reg_crypt_textin_buffer_msg[38]} {U_reg_aes/reg_crypt_textin_buffer_msg[39]} {U_reg_aes/reg_crypt_textin_buffer_msg[40]} {U_reg_aes/reg_crypt_textin_buffer_msg[41]} {U_reg_aes/reg_crypt_textin_buffer_msg[42]} {U_reg_aes/reg_crypt_textin_buffer_msg[43]} {U_reg_aes/reg_crypt_textin_buffer_msg[44]} {U_reg_aes/reg_crypt_textin_buffer_msg[45]} {U_reg_aes/reg_crypt_textin_buffer_msg[46]} {U_reg_aes/reg_crypt_textin_buffer_msg[47]} {U_reg_aes/reg_crypt_textin_buffer_msg[48]} {U_reg_aes/reg_crypt_textin_buffer_msg[49]} {U_reg_aes/reg_crypt_textin_buffer_msg[50]} {U_reg_aes/reg_crypt_textin_buffer_msg[51]} {U_reg_aes/reg_crypt_textin_buffer_msg[52]} {U_reg_aes/reg_crypt_textin_buffer_msg[53]} {U_reg_aes/reg_crypt_textin_buffer_msg[54]} {U_reg_aes/reg_crypt_textin_buffer_msg[55]} {U_reg_aes/reg_crypt_textin_buffer_msg[56]} {U_reg_aes/reg_crypt_textin_buffer_msg[57]} {U_reg_aes/reg_crypt_textin_buffer_msg[58]} {U_reg_aes/reg_crypt_textin_buffer_msg[59]} {U_reg_aes/reg_crypt_textin_buffer_msg[60]} {U_reg_aes/reg_crypt_textin_buffer_msg[61]} {U_reg_aes/reg_crypt_textin_buffer_msg[62]} {U_reg_aes/reg_crypt_textin_buffer_msg[63]} {U_reg_aes/reg_crypt_textin_buffer_msg[64]} {U_reg_aes/reg_crypt_textin_buffer_msg[65]} {U_reg_aes/reg_crypt_textin_buffer_msg[66]} {U_reg_aes/reg_crypt_textin_buffer_msg[67]} {U_reg_aes/reg_crypt_textin_buffer_msg[68]} {U_reg_aes/reg_crypt_textin_buffer_msg[69]} {U_reg_aes/reg_crypt_textin_buffer_msg[70]} {U_reg_aes/reg_crypt_textin_buffer_msg[71]} {U_reg_aes/reg_crypt_textin_buffer_msg[72]} {U_reg_aes/reg_crypt_textin_buffer_msg[73]} {U_reg_aes/reg_crypt_textin_buffer_msg[74]} {U_reg_aes/reg_crypt_textin_buffer_msg[75]} {U_reg_aes/reg_crypt_textin_buffer_msg[76]} {U_reg_aes/reg_crypt_textin_buffer_msg[77]} {U_reg_aes/reg_crypt_textin_buffer_msg[78]} {U_reg_aes/reg_crypt_textin_buffer_msg[79]} {U_reg_aes/reg_crypt_textin_buffer_msg[80]} {U_reg_aes/reg_crypt_textin_buffer_msg[81]} {U_reg_aes/reg_crypt_textin_buffer_msg[82]} {U_reg_aes/reg_crypt_textin_buffer_msg[83]} {U_reg_aes/reg_crypt_textin_buffer_msg[84]} {U_reg_aes/reg_crypt_textin_buffer_msg[85]} {U_reg_aes/reg_crypt_textin_buffer_msg[86]} {U_reg_aes/reg_crypt_textin_buffer_msg[87]} {U_reg_aes/reg_crypt_textin_buffer_msg[88]} {U_reg_aes/reg_crypt_textin_buffer_msg[89]} {U_reg_aes/reg_crypt_textin_buffer_msg[90]} {U_reg_aes/reg_crypt_textin_buffer_msg[91]} {U_reg_aes/reg_crypt_textin_buffer_msg[92]} {U_reg_aes/reg_crypt_textin_buffer_msg[93]} {U_reg_aes/reg_crypt_textin_buffer_msg[94]} {U_reg_aes/reg_crypt_textin_buffer_msg[95]} {U_reg_aes/reg_crypt_textin_buffer_msg[96]} {U_reg_aes/reg_crypt_textin_buffer_msg[97]} {U_reg_aes/reg_crypt_textin_buffer_msg[98]} {U_reg_aes/reg_crypt_textin_buffer_msg[99]} {U_reg_aes/reg_crypt_textin_buffer_msg[100]} {U_reg_aes/reg_crypt_textin_buffer_msg[101]} {U_reg_aes/reg_crypt_textin_buffer_msg[102]} {U_reg_aes/reg_crypt_textin_buffer_msg[103]} {U_reg_aes/reg_crypt_textin_buffer_msg[104]} {U_reg_aes/reg_crypt_textin_buffer_msg[105]} {U_reg_aes/reg_crypt_textin_buffer_msg[106]} {U_reg_aes/reg_crypt_textin_buffer_msg[107]} {U_reg_aes/reg_crypt_textin_buffer_msg[108]} {U_reg_aes/reg_crypt_textin_buffer_msg[109]} {U_reg_aes/reg_crypt_textin_buffer_msg[110]} {U_reg_aes/reg_crypt_textin_buffer_msg[111]} {U_reg_aes/reg_crypt_textin_buffer_msg[112]} {U_reg_aes/reg_crypt_textin_buffer_msg[113]} {U_reg_aes/reg_crypt_textin_buffer_msg[114]} {U_reg_aes/reg_crypt_textin_buffer_msg[115]} {U_reg_aes/reg_crypt_textin_buffer_msg[116]} {U_reg_aes/reg_crypt_textin_buffer_msg[117]} {U_reg_aes/reg_crypt_textin_buffer_msg[118]} {U_reg_aes/reg_crypt_textin_buffer_msg[119]} {U_reg_aes/reg_crypt_textin_buffer_msg[120]} {U_reg_aes/reg_crypt_textin_buffer_msg[121]} {U_reg_aes/reg_crypt_textin_buffer_msg[122]} {U_reg_aes/reg_crypt_textin_buffer_msg[123]} {U_reg_aes/reg_crypt_textin_buffer_msg[124]} {U_reg_aes/reg_crypt_textin_buffer_msg[125]} {U_reg_aes/reg_crypt_textin_buffer_msg[126]} {U_reg_aes/reg_crypt_textin_buffer_msg[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 320 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {crypt_stateout[0]} {crypt_stateout[1]} {crypt_stateout[2]} {crypt_stateout[3]} {crypt_stateout[4]} {crypt_stateout[5]} {crypt_stateout[6]} {crypt_stateout[7]} {crypt_stateout[8]} {crypt_stateout[9]} {crypt_stateout[10]} {crypt_stateout[11]} {crypt_stateout[12]} {crypt_stateout[13]} {crypt_stateout[14]} {crypt_stateout[15]} {crypt_stateout[16]} {crypt_stateout[17]} {crypt_stateout[18]} {crypt_stateout[19]} {crypt_stateout[20]} {crypt_stateout[21]} {crypt_stateout[22]} {crypt_stateout[23]} {crypt_stateout[24]} {crypt_stateout[25]} {crypt_stateout[26]} {crypt_stateout[27]} {crypt_stateout[28]} {crypt_stateout[29]} {crypt_stateout[30]} {crypt_stateout[31]} {crypt_stateout[32]} {crypt_stateout[33]} {crypt_stateout[34]} {crypt_stateout[35]} {crypt_stateout[36]} {crypt_stateout[37]} {crypt_stateout[38]} {crypt_stateout[39]} {crypt_stateout[40]} {crypt_stateout[41]} {crypt_stateout[42]} {crypt_stateout[43]} {crypt_stateout[44]} {crypt_stateout[45]} {crypt_stateout[46]} {crypt_stateout[47]} {crypt_stateout[48]} {crypt_stateout[49]} {crypt_stateout[50]} {crypt_stateout[51]} {crypt_stateout[52]} {crypt_stateout[53]} {crypt_stateout[54]} {crypt_stateout[55]} {crypt_stateout[56]} {crypt_stateout[57]} {crypt_stateout[58]} {crypt_stateout[59]} {crypt_stateout[60]} {crypt_stateout[61]} {crypt_stateout[62]} {crypt_stateout[63]} {crypt_stateout[64]} {crypt_stateout[65]} {crypt_stateout[66]} {crypt_stateout[67]} {crypt_stateout[68]} {crypt_stateout[69]} {crypt_stateout[70]} {crypt_stateout[71]} {crypt_stateout[72]} {crypt_stateout[73]} {crypt_stateout[74]} {crypt_stateout[75]} {crypt_stateout[76]} {crypt_stateout[77]} {crypt_stateout[78]} {crypt_stateout[79]} {crypt_stateout[80]} {crypt_stateout[81]} {crypt_stateout[82]} {crypt_stateout[83]} {crypt_stateout[84]} {crypt_stateout[85]} {crypt_stateout[86]} {crypt_stateout[87]} {crypt_stateout[88]} {crypt_stateout[89]} {crypt_stateout[90]} {crypt_stateout[91]} {crypt_stateout[92]} {crypt_stateout[93]} {crypt_stateout[94]} {crypt_stateout[95]} {crypt_stateout[96]} {crypt_stateout[97]} {crypt_stateout[98]} {crypt_stateout[99]} {crypt_stateout[100]} {crypt_stateout[101]} {crypt_stateout[102]} {crypt_stateout[103]} {crypt_stateout[104]} {crypt_stateout[105]} {crypt_stateout[106]} {crypt_stateout[107]} {crypt_stateout[108]} {crypt_stateout[109]} {crypt_stateout[110]} {crypt_stateout[111]} {crypt_stateout[112]} {crypt_stateout[113]} {crypt_stateout[114]} {crypt_stateout[115]} {crypt_stateout[116]} {crypt_stateout[117]} {crypt_stateout[118]} {crypt_stateout[119]} {crypt_stateout[120]} {crypt_stateout[121]} {crypt_stateout[122]} {crypt_stateout[123]} {crypt_stateout[124]} {crypt_stateout[125]} {crypt_stateout[126]} {crypt_stateout[127]} {crypt_stateout[128]} {crypt_stateout[129]} {crypt_stateout[130]} {crypt_stateout[131]} {crypt_stateout[132]} {crypt_stateout[133]} {crypt_stateout[134]} {crypt_stateout[135]} {crypt_stateout[136]} {crypt_stateout[137]} {crypt_stateout[138]} {crypt_stateout[139]} {crypt_stateout[140]} {crypt_stateout[141]} {crypt_stateout[142]} {crypt_stateout[143]} {crypt_stateout[144]} {crypt_stateout[145]} {crypt_stateout[146]} {crypt_stateout[147]} {crypt_stateout[148]} {crypt_stateout[149]} {crypt_stateout[150]} {crypt_stateout[151]} {crypt_stateout[152]} {crypt_stateout[153]} {crypt_stateout[154]} {crypt_stateout[155]} {crypt_stateout[156]} {crypt_stateout[157]} {crypt_stateout[158]} {crypt_stateout[159]} {crypt_stateout[160]} {crypt_stateout[161]} {crypt_stateout[162]} {crypt_stateout[163]} {crypt_stateout[164]} {crypt_stateout[165]} {crypt_stateout[166]} {crypt_stateout[167]} {crypt_stateout[168]} {crypt_stateout[169]} {crypt_stateout[170]} {crypt_stateout[171]} {crypt_stateout[172]} {crypt_stateout[173]} {crypt_stateout[174]} {crypt_stateout[175]} {crypt_stateout[176]} {crypt_stateout[177]} {crypt_stateout[178]} {crypt_stateout[179]} {crypt_stateout[180]} {crypt_stateout[181]} {crypt_stateout[182]} {crypt_stateout[183]} {crypt_stateout[184]} {crypt_stateout[185]} {crypt_stateout[186]} {crypt_stateout[187]} {crypt_stateout[188]} {crypt_stateout[189]} {crypt_stateout[190]} {crypt_stateout[191]} {crypt_stateout[192]} {crypt_stateout[193]} {crypt_stateout[194]} {crypt_stateout[195]} {crypt_stateout[196]} {crypt_stateout[197]} {crypt_stateout[198]} {crypt_stateout[199]} {crypt_stateout[200]} {crypt_stateout[201]} {crypt_stateout[202]} {crypt_stateout[203]} {crypt_stateout[204]} {crypt_stateout[205]} {crypt_stateout[206]} {crypt_stateout[207]} {crypt_stateout[208]} {crypt_stateout[209]} {crypt_stateout[210]} {crypt_stateout[211]} {crypt_stateout[212]} {crypt_stateout[213]} {crypt_stateout[214]} {crypt_stateout[215]} {crypt_stateout[216]} {crypt_stateout[217]} {crypt_stateout[218]} {crypt_stateout[219]} {crypt_stateout[220]} {crypt_stateout[221]} {crypt_stateout[222]} {crypt_stateout[223]} {crypt_stateout[224]} {crypt_stateout[225]} {crypt_stateout[226]} {crypt_stateout[227]} {crypt_stateout[228]} {crypt_stateout[229]} {crypt_stateout[230]} {crypt_stateout[231]} {crypt_stateout[232]} {crypt_stateout[233]} {crypt_stateout[234]} {crypt_stateout[235]} {crypt_stateout[236]} {crypt_stateout[237]} {crypt_stateout[238]} {crypt_stateout[239]} {crypt_stateout[240]} {crypt_stateout[241]} {crypt_stateout[242]} {crypt_stateout[243]} {crypt_stateout[244]} {crypt_stateout[245]} {crypt_stateout[246]} {crypt_stateout[247]} {crypt_stateout[248]} {crypt_stateout[249]} {crypt_stateout[250]} {crypt_stateout[251]} {crypt_stateout[252]} {crypt_stateout[253]} {crypt_stateout[254]} {crypt_stateout[255]} {crypt_stateout[256]} {crypt_stateout[257]} {crypt_stateout[258]} {crypt_stateout[259]} {crypt_stateout[260]} {crypt_stateout[261]} {crypt_stateout[262]} {crypt_stateout[263]} {crypt_stateout[264]} {crypt_stateout[265]} {crypt_stateout[266]} {crypt_stateout[267]} {crypt_stateout[268]} {crypt_stateout[269]} {crypt_stateout[270]} {crypt_stateout[271]} {crypt_stateout[272]} {crypt_stateout[273]} {crypt_stateout[274]} {crypt_stateout[275]} {crypt_stateout[276]} {crypt_stateout[277]} {crypt_stateout[278]} {crypt_stateout[279]} {crypt_stateout[280]} {crypt_stateout[281]} {crypt_stateout[282]} {crypt_stateout[283]} {crypt_stateout[284]} {crypt_stateout[285]} {crypt_stateout[286]} {crypt_stateout[287]} {crypt_stateout[288]} {crypt_stateout[289]} {crypt_stateout[290]} {crypt_stateout[291]} {crypt_stateout[292]} {crypt_stateout[293]} {crypt_stateout[294]} {crypt_stateout[295]} {crypt_stateout[296]} {crypt_stateout[297]} {crypt_stateout[298]} {crypt_stateout[299]} {crypt_stateout[300]} {crypt_stateout[301]} {crypt_stateout[302]} {crypt_stateout[303]} {crypt_stateout[304]} {crypt_stateout[305]} {crypt_stateout[306]} {crypt_stateout[307]} {crypt_stateout[308]} {crypt_stateout[309]} {crypt_stateout[310]} {crypt_stateout[311]} {crypt_stateout[312]} {crypt_stateout[313]} {crypt_stateout[314]} {crypt_stateout[315]} {crypt_stateout[316]} {crypt_stateout[317]} {crypt_stateout[318]} {crypt_stateout[319]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {crypt_noncein[0]} {crypt_noncein[1]} {crypt_noncein[2]} {crypt_noncein[3]} {crypt_noncein[4]} {crypt_noncein[5]} {crypt_noncein[6]} {crypt_noncein[7]} {crypt_noncein[8]} {crypt_noncein[9]} {crypt_noncein[10]} {crypt_noncein[11]} {crypt_noncein[12]} {crypt_noncein[13]} {crypt_noncein[14]} {crypt_noncein[15]} {crypt_noncein[16]} {crypt_noncein[17]} {crypt_noncein[18]} {crypt_noncein[19]} {crypt_noncein[20]} {crypt_noncein[21]} {crypt_noncein[22]} {crypt_noncein[23]} {crypt_noncein[24]} {crypt_noncein[25]} {crypt_noncein[26]} {crypt_noncein[27]} {crypt_noncein[28]} {crypt_noncein[29]} {crypt_noncein[30]} {crypt_noncein[31]} {crypt_noncein[32]} {crypt_noncein[33]} {crypt_noncein[34]} {crypt_noncein[35]} {crypt_noncein[36]} {crypt_noncein[37]} {crypt_noncein[38]} {crypt_noncein[39]} {crypt_noncein[40]} {crypt_noncein[41]} {crypt_noncein[42]} {crypt_noncein[43]} {crypt_noncein[44]} {crypt_noncein[45]} {crypt_noncein[46]} {crypt_noncein[47]} {crypt_noncein[48]} {crypt_noncein[49]} {crypt_noncein[50]} {crypt_noncein[51]} {crypt_noncein[52]} {crypt_noncein[53]} {crypt_noncein[54]} {crypt_noncein[55]} {crypt_noncein[56]} {crypt_noncein[57]} {crypt_noncein[58]} {crypt_noncein[59]} {crypt_noncein[60]} {crypt_noncein[61]} {crypt_noncein[62]} {crypt_noncein[63]} {crypt_noncein[64]} {crypt_noncein[65]} {crypt_noncein[66]} {crypt_noncein[67]} {crypt_noncein[68]} {crypt_noncein[69]} {crypt_noncein[70]} {crypt_noncein[71]} {crypt_noncein[72]} {crypt_noncein[73]} {crypt_noncein[74]} {crypt_noncein[75]} {crypt_noncein[76]} {crypt_noncein[77]} {crypt_noncein[78]} {crypt_noncein[79]} {crypt_noncein[80]} {crypt_noncein[81]} {crypt_noncein[82]} {crypt_noncein[83]} {crypt_noncein[84]} {crypt_noncein[85]} {crypt_noncein[86]} {crypt_noncein[87]} {crypt_noncein[88]} {crypt_noncein[89]} {crypt_noncein[90]} {crypt_noncein[91]} {crypt_noncein[92]} {crypt_noncein[93]} {crypt_noncein[94]} {crypt_noncein[95]} {crypt_noncein[96]} {crypt_noncein[97]} {crypt_noncein[98]} {crypt_noncein[99]} {crypt_noncein[100]} {crypt_noncein[101]} {crypt_noncein[102]} {crypt_noncein[103]} {crypt_noncein[104]} {crypt_noncein[105]} {crypt_noncein[106]} {crypt_noncein[107]} {crypt_noncein[108]} {crypt_noncein[109]} {crypt_noncein[110]} {crypt_noncein[111]} {crypt_noncein[112]} {crypt_noncein[113]} {crypt_noncein[114]} {crypt_noncein[115]} {crypt_noncein[116]} {crypt_noncein[117]} {crypt_noncein[118]} {crypt_noncein[119]} {crypt_noncein[120]} {crypt_noncein[121]} {crypt_noncein[122]} {crypt_noncein[123]} {crypt_noncein[124]} {crypt_noncein[125]} {crypt_noncein[126]} {crypt_noncein[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[0]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[1]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[2]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[3]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[4]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[5]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[6]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[7]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[8]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[9]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[10]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[11]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[12]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[13]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[14]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[15]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[16]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[17]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[18]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[19]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[20]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[21]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[22]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[23]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[24]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[25]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[26]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[27]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[28]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[29]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[30]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[31]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[32]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[33]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[34]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[35]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[36]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[37]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[38]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[39]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[40]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[41]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[42]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[43]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[44]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[45]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[46]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[47]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[48]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[49]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[50]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[51]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[52]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[53]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[54]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[55]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[56]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[57]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[58]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[59]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[60]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[61]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[62]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[63]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[64]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[65]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[66]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[67]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[68]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[69]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[70]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[71]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[72]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[73]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[74]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[75]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[76]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[77]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[78]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[79]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[80]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[81]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[82]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[83]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[84]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[85]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[86]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[87]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[88]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[89]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[90]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[91]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[92]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[93]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[94]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[95]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[96]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[97]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[98]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[99]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[100]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[101]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[102]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[103]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[104]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[105]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[106]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[107]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[108]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[109]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[110]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[111]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[112]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[113]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[114]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[115]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[116]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[117]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[118]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[119]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[120]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[121]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[122]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[123]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[124]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[125]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[126]} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_ascon_top/mealy_fsm/current_state[0]} {u_ascon_top/mealy_fsm/current_state[1]} {u_ascon_top/mealy_fsm/current_state[2]} {u_ascon_top/mealy_fsm/current_state[3]} {u_ascon_top/mealy_fsm/current_state[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {crypt_key[0]} {crypt_key[1]} {crypt_key[2]} {crypt_key[3]} {crypt_key[4]} {crypt_key[5]} {crypt_key[6]} {crypt_key[7]} {crypt_key[8]} {crypt_key[9]} {crypt_key[10]} {crypt_key[11]} {crypt_key[12]} {crypt_key[13]} {crypt_key[14]} {crypt_key[15]} {crypt_key[16]} {crypt_key[17]} {crypt_key[18]} {crypt_key[19]} {crypt_key[20]} {crypt_key[21]} {crypt_key[22]} {crypt_key[23]} {crypt_key[24]} {crypt_key[25]} {crypt_key[26]} {crypt_key[27]} {crypt_key[28]} {crypt_key[29]} {crypt_key[30]} {crypt_key[31]} {crypt_key[32]} {crypt_key[33]} {crypt_key[34]} {crypt_key[35]} {crypt_key[36]} {crypt_key[37]} {crypt_key[38]} {crypt_key[39]} {crypt_key[40]} {crypt_key[41]} {crypt_key[42]} {crypt_key[43]} {crypt_key[44]} {crypt_key[45]} {crypt_key[46]} {crypt_key[47]} {crypt_key[48]} {crypt_key[49]} {crypt_key[50]} {crypt_key[51]} {crypt_key[52]} {crypt_key[53]} {crypt_key[54]} {crypt_key[55]} {crypt_key[56]} {crypt_key[57]} {crypt_key[58]} {crypt_key[59]} {crypt_key[60]} {crypt_key[61]} {crypt_key[62]} {crypt_key[63]} {crypt_key[64]} {crypt_key[65]} {crypt_key[66]} {crypt_key[67]} {crypt_key[68]} {crypt_key[69]} {crypt_key[70]} {crypt_key[71]} {crypt_key[72]} {crypt_key[73]} {crypt_key[74]} {crypt_key[75]} {crypt_key[76]} {crypt_key[77]} {crypt_key[78]} {crypt_key[79]} {crypt_key[80]} {crypt_key[81]} {crypt_key[82]} {crypt_key[83]} {crypt_key[84]} {crypt_key[85]} {crypt_key[86]} {crypt_key[87]} {crypt_key[88]} {crypt_key[89]} {crypt_key[90]} {crypt_key[91]} {crypt_key[92]} {crypt_key[93]} {crypt_key[94]} {crypt_key[95]} {crypt_key[96]} {crypt_key[97]} {crypt_key[98]} {crypt_key[99]} {crypt_key[100]} {crypt_key[101]} {crypt_key[102]} {crypt_key[103]} {crypt_key[104]} {crypt_key[105]} {crypt_key[106]} {crypt_key[107]} {crypt_key[108]} {crypt_key[109]} {crypt_key[110]} {crypt_key[111]} {crypt_key[112]} {crypt_key[113]} {crypt_key[114]} {crypt_key[115]} {crypt_key[116]} {crypt_key[117]} {crypt_key[118]} {crypt_key[119]} {crypt_key[120]} {crypt_key[121]} {crypt_key[122]} {crypt_key[123]} {crypt_key[124]} {crypt_key[125]} {crypt_key[126]} {crypt_key[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u_ascon_top/ciphertext_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list u_ascon_top/crypt_start ]]
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.srcs/utils_1/imports/synth_1/cw305_top.dcp with file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/cw305_top.dcp
launch_runs synth_1 -jobs 6
[Thu Jul 10 16:31:53 2025] Launched synth_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 6
[Thu Jul 10 16:34:39 2025] Launched impl_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jul 10 16:38:51 2025] Launched impl_1...
Run output will be captured here: /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9996.262 ; gain = 0.000 ; free physical = 11062 ; free virtual = 21651
INFO: [Netlist 29-17] Analyzing 1866 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9996.262 ; gain = 0.000 ; free physical = 11052 ; free virtual = 21641
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9996.262 ; gain = 0.000 ; free physical = 11055 ; free virtual = 21644
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9996.262 ; gain = 0.000 ; free physical = 11055 ; free virtual = 21644
Read PlaceDB: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 9996.262 ; gain = 0.000 ; free physical = 11053 ; free virtual = 21642
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9996.262 ; gain = 0.000 ; free physical = 11053 ; free virtual = 21642
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 9996.262 ; gain = 0.000 ; free physical = 11060 ; free virtual = 21649
Read Physdb Files: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.71 . Memory (MB): peak = 9996.262 ; gain = 0.000 ; free physical = 11060 ; free virtual = 21649
Restored from archive | CPU: 0.740000 secs | Memory: 20.154427 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.71 . Memory (MB): peak = 9996.262 ; gain = 0.000 ; free physical = 11060 ; free virtual = 21649
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9996.262 ; gain = 0.000 ; free physical = 11060 ; free virtual = 21649
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 910 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 896 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.runs/impl_1/cw305_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {U_reg_aes/reg_crypt_textin_buffer_msg} {U_reg_aes/reg_crypt_textin_buffer_msg_crypt} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-10 16:41:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-10 16:42:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nico-paniforni/myAscon128-A/vivado/cw305_top/cw305_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
