sim_seconds                                  0.017839                       # Number of seconds simulated
sim_ticks                                 17839264000                       # Number of ticks simulated
final_tick                               3954138226500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               13685873                       # Simulator instruction rate (inst/s)
host_op_rate                                 14338473                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              418523796                       # Simulator tick rate (ticks/s)
host_mem_usage                                1592984                       # Number of bytes of host memory used
host_seconds                                    42.62                       # Real time elapsed on the host
sim_insts                                   583349882                       # Number of instructions simulated
sim_ops                                     611166563                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       588288                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       591104                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       592384                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       585728                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       586752                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       593664                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       601088                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       599808                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4770816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       133120                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        133120                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2298                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2309                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2314                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2288                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2292                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2319                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         2348                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         2343                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             18636                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          520                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              520                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        86102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       272657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     32977145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker       114803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        86102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     33134999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        43051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        28701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     33206751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker       100453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        57401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     32833642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker        86102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst       100453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     32891043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        28701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst       287007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     33278503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker        71752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst       143504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data     33694664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker       143504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst       143504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data     33622912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           267433455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       272657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        86102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        28701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        57401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst       100453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst       287007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst       143504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst       143504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total        1119329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       7462191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            7462191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       7462191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        86102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       272657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     32977145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker       114803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        86102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     33134999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        43051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        28701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     33206751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker       100453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        57401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     32833642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker        86102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst       100453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     32891043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        28701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst       287007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     33278503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker        71752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst       143504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data     33694664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker       143504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst       143504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data     33622912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          274895646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     18636                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      520                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  149088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   4160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4763776                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  7040                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                132864                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4770816                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             133120                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  220                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           10537                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           10192                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           10793                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            8536                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            8240                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            8913                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            8696                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            9297                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            8321                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            9160                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           8400                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           9169                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           9594                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           9618                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           9521                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           9881                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             304                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             272                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             232                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             352                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             184                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             224                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            200                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            296                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            224                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            288                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            224                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            328                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 17980035000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              149088                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               4160                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 17688                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 17753                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 17803                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 17852                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 17893                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 17937                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 17984                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 18049                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   906                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   831                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  785                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  736                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  695                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  655                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  607                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  543                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  165                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  167                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  168                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  168                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  168                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  177                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  175                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        19345                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   253.121737                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   249.942533                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    23.460712                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          186      0.96%      0.96% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           24      0.12%      1.09% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127            9      0.05%      1.13% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191            9      0.05%      1.18% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           24      0.12%      1.30% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          174      0.90%      2.20% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        18919     97.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        19345                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          178                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   834.758427                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   481.792931                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   739.948756                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           15      8.43%      8.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           22     12.36%     20.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            5      2.81%     23.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            8      4.49%     28.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            6      3.37%     31.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            3      1.69%     33.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            5      2.81%     35.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            7      3.93%     39.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            8      4.49%     44.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            7      3.93%     48.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            8      4.49%     52.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            7      3.93%     56.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            4      2.25%     58.99% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            1      0.56%     59.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            5      2.81%     62.36% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            4      2.25%     64.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            8      4.49%     69.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            8      4.49%     73.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            3      1.69%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            3      1.69%     76.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            3      1.69%     78.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            4      2.25%     80.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            2      1.12%     82.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            2      1.12%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            2      1.12%     84.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            3      1.69%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            3      1.69%     87.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            3      1.69%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            3      1.69%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            3      1.69%     92.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            3      1.69%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2367            2      1.12%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2560-2623            1      0.56%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2624-2687            1      0.56%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2752-2815            2      1.12%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2880-2943            1      0.56%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2944-3007            2      1.12%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3648-3711            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          178                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          178                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.325843                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.214443                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     2.065456                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16             11      6.18%      6.18% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              2      1.12%      7.30% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20              4      2.25%      9.55% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              2      1.12%     10.67% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            159     89.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          178                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3976333000                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6499645600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                476377600                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26710.46                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              43660.46                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     267.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       7.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  267.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    7.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       2.74                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   2.67                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.31                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 130205                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  3470                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                   938611.14                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  15790800000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1660805700                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          12421987.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          11263795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          10677139.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          11108966.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          10655366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          10544083.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6              11122272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7          11686550.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0          8379912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          7598592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          7202832.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               7494144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               7188144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5          7113072.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               7503120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               7883784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         72891187.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         65381721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         61523404.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         64517107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4             61356672                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5             60914880                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         64232563.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         67250726.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5928837.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5739724.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5590425.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5470986.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5497528.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5301780.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5511628.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5832622.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1396344467.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1392977217.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1394836876.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1397654956.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1399548706.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      1397395693.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1402563395.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1421172354.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      59532472464.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       59535426192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       59533794912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       59531322912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       59529661728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       59531550336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6      59527017264.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       59510693616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        65343465926.400002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        65333414314.559998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        65328652661.760002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3         65332596144                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        65328935216.639999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        65327846916.480003                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        65332977314.880005                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        65339546724.479996                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.528964                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.519038                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.514335                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.518230                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.514615                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.513540                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.518606                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.525094                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       593408                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       554752                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       582912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       588800                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       570368                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       569600                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       571648                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       576256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4638208                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       129536                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        129536                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2318                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2167                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2277                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2300                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2228                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2225                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         2233                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         2251                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             18118                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          506                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              506                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       243956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     33264153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       229606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     31097247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       100453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     32675788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       114803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     33005846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       200905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     31972619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst       416161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     31929568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst       143504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data     32044371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst       258307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data     32302678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           259999964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       243956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       229606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       100453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       114803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       200905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst       416161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst       143504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst       258307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1707694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       7261286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            7261286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       7261286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       243956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     33264153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       229606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     31097247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       100453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     32675788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       114803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     33005846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       200905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     31972619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst       416161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     31929568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst       143504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data     32044371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst       258307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data     32302678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          267261250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     18118                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      506                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  144944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   4048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4630528                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  7680                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                129280                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4638208                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             129536                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            7401                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            9128                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           10689                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            8808                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            9912                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            8480                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            7360                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            9988                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            9817                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            7984                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           9048                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           8944                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           9120                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           9096                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           9024                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           9905                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             192                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             432                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             296                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             168                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             264                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             208                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             295                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             224                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            256                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            336                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            296                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            193                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            192                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            168                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 17971427000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              144944                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               4048                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 17177                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 17236                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 17279                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 17338                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 17372                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 17401                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 17460                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 17512                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   876                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   810                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  769                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  713                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  683                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  657                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  599                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  549                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   23                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  160                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  162                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  162                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  174                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  174                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  174                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  176                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  176                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  176                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  176                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  176                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  176                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  171                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  164                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18810                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   253.046677                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   249.913255                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    23.516169                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          175      0.93%      0.93% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           19      0.10%      1.03% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           19      0.10%      1.13% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           11      0.06%      1.19% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           18      0.10%      1.29% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           21      0.11%      1.40% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          162      0.86%      2.26% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        18385     97.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18810                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          174                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   833.287356                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   502.216679                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   686.097684                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           14      8.05%      8.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           14      8.05%     16.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           11      6.32%     22.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            8      4.60%     27.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            5      2.87%     29.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383            7      4.02%     33.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447            4      2.30%     36.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511            5      2.87%     39.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            5      2.87%     41.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            3      1.72%     43.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            5      2.87%     46.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767           12      6.90%     53.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            3      1.72%     55.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            3      1.72%     56.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            7      4.02%     60.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            7      4.02%     64.94% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            1      0.57%     65.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151           13      7.47%     72.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            5      2.87%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            7      4.02%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            2      1.15%     81.03% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            3      1.72%     82.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            1      0.57%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            4      2.30%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            1      0.57%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            2      1.15%     87.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            4      2.30%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.57%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            1      0.57%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            4      2.30%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            1      0.57%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2112-2175            2      1.15%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2176-2239            2      1.15%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2496-2559            2      1.15%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2623            1      0.57%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2624-2687            1      0.57%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2688-2751            1      0.57%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2752-2815            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2816-2879            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          174                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.218391                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.084654                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     2.305687                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             10      5.75%      5.75% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              3      1.72%      7.47% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              3      1.72%      9.20% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20              5      2.87%     12.07% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              2      1.15%     13.22% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              2      1.15%     14.37% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            148     85.06%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          174                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3879812500                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6332545300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                463052800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26812.06                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43762.06                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     259.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       7.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  260.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    7.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       2.67                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   2.60                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.31                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.67                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 126575                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  3359                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              82.98                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                   964960.64                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  15824776300                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1626829400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          10559203.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1              11714976                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2              11572848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          10460620.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          10492070.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          10856764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6              10841040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7          11783923.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0          7123272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               7902960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               7807080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               7056768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               7077984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               7324008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               7313400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7          7949472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             60999744                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         66530380.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         67320614.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         60419673.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         60504038.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         62114956.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         62843788.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7             68530176                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        6907991.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5666734.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5354864.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5381406.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        5736407.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5259064.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5500846.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1385156689.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1408663581.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      1397992305.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1392578035.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1397175007.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1409723835.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1398115589.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1414404584.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      59542286304.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      59521666224.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       59531026992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       59535776352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       59531743920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       59520736176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       59530918848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       59516630256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        65326692943.680008                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        65338413184.320007                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        65336413645.439995                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        65326673385.599998                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        65327401498.559998                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        65331519219.839996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        65330318802.240005                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        65339826329.279999                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.512400                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.523974                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.522000                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.512381                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.513100                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.517166                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.515981                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.525370                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       603648                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       583168                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       604928                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       599552                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       596480                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       592896                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       609536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       589312                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4815616                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        36096                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       140800                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        140800                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2358                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2278                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2363                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2342                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         2330                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2316                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         2381                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         2302                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             18811                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          550                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              550                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       272657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     33838167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       243956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     32690138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       114803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     33909919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst       229606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     33608561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst       258307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     33436357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst       358759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     33235452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst       258307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data     34168226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst       287007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data     33034547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           269944769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       272657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       243956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       114803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst       229606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst       258307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst       358759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst       258307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst       287007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total        2023402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       7892702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            7892702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       7892702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       272657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     33838167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       243956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     32690138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       114803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     33909919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst       229606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     33608561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst       258307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     33436357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst       358759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     33235452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst       258307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data     34168226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst       287007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data     33034547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          277837471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     18811                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      550                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  150488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   4400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4808928                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  6688                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                140800                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4815616                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             140800                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  209                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            9608                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           10008                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           10256                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            9289                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            9000                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            9016                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            9176                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            8888                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            8912                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9           10658                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           9385                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           9312                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           9178                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13          10976                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           8024                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           8593                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             296                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             272                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             344                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             263                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             312                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             272                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             144                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             313                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            216                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            320                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            336                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            248                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 17980095000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              150488                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               4400                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 17789                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 17858                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 17921                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 17962                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 17994                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 18044                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 18105                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 18163                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   947                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   875                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  815                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  776                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  747                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  698                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  638                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  584                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   35                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   31                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   28                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   26                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   23                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   22                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   21                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   18                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  177                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  177                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  177                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  177                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  179                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  180                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  186                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  186                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  186                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  187                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  187                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  187                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  187                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  187                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  187                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  187                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  187                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  186                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  185                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  185                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  184                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  183                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        19570                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   252.924272                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   249.612995                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    24.081235                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          193      0.99%      0.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           27      0.14%      1.12% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           14      0.07%      1.20% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            4      0.02%      1.22% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           14      0.07%      1.29% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           27      0.14%      1.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          186      0.95%      2.38% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        19105     97.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        19570                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   807.086022                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   486.561718                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   683.317799                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           17      9.14%      9.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           15      8.06%     17.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           10      5.38%     22.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            6      3.23%     25.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            4      2.15%     27.96% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383            5      2.69%     30.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           11      5.91%     36.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511            5      2.69%     39.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            3      1.61%     40.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639            3      1.61%     42.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            6      3.23%     45.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           13      6.99%     52.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831           11      5.91%     58.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            8      4.30%     62.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            5      2.69%     65.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            8      4.30%     69.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            9      4.84%     74.73% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            6      3.23%     77.96% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.61%     79.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            2      1.08%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            4      2.15%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            1      0.54%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            4      2.15%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            3      1.61%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            2      1.08%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            1      0.54%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            3      1.61%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            2      1.08%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            2      1.08%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            3      1.61%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            1      0.54%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            2      1.08%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2111            1      0.54%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2176-2239            1      0.54%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2368-2431            1      0.54%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2560-2623            1      0.54%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2880-2943            1      0.54%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2944-3007            1      0.54%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3392-3455            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3840-3903            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          186                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.655914                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.579192                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.746005                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              6      3.23%      3.23% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.54%      3.76% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              2      1.08%      4.84% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              1      0.54%      5.38% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.54%      5.91% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            174     93.55%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          186                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 4063660950                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6610890000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                480892800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   27040.78                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43990.78                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     269.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       7.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  269.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    7.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       2.77                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.36                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 131432                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  3677                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.57                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                   928675.95                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  15779722950                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1671882750                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0              11618208                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1              11636352                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          10799913.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          11332137.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4              11851056                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          11275286.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          11974435.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7          9972547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               7837680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               7849920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               7285656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               7644696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               7994760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               7606344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6          8077992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7          6727512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         67815820.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1             68158272                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2             62275200                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         65018803.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4             68954496                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         65421158.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6             69101760                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         56673177.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5746360.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5537341.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5686640.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        6078136.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5633971.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5437808.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5922201.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5424537.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1392458964.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1392533110.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1394725576.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1404039576.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1410256316.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1400321079.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1418761062.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1399149797.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       59535880800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       59535815760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      59533892544.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       59525722368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       59520269088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       59528984208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6      59512808784.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7       59530011648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        65336384904.960007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        65336557826.880005                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        65329692601.920006                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        65334862789.440002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        65339986758.720001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        65334072956.160004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        65341673306.880005                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        65322986291.520004                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.521971                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.522142                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.515362                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.520468                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.525528                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.519688                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.527194                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.508740                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       577280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       599040                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       600576                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       590080                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       583424                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       584960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       595200                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       589824                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4745984                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        25600                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       119040                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        119040                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2255                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2340                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2346                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2305                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2279                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2285                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         2325                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         2304                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             18539                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          465                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              465                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       172204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     32360079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       200905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     33579861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        71752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     33665963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       129153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     33077598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       172204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     32704488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst       330058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     32790590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst       143504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data     33364605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst       215256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data     33063247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           266041469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       172204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       200905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        71752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       129153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       172204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst       330058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst       143504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst       215256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total        1435037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       6672921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            6672921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       6672921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       172204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     32360079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       200905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     33579861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        71752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     33665963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       129153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     33077598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       172204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     32704488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst       330058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     32790590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst       143504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data     33364605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst       215256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data     33063247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          272714390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     18539                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      465                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  148312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   3720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4738144                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  7840                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                119040                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4745984                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             119040                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  245                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            8833                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            8954                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            9011                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            8048                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            8634                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            8336                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           10784                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           10785                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8           12064                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            7360                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10          10210                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           9552                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12          10024                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           9080                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           7768                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           8624                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             232                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             304                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             192                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             344                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             224                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             177                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             320                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             168                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             143                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            296                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            224                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            336                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            192                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            176                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            176                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 17985190000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              148312                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               3720                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 17575                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 17632                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 17690                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 17756                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 17792                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 17845                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 17897                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17954                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   914                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   852                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  797                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  732                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  701                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  648                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  597                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  542                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   26                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   21                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   19                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  149                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  149                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  151                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  151                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  151                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  152                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  154                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  154                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  158                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  153                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  153                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        19172                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   253.347799                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   250.437292                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    22.477972                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          170      0.89%      0.89% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           13      0.07%      0.95% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           16      0.08%      1.04% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            3      0.02%      1.05% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           15      0.08%      1.13% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           13      0.07%      1.20% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          158      0.82%      2.02% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        18784     97.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        19172                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          158                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   938.398734                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   516.865463                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   859.979254                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           10      6.33%      6.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           18     11.39%     17.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           12      7.59%     25.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           11      6.96%     32.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            2      1.27%     33.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            4      2.53%     36.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            4      2.53%     38.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511            6      3.80%     42.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575            2      1.27%     43.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639            3      1.90%     45.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            5      3.16%     48.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            5      3.16%     51.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            4      2.53%     54.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            4      2.53%     56.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            2      1.27%     58.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            5      3.16%     61.39% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            6      3.80%     65.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            2      1.27%     66.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            1      0.63%     67.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            1      0.63%     67.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.90%     69.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            4      2.53%     72.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            6      3.80%     75.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            4      2.53%     78.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            3      1.90%     80.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            2      1.27%     81.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            1      0.63%     82.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            2      1.27%     83.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            2      1.27%     84.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.63%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            3      1.90%     87.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2111            2      1.27%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            2      1.27%     89.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            2      1.27%     91.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2240-2303            1      0.63%     91.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2367            1      0.63%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2495            1      0.63%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2496-2559            1      0.63%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2623            2      1.27%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2688-2751            1      0.63%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2816-2879            1      0.63%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2880-2943            2      1.27%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3008-3071            1      0.63%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-3135            1      0.63%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3520-3583            1      0.63%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3904-3967            1      0.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          158                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          158                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.544304                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.471444                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.676343                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              5      3.16%      3.16% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              3      1.90%      5.06% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              1      0.63%      5.70% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              1      0.63%      6.33% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              3      1.90%      8.23% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            145     91.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          158                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3944617050                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6454352700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                473814400                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26640.76                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43590.76                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     265.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       6.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  266.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    6.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       2.72                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   2.66                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.32                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.31                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 129510                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  3105                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.47                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                   946389.71                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  15835591050                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1616014650                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0              10780560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1              10559808                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          10293091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          12157689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          11871014.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          11525673.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          11225692.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7              10847088                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               7272600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               7123680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2          6943752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               8201616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               8008224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               7775256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               7572888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               7317480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         62800857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1             60408192                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         59016422.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3             70521984                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4             69348864                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         67291161.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6         64949414.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         62710003.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5378503.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5865799.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5683322.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5919298.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5454397.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        5397995.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        5517849.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5318369.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0        1384886592                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1390373694.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1384188310.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1413617656.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1410126465.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1400577935.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1406556478.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1399962225.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       59542523232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      59537709984.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       59543135760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      59517320544.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4       59520382992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       59528758896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       59523514560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       59529298992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        65328669416.639999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        65327068229.760010                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        65324287729.919998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        65342765859.840004                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        65340219028.799995                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        65336353989.120003                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        65334363954.240005                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        65330481229.439995                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.514352                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.512771                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.510025                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.528273                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.525758                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.521941                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.519976                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.516141                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       567808                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       570624                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       567552                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       567296                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       582144                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       529920                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       565504                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       547072                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4524032                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       140032                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        140032                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2218                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2229                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2217                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2216                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2274                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2070                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         2209                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         2137                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17672                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          547                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              547                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker        28701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       287007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     31829116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker        28701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       129153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     31986970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker        28701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        43051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     31814765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst       100453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     31800415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker        43051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        71752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     32632736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst       401810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     29705261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst       129153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data     31699963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst       157854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data     30666736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           253599700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       287007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       129153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        43051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst       100453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        71752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst       401810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst       129153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst       157854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total        1320234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       7849651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            7849651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       7849651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker        28701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       287007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     31829116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker        28701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       129153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     31986970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker        28701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        43051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     31814765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst       100453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     31800415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker        43051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        71752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     32632736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst       401810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     29705261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst       129153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data     31699963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst       157854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data     30666736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          261449351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17672                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      547                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  141376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   4376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4516480                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  7552                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                140544                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4524032                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             140032                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            7584                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            7697                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            8408                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            9600                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            8912                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            9210                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            8864                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            8576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            8576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            9896                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10          10040                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           7984                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           9008                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           8473                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           8304                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15          10008                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             224                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             384                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             337                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             424                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             216                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             144                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            368                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            223                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            216                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            312                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 17995753000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              141376                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               4376                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16809                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16867                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16919                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16969                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17005                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17035                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17080                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17131                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   802                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   747                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  695                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  646                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  610                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  581                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  539                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  490                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   23                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  178                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  178                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  185                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  185                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        18404                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   253.044121                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   249.736845                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    23.826977                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          188      1.02%      1.02% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           18      0.10%      1.12% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127            7      0.04%      1.16% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191            8      0.04%      1.20% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           18      0.10%      1.30% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          181      0.98%      2.28% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17984     97.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        18404                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          185                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   771.005405                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   455.410657                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   624.984717                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           14      7.57%      7.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           26     14.05%     21.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            7      3.78%     25.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            5      2.70%     28.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            5      2.70%     30.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            3      1.62%     32.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            6      3.24%     35.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            9      4.86%     40.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           12      6.49%     47.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            6      3.24%     50.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            4      2.16%     52.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            4      2.16%     54.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            5      2.70%     57.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            9      4.86%     62.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            6      3.24%     65.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            7      3.78%     69.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            3      1.62%     70.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            8      4.32%     75.14% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            3      1.62%     76.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            3      1.62%     78.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            2      1.08%     79.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            1      0.54%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            6      3.24%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            1      0.54%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            5      2.70%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            2      1.08%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            4      2.16%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            4      2.16%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            3      1.62%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            2      1.08%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            2      1.08%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            1      0.54%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.54%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            2      1.08%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2239            2      1.08%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          185                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          185                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.740541                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.690401                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.374350                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              5      2.70%      2.70% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.54%      3.24% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.54%      3.78% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            178     96.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          185                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3770477300                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6162800300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                451648000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26714.45                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43664.45                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     253.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       7.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  253.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    7.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       2.61                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   2.53                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 123456                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3672                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.91                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                   987746.47                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  15854784600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1596821100                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          9783849.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          11278310.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2              11212992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3              10314864                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          11353305.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          10462435.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          10950508.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          10945065.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               6600216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               7608384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               7564320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               6958440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               7658976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5          7057992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               7387248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               7383576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         56260339.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         64775692.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         64712793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         58535692.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4             65836992                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         60317836.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6             62966592                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         62722982.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5311733.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        6250659.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5756728.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5816033.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5580472.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5305512.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5553930.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5696593.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1379522116.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1395632286.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1401142098.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1394904018.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1401246887.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1396658122.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1407445021.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1409067578.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       59547228912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      59533097184.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       59528264016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       59533736016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       59528172096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       59532197328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       59522735136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       59521311840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        65319734238.720001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        65333669589.120010                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        65333680019.519997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        65325292135.680000                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        65334875800.320000                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        65327026298.879997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        65332065507.840004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        65332154708.159996                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.505528                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.519290                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.519300                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.511017                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.520481                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.512729                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.517706                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.517794                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       593152                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       573952                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       579584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       575232                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       578816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       571136                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       622848                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       595968                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4717312                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        26368                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       134656                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        134656                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2317                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2242                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2264                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2247                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2261                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2231                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         2433                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         2328                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             18427                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          526                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              526                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       186555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     33249802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       200905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     32173525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        71752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     32489233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       129153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     32245276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst       200905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     32446182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst       272657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     32015671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst       129153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data     34914445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst       287007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data     33407656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           264434228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       186555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       200905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        71752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       129153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst       200905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst       272657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst       129153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst       287007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total        1478088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       7548293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            7548293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       7548293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       186555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     33249802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       200905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     32173525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        71752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     32489233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       129153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     32245276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst       200905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     32446182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst       272657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     32015671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst       129153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data     34914445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst       287007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data     33407656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          271982521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     18427                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      526                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  147416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   4208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4710304                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  7008                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                134688                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4717312                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             134656                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            9048                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            8872                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            8672                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            9561                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            7792                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            8800                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            9321                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           10651                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            8961                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            8921                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10          10344                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11          10410                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           9361                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           8640                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           7457                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15          10386                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             320                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             328                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             384                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             384                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             313                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             216                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             248                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             200                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             152                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            327                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            240                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            233                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            168                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            192                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 17985839000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              147416                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               4208                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17491                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17538                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17575                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17641                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17675                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17725                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17784                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17842                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   887                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   829                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  793                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  728                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  694                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  644                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  588                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  530                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  165                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  165                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  166                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  167                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  180                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  180                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  181                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  181                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  181                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  181                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  181                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  181                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  180                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  180                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  178                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  177                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  174                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  174                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  174                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  174                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        19152                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   252.975773                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   249.646896                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    24.022830                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          194      1.01%      1.01% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           21      0.11%      1.12% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           10      0.05%      1.17% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            6      0.03%      1.21% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           10      0.05%      1.26% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           22      0.11%      1.37% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          178      0.93%      2.30% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        18711     97.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        19152                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          179                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   828.810056                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   511.261697                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   738.149887                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-127           23     12.85%     12.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-255           26     14.53%     27.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-383           14      7.82%     35.20% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-511           11      6.15%     41.34% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-639           12      6.70%     48.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-767           10      5.59%     53.63% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-895           21     11.73%     65.36% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-1023            9      5.03%     70.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1151            3      1.68%     72.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1279           12      6.70%     78.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1407            3      1.68%     80.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1535            5      2.79%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1663            8      4.47%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1791            5      2.79%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1919            1      0.56%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-2047            2      1.12%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2175            3      1.68%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2303            3      1.68%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2432-2559            2      1.12%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2560-2687            3      1.68%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2688-2815            1      0.56%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3328-3455            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4352-4479            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          179                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          179                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.513966                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.406568                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     2.078130                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              9      5.03%      5.03% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.56%      5.59% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.56%      6.15% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              4      2.23%      8.38% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.56%      8.94% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            160     89.39%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              1      0.56%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::30              1      0.56%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              1      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          179                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3922137950                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6417127100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                471030400                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26645.50                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43595.50                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     264.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       7.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  264.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    7.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       2.72                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   2.64                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 128746                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  3508                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                   948970.56                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  15805347450                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1646258250                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          10959580.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          10732780.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          10842854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          12013747.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          11183356.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          12176438.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          11162188.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          11164003.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               7393368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               7240368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               7314624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3          8104512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               7544328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               8214264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               7530048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7          7531272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         63492748.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         61851379.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2             62147904                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3             70000320                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         64720780.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5             71300736                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         64385318.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         64337395.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5660098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        5819351.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5862896.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5802762.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5500846.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5643509.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5544391.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5454397.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1389099539.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1386042880.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1399115761.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1404531290.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1405842819.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1405381639.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1410473609.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1411439964.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      59538827664.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      59541508944.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      59530041504.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       59525291040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       59524140576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       59524545120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       59520078480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       59519230800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        65330460071.040001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        65328222774.720009                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        65330352616.320007                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        65340770743.679993                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        65333959778.879997                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        65342288779.199997                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        65334201107.519997                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        65334184903.680000                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.516120                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.513911                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.516014                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.526303                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.519576                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.527802                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.519815                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.519799                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       587520                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       583424                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       592128                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       563456                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       577024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       576000                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       567808                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       572160                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4642304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       120064                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        120064                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2295                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2279                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2313                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2201                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         2254                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2250                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         2218                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         2235                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             18134                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          469                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              469                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       315708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     32934094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       157854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     32704488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        43051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     33192401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        71752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     31585160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       100453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     32345729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst       258307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     32288328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst       114803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data     31829116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst       215256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data     32073072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           260229570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       315708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       157854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        43051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        71752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       100453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst       258307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst       114803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst       215256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total        1277183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       6730323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            6730323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       6730323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       315708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     32934094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       157854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     32704488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        43051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     33192401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        71752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     31585160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       100453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     32345729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst       258307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     32288328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst       114803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data     31829116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst       215256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data     32073072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          266959893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     18134                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      469                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  145072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   3752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4634656                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  7648                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                119808                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4642304                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             120064                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            9793                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            8704                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            8680                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            9104                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           10680                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            8584                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            8904                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            9082                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            9402                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            8944                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           8897                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           8344                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           9377                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           7745                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           9800                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           8793                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             192                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             297                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             200                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             192                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             240                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             208                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            304                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            248                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            263                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            200                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            192                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            176                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 18021355000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              145072                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               3752                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17207                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17268                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17314                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17372                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17419                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17462                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17525                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17568                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   857                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   789                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  746                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  690                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  644                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  601                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  540                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  501                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   25                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  150                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  150                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  150                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  150                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  151                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  151                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  154                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  154                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  158                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  158                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  155                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  155                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18767                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   253.341717                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   250.443878                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    22.470718                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          164      0.87%      0.87% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           16      0.09%      0.96% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           15      0.08%      1.04% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            3      0.02%      1.06% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           15      0.08%      1.13% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           15      0.08%      1.21% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          153      0.82%      2.03% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        18386     97.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18767                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          159                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   911.603774                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   512.193652                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   862.030162                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           10      6.29%      6.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           17     10.69%     16.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           12      7.55%     24.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            7      4.40%     28.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319            4      2.52%     31.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383            6      3.77%     35.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            4      2.52%     37.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            4      2.52%     40.25% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            5      3.14%     43.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            5      3.14%     46.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            6      3.77%     50.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            5      3.14%     53.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            6      3.77%     57.23% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            5      3.14%     60.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            1      0.63%     61.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            5      3.14%     64.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            5      3.14%     67.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            5      3.14%     70.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            3      1.89%     72.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            3      1.89%     74.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            3      1.89%     76.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            2      1.26%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            1      0.63%     77.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            5      3.14%     81.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            2      1.26%     82.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            6      3.77%     86.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            3      1.89%     88.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            2      1.26%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            2      1.26%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2176-2239            4      2.52%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2240-2303            1      0.63%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2623            1      0.63%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2624-2687            1      0.63%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2752-2815            1      0.63%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3008-3071            1      0.63%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3200-3263            1      0.63%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3392-3455            1      0.63%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3456-3519            1      0.63%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3520-3583            1      0.63%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3904-3967            2      1.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          159                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          159                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.547170                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.475101                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.667630                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              5      3.14%      3.14% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              3      1.89%      5.03% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      1.26%      6.29% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              3      1.89%      8.18% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            146     91.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          159                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3876435150                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6331354500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                463465600                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26764.86                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43714.86                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     259.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       6.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  260.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    6.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       2.67                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   2.60                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.33                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.40                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 126682                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  3128                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.55                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                   968733.81                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  15865915750                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1587969450                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          11188195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          10873094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          11379916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          10875513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          10778745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5          10592467.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          10222934.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          11177308.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          7547592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               7335024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               7676928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               7336656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4               7271376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5          7145712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               6896424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               7540248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             64848576                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         62688537.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         65910873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         63029491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4         62079014.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         60680755.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         58457817.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         64664870.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5749678.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        5882388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5760046.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5457715.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5500846.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        5550612.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5480939.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5344911.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1396525809.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1387187075.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1398678986.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1394783798.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1397688554.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1399026075.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1394962404.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1409712071.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       59532313392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      59540505264.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       59530424640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       59533841472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       59531293440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       59530120176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       59533684800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       59520746496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        65333200314.239998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        65329498455.360001                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        65334858462.719994                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        65330351717.760002                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        65329639048.320000                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        65328142870.079994                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        65324732391.360001                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        65334212976.959999                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.518826                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.515171                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.520464                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.516013                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.515310                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.513832                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.510464                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.519826                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       593920                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       594432                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       589312                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       591104                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       579584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       577792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       582144                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       602112                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4743680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       129536                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        129536                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2320                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2322                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2302                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2309                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         2264                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2257                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         2274                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         2352                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             18530                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          506                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              506                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker       143504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       229606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     33292853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       172204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     33321554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        43051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     33034547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        28701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     33134999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        86102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     32489233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker       114803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst       387460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     32388780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker       143504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst        71752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data     32632736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker       215256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst       215256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data     33752065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           265912316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       229606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       172204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        28701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        86102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst       387460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst        71752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst       215256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total        1191081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       7261286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            7261286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       7261286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker       143504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       229606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     33292853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       172204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     33321554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        43051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     33034547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        28701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     33134999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        86102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     32489233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker       114803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst       387460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     32388780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker       143504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst        71752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data     32632736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker       215256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst       215256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data     33752065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          273173602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     18530                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      506                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  148240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4735488                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  8192                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                129536                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4743680                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             129536                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  256                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            8409                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            8760                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           11339                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            9296                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            9312                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            9017                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           10784                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            9001                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            9478                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            8873                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           8144                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           8648                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           8881                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           7945                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14          10025                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15          10072                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             184                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             385                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             208                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             208                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             352                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             232                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             192                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            352                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            319                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            256                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            208                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            176                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            224                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 18021466000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              148240                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4048                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 17560                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 17615                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 17660                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 17702                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 17748                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 17803                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 17859                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 17916                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   912                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   849                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  807                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  765                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  722                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  671                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  618                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  562                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                   24                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                   22                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                   19                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                   20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  166                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  172                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  172                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  172                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  172                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  172                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  172                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  172                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  172                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  172                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  172                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  169                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  169                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  169                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  169                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  169                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  168                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        19198                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   253.413064                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   250.504389                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    22.326061                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          173      0.90%      0.90% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           13      0.07%      0.97% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            9      0.05%      1.02% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            9      0.05%      1.06% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           14      0.07%      1.14% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          163      0.85%      1.98% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        18817     98.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        19198                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          172                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   858.831395                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   517.831363                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   753.439932                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63            8      4.65%      4.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           21     12.21%     16.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           10      5.81%     22.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            4      2.33%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            4      2.33%     27.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            7      4.07%     31.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            6      3.49%     34.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            6      3.49%     38.37% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            9      5.23%     43.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            7      4.07%     47.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            4      2.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            6      3.49%     53.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            7      4.07%     57.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            7      4.07%     61.63% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            8      4.65%     66.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            3      1.74%     68.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            2      1.16%     69.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            3      1.74%     70.93% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            4      2.33%     73.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            1      0.58%     73.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            5      2.91%     76.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            5      2.91%     79.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            5      2.91%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            1      0.58%     83.14% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            3      1.74%     84.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            1      0.58%     85.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            4      2.33%     87.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            5      2.91%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            2      1.16%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            1      0.58%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            2      1.16%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            4      2.33%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2368-2431            1      0.58%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2432-2495            1      0.58%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2688-2751            2      1.16%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3328-3391            1      0.58%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3648-3711            1      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3968-4031            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          172                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          172                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.534884                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.455662                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.741799                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              6      3.49%      3.49% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              1      0.58%      4.07% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              3      1.74%      5.81% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              3      1.74%      7.56% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              2      1.16%      8.72% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            156     90.70%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              1      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          172                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3958123600                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6466452400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                473548800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26746.97                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43696.97                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     265.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       7.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  265.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    7.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       2.73                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   2.65                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.32                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.32                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 129444                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3390                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.75                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                   946704.45                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  15812401100                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1641840100                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          10625126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          12481257.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          10916035.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          11526883.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          10939017.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5              10463040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          9993715.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7          12051849.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               7167744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               8419896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2          7363992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3          7776072.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               7379496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               7058400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6          6741792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               8130216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0             61481472                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         72666547.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         63244147.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         66659174.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4         63475276.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         59641420.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         56508441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         70324300.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5574251.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6128317.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5497528.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5902295.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4             5391360                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        5680005.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5680005.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7             5474304                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1387268115.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1410932874.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1394292139.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1406287857.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1396065012.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1402547088.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1399936999.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1414736735.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       59540434176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       59519675616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       59534272752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       59523750192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       59532717600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       59527031568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       59529321120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7       59516338896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        65327577957.119995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        65345331579.839996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        65330613665.279999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        65336929545.599998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        65330994834.240005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        65327448594.239998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        65323209144.959999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        65342083372.800003                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.513274                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.530806                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.516272                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.522509                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.516648                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.513146                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.508960                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.527599                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       631040                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         9728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       615424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       614400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       609536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       620032                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       590080                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       624384                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       615936                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          5000960                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       133120                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        133120                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2465                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker           38                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2404                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2400                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2381                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         2422                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         2305                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         2439                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         2406                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             19535                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          520                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              520                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker       157854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       344409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     35373657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker       545314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       272657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     34498284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker       258307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       186555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     34440883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker       287007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       229606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     34168226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker       315708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       358759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     34756591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker        86102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       401810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     33077598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker       186555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst       258307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data     35000547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker       287007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst       315708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data     34526985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           280334435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       344409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       272657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       186555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       229606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       358759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       401810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst       258307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst       315708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total        2367811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       7462191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            7462191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       7462191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker       157854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       344409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     35373657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker       545314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       272657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     34498284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker       258307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       186555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     34440883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker       287007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       229606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     34168226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker       315708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       358759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     34756591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker        86102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       401810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     33077598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker       186555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst       258307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data     35000547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker       287007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst       315708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data     34526985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          287796627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     19535                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      520                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  156280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4993472                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  7488                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                133120                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               5000960                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             133120                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  234                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           10017                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            8752                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            9664                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           11040                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            7962                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            9104                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            8210                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           12136                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8           11145                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9           10425                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           8337                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           9841                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12          10706                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           8817                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           8928                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15          10962                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             353                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             248                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             240                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             240                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             199                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            248                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            168                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            200                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            224                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 17972090000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              156280                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4160                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 18462                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 18512                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 18565                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 18635                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 18678                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 18731                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 18808                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 18877                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                  1019                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   958                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  905                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  839                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  801                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  750                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  675                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  609                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   30                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                   27                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                   27                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                   23                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                   18                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  167                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  167                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  167                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  167                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  168                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  169                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  169                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  176                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  176                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  176                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  176                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  175                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  174                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  174                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  173                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        20257                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   253.077553                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   249.881642                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    23.580372                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          195      0.96%      0.96% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           24      0.12%      1.08% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           12      0.06%      1.14% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            4      0.02%      1.16% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           12      0.06%      1.22% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           24      0.12%      1.34% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          181      0.89%      2.23% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        19805     97.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        20257                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          176                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   889.215909                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   523.132916                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   798.861739                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           11      6.25%      6.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           18     10.23%     16.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           13      7.39%     23.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            5      2.84%     26.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            5      2.84%     29.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            5      2.84%     32.39% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            6      3.41%     35.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            7      3.98%     39.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            7      3.98%     43.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            7      3.98%     47.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            4      2.27%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            4      2.27%     52.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            4      2.27%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            8      4.55%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            6      3.41%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            5      2.84%     65.34% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            3      1.70%     67.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            6      3.41%     70.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            6      3.41%     73.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            3      1.70%     75.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            2      1.14%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            5      2.84%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            2      1.14%     80.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            2      1.14%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            5      2.84%     84.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            3      1.70%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            1      0.57%     86.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            2      1.14%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.57%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            1      0.57%     89.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2111            2      1.14%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            1      0.57%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            3      1.70%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2367            5      2.84%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2432-2495            2      1.14%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2624-2687            1      0.57%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2752-2815            1      0.57%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3008-3071            1      0.57%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3520-3583            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3712-3775            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4032-4095            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          176                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          176                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.636364                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.558971                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.757803                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              6      3.41%      3.41% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              1      0.57%      3.98% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.57%      4.55% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      1.14%      5.68% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.57%      6.25% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              1      0.57%      6.82% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            163     92.61%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          176                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 4189860800                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6834840500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                499347200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26850.16                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43800.16                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     279.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       7.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  280.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    7.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       2.87                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   2.80                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.33                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.93                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 136473                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  3476                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                   896140.11                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  15751974400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1699631300                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0              10714032                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1              12038544                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          10619078.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3              12313728                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4              12546576                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          10482393.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6              12310704                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          11725257.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               7227720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               8121240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               7163664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               8306880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               8463960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5               7071456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               8304840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               7909896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         62246745.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         70256908.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             60700224                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         72086476.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4         73837171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         60568435.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         71637196.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         67771891.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5470986.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5846307.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        5869117.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5650145.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5414584.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        5255331.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5796126.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5772902.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1382001644.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1399556039.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1397729977.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1407389480.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1412640357.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1393478124.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1411828421.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1415134658.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       59545053888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       59529655296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      59531257104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       59522783856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4      59518177824.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       59534986800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       59518890048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       59515989840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        65327742087.360001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        65340501407.040001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        65328366237.120003                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        65343557638.080002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        65346107544.000008                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        65326869612.480003                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        65343794408.639999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        65339331517.439995                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.513436                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.526037                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.514053                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.529055                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.531573                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.512575                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.529288                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.524881                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       568576                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       554752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       570112                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       570112                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       578816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       549376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       552960                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       584448                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4553728                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       121856                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        121856                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2221                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2167                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2227                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2227                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2261                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2146                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         2160                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         2283                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             17788                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          476                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              476                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       200905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     31872167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       172204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     31097247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        71752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     31958269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst       100453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     31958269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst       172204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     32446182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst       301358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     30795889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst       243956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data     30996794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst       114803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data     32761890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           255264343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       200905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       172204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        71752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst       100453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst       172204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst       301358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst       243956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst       114803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total        1377635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       6830775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            6830775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       6830775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       200905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     31872167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       172204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     31097247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        71752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     31958269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst       100453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     31958269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst       172204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     32446182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst       301358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     30795889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst       243956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data     30996794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst       114803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data     32761890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          262095118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     17788                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      476                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  142304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   3808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4546624                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  7104                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                121600                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4553728                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             121856                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            9936                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            8966                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            8833                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            7848                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            8800                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            8944                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           10152                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            8793                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            7520                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            9057                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           9290                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           8064                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12          10632                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           7285                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           9400                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           8562                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             168                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             384                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             272                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             216                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             208                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             273                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             192                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             192                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            280                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            247                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            208                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            208                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            184                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 17997554000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              142304                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               3808                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16937                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 17001                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 17050                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 17095                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 17134                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 17170                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 17225                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 17272                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   813                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   745                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  699                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  655                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  618                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  581                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  529                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  483                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  157                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  158                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  158                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  159                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  158                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  158                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        18447                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   253.061419                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   249.908331                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    23.507545                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          175      0.95%      0.95% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           16      0.09%      1.04% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           19      0.10%      1.14% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            4      0.02%      1.16% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           21      0.11%      1.27% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           16      0.09%      1.36% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          167      0.91%      2.27% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        18029     97.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        18447                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          160                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   884.212500                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   508.982157                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   771.187709                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           12      7.50%      7.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           21     13.12%     20.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            6      3.75%     24.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            7      4.38%     28.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            3      1.88%     30.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            3      1.88%     32.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            4      2.50%     35.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            6      3.75%     38.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            4      2.50%     41.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            4      2.50%     43.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            7      4.38%     48.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            7      4.38%     52.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            6      3.75%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            4      2.50%     58.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            3      1.88%     60.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            3      1.88%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            4      2.50%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            5      3.12%     68.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            3      1.88%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            5      3.12%     73.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            3      1.88%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            3      1.88%     76.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            4      2.50%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            6      3.75%     83.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            3      1.88%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            1      0.62%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            4      2.50%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            2      1.25%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            1      0.62%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            3      1.88%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            1      0.62%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.62%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.62%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2495            1      0.62%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2496-2559            1      0.62%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2624-2687            2      1.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2688-2751            2      1.25%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2752-2815            1      0.62%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2880-2943            1      0.62%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2944-3007            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3840-3903            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          160                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.750000                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.708055                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.268883                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              3      1.88%      1.88% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.62%      2.50% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.62%      3.12% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.62%      3.75% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.62%      4.38% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            153     95.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          160                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3780779100                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6189069000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                454662400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26609.84                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43559.84                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     254.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       6.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  255.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    6.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       2.62                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.29                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 124262                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3173                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                   985411.41                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  15896501300                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1555104400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          10697097.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          10905753.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          10443686.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          11246860.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          10258012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          10649923.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          10795075.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          10716451.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               7216296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               7357056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               7045344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               7587168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               6920088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5          7184472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6          7282392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7          7229352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         61946227.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         63147302.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2             60220992                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3             64985856                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         58881638.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         61418572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         62425459.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         61209907.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5563883.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5547294.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5421219.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5740139.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5424537.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5374771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5315051.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5686640.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1386072264.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1394760925.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1391570256.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      1399536613.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1393029365.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1394474302.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1397483190.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1403706879.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       59541483168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       59533861536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       59536660368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       59529672336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       59535380448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       59534112960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6      59531473584.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       59526014208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        65328006008.639999                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        65330606939.520004                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        65326388938.559998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        65333796045.120003                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        65324921161.919998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        65328242072.639999                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        65329801824.000008                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        65329590509.760002                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.513697                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.516265                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.512100                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.519415                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.510650                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.513930                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.515470                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.515262                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       595968                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       603136                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       582144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       603392                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       615168                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       606208                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       600832                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       613376                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4843520                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       124672                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        124672                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2328                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2356                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2274                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2357                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2403                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2368                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         2347                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         2396                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             18920                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          487                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              487                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       287007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     33407656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        71752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     33809467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     32632736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        86102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     33823817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst       200905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     34483934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst       243956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     33981671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst       157854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data     33680313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst       243956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data     34383481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           271508959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       287007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        71752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        14350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        86102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst       200905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst       243956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst       157854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst       243956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1305883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       6988629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            6988629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       6988629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       287007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     33407656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        71752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     33809467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     32632736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        86102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     33823817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst       200905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     34483934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst       243956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     33981671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst       157854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data     33680313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst       243956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data     34383481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          278497588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     18920                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      487                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  151360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   3896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4834752                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  8768                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                124672                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4843520                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             124672                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  274                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            9312                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            9745                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            9592                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            9072                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            9113                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            8552                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            8592                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            9721                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            9536                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            9216                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           9208                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11          10737                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12          11040                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           8608                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14          10433                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           8609                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             184                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             224                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             264                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             192                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             272                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             304                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             217                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             200                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             240                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            287                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            352                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            264                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            168                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            208                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 18003882000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              151360                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               3896                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 17883                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 17945                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 17996                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 18051                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 18091                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 18151                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 18221                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 18299                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   988                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   922                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  872                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  821                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  784                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  725                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  655                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  579                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                   19                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  159                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  160                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  163                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  161                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        19557                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   253.588178                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   250.928496                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    21.462234                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          157      0.80%      0.80% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           18      0.09%      0.89% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           10      0.05%      0.95% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           11      0.06%      1.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           17      0.09%      1.09% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          150      0.77%      1.86% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        19194     98.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        19557                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          165                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   914.024242                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   537.235762                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   778.857144                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           11      6.67%      6.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           17     10.30%     16.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191           10      6.06%     23.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            2      1.21%     24.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            7      4.24%     28.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            5      3.03%     31.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            7      4.24%     35.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            3      1.82%     37.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575           10      6.06%     43.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            4      2.42%     46.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            1      0.61%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            3      1.82%     48.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            7      4.24%     52.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            6      3.64%     56.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            7      4.24%     60.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            3      1.82%     62.42% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            6      3.64%     66.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            3      1.82%     67.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            4      2.42%     70.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            8      4.85%     75.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            4      2.42%     77.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            1      0.61%     78.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            1      0.61%     78.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            3      1.82%     80.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            2      1.21%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            1      0.61%     82.42% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            1      0.61%     83.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            6      3.64%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            2      1.21%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            3      1.82%     89.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.61%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            3      1.82%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            1      0.61%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2367            1      0.61%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2432-2495            1      0.61%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2496-2559            2      1.21%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2623            1      0.61%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2624-2687            1      0.61%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2688-2751            2      1.21%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2752-2815            1      0.61%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2816-2879            1      0.61%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2880-2943            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3328-3391            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          165                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          165                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.612121                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.531738                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.796297                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              5      3.03%      3.03% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.61%      3.64% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              3      1.82%      5.45% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              3      1.82%      7.27% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.61%      7.88% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            151     91.52%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              1      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          165                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 4029871200                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6590778900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                483475200                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26672.70                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              43622.70                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     271.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       6.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  271.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    6.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       2.78                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.34                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 132162                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3263                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.75                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                   927700.42                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  15809199850                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1642405850                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          11318227.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1              11161584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          10610006.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          11057558.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          11306131.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5              11675664                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6              11457936                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          10879142.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          7635312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               7529640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               7157544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               7459464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4          7627152.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               7876440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               7729560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               7339104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         65625331.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         64751731.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         61243852.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3             63815232                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4         65590886.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5         67959590.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         66439526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         62978073.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5766266.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5610332.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5514117.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5667148.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5653463.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5520752.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5477621.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5278556.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1392427774.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1394536245.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1389217078.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1401903253.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      1397948639.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1406918779.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1408139199.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1400005290.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       59535908160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      59534058624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       59538724560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       59527596336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       59531065296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       59523196752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       59522126208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       59529261216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        65333708142.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        65332675227.840012                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        65327494229.760002                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3         65332526064                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        65334218639.040001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        65338175049.599998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        65336397122.879997                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        65330768453.759995                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.519328                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.518308                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.513191                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.518161                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.519832                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.523739                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.521983                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.516425                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           56                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           56                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           56                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           56                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       555008                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       531712                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       548608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       563456                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       582144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       563712                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       561664                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       550912                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4494592                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        37376                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       138496                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        138496                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2168                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2077                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2143                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2201                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2274                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2202                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         2194                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         2152                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17557                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          541                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              541                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       272657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     31111597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       258307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     29805714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       157854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     30752838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       186555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     31585160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       330058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     32632736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       387460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     31599510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst       272657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data     31484707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst       229606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data     30881992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           251949408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       272657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       258307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       157854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       186555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       330058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       387460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst       272657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst       229606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        2095154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       7763549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            7763549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       7763549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       272657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     31111597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       258307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     29805714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       157854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     30752838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       186555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     31585160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       330058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     32632736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       387460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     31599510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst       272657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data     31484707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst       229606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data     30881992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          259712957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17557                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      541                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  140456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   4328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4486496                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  8096                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                138496                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4494592                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             138496                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            9641                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            7632                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            8134                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            9928                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            8832                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            8208                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            7720                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            9952                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            9153                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            8136                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8696                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           9145                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           8673                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           9800                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8800                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           7753                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             288                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             232                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             368                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             192                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             168                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             263                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             208                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             240                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            256                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            424                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            256                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            224                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            329                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 17998627000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              140456                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               4328                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16660                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16702                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16745                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16783                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16825                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16873                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16926                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16965                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   830                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   785                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  742                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  706                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  667                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  620                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  571                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  534                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   26                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   25                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   25                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   23                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   20                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   19                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  177                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  179                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  179                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  179                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  179                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  182                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  179                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  179                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  179                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  179                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18288                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   252.897638                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   249.500142                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    24.272221                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          190      1.04%      1.04% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           17      0.09%      1.13% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           14      0.08%      1.21% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            3      0.02%      1.22% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           13      0.07%      1.30% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           18      0.10%      1.39% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          184      1.01%      2.40% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17849     97.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18288                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          183                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   767.273224                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   442.109362                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   651.165010                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           19     10.38%     10.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           18      9.84%     20.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           10      5.46%     25.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255            6      3.28%     28.96% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319            6      3.28%     32.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383            7      3.83%     36.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447            8      4.37%     40.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511            4      2.19%     42.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           11      6.01%     48.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639            4      2.19%     50.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703            2      1.09%     51.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            7      3.83%     55.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            5      2.73%     58.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            6      3.28%     61.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            7      3.83%     65.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            4      2.19%     67.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            6      3.28%     71.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            6      3.28%     74.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            5      2.73%     77.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            3      1.64%     78.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            3      1.64%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            4      2.19%     82.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            2      1.09%     83.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            2      1.09%     84.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            5      2.73%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            1      0.55%     87.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            2      1.09%     89.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            5      2.73%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            2      1.09%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            3      1.64%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1984-2047            3      1.64%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2111            1      0.55%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2112-2175            2      1.09%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            2      1.09%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2880-2943            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3008-3071            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          183                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          183                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.650273                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.597771                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.428935                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              4      2.19%      2.19% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.55%      2.73% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              1      0.55%      3.28% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              4      2.19%      5.46% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              1      0.55%      6.01% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.55%      6.56% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            171     93.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          183                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3745467850                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6121908700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                448649600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26714.61                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43664.61                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     251.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       7.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  251.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    7.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       2.59                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   2.51                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.32                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 122633                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  3610                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                   994509.17                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  15843452500                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1608153200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0              11064816                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          11674454.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          10533801.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          10801123.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4              10683792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5              10435824                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6              11491200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          10349942.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               7464360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               7875624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               7106136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3          7286472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               7207320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               7040040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               7752000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               6982104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         64079308.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         67839283.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         60602380.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         62504332.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         61408089.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         59704819.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         66187430.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7         59331916.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5703229.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        5885706.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5689958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5514117.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5461032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        5835939.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5305927.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1391750449.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1398698521.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1387996274.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1391497862.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      1402682028.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1395851276.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1406939627.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1400340723.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      59536502304.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      59530407504.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       59539795440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       59536723872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       59526913200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       59532905088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6      59523178464.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       59528966976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        65331591539.520004                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        65337408165.120003                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        65326751063.039993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        65329354850.880005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        65329382534.400002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        65326561179.840004                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        65336411733.120003                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        65326304662.079994                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.517238                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.522982                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.512458                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.515029                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.515056                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.512270                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.521998                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.512017                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       610304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       593408                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       595968                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       595712                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       609536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       594432                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       592896                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       587520                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4812288                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       171520                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        171520                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2384                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2318                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2328                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2327                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2381                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2322                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         2316                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         2295                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             18798                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          670                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              670                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        43051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       243956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     34211277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        43051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst       157854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     33264153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        71752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     33407656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        28701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       172204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     33393306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        28701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst       215256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     34168226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst       258307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     33321554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker        28701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst       258307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data     33235452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker        57401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst       186555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data     32934094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           269758214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       243956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst       157854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        71752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       172204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst       215256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst       258307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst       258307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst       186555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total        1564190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       9614746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            9614746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       9614746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        43051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       243956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     34211277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        43051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst       157854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     33264153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        71752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     33407656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        28701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       172204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     33393306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        28701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst       215256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     34168226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst       258307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     33321554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker        28701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst       258307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data     33235452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker        57401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst       186555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data     32934094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          279372961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     18798                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      670                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  150384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   5360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4794464                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 17824                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                171520                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4812288                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             171520                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  557                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            9708                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            9953                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            9041                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           10171                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            9371                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            9480                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            9688                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            8080                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            7880                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            9016                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           9184                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11          10408                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           8678                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           9953                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14          10479                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           8737                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             344                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             368                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             504                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             200                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             312                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             304                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             336                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             208                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            344                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            192                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            408                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            128                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            296                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 18014896000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              150384                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               5360                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17797                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17843                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17883                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17939                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17975                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 18017                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 18077                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 18132                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   908                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   843                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  804                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  753                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  717                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  677                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  616                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  562                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   25                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  215                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  216                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  216                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  219                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  227                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  226                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  226                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  226                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  226                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  223                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19687                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   252.246863                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   248.075777                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    26.833270                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          253      1.29%      1.29% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           28      0.14%      1.43% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           10      0.05%      1.48% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            2      0.01%      1.49% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           10      0.05%      1.54% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           27      0.14%      1.68% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          228      1.16%      2.83% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        19129     97.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19687                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          228                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   659.311404                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   413.341962                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   540.497238                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           16      7.02%      7.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           30     13.16%     20.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           15      6.58%     26.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           11      4.82%     31.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319            6      2.63%     34.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383            5      2.19%     36.40% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           18      7.89%     44.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511            9      3.95%     48.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           10      4.39%     52.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639            4      1.75%     54.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           11      4.82%     59.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           12      5.26%     64.47% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            7      3.07%     67.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            6      2.63%     70.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            6      2.63%     72.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            6      2.63%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            2      0.88%     76.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            6      2.63%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            4      1.75%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            5      2.19%     82.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            5      2.19%     85.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            8      3.51%     88.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            6      2.63%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            7      3.07%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            3      1.32%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            2      0.88%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            1      0.44%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1728-1791            1      0.44%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1856-1919            2      0.88%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-1983            1      0.44%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1984-2047            1      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2496-2559            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2688-2751            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          228                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          228                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.508772                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.422511                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.811591                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              9      3.95%      3.95% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              3      1.32%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.44%      5.70% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.44%      6.14% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.44%      6.58% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.44%      7.02% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              3      1.32%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            209     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          228                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4022803050                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6562370700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                479446400                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26849.65                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43799.65                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     268.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       9.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  269.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    9.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       2.78                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   2.69                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.33                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.34                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 131033                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  4467                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                   925359.36                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  15707094000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1746968200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          11538979.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          12084508.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2              11300688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          11309155.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          10876118.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          11484547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          10763625.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          12273811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          7784232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          8152248.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               7623480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3          7629192.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               7337064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5          7747512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               7261176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7          8279952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0             66605760                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         70434124.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         64996838.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             64643904                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         62066534.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         65974771.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         62130931.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         69773683.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        6094725.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        5865799.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        5995192.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        6343557.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        5932154.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        5935472.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        5325004.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        6738785.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1397747980.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1        1404472248                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2        1400269752                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1401439610.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1406976454.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1410951150.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1402900361.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1431301792.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       59531241312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       59525342832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       59529029232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       59528003040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       59523146160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5      59519659584.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       59526721680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7      59501808144.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        65336040060.480003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        65341378832.639999                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        65334242254.080002                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        65334395530.559998                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        65331361557.120003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        65336780109.120010                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        65330129850.239998                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        65345203239.360008                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.521631                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.526903                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.519855                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.520007                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.517011                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.522362                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.515794                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.530680                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       596736                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       596992                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       613888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       608512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       604416                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       592640                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       575488                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       600320                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4831488                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        40192                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       132096                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        132096                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2331                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2332                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2398                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2377                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2361                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2315                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         2248                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         2345                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             18873                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          516                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              516                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        43051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       215256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     33450707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       258307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     33465058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       186555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     34412182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       243956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     34110824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       373110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     33881218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       344409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     33221101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst       287007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data     32259627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst       344409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data     33651613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           270834492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       215256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       258307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       186555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       243956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       373110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       344409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst       287007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst       344409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total        2253008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       7404790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            7404790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       7404790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        43051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       215256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     33450707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       258307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     33465058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       186555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     34412182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       243956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     34110824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       373110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     33881218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       344409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     33221101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst       287007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data     32259627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst       344409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data     33651613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          278239282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     18873                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      516                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  150984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4822496                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  8992                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                132352                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4831488                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             132096                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            8736                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           11184                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            9753                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            9624                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            7992                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            8504                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            8912                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            8816                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            9793                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            8473                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           9657                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11          10089                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           8776                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           9824                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14          10496                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15          10074                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             312                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             288                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             216                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             232                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             328                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             184                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             240                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            233                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            304                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            199                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            248                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 17839264000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              150984                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4128                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17849                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17911                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17964                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 18023                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 18082                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 18128                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 18191                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 18245                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   969                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   905                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  858                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  800                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  743                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  699                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  636                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  587                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                   26                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                   21                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  163                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  177                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  178                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  179                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  179                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  179                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  179                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  179                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  179                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  180                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  179                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  178                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  178                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  178                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  177                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  175                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        19574                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   253.134158                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   250.045398                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    23.262996                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          179      0.91%      0.91% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           27      0.14%      1.05% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           13      0.07%      1.12% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            2      0.01%      1.13% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           13      0.07%      1.20% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           29      0.15%      1.34% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          168      0.86%      2.20% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        19143     97.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        19574                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          178                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   846.376404                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   509.077217                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   753.037577                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63            9      5.06%      5.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           21     11.80%     16.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            7      3.93%     20.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255           10      5.62%     26.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            2      1.12%     27.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383           13      7.30%     34.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            6      3.37%     38.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            4      2.25%     40.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            7      3.93%     44.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            6      3.37%     47.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            9      5.06%     52.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            2      1.12%     53.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831           10      5.62%     59.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            6      3.37%     62.92% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            8      4.49%     67.42% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            4      2.25%     69.66% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            4      2.25%     71.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            3      1.69%     73.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            3      1.69%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            1      0.56%     75.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            1      0.56%     76.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            4      2.25%     78.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            4      2.25%     80.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            4      2.25%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            3      1.69%     84.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            2      1.12%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            4      2.25%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            1      0.56%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            2      1.12%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            1      0.56%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            1      0.56%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            2      1.12%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2176-2239            5      2.81%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            1      0.56%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            2      1.12%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2432-2495            1      0.56%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2944-3007            1      0.56%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3008-3071            1      0.56%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3136-3199            1      0.56%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3200-3263            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3904-3967            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          178                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          178                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.235955                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.073130                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     2.546838                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16             15      8.43%      8.43% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.56%      8.99% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              2      1.12%     10.11% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.56%     10.67% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.56%     11.24% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              2      1.12%     12.36% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.56%     12.92% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            153     85.96%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              2      1.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          178                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 4029694150                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6584110000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                482249600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   26739.31                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              43689.31                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     270.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       7.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  270.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    7.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       2.78                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.33                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.73                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 131813                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3452                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.62                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                   920071.38                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  15769688800                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1681853400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          11513577.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          11725862.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2              10481184                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          10594886.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4              11007360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          11485756.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          11138601.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          12345177.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               7767096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               7910304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               7070640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               7147344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               7425600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               7748328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               7514136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               8328096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         67276684.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         68443814.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         60024806.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3             61331712                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         63443827.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5             66458496                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         64048857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         71951692.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5567201.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5693276.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        5689958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5397995.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5636874.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5661342.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5759631.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5626920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1391614525.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1398492336.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1396262661.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1391761995.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1401130661.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1407749811.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      1402480111.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7        1417535280                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       59536621536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       59530588368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      59532544224.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       59536492176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       59528274048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       59522467776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       59527090320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       59513884032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        65335387692.480003                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        65337881033.279999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        65327100545.280014                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        65327753181.119995                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        65331945442.559998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        65336598582.719994                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        65333058729.599998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        65344698270.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.520987                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.523449                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.512803                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.513447                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.517587                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.522182                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.518687                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.530181                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       581632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       596992                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       588800                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       577024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       613888                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       589568                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       564480                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       586240                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4715520                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       127232                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        127232                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2272                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2332                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2300                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2254                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         2398                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2303                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         2205                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         2290                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             18420                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          497                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              497                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       344409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     32604036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        28701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     33465058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     33005846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        14350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     32345729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst       114803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     34412182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst       200905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     33048897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst       100453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data     31642561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst       129153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data     32862342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           264333775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       344409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        28701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        14350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        14350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst       114803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst       200905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst       100453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst       129153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         947124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       7132133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            7132133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       7132133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       344409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     32604036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        28701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     33465058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     33005846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        14350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     32345729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst       114803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     34412182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst       200905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     33048897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst       100453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data     31642561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst       129153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data     32862342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          271465908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     18420                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      497                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  147360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   3976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4710144                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  5376                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                127008                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4715520                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             127232                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            7256                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            9424                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            9113                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           10409                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            8586                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            9928                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            8129                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            8826                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            9552                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            9440                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           9760                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           8976                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           8752                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           8993                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           9512                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15          10536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             232                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             241                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             256                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             192                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             216                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             144                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            367                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            224                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            192                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            209                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            240                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 17984252000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              147360                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               3976                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 17523                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 17568                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 17620                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 17680                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 17722                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 17757                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 17811                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 17864                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   852                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   802                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  752                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  693                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  655                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  622                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  568                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  520                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   22                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   22                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   18                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  153                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  157                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  159                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  171                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  171                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  171                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  171                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  171                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  171                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  171                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  171                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  171                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  171                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  170                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  170                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  168                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  166                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        19105                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   253.187752                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   250.226776                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    22.904588                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          166      0.87%      0.87% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           21      0.11%      0.98% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           19      0.10%      1.08% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           10      0.05%      1.13% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           19      0.10%      1.23% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           20      0.10%      1.33% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          159      0.83%      2.17% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        18691     97.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        19105                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   866.776471                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   518.193770                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   765.199945                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-127           29     17.06%     17.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-255           15      8.82%     25.88% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-383           12      7.06%     32.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-511           12      7.06%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-639           13      7.65%     47.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-767           12      7.06%     54.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-895           12      7.06%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-1023            9      5.29%     67.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1151            7      4.12%     71.18% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1279            9      5.29%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1407            4      2.35%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1535            2      1.18%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1663            5      2.94%     82.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1791            5      2.94%     85.88% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1919            6      3.53%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-2047            3      1.76%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2175            6      3.53%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2303            3      1.76%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2431            1      0.59%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2432-2559            1      0.59%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2816-2943            1      0.59%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2944-3071            1      0.59%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3584-3711            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4096-4223            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          170                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.347059                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.213295                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     2.333856                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16             10      5.88%      5.88% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.59%      6.47% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.59%      7.06% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              2      1.18%      8.24% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              4      2.35%     10.59% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              2      1.18%     11.76% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.59%     12.35% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              2      1.18%     13.53% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            143     84.12%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              2      1.18%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              2      1.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          170                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3938847200                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6433751600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                471014400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26759.93                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43709.93                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     264.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       7.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  264.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    7.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       2.71                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   2.64                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.31                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.56                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 128745                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  3311                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.42                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                   950692.60                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  15820548000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1631057700                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0              10623312                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          11839564.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          11425276.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3              10568880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4              11107152                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5              11300688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          11255932.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          11292825.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               7166520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1          7987008.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               7707528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               7129800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               7492920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               7623480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               7593288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               7618176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         60950323.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1             68407872                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         66415564.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         60851980.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         64364851.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         65488051.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6             65075712                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7         65748633.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0             5723136                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1             6137856                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5597475.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5490892.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5467668.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        5484257.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5607014.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5282288.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1393143292.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      1402227578.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1399936397.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1391056436.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1404132217.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1404077552.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1402987530.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1403444715.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       59535280512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       59527311840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       59529321648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       59537111088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4      59525641104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5       59525689056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       59526645216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       59526244176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        65327914167.360001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        65338938791.039993                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        65335430962.559998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        65327236149.120003                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        65333232984.960007                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        65334690156.479996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        65334191764.799995                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        65334657887.039993                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.513606                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.524493                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.521029                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.512937                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.518859                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.520298                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.519806                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.520266                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       607488                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       606720                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       573696                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       593664                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       612096                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       583424                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       600320                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       595968                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4806400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       123392                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        123392                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2373                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2370                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2241                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2319                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2391                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2279                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         2345                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         2328                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             18775                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          482                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              482                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       430511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     34053423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       200905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     34010372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       114803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     32159174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       157854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     33278503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       287007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     34311729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       272657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     32704488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst       229606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data     33651613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst       157854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data     33407656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           269428156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       430511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       200905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       114803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       157854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       287007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       272657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst       229606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst       157854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1851197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       6916877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            6916877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       6916877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       430511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     34053423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       200905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     34010372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       114803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     32159174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       157854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     33278503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       287007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     34311729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       272657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     32704488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst       229606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data     33651613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst       157854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data     33407656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          276345033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     18775                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      482                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  150200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   3856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4798400                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  8000                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                123136                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4806400                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             123392                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            9537                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            9728                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            8880                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            8136                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            8777                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           11689                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            9040                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           10360                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            9904                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            9920                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           9312                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           8346                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12          10424                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           8752                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           8665                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           8480                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             240                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             224                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             216                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             248                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             224                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             240                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            184                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            280                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            240                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            208                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            201                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            287                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 17973106000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              150200                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               3856                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 17755                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 17818                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 17880                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 17931                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 17969                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 18028                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 18083                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 18129                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   969                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   902                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  845                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  800                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  763                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  704                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  649                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  605                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                   25                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                   23                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  155                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  158                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  163                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  163                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  163                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  163                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  163                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  163                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  163                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  163                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  161                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        19429                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   253.308765                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   250.367296                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    22.611780                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          172      0.89%      0.89% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           21      0.11%      0.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           10      0.05%      1.04% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            4      0.02%      1.07% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           10      0.05%      1.12% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           21      0.11%      1.22% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          166      0.85%      2.08% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        19025     97.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        19429                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          161                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   931.118012                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   574.038988                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   760.787917                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63            9      5.59%      5.59% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           18     11.18%     16.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            6      3.73%     20.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            2      1.24%     21.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            7      4.35%     26.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            5      3.11%     29.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            5      3.11%     32.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            4      2.48%     34.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            6      3.73%     38.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            7      4.35%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            3      1.86%     44.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            5      3.11%     47.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            2      1.24%     49.07% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            3      1.86%     50.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959           11      6.83%     57.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023           10      6.21%     63.98% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            4      2.48%     66.46% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            6      3.73%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            2      1.24%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            3      1.86%     73.29% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            2      1.24%     74.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            2      1.24%     75.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            6      3.73%     79.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            3      1.86%     81.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            1      0.62%     81.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            1      0.62%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            2      1.24%     83.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            1      0.62%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            4      2.48%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            3      1.86%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            2      1.24%     90.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            2      1.24%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            1      0.62%     91.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            2      1.24%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2367            1      0.62%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2368-2431            1      0.62%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2496-2559            2      1.24%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2624-2687            1      0.62%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2688-2751            2      1.24%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2816-2879            2      1.24%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2880-2943            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3712-3775            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          161                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          161                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.900621                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.833783                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.725561                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              3      1.86%      1.86% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.62%      2.48% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              1      0.62%      3.11% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.62%      3.73% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              3      1.86%      5.59% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            147     91.30%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25              2      1.24%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              3      1.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          161                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3996695000                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6538347500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                479840000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26653.52                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              43603.52                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     268.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       6.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  269.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    6.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       2.76                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   2.69                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.64                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 131152                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3217                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                   933328.45                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  15826619050                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF     387721800                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1624986650                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          10972281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1              10460016                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          11882505.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          11484547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4          11386569.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          10533196.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6              11294640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7          10682582.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               7401936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               7056360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               8015976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          7747512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               7681416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               7105728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               7619400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               7206504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         63848179.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         60021811.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         69348364.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         66602764.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         66081100.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         60149107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         65337292.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         61242355.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        5766681.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5673369.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5762949.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        5567201.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5607014.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5464350.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5497943.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      4315027071.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1385531029.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1385100930.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2        1400442120                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1400471066.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1401832391.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1406459623.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1408615755.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1408119445.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       59541957936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       59542335216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       59528878032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       59528852640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       59527658496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       59523599520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       59521708176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7       59522143536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        65330279092.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        65325768086.399994                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        65339267439.360001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        65335948551.360001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        65335234246.080002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        65328481261.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        65335066686.719994                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        65329919437.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.515942                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.511487                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.524818                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.521540                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.520835                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.514166                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.520670                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.515586                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              294439                       # Transaction distribution
system.membus.trans_dist::ReadResp             294439                       # Transaction distribution
system.membus.trans_dist::WriteReq                 25                       # Transaction distribution
system.membus.trans_dist::WriteResp                25                       # Transaction distribution
system.membus.trans_dist::Writeback              8278                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              686                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            718                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              73                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1151                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1148                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       600826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       600982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 600982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     77775617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77775929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77775929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    147219500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4857406500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        25000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        12500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    136587000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       343000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       359998                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        36500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq       575999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     18942000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         5956                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        71518                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           12                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          306                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp           19                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           54                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          274                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq     15150810                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    623591487                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        29500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        86895                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp       171000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        46998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      2574500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          6330                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        71813                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            15284703                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          626366487                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                             1334                       # Total snoops (count)
system.membus.snoop_fanout::samples            305218                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  305218    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              305218                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               51000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                  78                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           284391000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              303885                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4876397500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             27.3                       # Layer utilization (%)
system.membus.respLayer3.succeeded             295685                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             294385                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            294385                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback             8278                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              47                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            26                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             73                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1148                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1148                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9423                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         9040                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8993                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         9431                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         9675                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         9628                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         9195                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         9287                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         9299                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port         9178                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         9375                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         9989                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         9511                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         8962                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         9467                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         9390                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       149843                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         9624                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8856                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8929                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         9344                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         9389                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         9694                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         9560                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         9215                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         9284                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port         9132                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         9267                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        10105                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         9614                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         9028                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         9493                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         9362                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       149897                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9743                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         9103                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8983                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         9348                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         9478                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         9412                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         9269                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         9077                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         9638                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port         9291                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         9416                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         9651                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         9581                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8645                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         9843                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         9386                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       149865                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         9059                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8996                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         9224                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         9490                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         9605                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         9519                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         9166                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         9357                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port         9149                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         9322                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         9851                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         9586                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9026                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         9377                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         9658                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       149887                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                599492                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1225728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1174016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1170176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1223424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1256192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1247744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1190400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1204736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1203968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1190400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1216256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1294848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1234944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1164288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1228800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1218304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     19444224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1252096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1147392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1158400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1212416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1217792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1254400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1239552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1193472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1205248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1184768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1202176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1309696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1173504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1233408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1214208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     19443712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1270528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1180928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1166848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1211392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1228032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1220352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1201408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1174272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1251328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1206272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1222912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1251072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1240320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1122560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1276928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1217792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     19442945                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1235456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1173248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1168640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1195520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1227776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1245696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1233664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1189888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1212672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1186304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1210624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1278464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1243136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1172736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1217280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1253632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     19444736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               77775617                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    411872200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2909778350                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     77807600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        65800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        36400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp       101728                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1589600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     11320400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          667                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           96                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           14                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           44                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       619800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       547500                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         5600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp         1399                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        65600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp         8900                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          725                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                         100                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             691000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            557799                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           32607000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              19481                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           29373400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              18267                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           29874800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              18224                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30449200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              18922                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30806200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              19257                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           31059400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              19413                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           30309200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              19004                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           29780600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              18607                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           30688800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              19042                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           30106000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              18628                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          30725400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             18953                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          32221200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             20058                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          31274000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             19404                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          29648200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18101                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          31488600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             19365                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          30959600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             19158                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         730039484                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             4.1                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             73872                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         730513881                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             4.1                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             73926                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         730190778                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             4.1                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             73893                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         730457835                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             4.1                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             73916                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       294385                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       294385                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback         8278                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           47                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           26                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           73                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1148                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1148                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       149843                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       149897                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       149865                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       149887                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       599492                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     19444224                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     19443712                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     19442945                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     19444736                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     77775617                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    235508000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1177540000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     33112000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        37600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        20800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        58400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       918400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4592000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        16215                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            6                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           69                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     47552900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp        14100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       186400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 16290                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     47753400                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     67493600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded        75971                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     67324000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded        75971                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     67427300                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded        75972                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     67352800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded        75971                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1182191200                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          6.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       295607                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2401036                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2401036                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                25                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               25                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            25491                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             710                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           932                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1642                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2770                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       198015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       401966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       197687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       400831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       198257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       402907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       198086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       400664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         2736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       197785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       402115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         2580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       197557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       399640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         3040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       197842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       401672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         3428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       197760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       399526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4815074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       429824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     25403184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       803888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       319232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     25356832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       801612                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       341248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     25425440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       805776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       309248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     25430816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       801284                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       350208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     25358640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       804176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       330240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     25349684                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       799240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       389120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     25354784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       803304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       438784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     25394725                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       798988                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212400369                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1205735111                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  26856316923                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        25000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        12500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    828460494                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       355000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       467497                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp       157495                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq         2500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq      1391985                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     86342950                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       157953                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        29084                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           15                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         2697                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           67                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           56                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           11                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            3                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          280                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           15                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1299822791                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    144632969                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       126500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     15208996                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       751500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       826000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       143000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq         1500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2567498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        77498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       161120                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       29110                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1319304785                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         144853467                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                           21373                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2430890                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2430890    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2430890                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2036447587                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2430969                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          54637042                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              1679                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        3200836030                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.9                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded             98718                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         202402278                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            200994                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          40579157                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1247                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        3198185673                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            17.9                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded             98588                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         201834806                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            200428                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         43413935                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1333                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       3208112543                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           18.0                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded            98902                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        202937631                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           201463                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         39336017                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             1208                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       3202743530                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           18.0                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded            98707                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        201706875                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           200343                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         44534583                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             1368                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       3200036008                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           17.9                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded            98672                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        202510230                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           201071                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         41994570                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             1290                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       3195928632                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           17.9                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded            98492                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        201229336                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           199830                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         49466091                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             1520                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy       3202635141                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           18.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded            98761                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            17000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        202284234                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           200846                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         55771614                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             1714                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy       3194658578                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           17.9                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded            98502                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        201183789                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           199779                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         1783    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         1783                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         1783    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         1783                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         1783                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         1783    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         1783                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         1783                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         1783    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         1783                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         1783                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             1783    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         1783                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         1783                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            1783    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         1783                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    295738                       # number of replacements
system.l2.tags.tagsinuse                  8186.313365                       # Cycle average of tags in use
system.l2.tags.total_refs                      677181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    295738                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.289800                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      291.415625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.870812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst     8.111863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   986.210917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.210859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     9.705223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1001.407859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.258245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     3.018677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   980.598603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.111839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     3.310746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   986.512339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     0.988070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     7.390325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   973.640199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.423121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     7.958523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   980.513243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     1.481247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst     4.822644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   953.234753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     1.525380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    14.423112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   960.169139                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.035573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.000990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.120387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.122242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.119702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.120424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.118853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.119692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.000589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.116362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.117208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999306                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8087                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6749                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002441                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.987183                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19574866                       # Number of tag accesses
system.l2.tags.data_accesses                 19574866                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       200929                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1264                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        58706                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       200343                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          963                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        59211                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       201408                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1088                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        59271                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       200284                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          931                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        59184                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       201002                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1011                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        58668                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       199782                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          808                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        59496                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       200787                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         1209                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        59007                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       199697                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         1358                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        58761                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2085191                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25491                       # number of Writeback hits
system.l2.Writeback_hits::total                 25491                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                214                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          237                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          267                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1491                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       200929                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1264                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         58971                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       200343                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           963                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         59348                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       201408                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1088                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         59403                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       200284                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           931                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         59421                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       201002                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1011                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         58816                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       199782                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           808                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         59646                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       200787                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          1209                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         59162                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       199697                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          1358                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         59028                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2086682                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       200929                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1264                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        58971                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       200343                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          963                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        59348                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       201408                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1088                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        59403                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       200284                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          931                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        59421                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       201002                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1011                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        58816                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       199782                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          808                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        59646                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       200787                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         1209                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        59162                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       199697                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         1358                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        59028                       # number of overall hits
system.l2.overall_hits::total                 2086682                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           43                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          415                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        36807                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           60                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          284                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        36436                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           36                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          245                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        36633                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          277                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        36579                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           42                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          357                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        37016                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           28                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          482                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        36121                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           39                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          311                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        36574                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           50                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          356                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        36640                       # number of ReadReq misses
system.l2.ReadReq_misses::total                295868                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 30                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          166                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          158                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          166                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1165                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           43                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          415                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        36973                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           60                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          284                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        36564                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           36                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          245                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        36785                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          277                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        36711                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           42                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          357                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        37146                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           28                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          482                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        36254                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           39                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          311                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        36732                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           50                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          356                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        36806                       # number of demand (read+write) misses
system.l2.demand_misses::total                 297033                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           43                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          415                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        36973                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           60                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          284                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        36564                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           36                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          245                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        36785                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          277                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        36711                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           42                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          357                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        37146                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           28                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          482                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        36254                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           39                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          311                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        36732                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           50                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          356                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        36806                       # number of overall misses
system.l2.overall_misses::total                297033                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      5290500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     50462000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   4738094989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      7703500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     34731500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   4690496986                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      4472500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     29125500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   4715758989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      4775500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     33308000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   4711350486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      5267500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     44281000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   4764345491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      3440000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     59949000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   4648804995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      4872498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     38440000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   4704611491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      6333000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     43939000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   4718704990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     38068559415                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       131000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       196500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       327500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       402500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       165000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data        70000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       227500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       995000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     21400000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     16701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     19433500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     17707500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     17742000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     17364500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     20240000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     22004000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     152592500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      5290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     50462000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   4759494989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      7703500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     34731500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   4707197986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      4472500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     29125500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   4735192489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      4775500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     33308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   4729057986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      5267500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     44281000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   4782087491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      3440000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     59949000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   4666169495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      4872498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     38440000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   4724851491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      6333000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     43939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   4740708990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38221151915                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      5290500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     50462000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   4759494989                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      7703500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     34731500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   4707197986                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      4472500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     29125500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   4735192489                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      4775500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     33308000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   4729057986                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      5267500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     44281000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   4782087491                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      3440000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     59949000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   4666169495                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      4872498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     38440000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   4724851491                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      6333000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     43939000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   4740708990                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38221151915                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       200972                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         1679                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        95513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       200403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        95647                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       201444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        95904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       200321                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         1208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        95763                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       201044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         1368                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        95684                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       199810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         1290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        95617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       200826                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         1520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        95581                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       199747                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         1714                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        95401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2381059                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25491                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25491                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               71                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            240                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2656                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       200972                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         1679                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        95944                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       200403                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        95912                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       201444                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1333                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        96188                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       200321                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         1208                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        96132                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       201044                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         1368                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        95962                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       199810                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         1290                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        95900                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       200826                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         1520                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        95894                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       199747                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         1714                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        95834                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2383715                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       200972                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         1679                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        95944                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       200403                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        95912                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       201444                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1333                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        96188                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       200321                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         1208                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        96132                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       201044                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         1368                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        95962                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       199810                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         1290                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        95900                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       200826                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         1520                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        95894                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       199747                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         1714                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        95834                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2383715                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000214                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.247171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.385361                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000299                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.227747                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.380942                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000179                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.183796                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.381976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.229305                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.381974                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000209                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.260965                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.386857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000140                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.373643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.377768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.204605                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.382649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000250                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.207701                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.384063                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.124259                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.444444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.304348                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.422535                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.256410                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.081081                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.080000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.035714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.117647                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.142857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.090909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.108333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.385151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.483019                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.535211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.357724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.467626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.469965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.504792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.383372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.438630                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000214                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.247171                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.385360                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000299                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.227747                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.381224                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000179                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.183796                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.382428                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000185                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.229305                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.381881                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000209                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.260965                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.387091                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000140                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.373643                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.378040                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000194                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.204605                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.383048                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000250                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.207701                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.384060                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124609                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000214                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.247171                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.385360                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000299                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.227747                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.381224                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000179                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.183796                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.382428                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000185                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.229305                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.381881                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000209                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.260965                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.387091                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000140                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.373643                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.378040                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000194                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.204605                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.383048                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000250                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.207701                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.384060                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124609                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 123034.883721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 121595.180723                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 128728.094900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 128391.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 122294.014085                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 128732.489461                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 124236.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 118879.591837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 128729.806158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 129067.567568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 120245.487365                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 128799.324366                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 125416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 124036.414566                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 128710.435785                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 122857.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 124375.518672                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 128700.894078                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 124935.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 123601.286174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 128632.675972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       126660                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 123424.157303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 128785.616539                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 128667.376719                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 14555.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data 28071.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10916.666667                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data        40250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data        55000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data        32500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data        17500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data        56875                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data        32500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 38269.230769                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 128915.662651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 130476.562500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 127851.973684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 134147.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 136476.923077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 130560.150376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 128101.265823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 132554.216867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130980.686695                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 123034.883721                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 121595.180723                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 128728.937035                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 128391.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 122294.014085                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 128738.594957                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 124236.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 118879.591837                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 128726.178850                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 129067.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 120245.487365                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 128818.555365                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 125416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 124036.414566                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 128737.616190                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 122857.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 124375.518672                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 128707.714873                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 124935.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 123601.286174                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 128630.390150                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       126660                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 123424.157303                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 128802.613433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128676.449805                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 123034.883721                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 121595.180723                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 128728.937035                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 128391.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 122294.014085                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 128738.594957                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 124236.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 118879.591837                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 128726.178850                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 129067.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 120245.487365                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 128818.555365                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 125416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 124036.414566                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 128737.616190                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 122857.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 124375.518672                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 128707.714873                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 124935.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 123601.286174                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 128630.390150                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       126660                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 123424.157303                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 128802.613433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128676.449805                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8278                       # number of writebacks
system.l2.writebacks::total                      8278                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          114                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           52                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           86                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           41                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          155                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           73                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          134                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           57                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          131                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data           70                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          125                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data           59                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          106                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data           54                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          112                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data           59                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1483                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          134                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data           70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          125                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          106                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data           54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1483                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          134                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data           70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          125                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          106                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data           54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1483                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          301                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        36755                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           52                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          198                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        36395                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst           90                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        36560                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          143                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        36522                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          226                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        36946                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          357                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        36062                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        36520                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           50                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          244                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        36581                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           294385                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            30                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          166                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          166                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1165                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        36921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        36523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        36712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        36654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        37076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        36195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        36678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        36747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            295550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        36921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        36523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        36712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        36654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        37076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        36195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        36678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        36747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           295550                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      3924000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     35049500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   4327999489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      6145000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     23076500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   4285834486                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      3293000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     10793500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   4305601489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      3627500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     17104500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   4303479986                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      3941500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     26682000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   4350526991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      2305500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     41804000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   4245711495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      3598498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     24156000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   4297054991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      5783000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     28715500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   4309963990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  34666172415                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       504000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       117500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       400000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data       217000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       380500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1673000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       577999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data       197500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       108000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data       236000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       258000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data       108000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1539499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     19574000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     15293000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     17761500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     16255500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     16312000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     15901500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     18502000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     20178000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    139777500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      3924000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     35049500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   4347573489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      6145000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     23076500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   4301127486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      3293000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     10793500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   4323362989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      3627500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     17104500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   4319735486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      3941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     26682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   4366838991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      2305500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     41804000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   4261612995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      3598498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     24156000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   4315556991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      5783000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     28715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   4330141990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34805949915                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      3924000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     35049500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   4347573489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      6145000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     23076500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   4301127486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      3293000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     10793500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   4323362989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      3627500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     17104500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   4319735486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      3941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     26682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   4366838991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      2305500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     41804000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   4261612995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      3598498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     24156000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   4315556991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      5783000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     28715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   4330141990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34805949915                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       179000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       129500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       137500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       124000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       187500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       161500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       132500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       136500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1188000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data        40000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data        40000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data        40000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data        95000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       114500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data        40000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        90500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       540000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       259000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       169500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       177500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       164000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       282500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       276000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       172500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       227000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      1728000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000174                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.179273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.384817                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.158781                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.380514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000139                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.067517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.381215                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000150                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.118377                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.381379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000169                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.165205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.386125                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.276744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.377151                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.134868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.382084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000250                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.142357                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.383445                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.123636                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.444444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.304348                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.422535                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.256410                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.081081                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.080000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.035714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.117647                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.142857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.090909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.108333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.385151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.483019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.535211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.357724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.467626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.469965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.504792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.383372                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.438630                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.179273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.384818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.158781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.380797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.067517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.381669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.118377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.381288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.165205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.386361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.276744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.377424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.134868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.382485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.142357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.383444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123987                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.179273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.384818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.158781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.380797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.067517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.381669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.118377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.381288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.165205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.386361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.276744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.377424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.134868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.382485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.142357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.383444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123987                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 112114.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 116443.521595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 117752.672806                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 118173.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 116547.979798                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 117758.881330                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 117607.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119927.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 117768.093244                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 120916.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 119611.888112                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 117832.538908                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 115926.470588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 118061.946903                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 117753.667271                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       115275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 117098.039216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 117733.666879                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 116080.580645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 117834.146341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 117663.061090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       115660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 117686.475410                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 117819.742216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 117757.944240                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data        56000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data        58750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 57142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data        54250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 55766.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 57799.900000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 65833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data        59000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        64500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 59211.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 117915.662651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 119476.562500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 116851.973684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 123147.727273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 125476.923077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 119560.150376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 117101.265823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 121554.216867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119980.686695                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 112114.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 116443.521595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 117753.405623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 118173.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 116547.979798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 117764.901186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 117607.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119927.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 117764.300202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 120916.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 119611.888112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 117851.680199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 115926.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 118061.946903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 117780.747411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       115275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 117098.039216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 117740.378367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 116080.580645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 117834.146341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 117660.641011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       115660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 117686.475410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 117836.612240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117766.705853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 112114.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 116443.521595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 117753.405623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 118173.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 116547.979798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 117764.901186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 117607.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119927.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 117764.300202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 120916.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 119611.888112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 117851.680199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 115926.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 118061.946903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 117780.747411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       115275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 117098.039216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 117740.378367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 116080.580645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 117834.146341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 117660.641011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       115660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 117686.475410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 117836.612240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117766.705853                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       6330                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              13                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples        73855                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        73855    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         73855                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2099                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2099    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2099                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     1060196074.032529                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    1048045874.109079                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    117264607.810540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-1.34218e+08            4      0.22%      0.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.68435e+08            4      0.22%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-4.02653e+08            1      0.06%      0.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-5.36871e+08            1      0.06%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.71089e+08            5      0.28%      0.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-8.05306e+08            6      0.34%      1.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-9.39524e+08          124      6.95%      8.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.07374e+09          722     40.49%     48.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.20796e+09          821     46.05%     94.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.34218e+09           87      4.88%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+09-1.4764e+09            8      0.45%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        1059846415.188429      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  18906880                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         1783                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    30108356.702187                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   48834993.395699                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         1337     74.99%     74.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          264     14.81%     89.79% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           92      5.16%     94.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           48      2.69%     97.64% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08            7      0.39%     98.04% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08            4      0.22%     98.26% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08            5      0.28%     98.54% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.06%     98.60% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            6      0.34%     98.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08           10      0.56%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            3      0.17%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            4      0.22%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           1783                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       30121422.049699      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 537344                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           73855                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96722.555006                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      96232.821400                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      11914.877468                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           97      0.13%      0.13% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        69367     93.92%     94.05% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         2951      4.00%     98.05% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          820      1.11%     99.16% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          399      0.54%     99.70% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          141      0.19%     99.89% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           56      0.08%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911           15      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            5      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             73855                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               73855                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           241541.831968                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          136900.472946                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   20      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               9      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000              25      0.03%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000              24      0.03%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000              44      0.06%      0.17% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000              57      0.08%      0.25% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000              61      0.08%      0.33% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000              93      0.13%      0.46% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000              99      0.13%      0.59% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000             145      0.20%      0.79% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000             195      0.26%      1.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000             210      0.28%      1.34% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000             238      0.32%      1.66% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000             327      0.44%      2.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000             321      0.43%      2.54% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000             383      0.52%      3.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000             496      0.67%      3.73% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000            494      0.67%      4.40% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             70609     95.60%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          12187000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 73855                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2099                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         8578020.962363                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        11857338.610629                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             1      0.05%      0.14% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.14% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             1      0.05%      0.19% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.05%      0.24% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             2      0.10%      0.33% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            2      0.10%      0.43% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2090     99.57%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       229432000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2099                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 75954                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             234866.787793                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            131494.144633                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     20      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 9      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                26      0.03%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                28      0.04%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                45      0.06%      0.18% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                62      0.08%      0.26% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                66      0.09%      0.34% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000               103      0.14%      0.48% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000               111      0.15%      0.63% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000               168      0.22%      0.85% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000               219      0.29%      1.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000               229      0.30%      1.44% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000               264      0.35%      1.78% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000               368      0.48%      2.27% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000               343      0.45%      2.72% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000               433      0.57%      3.29% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000               577      0.76%      4.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000              563      0.74%      4.79% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               72315     95.21%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            12187000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   75954                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         1783                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.389232                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.496832                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             1096     61.47%     61.47% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              681     38.19%     99.66% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                5      0.28%     99.94% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                1      0.06%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         1783                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         1783                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            1783    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         1783                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              1783                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            41.413348                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           40.939119                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            4.571318                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                     3      0.17%      0.17% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                     1      0.06%      0.22% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                    5      0.28%      0.50% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                   1      0.06%      0.56% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                   0      0.00%      0.56% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                   2      0.11%      0.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                   3      0.17%      0.84% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                   6      0.34%      1.18% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                  74      4.15%      5.33% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                 395     22.15%     27.48% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                 778     43.63%     71.12% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                 422     23.67%     94.78% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                  81      4.54%     99.33% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   9      0.50%     99.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   3      0.17%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                1783                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             1783                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            1.176108                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.907617                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                    706     39.60%     39.60% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                    631     35.39%     74.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    264     14.81%     89.79% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     92      5.16%     94.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     36      2.02%     96.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     12      0.67%     97.64% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      7      0.39%     98.04% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      4      0.22%     98.26% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      3      0.17%     98.43% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      2      0.11%     98.54% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.06%     98.60% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     6      0.34%     98.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     7      0.39%     99.33% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     3      0.17%     99.50% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%     99.50% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     3      0.17%     99.66% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     3      0.17%     99.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     1      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     1      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     1      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               1783                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        73906                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        73906    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         73906                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2046                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2046    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2046                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     1060885249.579361                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    117957190.207706                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-1.34218e+08            4      0.22%      0.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.68435e+08            4      0.22%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-4.02653e+08            2      0.11%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-5.36871e+08            0      0.00%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.71089e+08            5      0.28%      0.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-8.05306e+08            7      0.39%      1.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-9.39524e+08          115      6.45%      7.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.07374e+09          753     42.23%     49.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.20796e+09          783     43.91%     93.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.34218e+09          102      5.72%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+09-1.4764e+09            7      0.39%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        1060578283.947140      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  18919936                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         1783                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    29376107.683679                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   49028543.772809                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         1342     75.27%     75.27% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          290     16.26%     91.53% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           69      3.87%     95.40% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           38      2.13%     97.53% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           10      0.56%     98.09% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08            3      0.17%     98.26% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08            8      0.45%     98.71% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.06%     98.77% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.17%     98.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08           10      0.56%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.06%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            3      0.17%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            4      0.22%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           1783                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       29360852.555352      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 523776                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           73906                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96864.357427                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      96345.064903                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      12338.755311                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           84      0.11%      0.11% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        69256     93.71%     93.82% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         3045      4.12%     97.94% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          821      1.11%     99.05% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          451      0.61%     99.66% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          168      0.23%     99.89% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           60      0.08%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            8      0.01%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           10      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             73906                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples               73906                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           243685.979487                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          642879.959658                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   19      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               5      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000              18      0.02%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000              18      0.02%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000              34      0.05%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000              49      0.07%      0.20% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000              58      0.08%      0.28% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000             101      0.14%      0.41% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000             109      0.15%      0.56% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000             121      0.16%      0.73% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000             180      0.24%      0.97% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000             222      0.30%      1.27% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000             257      0.35%      1.62% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000             332      0.45%      2.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000             320      0.43%      2.50% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000             403      0.55%      3.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000             459      0.62%      3.67% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000            524      0.71%      4.37% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             70673     95.63%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         171021000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 73906                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2046                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         8691932.551320                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        10646141.216759                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             1      0.05%      0.15% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             1      0.05%      0.20% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             1      0.05%      0.24% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.24% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             3      0.15%      0.39% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             2      0.10%      0.49% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             1      0.05%      0.54% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.05%      0.59% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            2      0.10%      0.68% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2032     99.32%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           21000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value        79626000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2046                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 75952                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             234873.841373                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            131399.956372                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     19      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                19      0.03%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                21      0.03%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                38      0.05%      0.14% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                51      0.07%      0.21% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                61      0.08%      0.29% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000               106      0.14%      0.43% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000               122      0.16%      0.59% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000               135      0.18%      0.76% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000               194      0.26%      1.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000               238      0.31%      1.33% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000               284      0.37%      1.71% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000               377      0.50%      2.20% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000               344      0.45%      2.66% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000               459      0.60%      3.26% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000               573      0.75%      4.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000              586      0.77%      4.79% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               72316     95.21%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            12396000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   75952                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         1783                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.389232                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.493432                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             1094     61.36%     61.36% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              684     38.36%     99.72% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                5      0.28%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         1783                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         1783                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            1783    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         1783                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              1783                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            41.441391                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           40.955062                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            4.616957                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                     4      0.22%      0.22% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                     0      0.00%      0.22% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                    5      0.28%      0.50% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                   1      0.06%      0.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                   0      0.00%      0.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                   1      0.06%      0.62% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                   5      0.28%      0.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                   4      0.22%      1.12% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                  77      4.32%      5.44% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                 386     21.65%     27.09% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                 764     42.85%     69.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                 434     24.34%     94.28% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                  90      5.05%     99.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   9      0.50%     99.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   3      0.17%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                1783                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             1783                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            1.147504                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.915177                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-1                 1342     75.27%     75.27% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2-3                  359     20.13%     95.40% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-5                   38      2.13%     97.53% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6-7                   13      0.73%     98.26% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-9                    8      0.45%     98.71% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10-11                  4      0.22%     98.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-13                 10      0.56%     99.50% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14-15                  1      0.06%     99.55% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-17                  3      0.17%     99.72% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18-19                  4      0.22%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-21                  1      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               1783                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        73871                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        73871    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         73871                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2079                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.877345                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.318098                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     5.592589                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.05%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2078     99.95%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2079                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     1060411441.390914                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    1048062491.855728                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    118894238.543370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-1.34218e+08            4      0.22%      0.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.68435e+08            4      0.22%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-4.02653e+08            2      0.11%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-5.36871e+08            0      0.00%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.71089e+08            6      0.34%      0.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-8.05306e+08            5      0.28%      1.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-9.39524e+08          124      6.95%      8.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.07374e+09          746     41.84%     49.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.20796e+09          791     44.36%     94.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.34218e+09           90      5.05%     99.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+09-1.4764e+09            9      0.50%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.06%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        1060076021.073515      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  18910976                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         1783                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    29835558.048233                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   50411679.529725                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         1362     76.39%     76.39% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          245     13.74%     90.13% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           81      4.54%     94.67% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           52      2.92%     97.59% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08            8      0.45%     98.04% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08            7      0.39%     98.43% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08            4      0.22%     98.65% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.11%     98.77% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.17%     98.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            4      0.22%     99.16% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            6      0.34%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.11%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            4      0.22%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           1783                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       29820120.381648      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 531969                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           73871                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96844.135046                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      96329.658084                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      12241.691649                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           93      0.13%      0.13% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        69194     93.67%     93.79% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         3042      4.12%     97.91% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          887      1.20%     99.11% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          418      0.57%     99.68% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          163      0.22%     99.90% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           58      0.08%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            4      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            7      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             73871                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               73871                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           243697.729826                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          618870.565394                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   18      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               4      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000              18      0.02%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000              20      0.03%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000              34      0.05%      0.13% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000              63      0.09%      0.22% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000              67      0.09%      0.31% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000             110      0.15%      0.45% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000             103      0.14%      0.59% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000             119      0.16%      0.76% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000             183      0.25%      1.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000             228      0.31%      1.31% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000             250      0.34%      1.65% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000             298      0.40%      2.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000             321      0.43%      2.49% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000             396      0.54%      3.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000             467      0.63%      3.66% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000            513      0.69%      4.35% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             70657     95.65%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         164109000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 73871                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2079                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         8688775.853776                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        12388541.985801                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             2      0.10%      0.14% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.14% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.14% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.14% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             2      0.10%      0.24% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.24% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.05%      0.29% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.29% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             1      0.05%      0.34% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             3      0.14%      0.48% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             4      0.19%      0.67% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             4      0.19%      0.87% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            4      0.19%      1.06% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2057     98.94%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           34000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       258226000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2079                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 75950                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             237035.799868                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            609654.696950                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     18      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                20      0.03%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                23      0.03%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                36      0.05%      0.14% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                71      0.09%      0.23% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                70      0.09%      0.32% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000               116      0.15%      0.48% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000               114      0.15%      0.63% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000               138      0.18%      0.81% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000               206      0.27%      1.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000               245      0.32%      1.40% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000               278      0.37%      1.77% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000               332      0.44%      2.20% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000               345      0.45%      2.66% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000               457      0.60%      3.26% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000               568      0.75%      4.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000              562      0.74%      4.75% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               72344     95.25%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           164109000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   75950                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         1783                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.399888                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.500213                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             1079     60.52%     60.52% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              695     38.98%     99.50% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                9      0.50%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         1783                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         1783                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            1783    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         1783                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              1783                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            41.421761                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           40.938075                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            4.649610                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                     3      0.17%      0.17% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                     2      0.11%      0.28% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                    3      0.17%      0.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                   2      0.11%      0.56% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                   0      0.00%      0.56% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                   1      0.06%      0.62% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                   6      0.34%      0.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                   3      0.17%      1.12% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                  68      3.81%      4.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                 423     23.72%     28.66% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                 738     41.39%     70.05% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                 433     24.28%     94.34% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                  87      4.88%     99.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                  10      0.56%     99.78% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   3      0.17%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   1      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                1783                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             1783                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            1.165451                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.969206                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-1                 1362     76.39%     76.39% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2-3                  326     18.28%     94.67% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4-5                   52      2.92%     97.59% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6-7                   15      0.84%     98.43% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-9                    4      0.22%     98.65% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10-11                  5      0.28%     98.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12-13                  4      0.22%     99.16% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14-15                  8      0.45%     99.61% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-17                  4      0.22%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18-19                  1      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::20-21                  2      0.11%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               1783                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        73901                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        73901    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         73901                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2055                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2055    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2055                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     1060827818.283791                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    119178527.346964                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-1.34218e+08            4      0.22%      0.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.68435e+08            4      0.22%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-4.02653e+08            1      0.06%      0.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-5.36871e+08            1      0.06%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.71089e+08            5      0.28%      0.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-8.05306e+08            6      0.34%      1.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-9.39524e+08          132      7.40%      8.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.07374e+09          729     40.89%     49.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.20796e+09          799     44.81%     94.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.34218e+09           96      5.38%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+09-1.4764e+09            4      0.22%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.4764e+09-1.61061e+09            2      0.11%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        1060506532.108051      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  18918656                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         1783                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    29505328.098710                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   49796266.516932                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         1347     75.55%     75.55% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          240     13.46%     89.01% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          107      6.00%     95.01% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           45      2.52%     97.53% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08            6      0.34%     97.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08            4      0.22%     98.09% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           10      0.56%     98.65% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.11%     98.77% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            4      0.22%     98.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            7      0.39%     99.38% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.06%     99.44% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            5      0.28%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            4      0.22%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           1783                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       29490005.865713      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 526080                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           73901                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96817.070134                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      96297.714274                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      12254.164339                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535          105      0.14%      0.14% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        69218     93.66%     93.81% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         3073      4.16%     97.96% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          823      1.11%     99.08% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          438      0.59%     99.67% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          166      0.22%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           62      0.08%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            9      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            4      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             73901                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               73901                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           243598.165113                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          618539.044389                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   18      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               6      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               6      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000              13      0.02%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000              20      0.03%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000              40      0.05%      0.14% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000              56      0.08%      0.22% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000              65      0.09%      0.31% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000              98      0.13%      0.44% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000             102      0.14%      0.58% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000             128      0.17%      0.75% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000             175      0.24%      0.99% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000             223      0.30%      1.29% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000             270      0.37%      1.65% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000             336      0.45%      2.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000             359      0.49%      2.59% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000             404      0.55%      3.14% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000             393      0.53%      3.67% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000            515      0.70%      4.37% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             70672     95.63%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         163629000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 73901                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2055                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         8878752.311436                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        15037493.721690                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             2      0.10%      0.19% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             1      0.05%      0.24% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             1      0.05%      0.29% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             2      0.10%      0.39% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.39% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2047     99.61%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           58000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       457081000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2055                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 75956                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             237007.583338                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            609369.469134                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     18      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 6      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 7      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                13      0.02%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                21      0.03%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                41      0.05%      0.14% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                61      0.08%      0.22% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                67      0.09%      0.31% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000               103      0.14%      0.45% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000               115      0.15%      0.60% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000               148      0.19%      0.79% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000               194      0.26%      1.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000               241      0.32%      1.37% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000               299      0.39%      1.76% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000               393      0.52%      2.28% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000               391      0.51%      2.79% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000               448      0.59%      3.38% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000               485      0.64%      4.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000              566      0.75%      4.76% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               72337     95.24%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           163629000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   75956                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         1783                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.407740                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.497228                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             1061     59.51%     59.51% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              717     40.21%     99.72% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                5      0.28%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         1783                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         1783                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            1783    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         1783                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              1783                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            41.438026                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            4.650700                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                     4      0.22%      0.22% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                     2      0.11%      0.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                    3      0.17%      0.50% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                   1      0.06%      0.56% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                   0      0.00%      0.56% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                   2      0.11%      0.67% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                   3      0.17%      0.84% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                   6      0.34%      1.18% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                  74      4.15%      5.33% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                 398     22.32%     27.65% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                 766     42.96%     70.61% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                 423     23.72%     94.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                  90      5.05%     99.38% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   8      0.45%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   3      0.17%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                1783                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             1783                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            1.152552                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.945167                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                    763     42.79%     42.79% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                    584     32.75%     75.55% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    240     13.46%     89.01% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    107      6.00%     95.01% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     32      1.79%     96.80% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     13      0.73%     97.53% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      6      0.34%     97.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      4      0.22%     98.09% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      5      0.28%     98.37% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      5      0.28%     98.65% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     2      0.11%     98.77% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     4      0.22%     98.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     3      0.17%     99.16% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     4      0.22%     99.38% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     1      0.06%     99.44% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     5      0.28%     99.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%     99.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     4      0.22%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     1      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               1783                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       295536                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       295536    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         295536                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         8279                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.969199                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.828592                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.802536                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271         8278     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          8279                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      4242320583.286596                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     4192855320.452435                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     461502926.507965                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-5.36871e+08            4      0.22%      0.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-1.07374e+09            4      0.22%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.61061e+09            2      0.11%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-2.14748e+09            0      0.00%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.68435e+09            5      0.28%      0.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-3.22123e+09            6      0.34%      1.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.7581e+09          121      6.79%      7.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.29497e+09          811     45.49%     53.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.83184e+09          721     40.44%     93.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.36871e+09          102      5.72%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+09-5.90558e+09            7      0.39%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.90558e+09-6.44245e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.44245e+09-6.97932e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.97932e+09-7.51619e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::7.51619e+09-8.05306e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+09-8.58993e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.58993e+09-9.12681e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.12681e+09-9.66368e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.66368e+09-1.02005e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.02005e+10-1.07374e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             1783                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         4241007252.317136      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   75656448                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          1783                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     118825350.532810                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    173214110.730310                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         1437     80.59%     80.59% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          259     14.53%     95.12% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08           34      1.91%     97.03% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08           11      0.62%     97.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08            6      0.34%     97.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            5      0.28%     98.26% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            5      0.28%     98.54% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            2      0.11%     98.65% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            6      0.34%     98.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            6      0.34%     99.33% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            6      0.34%     99.66% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            5      0.28%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            1      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            1783                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        118792400.852412      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2119169                       # Number of bytes written
system.Hmon.readLatencyHist::samples           295533                       # Read request-response latency
system.Hmon.readLatencyHist::mean        107714.661307                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107072.655643                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       13916.390893                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          371      0.13%      0.13% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          150      0.05%      0.18% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       285093     96.47%     96.64% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         5753      1.95%     98.59% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         2671      0.90%     99.49% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          641      0.22%     99.71% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          652      0.22%     99.93% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911          150      0.05%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           33      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           12      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             295533                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               295536                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            60362.405934                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           60351.373895                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 19975      6.76%      6.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000             17938      6.07%     12.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            17985      6.09%     18.91% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            22396      7.58%     26.49% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            17129      5.80%     32.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            16960      5.74%     38.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            13502      4.57%     42.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            12125      4.10%     46.70% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000            11169      3.78%     50.48% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000            10647      3.60%     54.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             9838      3.33%     57.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             9532      3.23%     60.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             9769      3.31%     63.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             8779      2.97%     66.91% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             7944      2.69%     69.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             7491      2.53%     72.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             6544      2.21%     74.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             6351      2.15%     76.50% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             5851      1.98%     78.48% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            5279      1.79%     80.26% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              58332     19.74%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            9027000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 295536                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               8279                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          2154760.719894                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         2792016.553768                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            203      2.45%      2.45% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             28      0.34%      2.79% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             51      0.62%      3.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             82      0.99%      4.40% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             36      0.43%      4.83% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             36      0.43%      5.27% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             47      0.57%      5.83% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             38      0.46%      6.29% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             58      0.70%      6.99% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             42      0.51%      7.50% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             42      0.51%      8.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             40      0.48%      8.49% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             45      0.54%      9.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             41      0.50%      9.53% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             38      0.46%      9.99% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             43      0.52%     10.51% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            33      0.40%     10.91% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             7376     89.09%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         38756500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 8279                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 303815                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              58717.522176                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             59115.910117                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   20688      6.81%      6.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000               18517      6.09%     12.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              18482      6.08%     18.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              25017      8.23%     27.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              17809      5.86%     33.08% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              17703      5.83%     38.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              14065      4.63%     43.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              12669      4.17%     47.71% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000              11657      3.84%     51.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000              11128      3.66%     55.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000              10212      3.36%     58.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               9958      3.28%     61.85% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000              10070      3.31%     65.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               8965      2.95%     68.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               8184      2.69%     70.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               7789      2.56%     73.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               6599      2.17%     75.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               6388      2.10%     77.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               6255      2.06%     79.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              5200      1.71%     81.42% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                56460     18.58%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9027000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   303815                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         1783                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       1.781828                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      1.206541                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0               264     14.81%     14.81% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               524     29.39%     44.20% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               509     28.55%     72.74% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               341     19.13%     91.87% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4               119      6.67%     98.54% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                23      1.29%     99.83% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%     99.83% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 3      0.17%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          1783                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         1783                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             1783    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         1783                       # Outstanding write transactions
system.Hmon.readTransHist::samples               1783                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            165.716209                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           163.806721                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            18.033085                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                     4      0.22%      0.22% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                    1      0.06%      0.28% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                    4      0.22%      0.50% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                    1      0.06%      0.56% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                    0      0.00%      0.56% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                    2      0.11%      0.67% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                   3      0.17%      0.84% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                  6      0.34%      1.18% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                 86      4.82%      6.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                430     24.12%     30.12% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                794     44.53%     74.65% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                377     21.14%     95.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                 68      3.81%     99.61% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  4      0.22%     99.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  3      0.17%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 1783                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              1783                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             4.641615                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            6.766176                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                   939     52.66%     52.66% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   686     38.47%     91.14% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   81      4.54%     95.68% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  24      1.35%     97.03% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                   9      0.50%     97.53% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                   7      0.39%     97.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   2      0.11%     98.04% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   4      0.22%     98.26% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   3      0.17%     98.43% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   3      0.17%     98.60% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   3      0.17%     98.77% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   4      0.22%     98.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   6      0.34%     99.33% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   5      0.28%     99.61% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   2      0.11%     99.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   4      0.22%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   1      0.06%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                1783                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     2169179                       # DTB read hits
system.cpu0.dtb.read_misses                    100514                       # DTB read misses
system.cpu0.dtb.write_hits                     852888                       # DTB write hits
system.cpu0.dtb.write_misses                       29                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 2269693                       # DTB read accesses
system.cpu0.dtb.write_accesses                 852917                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          3022067                       # DTB hits
system.cpu0.dtb.misses                         100543                       # DTB misses
system.cpu0.dtb.accesses                      3122610                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                     5998925                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                 5998925                       # ITB inst accesses
system.cpu0.itb.hits                          5998925                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                      5998925                       # DTB accesses
system.cpu0.numCycles                        35595909                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    5981188                       # Number of instructions committed
system.cpu0.committedOps                      6017493                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              4948764                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      15663                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       502124                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     4948764                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads            8875215                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           3217847                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            24288844                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            3086501                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      3022942                       # number of memory refs
system.cpu0.num_load_insts                    2169451                       # Number of load instructions
system.cpu0.num_store_insts                    853491                       # Number of store instructions
system.cpu0.num_idle_cycles              82428.688935                       # Number of idle cycles
system.cpu0.num_busy_cycles              35513480.311065                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.997684                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.002316                       # Percentage of idle cycles
system.cpu0.Branches                           802927                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  2995389     49.77%     49.77% # Class of executed instruction
system.cpu0.op_class::IntMult                     177      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                12      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::MemRead                 2169451     36.05%     85.82% # Class of executed instruction
system.cpu0.op_class::MemWrite                 853491     14.18%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   6018521                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             1679                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6345546                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1679                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3779.360334                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11999529                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11999529                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst      5997246                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        5997246                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst      5997246                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         5997246                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst      5997246                       # number of overall hits
system.cpu0.icache.overall_hits::total        5997246                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         1679                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1679                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         1679                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1679                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         1679                       # number of overall misses
system.cpu0.icache.overall_misses::total         1679                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     71315542                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     71315542                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     71315542                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     71315542                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     71315542                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     71315542                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst      5998925                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5998925                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst      5998925                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5998925                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst      5998925                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5998925                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000280                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000280                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000280                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000280                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000280                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000280                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 42475.010125                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42475.010125                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 42475.010125                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42475.010125                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 42475.010125                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42475.010125                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         1679                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1679                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         1679                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1679                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         1679                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1679                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     67818458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     67818458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     67818458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     67818458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     67818458                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     67818458                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000280                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000280                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 40392.172722                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40392.172722                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 40392.172722                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40392.172722                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 40392.172722                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40392.172722                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               188                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements            98213                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          255.690680                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3003649                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            98213                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            30.583008                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   255.690680                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.998792                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998792                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          6142573                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         6142573                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      2069845                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069845                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       850977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        850977                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          103                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          103                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         1167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1167                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         1222                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1222                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      2920822                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2920822                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      2920925                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2920925                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data        97826                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        97826                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data          554                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          554                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           37                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data          193                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          130                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          130                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data        98380                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         98380                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data        98417                       # number of overall misses
system.cpu0.dcache.overall_misses::total        98417                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   5688568686                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5688568686                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data     27445488                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     27445488                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data      4654993                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4654993                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      2833000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2833000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   5716014174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5716014174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   5716014174                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5716014174                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      2167671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2167671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       851531                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       851531                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          140                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          140                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         1360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         1352                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1352                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      3019202                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3019202                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      3019342                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3019342                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.045130                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045130                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000651                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000651                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.264286                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.264286                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.141912                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.141912                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.096154                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.096154                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.032585                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032585                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.032596                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032596                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 58149.864923                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58149.864923                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 49540.592058                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49540.592058                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 24119.134715                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24119.134715                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 21792.307692                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21792.307692                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 58101.384163                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58101.384163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 58079.540872                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58079.540872                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3287                       # number of writebacks
system.cpu0.dcache.writebacks::total             3287                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           34                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data        97826                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97826                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data          554                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          554                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           37                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data          159                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          159                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          130                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          130                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data        98380                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98380                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data        98417                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98417                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   5491743600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5491743600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data     26328506                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     26328506                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      1812001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1812001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      2650000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2650000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      2573000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2573000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   5518072106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5518072106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   5519884107                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5519884107                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       309991                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       309991                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       126500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       126500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       436491                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       436491                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.045130                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045130                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000651                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000651                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.264286                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.264286                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.116912                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.116912                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.096154                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.096154                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.032585                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032585                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.032596                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032596                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 56137.873367                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56137.873367                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 47524.379061                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47524.379061                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data        48973                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        48973                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 16666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 19792.307692                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19792.307692                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 56089.368835                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56089.368835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 56086.693427                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56086.693427                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              7178                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     2156520                       # DTB read hits
system.cpu1.dtb.read_misses                    100227                       # DTB read misses
system.cpu1.dtb.write_hits                     844051                       # DTB write hits
system.cpu1.dtb.write_misses                       24                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 2256747                       # DTB read accesses
system.cpu1.dtb.write_accesses                 844075                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          3000571                       # DTB hits
system.cpu1.dtb.misses                         100251                       # DTB misses
system.cpu1.dtb.accesses                      3100822                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                     5960899                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                 5960899                       # ITB inst accesses
system.cpu1.itb.hits                          5960899                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                      5960899                       # DTB accesses
system.cpu1.numCycles                        35300645                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    5943668                       # Number of instructions committed
system.cpu1.committedOps                      5974786                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              4910810                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      14785                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       498674                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     4910810                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads            8803153                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           3192608                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            24122493                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            3068754                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      3001231                       # number of memory refs
system.cpu1.num_load_insts                    2156670                       # Number of load instructions
system.cpu1.num_store_insts                    844561                       # Number of store instructions
system.cpu1.num_idle_cycles              379787.504682                       # Number of idle cycles
system.cpu1.num_busy_cycles              34920857.495318                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.989241                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.010759                       # Percentage of idle cycles
system.cpu1.Branches                           797800                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  2974154     49.77%     49.77% # Class of executed instruction
system.cpu1.op_class::IntMult                     156      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     49.77% # Class of executed instruction
system.cpu1.op_class::MemRead                 2156670     36.09%     85.87% # Class of executed instruction
system.cpu1.op_class::MemWrite                 844561     14.13%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   5975543                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1247                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6286913                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5041.630313                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11923045                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11923045                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst      5959652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5959652                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst      5959652                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5959652                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst      5959652                       # number of overall hits
system.cpu1.icache.overall_hits::total        5959652                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1247                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1247                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1247                       # number of overall misses
system.cpu1.icache.overall_misses::total         1247                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     50267657                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     50267657                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     50267657                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     50267657                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     50267657                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     50267657                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst      5960899                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5960899                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst      5960899                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5960899                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst      5960899                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5960899                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000209                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000209                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000209                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000209                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000209                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000209                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 40310.871692                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40310.871692                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 40310.871692                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40310.871692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 40310.871692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40310.871692                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1247                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1247                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1247                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1247                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1247                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1247                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     47670343                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     47670343                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     47670343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     47670343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     47670343                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     47670343                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000209                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000209                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000209                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000209                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 38228.021652                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38228.021652                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 38228.021652                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38228.021652                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 38228.021652                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38228.021652                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               143                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements            98153                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          255.412218                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2870932                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            98153                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.249559                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   255.412218                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.997704                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997704                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6099506                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6099506                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      2057213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2057213                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       842403                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        842403                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           66                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           66                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         1100                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1100                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         1172                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1172                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      2899616                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2899616                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      2899682                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2899682                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data        97914                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        97914                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data          354                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          354                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           26                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          195                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data        98268                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         98268                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data        98294                       # number of overall misses
system.cpu1.dcache.overall_misses::total        98294                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   5645744284                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5645744284                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     20076992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     20076992                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data      4883995                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4883995                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      2154500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2154500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   5665821276                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5665821276                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   5665821276                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5665821276                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      2155127                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2155127                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       842757                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       842757                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data           92                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           92                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      2997884                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2997884                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      2997976                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2997976                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.045433                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.045433                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000420                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000420                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.282609                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.282609                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.150579                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.150579                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.090768                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.090768                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.032779                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032779                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.032787                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032787                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 57660.235349                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57660.235349                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 56714.666667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56714.666667                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 25046.128205                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25046.128205                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 18414.529915                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18414.529915                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 57656.829039                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57656.829039                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 57641.578082                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57641.578082                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3138                       # number of writebacks
system.cpu1.dcache.writebacks::total             3138                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           25                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data        97914                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        97914                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data          354                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          354                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           26                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data          170                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data        98268                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        98268                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data        98294                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        98294                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   5448848924                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5448848924                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     19365000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     19365000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      1265001                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1265001                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      3280000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3280000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      1924500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1924500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   5468213924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5468213924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   5469478925                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5469478925                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       206995                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       206995                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data        74000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total        74000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       280995                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       280995                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.045433                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.045433                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000420                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000420                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.282609                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.282609                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.131274                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.131274                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.089992                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.089992                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.032779                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.032779                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.032787                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.032787                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 55649.334355                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55649.334355                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 54703.389831                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54703.389831                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 48653.884615                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 48653.884615                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 19294.117647                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19294.117647                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 16590.517241                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16590.517241                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 55645.926690                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55645.926690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 55644.077207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55644.077207                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              7162                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     2176066                       # DTB read hits
system.cpu2.dtb.read_misses                    100747                       # DTB read misses
system.cpu2.dtb.write_hits                     853656                       # DTB write hits
system.cpu2.dtb.write_misses                       28                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 2276813                       # DTB read accesses
system.cpu2.dtb.write_accesses                 853684                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          3029722                       # DTB hits
system.cpu2.dtb.misses                         100775                       # DTB misses
system.cpu2.dtb.accesses                      3130497                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                     6014070                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                 6014070                       # ITB inst accesses
system.cpu2.itb.hits                          6014070                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                      6014070                       # DTB accesses
system.cpu2.numCycles                        35547889                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    5995569                       # Number of instructions committed
system.cpu2.committedOps                      6028610                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              4957378                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      15097                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       502336                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     4957378                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads            8891349                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           3224200                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            24341865                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            3094465                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      3030371                       # number of memory refs
system.cpu2.num_load_insts                    2176194                       # Number of load instructions
system.cpu2.num_store_insts                    854177                       # Number of store instructions
system.cpu2.num_idle_cycles              139281.161733                       # Number of idle cycles
system.cpu2.num_busy_cycles              35408607.838267                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.996082                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.003918                       # Percentage of idle cycles
system.cpu2.Branches                           803747                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  2998811     49.74%     49.74% # Class of executed instruction
system.cpu2.op_class::IntMult                     170      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     49.74% # Class of executed instruction
system.cpu2.op_class::MemRead                 2176194     36.09%     85.83% # Class of executed instruction
system.cpu2.op_class::MemWrite                 854177     14.17%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   6029354                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1333                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6320297                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1333                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4741.408102                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         12029473                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        12029473                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst      6012737                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        6012737                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst      6012737                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         6012737                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst      6012737                       # number of overall hits
system.cpu2.icache.overall_hits::total        6012737                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1333                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1333                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1333                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1333                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1333                       # number of overall misses
system.cpu2.icache.overall_misses::total         1333                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     46090935                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     46090935                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     46090935                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     46090935                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     46090935                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     46090935                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst      6014070                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      6014070                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst      6014070                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      6014070                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst      6014070                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      6014070                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000222                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000222                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000222                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000222                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000222                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000222                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 34576.845461                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 34576.845461                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 34576.845461                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 34576.845461                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 34576.845461                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 34576.845461                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1333                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1333                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1333                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1333                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1333                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1333                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     43242065                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     43242065                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     43242065                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     43242065                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     43242065                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     43242065                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000222                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000222                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000222                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000222                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 32439.658665                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 32439.658665                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 32439.658665                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 32439.658665                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 32439.658665                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 32439.658665                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               195                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements            98386                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          255.584281                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2239843                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            98386                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            22.765871                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   255.584281                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.998376                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998376                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6158110                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6158110                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      2076382                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2076382                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       851841                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        851841                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           51                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           51                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         1211                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1211                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         1303                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1303                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      2928223                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2928223                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      2928274                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2928274                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data        98166                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        98166                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          385                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          385                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           28                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data          222                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          222                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          121                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data        98551                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         98551                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data        98579                       # number of overall misses
system.cpu2.dcache.overall_misses::total        98579                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   5675376611                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5675376611                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data     23177985                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     23177985                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      4654988                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4654988                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      2157000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2157000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data        31500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        31500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   5698554596                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5698554596                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   5698554596                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5698554596                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      2174548                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2174548                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       852226                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       852226                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data           79                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           79                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         1433                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1433                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         1424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      3026774                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3026774                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      3026853                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3026853                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.045143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.045143                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000452                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000452                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.354430                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.354430                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.154920                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.154920                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.084972                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.084972                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.032560                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032560                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.032568                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032568                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 57814.076269                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 57814.076269                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 60202.558442                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 60202.558442                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 20968.414414                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20968.414414                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 17826.446281                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17826.446281                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 57823.407129                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 57823.407129                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 57806.983191                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 57806.983191                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3130                       # number of writebacks
system.cpu2.dcache.writebacks::total             3130                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           25                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data        98166                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        98166                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          385                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          385                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           28                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data          197                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          197                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          118                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data        98551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        98551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data        98579                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        98579                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   5477901495                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5477901495                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data     22401001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     22401001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      1064001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1064001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      3196001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3196001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      1923000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1923000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   5500302496                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5500302496                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   5501366497                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5501366497                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       212991                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       212991                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data        71000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total        71000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       283991                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       283991                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.045143                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.045143                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000452                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000452                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.354430                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.354430                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.137474                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.137474                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.082865                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.082865                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.032560                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.032560                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.032568                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032568                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 55802.431545                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 55802.431545                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 58184.418182                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58184.418182                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 38000.035714                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 38000.035714                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 16223.355330                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16223.355330                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 16296.610169                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 16296.610169                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 55811.737030                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 55811.737030                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 55806.677862                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 55806.677862                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              7171                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     2176020                       # DTB read hits
system.cpu3.dtb.read_misses                    100183                       # DTB read misses
system.cpu3.dtb.write_hits                     852846                       # DTB write hits
system.cpu3.dtb.write_misses                       22                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 2276203                       # DTB read accesses
system.cpu3.dtb.write_accesses                 852868                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          3028866                       # DTB hits
system.cpu3.dtb.misses                         100205                       # DTB misses
system.cpu3.dtb.accesses                      3129071                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                     6014017                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                 6014017                       # ITB inst accesses
system.cpu3.itb.hits                          6014017                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                      6014017                       # DTB accesses
system.cpu3.numCycles                        35485800                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    5995982                       # Number of instructions committed
system.cpu3.committedOps                      6027779                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              4956076                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      14890                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       502595                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     4956076                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads            8888180                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           3223273                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            24339044                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            3093847                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      3029493                       # number of memory refs
system.cpu3.num_load_insts                    2176148                       # Number of load instructions
system.cpu3.num_store_insts                    853345                       # Number of store instructions
system.cpu3.num_idle_cycles              192837.687402                       # Number of idle cycles
system.cpu3.num_busy_cycles              35292962.312598                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.994566                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.005434                       # Percentage of idle cycles
system.cpu3.Branches                           804030                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  2998845     49.74%     49.74% # Class of executed instruction
system.cpu3.op_class::IntMult                     157      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     49.75% # Class of executed instruction
system.cpu3.op_class::MemRead                 2176148     36.10%     85.84% # Class of executed instruction
system.cpu3.op_class::MemWrite                 853345     14.16%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   6028497                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             1208                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6299552                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1208                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5214.860927                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         12029242                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        12029242                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst      6012809                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        6012809                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst      6012809                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         6012809                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst      6012809                       # number of overall hits
system.cpu3.icache.overall_hits::total        6012809                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         1208                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1208                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         1208                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1208                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         1208                       # number of overall misses
system.cpu3.icache.overall_misses::total         1208                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     47970517                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47970517                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     47970517                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47970517                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     47970517                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47970517                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst      6014017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      6014017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst      6014017                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      6014017                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst      6014017                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      6014017                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000201                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000201                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000201                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000201                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000201                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000201                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 39710.692881                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 39710.692881                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 39710.692881                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 39710.692881                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 39710.692881                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 39710.692881                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         1208                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1208                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         1208                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1208                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         1208                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1208                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     45402483                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     45402483                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     45402483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     45402483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     45402483                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     45402483                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000201                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000201                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000201                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000201                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 37584.836921                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 37584.836921                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 37584.836921                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 37584.836921                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 37584.836921                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 37584.836921                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               143                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements            98292                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          255.580524                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3744137                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            98292                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            38.091981                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   255.580524                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.998361                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998361                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          6156237                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         6156237                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      2076615                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2076615                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       851008                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        851008                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           53                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           53                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         1187                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1187                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         1273                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1273                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      2927623                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2927623                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      2927676                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2927676                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data        97942                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        97942                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data          457                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          457                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           23                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          194                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          104                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          104                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data        98399                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         98399                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data        98422                       # number of overall misses
system.cpu3.dcache.overall_misses::total        98422                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   5665175179                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5665175179                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data     22832989                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22832989                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      5472993                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5472993                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      1777500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1777500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data        31500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        31500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   5688008168                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5688008168                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   5688008168                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5688008168                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      2174557                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2174557                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data       851465                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       851465                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         1381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         1377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      3026022                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3026022                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      3026098                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3026098                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.045040                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.045040                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000537                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000537                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.302632                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.302632                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.140478                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.140478                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.075527                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.075527                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.032518                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032518                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.032524                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032524                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 57842.143095                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 57842.143095                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 49962.776805                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49962.776805                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 28211.304124                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28211.304124                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 17091.346154                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17091.346154                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 57805.548512                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57805.548512                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 57792.040072                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57792.040072                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3207                       # number of writebacks
system.cpu3.dcache.writebacks::total             3207                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           21                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data        97942                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        97942                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data          457                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          457                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           23                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data          173                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          173                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          104                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data        98399                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        98399                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data        98422                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        98422                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   5468127099                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5468127099                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data     21913001                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     21913001                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      1054501                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1054501                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data      4072500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4072500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      1571500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1571500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   5490040100                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5490040100                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   5491094601                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5491094601                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       199991                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       199991                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data        65000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total        65000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       264991                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       264991                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.045040                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.045040                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000537                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000537                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.302632                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.302632                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.125272                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.125272                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.075527                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.075527                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.032518                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.032518                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.032524                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032524                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 55830.257693                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 55830.257693                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 47949.673961                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 47949.673961                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 45847.869565                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 45847.869565                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 23540.462428                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23540.462428                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 15110.576923                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15110.576923                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 55793.657456                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 55793.657456                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 55791.333249                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55791.333249                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              7190                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     2168741                       # DTB read hits
system.cpu4.dtb.read_misses                    100549                       # DTB read misses
system.cpu4.dtb.write_hits                     849361                       # DTB write hits
system.cpu4.dtb.write_misses                       23                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 2269290                       # DTB read accesses
system.cpu4.dtb.write_accesses                 849384                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          3018102                       # DTB hits
system.cpu4.dtb.misses                         100572                       # DTB misses
system.cpu4.dtb.accesses                      3118674                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                     5994194                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                 5994194                       # ITB inst accesses
system.cpu4.itb.hits                          5994194                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                      5994194                       # DTB accesses
system.cpu4.numCycles                        35565944                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    5976411                       # Number of instructions committed
system.cpu4.committedOps                      6008710                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              4940112                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      15098                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       501368                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     4940112                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads            8858327                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           3212933                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            24260610                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            3085318                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      3018850                       # number of memory refs
system.cpu4.num_load_insts                    2168934                       # Number of load instructions
system.cpu4.num_store_insts                    849916                       # Number of store instructions
system.cpu4.num_idle_cycles              116799.301790                       # Number of idle cycles
system.cpu4.num_busy_cycles              35449144.698210                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.996716                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.003284                       # Percentage of idle cycles
system.cpu4.Branches                           801809                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  2990540     49.76%     49.76% # Class of executed instruction
system.cpu4.op_class::IntMult                     168      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::MemRead                 2168934     36.09%     85.86% # Class of executed instruction
system.cpu4.op_class::MemWrite                 849916     14.14%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   6009566                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             1368                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            6259279                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1368                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          4575.496345                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         11989756                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        11989756                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst      5992826                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        5992826                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst      5992826                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         5992826                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst      5992826                       # number of overall hits
system.cpu4.icache.overall_hits::total        5992826                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         1368                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1368                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         1368                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1368                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         1368                       # number of overall misses
system.cpu4.icache.overall_misses::total         1368                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     60818583                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     60818583                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     60818583                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     60818583                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     60818583                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     60818583                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst      5994194                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      5994194                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst      5994194                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      5994194                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst      5994194                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      5994194                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000228                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000228                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 44458.028509                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 44458.028509                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 44458.028509                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 44458.028509                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 44458.028509                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 44458.028509                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         1368                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1368                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         1368                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         1368                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     57933417                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     57933417                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     57933417                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     57933417                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     57933417                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     57933417                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 42348.989035                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 42348.989035                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 42348.989035                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 42348.989035                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 42348.989035                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 42348.989035                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               183                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements            98153                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          255.587394                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3003503                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            98153                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            30.600216                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   255.587394                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.998388                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.998388                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          224                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          6134621                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         6134621                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      2069294                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2069294                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data       847600                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        847600                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data           71                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           71                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         1192                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1192                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         1242                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1242                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      2916894                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2916894                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      2916965                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2916965                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data        97945                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        97945                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data          388                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          388                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           33                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data          198                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          198                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data          127                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          127                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data        98333                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         98333                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data        98366                       # number of overall misses
system.cpu4.dcache.overall_misses::total        98366                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   5714976611                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   5714976611                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data     22261989                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     22261989                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data      4695494                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      4695494                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      2479500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      2479500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   5737238600                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   5737238600                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   5737238600                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   5737238600                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      2167239                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2167239                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data       847988                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       847988                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          104                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          104                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data         1390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         1369                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1369                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      3015227                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      3015227                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      3015331                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      3015331                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.045193                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.045193                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000458                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000458                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.317308                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.317308                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.142446                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.142446                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.092768                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.092768                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.032612                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.032612                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.032622                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.032622                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 58348.834662                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 58348.834662                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 57376.260309                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 57376.260309                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 23714.616162                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 23714.616162                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 19523.622047                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 19523.622047                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 58344.997102                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 58344.997102                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 58325.423419                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 58325.423419                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3095                       # number of writebacks
system.cpu4.dcache.writebacks::total             3095                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           31                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           31                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data        97945                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        97945                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data          388                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          388                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           33                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data          167                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          167                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data          127                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          127                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data        98333                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        98333                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data        98366                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        98366                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   5517926573                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5517926573                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data     21481999                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     21481999                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      1217002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      1217002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data      3146504                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      3146504                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      2225500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      2225500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   5539408572                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5539408572                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   5540625574                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5540625574                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       321998                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       321998                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       175000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       175000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       496998                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       496998                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.045193                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.045193                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000458                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000458                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.317308                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.317308                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.120144                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.120144                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.092768                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.092768                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.032612                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.032612                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.032622                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.032622                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 56336.990893                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 56336.990893                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 55365.976804                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 55365.976804                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 36878.848485                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 36878.848485                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 18841.341317                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18841.341317                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 17523.622047                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17523.622047                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 56333.159489                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 56333.159489                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 56326.632922                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 56326.632922                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              7140                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     2159423                       # DTB read hits
system.cpu5.dtb.read_misses                     99929                       # DTB read misses
system.cpu5.dtb.write_hits                     845361                       # DTB write hits
system.cpu5.dtb.write_misses                       24                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 2259352                       # DTB read accesses
system.cpu5.dtb.write_accesses                 845385                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          3004784                       # DTB hits
system.cpu5.dtb.misses                          99953                       # DTB misses
system.cpu5.dtb.accesses                      3104737                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                     5968567                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                 5968567                       # ITB inst accesses
system.cpu5.itb.hits                          5968567                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                      5968567                       # DTB accesses
system.cpu5.numCycles                        35255025                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    5951035                       # Number of instructions committed
system.cpu5.committedOps                      5982865                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              4918670                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      14988                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       499335                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     4918670                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads            8817540                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           3198900                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            24155191                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            3073564                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      3005468                       # number of memory refs
system.cpu5.num_load_insts                    2159584                       # Number of load instructions
system.cpu5.num_store_insts                    845884                       # Number of store instructions
system.cpu5.num_idle_cycles              419909.825234                       # Number of idle cycles
system.cpu5.num_busy_cycles              34835115.174766                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.988089                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.011911                       # Percentage of idle cycles
system.cpu5.Branches                           798335                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  2978005     49.77%     49.77% # Class of executed instruction
system.cpu5.op_class::IntMult                     173      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     49.77% # Class of executed instruction
system.cpu5.op_class::MemRead                 2159584     36.09%     85.86% # Class of executed instruction
system.cpu5.op_class::MemWrite                 845884     14.14%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   5983648                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             1290                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            6183945                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1290                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          4793.755814                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         11938424                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        11938424                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst      5967277                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        5967277                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst      5967277                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         5967277                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst      5967277                       # number of overall hits
system.cpu5.icache.overall_hits::total        5967277                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         1290                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1290                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         1290                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1290                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         1290                       # number of overall misses
system.cpu5.icache.overall_misses::total         1290                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     74125070                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     74125070                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     74125070                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     74125070                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     74125070                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     74125070                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst      5968567                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      5968567                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst      5968567                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      5968567                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst      5968567                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      5968567                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000216                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000216                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000216                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 57461.294574                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 57461.294574                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 57461.294574                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 57461.294574                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 57461.294574                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 57461.294574                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         1290                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1290                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         1290                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1290                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         1290                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1290                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     71405930                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     71405930                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     71405930                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     71405930                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     71405930                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     71405930                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000216                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000216                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000216                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000216                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 55353.434109                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 55353.434109                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 55353.434109                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 55353.434109                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 55353.434109                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 55353.434109                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               174                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements            98062                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          255.295251                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            2359699                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            98062                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            24.063337                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   255.295251                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.997247                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.997247                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          6107850                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         6107850                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      2060214                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2060214                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       843689                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        843689                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           55                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           55                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         1105                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1105                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         1199                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1199                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      2903903                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2903903                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      2903958                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2903958                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data        97819                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        97819                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          370                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          370                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           26                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          196                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data           94                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           94                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data        98189                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         98189                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data        98215                       # number of overall misses
system.cpu5.dcache.overall_misses::total        98215                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   5606513801                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   5606513801                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     21210990                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     21210990                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      5821990                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      5821990                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      1736997                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      1736997                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   5627724791                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   5627724791                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   5627724791                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   5627724791                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      2158033                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2158033                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data       844059                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       844059                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data         1301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         1293                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1293                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      3002092                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      3002092                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      3002173                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      3002173                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.045328                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.045328                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000438                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000438                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.320988                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.320988                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.150653                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.150653                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.072699                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.072699                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.032707                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032707                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.032715                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032715                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 57315.182132                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 57315.182132                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data        57327                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        57327                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 29704.030612                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 29704.030612                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 18478.691489                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 18478.691489                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 57315.226665                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 57315.226665                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 57300.053872                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 57300.053872                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         3122                       # number of writebacks
system.cpu5.dcache.writebacks::total             3122                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           25                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data        97819                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        97819                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          370                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          370                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           26                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data          171                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          171                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data           93                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           93                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data        98189                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        98189                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data        98215                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        98215                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   5409753507                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5409753507                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     20467996                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     20467996                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      1991503                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1991503                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data      3486505                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      3486505                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      1549003                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1549003                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   5430221503                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5430221503                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   5432213006                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5432213006                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       258986                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       258986                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       176000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       176000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       434986                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       434986                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.045328                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.045328                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000438                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000438                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.320988                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.320988                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.131437                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.131437                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.071926                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.071926                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.032707                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.032707                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.032715                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.032715                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 55303.708962                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 55303.708962                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 55318.908108                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 55318.908108                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 76596.269231                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 76596.269231                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 20388.918129                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20388.918129                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 16655.946237                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 16655.946237                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 55303.766237                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 55303.766237                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 55309.402902                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 55309.402902                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              7012                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     2178616                       # DTB read hits
system.cpu6.dtb.read_misses                    100437                       # DTB read misses
system.cpu6.dtb.write_hits                     856362                       # DTB write hits
system.cpu6.dtb.write_misses                       22                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 2279053                       # DTB read accesses
system.cpu6.dtb.write_accesses                 856384                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          3034978                       # DTB hits
system.cpu6.dtb.misses                         100459                       # DTB misses
system.cpu6.dtb.accesses                      3135437                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                     6031039                       # ITB inst hits
system.cpu6.itb.inst_misses                         9                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                 6031048                       # ITB inst accesses
system.cpu6.itb.hits                          6031039                       # DTB hits
system.cpu6.itb.misses                              9                       # DTB misses
system.cpu6.itb.accesses                      6031048                       # DTB accesses
system.cpu6.numCycles                        35574202                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    6012030                       # Number of instructions committed
system.cpu6.committedOps                      6047163                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              4976117                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      15970                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       504696                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     4976117                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads            8922907                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           3238607                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            24407285                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes            3102759                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      3036103                       # number of memory refs
system.cpu6.num_load_insts                    2178878                       # Number of load instructions
system.cpu6.num_store_insts                    857225                       # Number of store instructions
system.cpu6.num_idle_cycles              112499.105653                       # Number of idle cycles
system.cpu6.num_busy_cycles              35461702.894347                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.996838                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.003162                       # Percentage of idle cycles
system.cpu6.Branches                           805600                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                  3012085     49.80%     49.80% # Class of executed instruction
system.cpu6.op_class::IntMult                     196      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 8      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     49.80% # Class of executed instruction
system.cpu6.op_class::MemRead                 2178878     36.02%     85.83% # Class of executed instruction
system.cpu6.op_class::MemWrite                 857225     14.17%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   6048392                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             1520                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            6200446                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1520                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          4079.240789                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         12063598                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        12063598                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst      6029519                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        6029519                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst      6029519                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         6029519                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst      6029519                       # number of overall hits
system.cpu6.icache.overall_hits::total        6029519                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         1520                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1520                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         1520                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1520                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         1520                       # number of overall misses
system.cpu6.icache.overall_misses::total         1520                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst     57656591                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     57656591                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst     57656591                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     57656591                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst     57656591                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     57656591                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst      6031039                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      6031039                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst      6031039                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      6031039                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst      6031039                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      6031039                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000252                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000252                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 37931.967763                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 37931.967763                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 37931.967763                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 37931.967763                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 37931.967763                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 37931.967763                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         1520                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         1520                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         1520                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         1520                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         1520                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         1520                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst     54484409                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     54484409                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst     54484409                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     54484409                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst     54484409                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     54484409                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000252                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000252                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000252                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000252                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000252                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000252                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 35845.005921                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 35845.005921                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 35845.005921                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 35845.005921                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 35845.005921                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 35845.005921                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               175                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements            98202                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          255.528655                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            2991134                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            98202                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            30.458993                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3936446128000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   255.528655                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.998159                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.998159                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          6168462                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         6168462                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      2078994                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        2078994                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data       854434                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        854434                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          103                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          103                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data         1285                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1285                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         1370                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1370                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data      2933428                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2933428                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data      2933531                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2933531                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data        97964                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        97964                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data          425                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          425                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data           33                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data          231                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data          131                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          131                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data        98389                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         98389                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data        98422                       # number of overall misses
system.cpu6.dcache.overall_misses::total        98422                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data   5660024220                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   5660024220                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data     24437489                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     24437489                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data      4882996                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      4882996                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data      2376499                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      2376499                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data   5684461709                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   5684461709                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data   5684461709                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   5684461709                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      2176958                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      2176958                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data       854859                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       854859                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          136                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          136                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data         1516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data         1501                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1501                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data      3031817                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      3031817                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data      3031953                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      3031953                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.045000                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.045000                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.000497                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000497                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.242647                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.242647                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.152375                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.152375                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.087275                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.087275                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.032452                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.032452                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.032462                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.032462                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 57776.573231                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 57776.573231                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 57499.974118                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 57499.974118                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 21138.510823                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 21138.510823                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 18141.213740                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 18141.213740                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 57775.378437                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 57775.378437                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 57756.006879                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 57756.006879                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3148                       # number of writebacks
system.cpu6.dcache.writebacks::total             3148                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           31                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           31                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data        97964                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        97964                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data          425                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          425                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data           33                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data          200                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          200                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data          131                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          131                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data        98389                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        98389                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data        98422                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        98422                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data   5463007924                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5463007924                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data     23582499                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     23582499                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      1290000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      1290000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data      3198998                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      3198998                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data      2113501                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      2113501                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data   5486590423                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5486590423                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data   5487880423                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5487880423                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       208992                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       208992                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       122000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       122000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       330992                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       330992                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.045000                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.045000                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.000497                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000497                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.242647                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.242647                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.131926                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.131926                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.087275                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.087275                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.032452                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.032452                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.032462                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.032462                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 55765.464089                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 55765.464089                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 55488.232941                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 55488.232941                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 39090.909091                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 39090.909091                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 15994.990000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15994.990000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 16133.595420                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 16133.595420                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 55764.266564                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 55764.266564                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 55758.676139                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 55758.676139                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry              7168                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     2164818                       # DTB read hits
system.cpu7.dtb.read_misses                     99897                       # DTB read misses
system.cpu7.dtb.write_hits                     852478                       # DTB write hits
system.cpu7.dtb.write_misses                       35                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 2264715                       # DTB read accesses
system.cpu7.dtb.write_accesses                 852513                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          3017296                       # DTB hits
system.cpu7.dtb.misses                          99932                       # DTB misses
system.cpu7.dtb.accesses                      3117228                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                     6000285                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                 6000288                       # ITB inst accesses
system.cpu7.itb.hits                          6000285                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                      6000288                       # DTB accesses
system.cpu7.numCycles                        35678597                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    5981528                       # Number of instructions committed
system.cpu7.committedOps                      6021433                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              4953316                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu7.num_func_calls                      16353                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       504224                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     4953316                       # number of integer instructions
system.cpu7.num_fp_insts                          145                       # number of float instructions
system.cpu7.num_int_register_reads            8879530                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           3222132                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            24288601                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes            3088661                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      3018312                       # number of memory refs
system.cpu7.num_load_insts                    2165163                       # Number of load instructions
system.cpu7.num_store_insts                    853149                       # Number of store instructions
system.cpu7.num_idle_cycles              190842.395066                       # Number of idle cycles
system.cpu7.num_busy_cycles              35487754.604934                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.994651                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.005349                       # Percentage of idle cycles
system.cpu7.Branches                           803999                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                  3004128     49.88%     49.88% # Class of executed instruction
system.cpu7.op_class::IntMult                     170      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                13      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     49.88% # Class of executed instruction
system.cpu7.op_class::MemRead                 2165163     35.95%     85.83% # Class of executed instruction
system.cpu7.op_class::MemWrite                 853149     14.17%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   6022625                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             1714                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            6114701                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1714                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3567.503501                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         12002284                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        12002284                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst      5998571                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        5998571                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst      5998571                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         5998571                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst      5998571                       # number of overall hits
system.cpu7.icache.overall_hits::total        5998571                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         1714                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1714                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         1714                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1714                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         1714                       # number of overall misses
system.cpu7.icache.overall_misses::total         1714                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     65820114                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     65820114                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     65820114                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     65820114                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     65820114                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     65820114                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst      6000285                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      6000285                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst      6000285                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      6000285                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst      6000285                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      6000285                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000286                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000286                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 38401.466744                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 38401.466744                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 38401.466744                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 38401.466744                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 38401.466744                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 38401.466744                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         1714                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1714                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         1714                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1714                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         1714                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1714                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     62258886                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     62258886                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     62258886                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     62258886                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     62258886                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     62258886                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000286                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000286                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000286                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000286                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 36323.737456                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 36323.737456                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 36323.737456                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 36323.737456                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 36323.737456                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 36323.737456                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               207                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements            98036                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          255.621788                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            8807101                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            98036                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            89.835377                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   255.621788                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.998523                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.998523                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          6132846                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         6132846                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      2065502                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2065502                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data       850418                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        850418                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          131                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          131                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data         1321                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1321                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         1388                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1388                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data      2915920                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2915920                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data      2916051                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2916051                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data        97635                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        97635                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          548                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          548                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           34                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data          189                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          189                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data          119                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data        98183                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         98183                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data        98217                       # number of overall misses
system.cpu7.dcache.overall_misses::total        98217                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data   5668612188                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   5668612188                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data     27934988                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     27934988                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data      4385496                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      4385496                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data      1906500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      1906500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data        99000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total        99000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data   5696547176                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   5696547176                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data   5696547176                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   5696547176                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      2163137                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2163137                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data       850966                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       850966                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          165                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          165                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data         1510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data         1507                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1507                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data      3014103                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      3014103                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data      3014268                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      3014268                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.045136                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.045136                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.000644                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000644                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.206061                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.206061                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.125166                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.125166                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.078965                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.078965                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.032575                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.032575                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.032584                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.032584                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 58059.222492                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 58059.222492                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 50976.255474                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 50976.255474                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 23203.682540                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 23203.682540                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 16021.008403                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 16021.008403                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 58019.689519                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 58019.689519                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 57999.604712                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 57999.604712                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         3364                       # number of writebacks
system.cpu7.dcache.writebacks::total             3364                       # number of writebacks
system.cpu7.dcache.WriteReq_mshr_hits::system.cpu7.data            1                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           31                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           31                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::system.cpu7.data            1                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::system.cpu7.data            1                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data        97635                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        97635                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          547                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          547                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           34                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data          158                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          158                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data          118                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data        98182                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        98182                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data        98216                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        98216                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data   5472209002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5472209002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data     26738012                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     26738012                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      1374000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      1374000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data      2947002                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      2947002                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data      1674500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      1674500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data        95000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total        95000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data   5498947014                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5498947014                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data   5500321014                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5500321014                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       208500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       208500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       144500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       144500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       353000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       353000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.045136                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.045136                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.000643                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000643                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.206061                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.206061                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.104636                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.104636                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.078301                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.078301                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.032574                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.032574                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.032584                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.032584                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 56047.616142                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 56047.616142                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 48881.191956                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 48881.191956                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 40411.764706                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 40411.764706                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 18651.911392                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18651.911392                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 14190.677966                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 14190.677966                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 56007.689943                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 56007.689943                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 56002.291012                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 56002.291012                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry              7114                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.host 17839264000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1239573888.000000
system.mem_ctrls.total_actEnergy                       1425101731.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -836220480.000000
system.mem_ctrls.total_preEnergy                       961378152.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -7057286246.400002
system.mem_ctrls.total_readEnergy                       8235466636.799997
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -694948792.320000
system.mem_ctrls.total_writeEnergy                       722404085.760000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -542593203240.960815
system.mem_ctrls.total_refreshEnergy                       552323465134.078613
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -174768196273.920013
system.mem_ctrls.total_actBackEnergy                       179204925720.959961
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -7486627543872.000000
system.mem_ctrls.total_preBackEnergy                       7619741708832.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.017839
system.cpu.totalNumCycles                       284004011.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       1634385.670495
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       39561243.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       337.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       6418247.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       17351022.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6811748.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       47837411.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       70936201.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       25730500.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       273.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       122844.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       39561243.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       337.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       47982008.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       12.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       47981996.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       11359.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       17337270.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6795851.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       24959076.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       802690.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       783211.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       3481.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       3342702
system.mem_ctrls.total_reads                       295533.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       8278.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       306762.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       2064323.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       55278.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       294385.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
