ISim log file
Running: /home/ise/Aprendiendo/VHDL_Verilog/17.-PWMServomotorCodigoVerilog/divisorDeRelojPWM_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/Aprendiendo/VHDL_Verilog/17.-PWMServomotorCodigoVerilog/divisorDeRelojPWM_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /divisorDeRelojPWM/relojNexys2 0 -radix bin -value 1 -radix bin -time 10 ns -repeat 20 ns
# isim force add /divisorDeRelojPWM/relojNexys2 0 -radix bin -value 1 -radix bin -time 10 ns -repeat 20 ns
# isim force add /divisorDeRelojPWM/rst 0 -radix bin -cancel 70 ms
# isim force add /divisorDeRelojPWM/rst 0 -radix bin -cancel 70 ms
# run 60ms
# exit 0
