#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 16 17:13:10 2025
# Process ID: 927077
# Current directory: /home/user/workspace/SiMRA-DRAM/DRAM-Bender
# Command line: vivado
# Log file: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/vivado.log
# Journal file: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
INFO: [IP_Flow 19-3484] Absolute path of file '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/apps/read_write/program.coe' provided. It will be converted relative to IP Instance files '../../../../sources/apps/read_write/program.coe'
set_property -dict [list CONFIG.Write_Depth_A {65536} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/apps/read_write/program.coe}] [get_ips instr_blk_mem]
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
INFO: [IP_Flow 19-3484] Absolute path of file '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/apps/read_write/program.coe' provided. It will be converted relative to IP Instance files '../../../../../../sources/apps/read_write/program.coe'
generate_target all [get_files  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instr_blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_blk_mem'...
catch { config_ip_cache -export [get_ips -all instr_blk_mem] }
export_ip_user_files -of_objects [get_files /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci] -no_script -sync -force -quiet
reset_run instr_blk_mem_synth_1
launch_runs instr_blk_mem_synth_1 -jobs 28
[Sun Mar 16 17:15:26 2025] Launched instr_blk_mem_synth_1...
Run output will be captured here: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/instr_blk_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci] -directory /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.ip_user_files/sim_scripts -ip_user_files_dir /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.ip_user_files -ipstatic_source_dir /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/modelsim} {questa=/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/questa} {ies=/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/ies} {xcelium=/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/xcelium} {vcs=/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/vcs} {riviera=/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
reset_run instr_blk_mem_sim_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 28
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_blk_mem_sim'...
[Sun Mar 16 17:17:00 2025] Launched instr_blk_mem_sim_synth_1, synth_1...
Run output will be captured here:
instr_blk_mem_sim_synth_1: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/instr_blk_mem_sim_synth_1/runme.log
synth_1: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/runme.log
[Sun Mar 16 17:17:00 2025] Launched impl_1...
Run output will be captured here: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-23:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/2129144A70D7A
set_property PROGRAM.FILE {/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top.bit} [get_hw_devices xcu200_0]
set_property PROBES.FILE {/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top.ltx} [get_hw_devices xcu200_0]
set_property FULL_PROBES.FILE {/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top.ltx} [get_hw_devices xcu200_0]
current_hw_device [get_hw_devices xcu200_0]
refresh_hw_device [lindex [get_hw_devices xcu200_0] 0]
INFO: [Labtools 27-2302] Device xcu200 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
set_property PROBES.FILE {/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top.ltx} [get_hw_devices xcu200_0]
set_property FULL_PROBES.FILE {/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top.ltx} [get_hw_devices xcu200_0]
set_property PROGRAM.FILE {/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top.bit} [get_hw_devices xcu200_0]
program_hw_devices [get_hw_devices xcu200_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 8516.836 ; gain = 0.000 ; free physical = 4764 ; free virtual = 32098
refresh_hw_device [lindex [get_hw_devices xcu200_0] 0]
WARNING: [Labtools 27-3089] Calibration is still in-progress.
INFO: [Labtools 27-2302] Device xcu200 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1
