
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[RFC,v2,1/4] ARM: mm: add early page table attribute modification ability - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [RFC,v2,1/4] ARM: mm: add early page table attribute modification ability</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=168627">Bill Mills</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>June 6, 2016, 3:20 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1465183229-24147-2-git-send-email-wmills@ti.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9157135/mbox/"
   >mbox</a>
|
   <a href="/patch/9157135/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9157135/">/patch/9157135/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	3793760573 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  6 Jun 2016 03:22:48 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 2C3A326490
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  6 Jun 2016 03:22:48 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 2009F2793B; Mon,  6 Jun 2016 03:22:48 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id E7C3326490
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon,  6 Jun 2016 03:22:45 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753252AbcFFDWi (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Sun, 5 Jun 2016 23:22:38 -0400
Received: from bear.ext.ti.com ([198.47.19.11]:45335 &quot;EHLO bear.ext.ti.com&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1752777AbcFFDVU (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Sun, 5 Jun 2016 23:21:20 -0400
Received: from dflxv15.itg.ti.com ([128.247.5.124])
	by bear.ext.ti.com (8.13.7/8.13.7) with ESMTP id u563KYEs017737;
	Sun, 5 Jun 2016 22:20:34 -0500
Received: from DFLE72.ent.ti.com (dfle72.ent.ti.com [128.247.5.109])
	by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id u563KYEP007841;
	Sun, 5 Jun 2016 22:20:34 -0500
Received: from dlep32.itg.ti.com (157.170.170.100) by DFLE72.ent.ti.com
	(128.247.5.109) with Microsoft SMTP Server id 14.3.294.0;
	Sun, 5 Jun 2016 22:20:33 -0500
Received: from gtwmills-t300.dhcp.ti.com (ileax41-snat.itg.ti.com
	[10.172.224.153])	by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id
	u563KWqU004177;	Sun, 5 Jun 2016 22:20:33 -0500
From: Bill Mills &lt;wmills@ti.com&gt;
To: &lt;rmk+kernel@armlinux.org.uk&gt;, &lt;mark.rutland@arm.com&gt;,
	&lt;t-kristo@ti.com&gt;, &lt;ssantosh@kernel.org&gt;, &lt;catalin.marinas@arm.com&gt;
CC: &lt;linux-arm-kernel@lists.infradead.org&gt;,
	&lt;linux-kernel@vger.kernel.org&gt;, &lt;r-woodruff2@ti.com&gt;,
	Bill Mills &lt;wmills@ti.com&gt;
Subject: [RFC v2 1/4] ARM: mm: add early page table attribute modification
	ability
Date: Sun, 5 Jun 2016 23:20:26 -0400
Message-ID: &lt;1465183229-24147-2-git-send-email-wmills@ti.com&gt;
X-Mailer: git-send-email 1.9.1
In-Reply-To: &lt;1465183229-24147-1-git-send-email-wmills@ti.com&gt;
References: &lt;1465183229-24147-1-git-send-email-wmills@ti.com&gt;
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=168627">Bill Mills</a> - June 6, 2016, 3:20 a.m.</div>
<pre class="content">
Allow early-init to specify modifications to be made to the boot time page
table. Any modifications specified will be done with MMU off at the same
time that any Phy&lt;-&gt;Virt fixup is done.

This ability is enabled with ARM_PV_FIXUP.

It is currently only implemented for LPAE mode.
<span class="signed-off-by">
Signed-off-by: Bill Mills &lt;wmills@ti.com&gt;</span>
---
 arch/arm/include/asm/pgtable-hwdef.h | 21 +++++++++
 arch/arm/mm/mmu.c                    | 36 ++++++++++++---
 arch/arm/mm/pv-fixup-asm.S           | 86 ++++++++++++++++++++++++++++++++++--
 3 files changed, 135 insertions(+), 8 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=166571">Russell King - ARM Linux</a> - June 6, 2016, 12:18 p.m.</div>
<pre class="content">
On Sun, Jun 05, 2016 at 11:20:26PM -0400, Bill Mills wrote:
<span class="quote">&gt; Allow early-init to specify modifications to be made to the boot time page</span>
<span class="quote">&gt; table. Any modifications specified will be done with MMU off at the same</span>
<span class="quote">&gt; time that any Phy&lt;-&gt;Virt fixup is done.</span>

I think this is rather over-engineered - do we need to support multiple
different fixups to the page tables like this?

Given how this has grown, I think it would be better to duplicate the
existing swapper_pg_dir, modify the new copy, and then have the
pv-fixup-asm code merely copy the new to the old with the MMU off.
That way, the only two things that the assembly code has to do is to
deal with the page table update, and updating the TTBR registers.
Most of the complexity can then be kept in the C code.

I think we also need to modify the TTBCR to match the sharability of
memory - currently, TTB walks will be inner sharable, but my
understanding is that if we switch memory to be outer sharable, we
also need to update the TTB walks to match.
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=168627">Bill Mills</a> - June 6, 2016, 12:31 p.m.</div>
<pre class="content">
On 06/06/2016 08:18 AM, Russell King - ARM Linux wrote:
<span class="quote">&gt; On Sun, Jun 05, 2016 at 11:20:26PM -0400, Bill Mills wrote:</span>
<span class="quote">&gt;&gt; Allow early-init to specify modifications to be made to the boot time page</span>
<span class="quote">&gt;&gt; table. Any modifications specified will be done with MMU off at the same</span>
<span class="quote">&gt;&gt; time that any Phy&lt;-&gt;Virt fixup is done.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; I think this is rather over-engineered - do we need to support multiple</span>
<span class="quote">&gt; different fixups to the page tables like this?</span>

Yes I was expecting this comment but thought I would give you the choice. :)
<span class="quote">
&gt; </span>
<span class="quote">&gt; Given how this has grown, I think it would be better to duplicate the</span>
<span class="quote">&gt; existing swapper_pg_dir, modify the new copy, and then have the</span>
<span class="quote">&gt; pv-fixup-asm code merely copy the new to the old with the MMU off.</span>
<span class="quote">&gt; That way, the only two things that the assembly code has to do is to</span>
<span class="quote">&gt; deal with the page table update, and updating the TTBR registers.</span>
<span class="quote">&gt; Most of the complexity can then be kept in the C code.</span>
<span class="quote">&gt; </span>

I really like this.  I can just do the outer shared fixup and not worry
about a generalized mechanism.  *If* someone needs to do another fixup
they can just code it in C.

The new patch #1 will just rework the PV_FIXUP for the new asm/C split.

You want the off-line table to copy over the early table in place w/ MMU
off, correct? (Not update the HW to point to a new spot.)
<span class="quote">
&gt; I think we also need to modify the TTBCR to match the sharability of</span>
<span class="quote">&gt; memory - currently, TTB walks will be inner sharable, but my</span>
<span class="quote">&gt; understanding is that if we switch memory to be outer sharable, we</span>
<span class="quote">&gt; also need to update the TTB walks to match.</span>
<span class="quote">&gt; </span>

Good point, Thanks.  I don&#39;t think our internal hack has been doing that.
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/arm/include/asm/pgtable-hwdef.h b/arch/arm/include/asm/pgtable-hwdef.h</span>
<span class="p_header">index 8426229..c35d71f 100644</span>
<span class="p_header">--- a/arch/arm/include/asm/pgtable-hwdef.h</span>
<span class="p_header">+++ b/arch/arm/include/asm/pgtable-hwdef.h</span>
<span class="p_chunk">@@ -16,4 +16,25 @@</span> <span class="p_context"></span>
 #include &lt;asm/pgtable-2level-hwdef.h&gt;
 #endif
 
<span class="p_add">+#ifdef CONFIG_ARM_PV_FIXUP</span>
<span class="p_add">+</span>
<span class="p_add">+#define MAX_ATTR_MOD_ENTRIES	64</span>
<span class="p_add">+</span>
<span class="p_add">+#ifndef __ASSEMBLY__</span>
<span class="p_add">+</span>
<span class="p_add">+struct attr_mod_entry {</span>
<span class="p_add">+	pmdval_t	test_mask;</span>
<span class="p_add">+	pmdval_t	test_value;</span>
<span class="p_add">+	pmdval_t	clear_mask;</span>
<span class="p_add">+	pmdval_t	set_mask;</span>
<span class="p_add">+};</span>
<span class="p_add">+</span>
<span class="p_add">+bool attr_mod_add(struct attr_mod_entry *pmod);</span>
<span class="p_add">+</span>
<span class="p_add">+extern int num_attr_mods;</span>
<span class="p_add">+extern struct attr_mod_entry attr_mod_table[MAX_ATTR_MOD_ENTRIES];</span>
<span class="p_add">+</span>
<span class="p_add">+#endif	/* __ASSEMBLY__ */</span>
<span class="p_add">+#endif	/* CONFIG_ARM_PV_FIXUP */</span>
<span class="p_add">+</span>
 #endif
<span class="p_header">diff --git a/arch/arm/mm/mmu.c b/arch/arm/mm/mmu.c</span>
<span class="p_header">index 62f4d01..a608980 100644</span>
<span class="p_header">--- a/arch/arm/mm/mmu.c</span>
<span class="p_header">+++ b/arch/arm/mm/mmu.c</span>
<span class="p_chunk">@@ -1496,23 +1496,41 @@</span> <span class="p_context"> extern unsigned long __atags_pointer;</span>
 typedef void pgtables_remap(long long offset, unsigned long pgd, void *bdata);
 pgtables_remap lpae_pgtables_remap_asm;
 
<span class="p_add">+int num_attr_mods;</span>
<span class="p_add">+</span>
<span class="p_add">+/* add an entry to the early page table attribute modification list */</span>
<span class="p_add">+bool __init attr_mod_add(struct attr_mod_entry *pmod)</span>
<span class="p_add">+{</span>
<span class="p_add">+	if (num_attr_mods &gt;= MAX_ATTR_MOD_ENTRIES) {</span>
<span class="p_add">+		pr_crit(&quot;Out of room for (or late use of) early page table attribute modifications.\n&quot;);</span>
<span class="p_add">+		return false;</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	attr_mod_table[num_attr_mods++] = *pmod;</span>
<span class="p_add">+	return true;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 /*
  * early_paging_init() recreates boot time page table setup, allowing machines
  * to switch over to a high (&gt;4G) address space on LPAE systems
<span class="p_add">+ *</span>
<span class="p_add">+ * This function also applies any attribute modifications specified in</span>
<span class="p_add">+ * attr_mod_table.  These may have been added before we got here (early_param)</span>
<span class="p_add">+ * or from within mdesc-&gt;pv_fixup called by this function</span>
  */
 void __init early_paging_init(const struct machine_desc *mdesc)
 {
 	pgtables_remap *lpae_pgtables_remap;
 	unsigned long pa_pgd;
 	unsigned int cr, ttbcr;
<span class="p_del">-	long long offset;</span>
<span class="p_add">+	long long offset = 0;</span>
 	void *boot_data;
<span class="p_add">+	unsigned long pmd;</span>
 
<span class="p_del">-	if (!mdesc-&gt;pv_fixup)</span>
<span class="p_del">-		return;</span>
<span class="p_add">+	if (mdesc-&gt;pv_fixup)</span>
<span class="p_add">+		offset = mdesc-&gt;pv_fixup();</span>
 
<span class="p_del">-	offset = mdesc-&gt;pv_fixup();</span>
<span class="p_del">-	if (offset == 0)</span>
<span class="p_add">+	if (offset == 0 &amp;&amp; num_attr_mods == 0)</span>
 		return;
 
 	/*
<span class="p_chunk">@@ -1564,6 +1582,14 @@</span> <span class="p_context"> void __init early_paging_init(const struct machine_desc *mdesc)</span>
 	/* Re-enable the caches and cacheable TLB walks */
 	asm volatile(&quot;mcr p15, 0, %0, c2, c0, 2&quot; : : &quot;r&quot; (ttbcr));
 	set_cr(cr);
<span class="p_add">+</span>
<span class="p_add">+	/* disable any further use of attribute fixup */</span>
<span class="p_add">+	num_attr_mods = MAX_ATTR_MOD_ENTRIES + 1;</span>
<span class="p_add">+</span>
<span class="p_add">+	/* record the new &quot;initial&quot; pmd and cachepolicy */</span>
<span class="p_add">+	pmd = pmd_val(*pmd_off_k((unsigned long)_data));</span>
<span class="p_add">+	pmd &amp;= ~PMD_MASK;</span>
<span class="p_add">+	init_default_cache_policy(pmd);</span>
 }
 
 #else
<span class="p_header">diff --git a/arch/arm/mm/pv-fixup-asm.S b/arch/arm/mm/pv-fixup-asm.S</span>
<span class="p_header">index 1867f3e4..ad8edc2 100644</span>
<span class="p_header">--- a/arch/arm/mm/pv-fixup-asm.S</span>
<span class="p_header">+++ b/arch/arm/mm/pv-fixup-asm.S</span>
<span class="p_chunk">@@ -19,8 +19,44 @@</span> <span class="p_context"></span>
 #define L1_ORDER 3
 #define L2_ORDER 3
 
<span class="p_add">+/*</span>
<span class="p_add">+ *	attr_mod_table:</span>
<span class="p_add">+ *		describe transforms to be made to the early boot pgtable</span>
<span class="p_add">+ *		This is poked by early init code</span>
<span class="p_add">+ *	mod descriptor list:</span>
<span class="p_add">+ *		64 bit test mask</span>
<span class="p_add">+ *		64 bit test value</span>
<span class="p_add">+ *		64 bit clear mask</span>
<span class="p_add">+ *		64 bit set mask</span>
<span class="p_add">+ *      	next descriptor</span>
<span class="p_add">+ *		...</span>
<span class="p_add">+ *		0x0000_00000 0x0000_0000 end of list</span>
<span class="p_add">+ */</span>
<span class="p_add">+/* TODO: what segment?, test w/ XIP kernel? */</span>
<span class="p_add">+	 .globl attr_mod_table</span>
<span class="p_add">+attr_mod_table:</span>
<span class="p_add">+	.zero   8*MAX_ATTR_MOD_ENTRIES*4 + 1</span>
<span class="p_add">+</span>
<span class="p_add">+/*</span>
<span class="p_add">+ *	lpae_pgtables_remap_asm(long long offset, unsigned long pg,</span>
<span class="p_add">+ *		void* boot_data)</span>
<span class="p_add">+ *</span>
<span class="p_add">+ *	Rewrite initial boot page tables with new physical addresses and or</span>
<span class="p_add">+ *	attributes.</span>
<span class="p_add">+ *	This function starts in identity mapped VA -&gt; low PA</span>
<span class="p_add">+ *	The body runs in low PA with MMU off</span>
<span class="p_add">+ * 	The function ends in &quot;identity mapped&quot; VA -&gt; high PA</span>
<span class="p_add">+ *	The function returns to kernel VA space -&gt; high PA</span>
<span class="p_add">+ *</span>
<span class="p_add">+ *	- r0    PA delta low</span>
<span class="p_add">+ *	- r1	PA delta high</span>
<span class="p_add">+ *	- r2    address of top level table</span>
<span class="p_add">+ *	- r3    address of dtb (or atags))</span>
<span class="p_add">+ *</span>
<span class="p_add">+ *	uses null terminated list of attribute modifications in attr_mod_table</span>
<span class="p_add">+ */</span>
 ENTRY(lpae_pgtables_remap_asm)
<span class="p_del">-	stmfd	sp!, {r4-r8, lr}</span>
<span class="p_add">+	stmfd	sp!, {r4-r11, lr}</span>
 
 	mrc	p15, 0, r8, c1, c0, 0		@ read control reg
 	bic	ip, r8, #CR_M			@ disable caches and MMU
<span class="p_chunk">@@ -63,6 +99,7 @@</span> <span class="p_context"> ENTRY(lpae_pgtables_remap_asm)</span>
 	subs	r6, r6, #1
 	bne	2b
 
<span class="p_add">+	/* Update HW page table regs with new PA */</span>
 	mrrc	p15, 0, r4, r5, c2		@ read TTBR0
 	adds	r4, r4, r0			@ update physical address
 	adc	r5, r5, r1
<span class="p_chunk">@@ -74,15 +111,58 @@</span> <span class="p_context"> ENTRY(lpae_pgtables_remap_asm)</span>
 
 	dsb
 
<span class="p_add">+	/* Update attributes of all level 2 entries in 1GB space */</span>
<span class="p_add">+	/* TODO: fix/test BE8 THUMB2 kernel */</span>
<span class="p_add">+	adrl	r3, attr_mod_table</span>
<span class="p_add">+	add	r7, r2, #0x1000</span>
<span class="p_add">+	add	r6, r7, #0x4000</span>
<span class="p_add">+	bl	3f				@ NOT C ABI</span>
<span class="p_add">+</span>
<span class="p_add">+	/* Update attributes of the 4 level 1 entries */</span>
<span class="p_add">+	/* TODO: delete this or allow mod entries to match only L1 */</span>
<span class="p_add">+	mov	r7, r2</span>
<span class="p_add">+	add	r6, r7, #32</span>
<span class="p_add">+	bl	3f				@ NOT C ABI</span>
<span class="p_add">+	b	7f</span>
<span class="p_add">+</span>
<span class="p_add">+3:	ldrd	r4, [r7]</span>
<span class="p_add">+	orrs	r11, r4, r5</span>
<span class="p_add">+	beq	6f				@ skip unused entries</span>
<span class="p_add">+	mov 	r10, r3</span>
<span class="p_add">+4:	ldrd	r8, [r10]</span>
<span class="p_add">+	orrs	r11, r8, r9</span>
<span class="p_add">+	beq	6f				@ end of mod table?</span>
<span class="p_add">+	and	r0, r4, r8			@ no, load test mask</span>
<span class="p_add">+	and	r1, r5, r9</span>
<span class="p_add">+	ldrd	r8, [r10, #8]			@ load test bits</span>
<span class="p_add">+	cmp	r0, r8</span>
<span class="p_add">+	cmpeq	r1, r9</span>
<span class="p_add">+	bne	5f				@ does entry match desc?</span>
<span class="p_add">+	ldrd	r8, [r10, #16]			@ yes, load mod clear mask</span>
<span class="p_add">+	bic	r4, r4, r8</span>
<span class="p_add">+	bic	r5, r5, r9</span>
<span class="p_add">+	ldrd	r8, [r10, #24]			@ load mod set mask</span>
<span class="p_add">+	orr	r4, r4, r8</span>
<span class="p_add">+	orr	r5, r5, r9</span>
<span class="p_add">+5:	add     r10, r10, #32			@ try next mod desc</span>
<span class="p_add">+	b	4b</span>
<span class="p_add">+6:	strd	r4, [r7], #1 &lt;&lt; L2_ORDER</span>
<span class="p_add">+	cmp	r7, r6</span>
<span class="p_add">+	bls	3b</span>
<span class="p_add">+	bx 	lr</span>
<span class="p_add">+</span>
<span class="p_add">+7:</span>
 	mov	ip, #0
 	mcr	p15, 0, ip, c7, c5, 0		@ I+BTB cache invalidate
 	mcr	p15, 0, ip, c8, c7, 0		@ local_flush_tlb_all()
 	dsb
 	isb
 
<span class="p_del">-	mcr	p15, 0, r8, c1, c0, 0		@ re-enable MMU</span>
<span class="p_add">+	mrc	p15, 0, r8, c1, c0, 0		@ re-enable MMU</span>
<span class="p_add">+	orr	r8, r8, #CR_M</span>
<span class="p_add">+	mcr	p15, 0, r8, c1, c0, 0</span>
 	dsb
 	isb
 
<span class="p_del">-	ldmfd	sp!, {r4-r8, pc}</span>
<span class="p_add">+	ldmfd	sp!, {r4-r11, pc}</span>
 ENDPROC(lpae_pgtables_remap_asm)

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



