vlib work
vdel -all -lib work
vlib work
vlog -f compile_verilog
vsim -gui -L altera_mf_ver work.tb_top

add wave -position end sim:/tb_top/riscV/DATA_W
add wave -position end sim:/tb_top/riscV/clk
add wave -position end sim:/tb_top/riscV/reset
add wave -position end sim:/tb_top/riscV/dp/instr_mem/rd
add wave -position end sim:/tb_top/riscV/dp/B.RS_One
add wave -position end sim:/tb_top/riscV/dp/B.RS_Two
add wave -position end sim:/tb_top/riscV/dp/B.rd
add wave -position end sim:/tb_top/riscV/dp/PC
add wave -position end sim:/tb_top/riscV/dp/Instr
add wave -position end sim:/tb_top/riscV/WB_Data
add wave -position end sim:/tb_top/riscV/dp/rf/register_file
add wave -position end sim:/tb_top/riscV/opcode
add wave -position end sim:/tb_top/riscV/ALUSrc
add wave -position end sim:/tb_top/riscV/MemtoReg
add wave -position end sim:/tb_top/riscV/RegWrite
add wave -position end sim:/tb_top/riscV/MemRead
add wave -position end sim:/tb_top/riscV/MemWrite
add wave -position end sim:/tb_top/riscV/Branch
add wave -position end sim:/tb_top/riscV/ALUop
add wave -position end sim:/tb_top/riscV/ALUop_Reg
add wave -position end sim:/tb_top/riscV/Funct7
add wave -position end sim:/tb_top/riscV/Funct3
add wave -position end sim:/tb_top/riscV/Operation
add wave -position end sim:/tb_top/riscV/dp/data_mem/*

radix signal sim:/tb_top/riscV/dp/instr_mem/rd hexadecimal
radix signal sim:/tb_top/riscV/dp/PC unsigned
radix signal sim:/tb_top/riscV/dp/Instr hexadecimal
radix signal sim:/tb_top/riscV/dp/B.RS_One unsigned
radix signal sim:/tb_top/riscV/dp/B.RS_Two unsigned
radix signal sim:/tb_top/riscV/dp/B.rd unsigned
radix signal sim:/tb_top/riscV/WB_Data hexadecimal

run -all