// Seed: 2256201853
module module_0 ();
  logic id_1;
  assign id_1 = id_1;
endmodule
module module_0 #(
    parameter id_16 = 32'd21,
    parameter id_3  = 32'd66,
    parameter id_5  = 32'd63,
    parameter id_9  = 32'd60
) (
    input tri0 id_0,
    output wand module_1
    , _id_9, id_10,
    input wand id_2,
    input tri1 _id_3,
    input wand id_4,
    output tri1 _id_5,
    output wor id_6,
    output supply0 id_7
);
  supply0 id_11 = id_4;
  logic id_12;
  logic id_13;
  struct {
    logic [1 : -1 'b0] id_14;
    logic [-1 : id_3]  id_15;
  } [-1 : 1 'h0] _id_16;
  assign id_12 = id_3 == 1;
  assign id_11 = -1;
  logic [-1 'h0 : id_5] id_17;
  ;
  logic id_18;
  ;
  wire [id_9  >  id_16 : 1] id_19 = -1'h0 - 1;
  assign id_17 = 1 < -1;
  wor   id_20 = 1;
  logic id_21;
  ;
  module_0 modCall_1 ();
endmodule
