{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726233115119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726233115120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 10:11:54 2024 " "Processing started: Fri Sep 13 10:11:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726233115120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233115120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233115120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726233117084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726233117084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/io_contoller.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/io_contoller.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller " "Found entity 1: IO_contoller" {  } { { "IO_contoller/synthesis/IO_contoller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/IO_contoller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "IO_contoller/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "IO_contoller/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_irq_mapper " "Found entity 1: IO_contoller_irq_mapper" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_irq_mapper.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0 " "Found entity 1: IO_contoller_mm_interconnect_0" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_avalon_st_adapter " "Found entity 1: IO_contoller_mm_interconnect_0_avalon_st_adapter" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_rsp_mux_001 " "Found entity 1: IO_contoller_mm_interconnect_0_rsp_mux_001" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126672 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_rsp_mux " "Found entity 1: IO_contoller_mm_interconnect_0_rsp_mux" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_rsp_demux_001 " "Found entity 1: IO_contoller_mm_interconnect_0_rsp_demux_001" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_rsp_demux " "Found entity 1: IO_contoller_mm_interconnect_0_rsp_demux" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_cmd_mux_001 " "Found entity 1: IO_contoller_mm_interconnect_0_cmd_mux_001" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_cmd_mux " "Found entity 1: IO_contoller_mm_interconnect_0_cmd_mux" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_cmd_demux_001 " "Found entity 1: IO_contoller_mm_interconnect_0_cmd_demux_001" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_cmd_demux " "Found entity 1: IO_contoller_mm_interconnect_0_cmd_demux" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel IO_contoller_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233126787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel IO_contoller_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233126788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_router_003_default_decode " "Found entity 1: IO_contoller_mm_interconnect_0_router_003_default_decode" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126788 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_mm_interconnect_0_router_003 " "Found entity 2: IO_contoller_mm_interconnect_0_router_003" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel IO_contoller_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233126801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel IO_contoller_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233126801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_router_002_default_decode " "Found entity 1: IO_contoller_mm_interconnect_0_router_002_default_decode" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126802 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_mm_interconnect_0_router_002 " "Found entity 2: IO_contoller_mm_interconnect_0_router_002" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel IO_contoller_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233126814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel IO_contoller_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233126815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_router_001_default_decode " "Found entity 1: IO_contoller_mm_interconnect_0_router_001_default_decode" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126815 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_mm_interconnect_0_router_001 " "Found entity 2: IO_contoller_mm_interconnect_0_router_001" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel IO_contoller_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233126828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel IO_contoller_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at IO_contoller_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233126829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file io_contoller/synthesis/submodules/io_contoller_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_mm_interconnect_0_router_default_decode " "Found entity 1: IO_contoller_mm_interconnect_0_router_default_decode" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126829 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_mm_interconnect_0_router " "Found entity 2: IO_contoller_mm_interconnect_0_router" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "IO_contoller/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_onchip_memory2_0 " "Found entity 1: IO_contoller_onchip_memory2_0" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0 " "Found entity 1: IO_contoller_nios2_gen2_0" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: IO_contoller_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: IO_contoller_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "4 IO_contoller_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: IO_contoller_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "5 IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "6 IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "7 IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "8 IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "9 IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "10 IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "11 IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "12 IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "13 IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "14 IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "15 IO_contoller_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: IO_contoller_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "16 IO_contoller_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: IO_contoller_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "17 IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "18 IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "19 IO_contoller_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: IO_contoller_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "20 IO_contoller_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: IO_contoller_nios2_gen2_0_cpu_nios2_oci" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""} { "Info" "ISGN_ENTITY_NAME" "21 IO_contoller_nios2_gen2_0_cpu " "Found entity 21: IO_contoller_nios2_gen2_0_cpu" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: IO_contoller_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233126995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233126995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_contoller_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_nios2_gen2_0_cpu_test_bench " "Found entity 1: IO_contoller_nios2_gen2_0_cpu_test_bench" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_contoller_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file io_contoller/synthesis/submodules/io_contoller_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_contoller_jtag_uart_0_sim_scfifo_w " "Found entity 1: IO_contoller_jtag_uart_0_sim_scfifo_w" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127041 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_contoller_jtag_uart_0_scfifo_w " "Found entity 2: IO_contoller_jtag_uart_0_scfifo_w" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127041 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_contoller_jtag_uart_0_sim_scfifo_r " "Found entity 3: IO_contoller_jtag_uart_0_sim_scfifo_r" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127041 ""} { "Info" "ISGN_ENTITY_NAME" "4 IO_contoller_jtag_uart_0_scfifo_r " "Found entity 4: IO_contoller_jtag_uart_0_scfifo_r" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127041 ""} { "Info" "ISGN_ENTITY_NAME" "5 IO_contoller_jtag_uart_0 " "Found entity 5: IO_contoller_jtag_uart_0" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "IO_contoller/synthesis/submodules/controle.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/edge_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/edge_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_capture " "Found entity 1: edge_capture" {  } { { "IO_contoller/synthesis/submodules/edge_capture.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/edge_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/edge_capture_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/edge_capture_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_capture_clear " "Found entity 1: edge_capture_clear" {  } { { "IO_contoller/synthesis/submodules/edge_capture_clear.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/edge_capture_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "IO_contoller/synthesis/submodules/edge_detector.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/i_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/i_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_o_data " "Found entity 1: i_o_data" {  } { { "IO_contoller/synthesis/submodules/i_o_data.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/i_o_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/io_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/io_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_avalon_interface " "Found entity 1: io_avalon_interface" {  } { { "IO_contoller/synthesis/submodules/io_avalon_interface.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/io_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/select_data.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/select_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_data " "Found entity 1: select_data" {  } { { "IO_contoller/synthesis/submodules/select_data.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/select_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/select_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/select_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_read_data " "Found entity 1: select_read_data" {  } { { "IO_contoller/synthesis/submodules/select_read_data.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/select_read_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_contoller/synthesis/submodules/top_input_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file io_contoller/synthesis/submodules/top_input_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_input_controller " "Found entity 1: top_input_controller" {  } { { "IO_contoller/synthesis/submodules/top_input_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/top_input_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/thiag/Documents/New_Ic/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726233127296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller IO_contoller:io " "Elaborating entity \"IO_contoller\" for hierarchy \"IO_contoller:io\"" {  } { { "top.v" "io" { Text "C:/Users/thiag/Documents/New_Ic/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_avalon_interface IO_contoller:io\|io_avalon_interface:io_avalon_interface_0 " "Elaborating entity \"io_avalon_interface\" for hierarchy \"IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\"" {  } { { "IO_contoller/synthesis/IO_contoller.v" "io_avalon_interface_0" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/IO_contoller.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_input_controller IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc " "Elaborating entity \"top_input_controller\" for hierarchy \"IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\"" {  } { { "IO_contoller/synthesis/submodules/io_avalon_interface.v" "tbc" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/io_avalon_interface.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|controle:control_inst " "Elaborating entity \"controle\" for hierarchy \"IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|controle:control_inst\"" {  } { { "IO_contoller/synthesis/submodules/top_input_controller.v" "control_inst" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/top_input_controller.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_capture_clear IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|edge_capture_clear:ecc " "Elaborating entity \"edge_capture_clear\" for hierarchy \"IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|edge_capture_clear:ecc\"" {  } { { "IO_contoller/synthesis/submodules/top_input_controller.v" "ecc" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/top_input_controller.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_o_data IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst " "Elaborating entity \"i_o_data\" for hierarchy \"IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\"" {  } { { "IO_contoller/synthesis/submodules/top_input_controller.v" "io_data_inst" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/top_input_controller.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_data IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst " "Elaborating entity \"select_data\" for hierarchy \"IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\"" {  } { { "IO_contoller/synthesis/submodules/i_o_data.v" "sb_inst\[0\].sb_inst" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/i_o_data.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed " "Elaborating entity \"edge_detector\" for hierarchy \"IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed\"" {  } { { "IO_contoller/synthesis/submodules/select_data.v" "ed" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/select_data.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_capture IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_capture:ec " "Elaborating entity \"edge_capture\" for hierarchy \"IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_capture:ec\"" {  } { { "IO_contoller/synthesis/submodules/select_data.v" "ec" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/select_data.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_read_data IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|select_read_data:srd " "Elaborating entity \"select_read_data\" for hierarchy \"IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|select_read_data:srd\"" {  } { { "IO_contoller/synthesis/submodules/top_input_controller.v" "srd" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/top_input_controller.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_jtag_uart_0 IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"IO_contoller_jtag_uart_0\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\"" {  } { { "IO_contoller/synthesis/IO_contoller.v" "jtag_uart_0" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/IO_contoller.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_jtag_uart_0_scfifo_w IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w " "Elaborating entity \"IO_contoller_jtag_uart_0_scfifo_w\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "the_IO_contoller_jtag_uart_0_scfifo_w" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "wfifo" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233127824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233127824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233127824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233127824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233127824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233127824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233127824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233127824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233127824 ""}  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726233127824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233127967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233127967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/thiag/Documents/New_Ic/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233127968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233128003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233128003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/thiag/Documents/New_Ic/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233128003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233128072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233128072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/thiag/Documents/New_Ic/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233128073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233128161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233128161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/thiag/Documents/New_Ic/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233128162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233128225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233128225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_w:the_IO_contoller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/thiag/Documents/New_Ic/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233128225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_jtag_uart_0_scfifo_r IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_r:the_IO_contoller_jtag_uart_0_scfifo_r " "Elaborating entity \"IO_contoller_jtag_uart_0_scfifo_r\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|IO_contoller_jtag_uart_0_scfifo_r:the_IO_contoller_jtag_uart_0_scfifo_r\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "the_IO_contoller_jtag_uart_0_scfifo_r" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233128237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "IO_contoller_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233128475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233128493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233128493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233128493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233128493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233128493 ""}  } { { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726233128493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233129737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IO_contoller:io\|IO_contoller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IO_contoller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233129870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0 IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"IO_contoller_nios2_gen2_0\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\"" {  } { { "IO_contoller/synthesis/IO_contoller.v" "nios2_gen2_0" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/IO_contoller.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233129908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0.v" "cpu" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233129922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_test_bench IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_test_bench:the_IO_contoller_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_test_bench\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_test_bench:the_IO_contoller_nios2_gen2_0_cpu_test_bench\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_register_bank_a_module IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "IO_contoller_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130173 ""}  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726233130173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233130216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233130216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_a_module:IO_contoller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_register_bank_b_module IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_b_module:IO_contoller_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_register_bank_b_module:IO_contoller_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "IO_contoller_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130340 ""}  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726233130340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_break IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_break:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_break:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode:IO_contoller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_dtrace\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_td_mode:IO_contoller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_oci_im IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_im:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_im:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg:the_IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg:the_IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_nios2_ocimem IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130575 ""}  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726233130575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233130618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233130618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_ocimem:the_IO_contoller_nios2_gen2_0_cpu_nios2_ocimem\|IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram_module:IO_contoller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_debug_slave_tck IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|IO_contoller_nios2_gen2_0_cpu_debug_slave_tck:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|IO_contoller_nios2_gen2_0_cpu_debug_slave_tck:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_IO_contoller_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_IO_contoller_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "IO_contoller_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130731 ""}  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726233130731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper:the_IO_contoller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IO_contoller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_onchip_memory2_0 IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"IO_contoller_onchip_memory2_0\" for hierarchy \"IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\"" {  } { { "IO_contoller/synthesis/IO_contoller.v" "onchip_memory2_0" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/IO_contoller.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IO_contoller_onchip_memory2_0.hex " "Parameter \"init_file\" = \"IO_contoller_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726233130821 ""}  } { { "IO_contoller/synthesis/submodules/IO_contoller_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726233130821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_flh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_flh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_flh1 " "Found entity 1: altsyncram_flh1" {  } { { "db/altsyncram_flh1.tdf" "" { Text "C:/Users/thiag/Documents/New_Ic/db/altsyncram_flh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233130867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233130867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_flh1 IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_flh1:auto_generated " "Elaborating entity \"altsyncram_flh1\" for hierarchy \"IO_contoller:io\|IO_contoller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_flh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233130868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"IO_contoller_mm_interconnect_0\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\"" {  } { { "IO_contoller/synthesis/IO_contoller.v" "mm_interconnect_0" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/IO_contoller.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_avalon_interface_0_avalon_slave_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_avalon_interface_0_avalon_slave_1_translator\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "io_avalon_interface_0_avalon_slave_1_translator" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router:router " "Elaborating entity \"IO_contoller_mm_interconnect_0_router\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router:router\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "router" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_default_decode IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router:router\|IO_contoller_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_default_decode\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router:router\|IO_contoller_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_001 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_001\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_001:router_001\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "router_001" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_001_default_decode IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_001:router_001\|IO_contoller_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_001_default_decode\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_001:router_001\|IO_contoller_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_002 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_002\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_002:router_002\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "router_002" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_002_default_decode IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_002:router_002\|IO_contoller_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_002_default_decode\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_002:router_002\|IO_contoller_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_003 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_003\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_003:router_003\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "router_003" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_router_003_default_decode IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_003:router_003\|IO_contoller_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"IO_contoller_mm_interconnect_0_router_003_default_decode\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_router_003:router_003\|IO_contoller_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_cmd_demux IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"IO_contoller_mm_interconnect_0_cmd_demux\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_cmd_demux_001 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"IO_contoller_mm_interconnect_0_cmd_demux_001\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_cmd_mux IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"IO_contoller_mm_interconnect_0_cmd_mux\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_cmd_mux_001 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"IO_contoller_mm_interconnect_0_cmd_mux_001\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_rsp_demux IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"IO_contoller_mm_interconnect_0_rsp_demux\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_rsp_demux_001 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"IO_contoller_mm_interconnect_0_rsp_demux_001\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_rsp_mux IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"IO_contoller_mm_interconnect_0_rsp_mux\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_rsp_mux_001 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"IO_contoller_mm_interconnect_0_rsp_mux_001\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_avalon_st_adapter IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"IO_contoller_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"IO_contoller:io\|IO_contoller_mm_interconnect_0:mm_interconnect_0\|IO_contoller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|IO_contoller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_contoller_irq_mapper IO_contoller:io\|IO_contoller_irq_mapper:irq_mapper " "Elaborating entity \"IO_contoller_irq_mapper\" for hierarchy \"IO_contoller:io\|IO_contoller_irq_mapper:irq_mapper\"" {  } { { "IO_contoller/synthesis/IO_contoller.v" "irq_mapper" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/IO_contoller.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller IO_contoller:io\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"IO_contoller:io\|altera_reset_controller:rst_controller\"" {  } { { "IO_contoller/synthesis/IO_contoller.v" "rst_controller" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/IO_contoller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer IO_contoller:io\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"IO_contoller:io\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "IO_contoller/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer IO_contoller:io\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"IO_contoller:io\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "IO_contoller/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller IO_contoller:io\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"IO_contoller:io\|altera_reset_controller:rst_controller_001\"" {  } { { "IO_contoller/synthesis/IO_contoller.v" "rst_controller_001" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/IO_contoller.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233131764 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1726233132688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.13.10:12:16 Progress: Loading sldc1774300/alt_sld_fab_wrapper_hw.tcl " "2024.09.13.10:12:16 Progress: Loading sldc1774300/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233136263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233138624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233138770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233141660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233141800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233141934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233142090 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233142108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233142110 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1726233142879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1774300/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc1774300/alt_sld_fab.v" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233144506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233144506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233144594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233144594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233144611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233144611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233144662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233144662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233144734 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233144734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233144734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/db/ip/sldc1774300/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233144795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233144795 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726233147998 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "IO_contoller/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 3521 -1 0 } } { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2899 -1 0 } } { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 3899 -1 0 } } { "IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "IO_contoller/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_jtag_uart_0.v" 398 -1 0 } } { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 2120 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726233148120 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726233148120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233148925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726233150275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thiag/Documents/New_Ic/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/thiag/Documents/New_Ic/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233150802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726233153014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233153014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2138 " "Implemented 2138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726233153324 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726233153324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1967 " "Implemented 1967 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726233153324 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726233153324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726233153324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726233153380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 10:12:33 2024 " "Processing ended: Fri Sep 13 10:12:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726233153380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726233153380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726233153380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233153380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726233155322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726233155322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 10:12:34 2024 " "Processing started: Fri Sep 13 10:12:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726233155322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726233155322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off teste -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off teste -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726233155322 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726233156981 ""}
{ "Info" "0" "" "Project  = teste" {  } {  } 0 0 "Project  = teste" 0 0 "Fitter" 0 0 1726233156981 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1726233156981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726233157079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726233157080 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726233157099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726233157138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726233157138 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726233157304 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726233157316 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726233157633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726233157633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726233157633 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726233157633 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 6479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726233157651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 6481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726233157651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 6483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726233157651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 6485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726233157651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 6487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726233157651 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726233157651 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726233157656 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1726233157731 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1726233158474 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1726233158474 ""}
{ "Info" "ISTA_SDC_FOUND" "IO_contoller/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'IO_contoller/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1726233158499 ""}
{ "Info" "ISTA_SDC_FOUND" "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1726233158505 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|controle:control_inst\|reg_control\[2\] clk " "Register IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|controle:control_inst\|reg_control\[2\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726233158531 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1726233158531 "|top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233158553 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233158553 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233158553 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1726233158553 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1726233158553 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726233158554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726233158554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726233158554 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1726233158554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726233158777 ""}  } { { "top.v" "" { Text "C:/Users/thiag/Documents/New_Ic/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 6459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726233158777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726233158777 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 6010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726233158777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node button_reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726233158777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_contoller:io\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node IO_contoller:io\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "IO_contoller/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 3792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726233158777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726233158777 ""}  } { { "top.v" "" { Text "C:/Users/thiag/Documents/New_Ic/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 6467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726233158777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_contoller:io\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node IO_contoller:io\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726233158777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.v" 3472 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726233158777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_contoller:io\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node IO_contoller:io\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "IO_contoller/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 2737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726233158777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_contoller:io\|IO_contoller_nios2_gen2_0:nios2_gen2_0\|IO_contoller_nios2_gen2_0_cpu:cpu\|IO_contoller_nios2_gen2_0_cpu_nios2_oci:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci\|IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug:the_IO_contoller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726233158777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726233158777 ""}  } { { "IO_contoller/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726233158777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_contoller:io\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node IO_contoller:io\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726233158777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|rst_aux " "Destination node IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|rst_aux" {  } { { "IO_contoller/synthesis/submodules/top_input_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/top_input_controller.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 1907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726233158777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726233158777 ""}  } { { "IO_contoller/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726233158777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|rst_aux  " "Automatically promoted node IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|rst_aux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726233158777 ""}  } { { "IO_contoller/synthesis/submodules/top_input_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/top_input_controller.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 1907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726233158777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_contoller:io\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node IO_contoller:io\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726233158777 ""}  } { { "IO_contoller/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Documents/New_Ic/IO_contoller/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 0 { 0 ""} 0 3792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726233158777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726233159168 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726233159172 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726233159172 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726233159177 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726233159183 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726233159189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726233159189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726233159193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726233159266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1726233159270 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726233159270 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726233159409 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1726233159426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726233160139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726233160472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726233160518 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726233161312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726233161312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726233161819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/thiag/Documents/New_Ic/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726233163067 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726233163067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726233163327 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1726233163327 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726233163327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726233163330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726233163489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726233163516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726233163807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726233163808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726233164158 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726233164758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thiag/Documents/New_Ic/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/thiag/Documents/New_Ic/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726233165189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6556 " "Peak virtual memory: 6556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726233165867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 10:12:45 2024 " "Processing ended: Fri Sep 13 10:12:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726233165867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726233165867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726233165867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726233165867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726233166995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726233166996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 10:12:46 2024 " "Processing started: Fri Sep 13 10:12:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726233166996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726233166996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off teste -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off teste -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726233166996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726233167403 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726233168581 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726233168609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726233168865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 10:12:48 2024 " "Processing ended: Fri Sep 13 10:12:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726233168865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726233168865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726233168865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726233168865 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726233169564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726233170421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726233170421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 10:12:49 2024 " "Processing started: Fri Sep 13 10:12:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726233170421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726233170421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta teste -c main " "Command: quartus_sta teste -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726233170421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726233170599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726233170826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726233170826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233170865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233170865 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1726233171124 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1726233171124 ""}
{ "Info" "ISTA_SDC_FOUND" "IO_contoller/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'IO_contoller/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1726233171140 ""}
{ "Info" "ISTA_SDC_FOUND" "IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'IO_contoller/synthesis/submodules/IO_contoller_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1726233171149 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed\|reg_d\[0\] clk " "Register IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed\|reg_d\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726233171168 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726233171168 "|top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233171181 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233171181 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233171181 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1726233171181 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726233171184 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726233171209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.612 " "Worst-case setup slack is 46.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.612               0.000 altera_reserved_tck  " "   46.612               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233171239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233171245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.209 " "Worst-case recovery slack is 48.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.209               0.000 altera_reserved_tck  " "   48.209               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233171251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.075 " "Worst-case removal slack is 1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 altera_reserved_tck  " "    1.075               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233171257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233171260 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.172 ns " "Worst Case Available Settling Time: 197.172 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171317 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726233171317 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726233171324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726233171356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726233171762 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed\|reg_d\[0\] clk " "Register IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed\|reg_d\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726233171868 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726233171868 "|top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233171870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233171870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233171870 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1726233171870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.980 " "Worst-case setup slack is 46.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.980               0.000 altera_reserved_tck  " "   46.980               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233171886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233171892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.440 " "Worst-case recovery slack is 48.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.440               0.000 altera_reserved_tck  " "   48.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233171898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.978 " "Worst-case removal slack is 0.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.978               0.000 altera_reserved_tck  " "    0.978               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233171904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.604 " "Worst-case minimum pulse width slack is 49.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.604               0.000 altera_reserved_tck  " "   49.604               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233171909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233171909 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.489 ns " "Worst Case Available Settling Time: 197.489 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233171956 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726233171956 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726233171962 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed\|reg_d\[0\] clk " "Register IO_contoller:io\|io_avalon_interface:io_avalon_interface_0\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed\|reg_d\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726233172058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726233172058 "|top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233172060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233172060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726233172060 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1726233172060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.205 " "Worst-case setup slack is 48.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.205               0.000 altera_reserved_tck  " "   48.205               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233172068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233172075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.161 " "Worst-case recovery slack is 49.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.161               0.000 altera_reserved_tck  " "   49.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233172081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.582 " "Worst-case removal slack is 0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 altera_reserved_tck  " "    0.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233172087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.482 " "Worst-case minimum pulse width slack is 49.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726233172091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726233172091 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233172143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233172143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233172143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233172143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.434 ns " "Worst Case Available Settling Time: 198.434 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233172143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233172143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233172143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726233172143 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726233172143 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726233172439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726233172440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726233172532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 10:12:52 2024 " "Processing ended: Fri Sep 13 10:12:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726233172532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726233172532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726233172532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726233172532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1726233173681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726233173682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 10:12:53 2024 " "Processing started: Fri Sep 13 10:12:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726233173682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726233173682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off teste -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off teste -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726233173682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1726233174274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo C:/Users/thiag/Documents/New_Ic/simulation/questa/ simulation " "Generated file main.vo in folder \"C:/Users/thiag/Documents/New_Ic/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726233174841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726233175513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 10:12:55 2024 " "Processing ended: Fri Sep 13 10:12:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726233175513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726233175513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726233175513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726233175513 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726233176205 ""}
