Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 54da5b87e4e542ceb418c73297904447 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'n0' [D:/icecube/mdommb_rev1_fw/hdl/local_coincidence/local_coincidence.v:33]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_mosi' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_miso' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_sclk' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_mosi' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1722]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_miso' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1727]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'nb_sclk' [D:/icecube/mdommb_rev1_fw/hdl/mdommb_fw_rev1_top.v:1731]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=54.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.lclk_adcclk_wiz_clk_wiz
Compiling module xil_defaultlib.lclk_adcclk_wiz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.0,...
Compiling module xil_defaultlib.idelay_discr_clk_wiz_clk_wiz
Compiling module xil_defaultlib.idelay_discr_clk_wiz
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.0,...
Compiling module xil_defaultlib.ddr3_idelay_clk_wiz_clk_wiz
Compiling module xil_defaultlib.ddr3_idelay_clk_wiz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ADC3424_clk_IO_default
Compiling module unisims_ver.IBUFDS(IOSTANDARD="DIFF_SSTL18_I...
Compiling module unisims_ver.IDELAYE2(IDELAY_TYPE="VAR_LOAD")
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=6,INTERFACE...
Compiling module xil_defaultlib.ADC_SERDES_selectio_wiz_default
Compiling module xil_defaultlib.ADC_SERDES
Compiling module unisims_ver.IBUF(IOSTANDARD="SSTL135")
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=8,INTERFACE...
Compiling module xil_defaultlib.DISCR_SERDES_selectio_wiz_defaul...
Compiling module xil_defaultlib.DISCR_SERDES
Compiling module xil_defaultlib.delay_n(DELAY=10,BITS=8)
Compiling module xil_defaultlib.delay(DELAY=10,BITS=8)
Compiling module xil_defaultlib.adc_discr_channel
Compiling module xil_defaultlib.sync_default
Compiling module xil_defaultlib.negedge_detector
Compiling module xil_defaultlib.rs232_ser(P_CLK_FREQ_HZ=12000000...
Compiling module xil_defaultlib.posedge_detector
Compiling module xil_defaultlib.rs232_des(P_CLK_FREQ_HZ=12000000...
Compiling module xil_defaultlib.ft232r_hs
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.err_mngr
Compiling module xil_defaultlib.uart_proc_hs
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_2048_32
Compiling module xil_defaultlib.ft232r_proc_buffered
Compiling module xil_defaultlib.crs_master
Compiling module xil_defaultlib.mDOM_trig_bundle_fan_in
Compiling module xil_defaultlib.mDOM_wvb_conf_bundle_fan_in
Compiling module xil_defaultlib.mDOM_bsum_bundle_fan_in
Compiling module xil_defaultlib.n_channel_mux(N_INPUTS=24,INPUT_...
Compiling module xil_defaultlib.n_channel_mux(N_INPUTS=24,INPUT_...
Compiling module xil_defaultlib.n_channel_mux(N_INPUTS=24,INPUT_...
Compiling module xil_defaultlib.one_shot
Compiling module xil_defaultlib.task_reg(P_TASK_ADR=12'b11111110...
Compiling module xil_defaultlib.task_reg(P_TASK_ADR=12'b10111101...
Compiling module xil_defaultlib.task_reg(P_TASK_ADR=12'b10111101...
Compiling module xil_defaultlib.task_reg(P_TASK_ADR=12'b11101111...
Compiling module xil_defaultlib.task_reg(P_TASK_ADR=12'b10111001...
Compiling module xil_defaultlib.periodic_trigger_gen
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="spa...
Compiling module xil_defaultlib.XDOM_DDR3_PG
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="spa...
Compiling module xil_defaultlib.DIRECT_RDOUT_DPRAM
Compiling module xil_defaultlib.xdom_default
Compiling module xil_defaultlib.icm_ltc_des(SHIFT_CNT=40,IDLE_CN...
Compiling module xil_defaultlib.icm_time_transfer(SHIFT_CNT=40,E...
Compiling module xil_defaultlib.posedge_counter
Compiling module xil_defaultlib.local_time_counter
Compiling module xil_defaultlib.global_trigger_default
Compiling module xil_defaultlib.mDOM_trig_bundle_fan_out
Compiling module xil_defaultlib.mDOM_wvb_conf_bundle_fan_out
Compiling module xil_defaultlib.mDOM_bsum_bundle_fan_out
Compiling module xil_defaultlib.cmp
Compiling module xil_defaultlib.mdom_trigger
Compiling module xil_defaultlib.deviation_detector
Compiling module xil_defaultlib.pulse_extender(P_N_WIDTH=16)
Compiling module xil_defaultlib.delay_n(DELAY=5,BITS=12)
Compiling module xil_defaultlib.delay(DELAY=5,BITS=12)
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="s...
Compiling module xil_defaultlib.DIST_BUFFER_128_12
Compiling module xil_defaultlib.rollingsum_lutram_default
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="s...
Compiling module xil_defaultlib.DIST_BUFFER_32_22
Compiling module xil_defaultlib.pretrigger_buffer(P_USE_DISTRIBU...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="spa...
Compiling module xil_defaultlib.BUFFER_2048_22
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_512_108
Compiling module xil_defaultlib.waveform_buffer_storage(P_ADR_WI...
Compiling module xil_defaultlib.mDOM_wvb_hdr_bundle_3_fan_in
Compiling module xil_defaultlib.wvb_wr_ctrl(P_ADR_WIDTH=11,P_HDR...
Compiling module xil_defaultlib.mDOM_wvb_hdr_bundle_3_fan_out
Compiling module xil_defaultlib.wvb_rd_addr_ctrl(P_ADR_WIDTH=11,...
Compiling module xil_defaultlib.wvb_overflow_ctrl(P_ADR_WIDTH=11...
Compiling module xil_defaultlib.waveform_buffer(P_ADR_WIDTH=11,P...
Compiling module xil_defaultlib.waveform_acquisition(P_ADR_WIDTH...
Compiling module xil_defaultlib.one_shot(P_N_WIDTH=16)
Compiling module xil_defaultlib.local_coincidence_default
Compiling module xil_defaultlib.inhibit_generator_8b
Compiling module xil_defaultlib.discr_scaler_default
Compiling module xil_defaultlib.inhibit_generator_1b
Compiling module xil_defaultlib.discr_scaler(P_INPUT_WIDTH=1)
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="spa...
Compiling module xil_defaultlib.HBUF_RDOUT_DPRAM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="spa...
Compiling module xil_defaultlib.HBUF_DDR3_PG
Compiling module xil_defaultlib.crc16_64b_parallel
Compiling module xil_defaultlib.hbuf_ctrl
Compiling module xil_defaultlib.n_channel_mux(N_INPUTS=24)
Compiling module xil_defaultlib.n_channel_mux(N_INPUTS=24,INPUT_...
Compiling module xil_defaultlib.n_channel_mux(N_INPUTS=24,INPUT_...
Compiling module xil_defaultlib.wvb_rd_ctrl_fmt_2(P_WVB_ADR_WIDT...
Compiling module xil_defaultlib.wvb_reader(N_CHANNELS=24,P_WVB_A...
Compiling module xil_defaultlib.DDR3_pg_transfer_mux
Compiling module xil_defaultlib.DDR3_pg_transfer_ctrl
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.DDR3_DPRAM_transfer
Compiling module xil_defaultlib.fpga_temp_sync
Compiling module xil_defaultlib.iter_integer_linear_calc
Compiling module xil_defaultlib.serial_ck
Compiling module xil_defaultlib.serial_rx(P_DATA_WIDTH=24)
Compiling module xil_defaultlib.serial_tx(P_DATA_WIDTH=24)
Compiling module xil_defaultlib.spi_master(P_RD_DATA_WIDTH=24,P_...
Compiling module xil_defaultlib.serial_rx(P_DATA_WIDTH=32)
Compiling module xil_defaultlib.serial_tx(P_DATA_WIDTH=32)
Compiling module xil_defaultlib.spi_master(P_RD_DATA_WIDTH=32,P_...
Compiling module xil_defaultlib.serial_rx(P_DATA_WIDTH=19)
Compiling module xil_defaultlib.serial_tx(P_DATA_WIDTH=19)
Compiling module xil_defaultlib.spi_master(P_RD_DATA_WIDTH=19,P_...
Compiling module unisims_ver.OBUF(IOSTANDARD="LVCMOS33")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.AFE_PULSER_OUTPUT_selectio_wiz_d...
Compiling module xil_defaultlib.AFE_PULSER_OUTPUT
Compiling module xil_defaultlib.afe_pulser_default
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL18_I...
Compiling module xil_defaultlib.PULSER_OUT_DIFF_selectio_wiz_def...
Compiling module xil_defaultlib.PULSER_OUT_DIFF
Compiling module xil_defaultlib.afe_pulser(DIFFERENTIAL=1)
Compiling module unisims_ver.PULLUP
Compiling module xil_defaultlib.i2c_byte
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_1024_16
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.knight_rider
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
