#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb 20 17:51:33 2023
# Process ID: 10112
# Current directory: C:/Users/stehowe/Documents/Computer_Architecture/Lab2/lab2/lab2.runs/design_1_top_0_0_synth_1
# Command line: vivado.exe -log design_1_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl
# Log file: C:/Users/stehowe/Documents/Computer_Architecture/Lab2/lab2/lab2.runs/design_1_top_0_0_synth_1/design_1_top_0_0.vds
# Journal file: C:/Users/stehowe/Documents/Computer_Architecture/Lab2/lab2/lab2.runs/design_1_top_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stehowe/Documents/Computer_Architecture/Lab2/lab2/lab2.ipdefs/ip_repo_BAK_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1176.023 ; gain = 50.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [c:/Users/stehowe/Documents/Computer_Architecture/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/stehowe/Documents/Computer_Architecture/Lab2/lab2/lab2.srcs/sources_1/new/top.v:22]
ERROR: [Synth 8-439] module 'arm' not found [C:/Users/stehowe/Documents/Computer_Architecture/Lab2/lab2/lab2.srcs/sources_1/new/top.v:39]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/stehowe/Documents/Computer_Architecture/Lab2/lab2/lab2.srcs/sources_1/new/top.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1_top_0_0' [c:/Users/stehowe/Documents/Computer_Architecture/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1232.453 ; gain = 106.438
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 17:52:01 2023...
