// Seed: 1591023241
module module_0 (
    input wand id_0,
    input tri0 id_1
);
  supply0  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ;
  always @(posedge -1 or id_1);
  assign id_11 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd97
) (
    output supply0 id_0,
    input wire id_1,
    input wire id_2,
    output supply0 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wand id_6,
    output tri0 id_7,
    input wor _id_8,
    output wire id_9,
    output logic id_10,
    input supply0 id_11,
    input tri1 id_12
);
  wire [-1  ===  1 : id_8] id_14;
  parameter id_15 = (1) * 1;
  parameter id_16 = -1;
  wire id_17;
  always @(negedge -1);
  wire [-1 : -1] id_18;
  always @(-1 or posedge id_5) id_10 <= id_11;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  assign modCall_1.id_7 = 0;
  wire id_19 = id_11;
endmodule
