m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/ailr16/fpga-training/verilog/clockdivider/simulation/questa
T_opt
Z1 !s110 1692829639
Ve64^fi?[U;J>em1@0mfBz0
04 15 4 work clockdivider_tb fast 0
=1-000ae431a4f1-64e687c7-5eb45-c969
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vclockdivider
R1
!i10b 1
!s100 WZ46;UEAHf7oz0e2^5;U01
IC2mgH?H0_O;J3iSQGWNFf2
R0
w1692821960
8/home/ailr16/fpga-training/verilog/clockdivider/clockdivider.v
F/home/ailr16/fpga-training/verilog/clockdivider/clockdivider.v
!i122 0
L0 1 22
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2021.2;73
r1
!s85 0
31
Z5 !s108 1692829639.000000
!s107 /home/ailr16/fpga-training/verilog/clockdivider/clockdivider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/ailr16/fpga-training/verilog/clockdivider|/home/ailr16/fpga-training/verilog/clockdivider/clockdivider.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+/home/ailr16/fpga-training/verilog/clockdivider -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vclockdivider_tb
R1
!i10b 1
!s100 ig<PPB]:m0jcc6=OiPcCJ0
I;7iz`LQIzMI;>Yl>T?Mcj0
R0
w1692827458
8/home/ailr16/fpga-training/verilog/clockdivider/clockdivider_tb.v
F/home/ailr16/fpga-training/verilog/clockdivider/clockdivider_tb.v
!i122 1
L0 3 31
R3
R4
r1
!s85 0
31
R5
!s107 /home/ailr16/fpga-training/verilog/clockdivider/clockdivider_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/ailr16/fpga-training/verilog/clockdivider|/home/ailr16/fpga-training/verilog/clockdivider/clockdivider_tb.v|
!i113 0
R6
R7
R2
