

================================================================
== Vivado HLS Report for 'load_feature'
================================================================
* Date:           Wed Apr 24 21:45:32 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        current_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    43.750|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  100|  100|  100|  100|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   98|   98|        10|          1|          1|    90|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond_flatten2)
	3  / (!exitcond_flatten2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 20.8>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %y)"   --->   Operation 13 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %x)"   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%padding_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %padding)"   --->   Operation 15 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %stride)"   --->   Operation 16 'read' 'stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hin)"   --->   Operation 17 'read' 'hin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%win_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %win)"   --->   Operation 18 'read' 'win_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ky_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ky)"   --->   Operation 19 'read' 'ky_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kx)"   --->   Operation 20 'read' 'kx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%chin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %chin)"   --->   Operation 21 'read' 'chin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%feature_in_offset_re = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %feature_in_offset)"   --->   Operation 22 'read' 'feature_in_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%y_cast = zext i31 %y_read to i32"   --->   Operation 23 'zext' 'y_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_cast = zext i31 %x_read to i32"   --->   Operation 24 'zext' 'x_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %feature_in, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999999, [5 x i8]* @p_str10, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.47ns)   --->   "%tmp_s = icmp sgt i32 %kx_read, 0"   --->   Operation 26 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %kx_read to i31"   --->   Operation 27 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.73ns)   --->   "%smax = select i1 %tmp_s, i31 %tmp_20, i31 0"   --->   Operation 28 'select' 'smax' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax to i32"   --->   Operation 29 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.47ns)   --->   "%tmp_13 = icmp sgt i32 %ky_read, 0"   --->   Operation 30 'icmp' 'tmp_13' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %ky_read to i31"   --->   Operation 31 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%smax1 = select i1 %tmp_13, i31 %tmp_24, i31 0"   --->   Operation 32 'select' 'smax1' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%smax1_cast = zext i31 %smax1 to i32"   --->   Operation 33 'zext' 'smax1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (8.24ns)   --->   "%tmp_14 = mul i32 %smax_cast, %smax1_cast" [current_conv/current_conv.cpp:23]   --->   Operation 34 'mul' 'tmp_14' <Predicate = true> <Delay = 8.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (8.51ns)   --->   "%tmp_15 = mul nsw i32 %x_cast, %stride_read" [current_conv/current_conv.cpp:34]   --->   Operation 35 'mul' 'tmp_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.55ns)   --->   "%tmp_16 = sub i32 %tmp_15, %padding_read" [current_conv/current_conv.cpp:34]   --->   Operation 36 'sub' 'tmp_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (8.51ns)   --->   "%tmp_17 = mul nsw i32 %y_cast, %stride_read" [current_conv/current_conv.cpp:35]   --->   Operation 37 'mul' 'tmp_17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.55ns)   --->   "%tmp_18 = sub i32 %tmp_17, %padding_read" [current_conv/current_conv.cpp:35]   --->   Operation 38 'sub' 'tmp_18' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cast = zext i32 %ky_read to i64"   --->   Operation 39 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %kx_read to i64"   --->   Operation 40 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast, %cast1"   --->   Operation 41 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %chin_read to i96"   --->   Operation 42 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96"   --->   Operation 43 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (12.3ns)   --->   "%bound4 = mul i96 %cast2, %cast3"   --->   Operation 44 'mul' 'bound4' <Predicate = true> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_18, i32 31)" [current_conv/current_conv.cpp:37]   --->   Operation 45 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid)   --->   "%rev = xor i1 %tmp_27, true" [current_conv/current_conv.cpp:37]   --->   Operation 46 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.47ns)   --->   "%tmp_26_mid = icmp slt i32 %tmp_18, %hin_read" [current_conv/current_conv.cpp:37]   --->   Operation 47 'icmp' 'tmp_26_mid' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_mid = and i1 %tmp_26_mid, %rev" [current_conv/current_conv.cpp:37]   --->   Operation 48 'and' 'tmp2_mid' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_cast = zext i30 %feature_in_offset_re to i33" [current_conv/current_conv.cpp:23]   --->   Operation 49 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [current_conv/current_conv.cpp:23]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 27.8>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i96 [ 0, %0 ], [ %indvar_flatten_next2, %4 ]"   --->   Operation 51 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%index = phi i32 [ 0, %0 ], [ %index_mid2, %4 ]" [current_conv/current_conv.cpp:42]   --->   Operation 52 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%c = phi i31 [ 0, %0 ], [ %c_mid2, %4 ]" [current_conv/current_conv.cpp:23]   --->   Operation 53 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %4 ]"   --->   Operation 54 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%index_1 = phi i32 [ 0, %0 ], [ %index_1_mid2, %4 ]" [current_conv/current_conv.cpp:29]   --->   Operation 55 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_mid2, %4 ]" [current_conv/current_conv.cpp:29]   --->   Operation 56 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%index_2 = phi i32 [ 0, %0 ], [ %tmp_30, %4 ]" [current_conv/current_conv.cpp:42]   --->   Operation 57 'phi' 'index_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %0 ], [ %j_2, %4 ]"   --->   Operation 58 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%c_cast_mid1 = zext i31 %c to i32" [current_conv/current_conv.cpp:23]   --->   Operation 59 'zext' 'c_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (8.51ns)   --->   "%tmp_19 = mul i32 %hin_read, %c_cast_mid1" [current_conv/current_conv.cpp:38]   --->   Operation 60 'mul' 'tmp_19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i31 %i to i32" [current_conv/current_conv.cpp:26]   --->   Operation 61 'zext' 'i_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.55ns)   --->   "%yi = add i32 %tmp_18, %i_cast_mid1" [current_conv/current_conv.cpp:35]   --->   Operation 62 'add' 'yi' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %yi, i32 31)" [current_conv/current_conv.cpp:37]   --->   Operation 63 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%rev1 = xor i1 %tmp_31, true" [current_conv/current_conv.cpp:37]   --->   Operation 64 'xor' 'rev1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.47ns)   --->   "%tmp_21 = icmp slt i32 %yi, %hin_read" [current_conv/current_conv.cpp:37]   --->   Operation 65 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp_19, %yi" [current_conv/current_conv.cpp:38]   --->   Operation 66 'add' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2 = and i1 %tmp_21, %rev1" [current_conv/current_conv.cpp:37]   --->   Operation 67 'and' 'tmp2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [current_conv/current_conv.cpp:29]   --->   Operation 68 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.47ns)   --->   "%tmp_22 = icmp slt i32 %j_cast, %kx_read" [current_conv/current_conv.cpp:29]   --->   Operation 69 'icmp' 'tmp_22' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (3.12ns)   --->   "%exitcond_flatten2 = icmp eq i96 %indvar_flatten2, %bound4"   --->   Operation 70 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 3.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (4.43ns)   --->   "%indvar_flatten_next2 = add i96 %indvar_flatten2, 1"   --->   Operation 71 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 4.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %5, label %.reset7"   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.52ns)   --->   "%c_s = add i31 %c, 1" [current_conv/current_conv.cpp:23]   --->   Operation 73 'add' 'c_s' <Predicate = (!exitcond_flatten2)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%c_cast = zext i31 %c_s to i32" [current_conv/current_conv.cpp:23]   --->   Operation 74 'zext' 'c_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%index_s = add i32 %tmp_14, %index" [current_conv/current_conv.cpp:42]   --->   Operation 75 'add' 'index_s' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 76 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.69ns)   --->   "%index_1_mid = select i1 %exitcond_flatten, i32 %index_s, i32 %index_1" [current_conv/current_conv.cpp:42]   --->   Operation 77 'select' 'index_1_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.73ns)   --->   "%i_mid = select i1 %exitcond_flatten, i31 0, i31 %i" [current_conv/current_conv.cpp:29]   --->   Operation 78 'select' 'i_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node index_2_mid2)   --->   "%index_2_mid = select i1 %exitcond_flatten, i32 %index_s, i32 %index_2" [current_conv/current_conv.cpp:42]   --->   Operation 79 'select' 'index_2_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (8.51ns)   --->   "%tmp_22_mid1 = mul i32 %c_cast, %hin_read" [current_conv/current_conv.cpp:38]   --->   Operation 80 'mul' 'tmp_22_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%tmp_22_mid2 = select i1 %exitcond_flatten, i32 %tmp_22_mid1, i32 %tmp_19" [current_conv/current_conv.cpp:38]   --->   Operation 81 'select' 'tmp_22_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%tmp_mid = add i32 %tmp_18, %tmp_22_mid1" [current_conv/current_conv.cpp:35]   --->   Operation 82 'add' 'tmp_mid' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp5_mid2_v)   --->   "%tmp5_mid227_v = select i1 %exitcond_flatten, i32 %tmp_mid, i32 %tmp" [current_conv/current_conv.cpp:35]   --->   Operation 83 'select' 'tmp5_mid227_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid2)   --->   "%tmp2_mid3 = select i1 %exitcond_flatten, i1 %tmp2_mid, i1 %tmp2" [current_conv/current_conv.cpp:37]   --->   Operation 84 'select' 'tmp2_mid3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xi)   --->   "%j_cast_mid = select i1 %exitcond_flatten, i31 0, i31 %j" [current_conv/current_conv.cpp:29]   --->   Operation 85 'select' 'j_cast_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns)   --->   "%tmp_27_mid = select i1 %exitcond_flatten, i1 %tmp_s, i1 %tmp_22" [current_conv/current_conv.cpp:29]   --->   Operation 86 'select' 'tmp_27_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.69ns)   --->   "%index_mid2 = select i1 %exitcond_flatten, i32 %index_s, i32 %index" [current_conv/current_conv.cpp:42]   --->   Operation 87 'select' 'index_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.73ns)   --->   "%c_mid2 = select i1 %exitcond_flatten, i31 %c_s, i31 %c" [current_conv/current_conv.cpp:23]   --->   Operation 88 'select' 'c_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (2.52ns)   --->   "%i_2 = add i31 %i_mid, 1" [current_conv/current_conv.cpp:26]   --->   Operation 89 'add' 'i_2' <Predicate = (!exitcond_flatten2)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%tmp_24_dup = add i32 %smax_cast, %index_1_mid" [current_conv/current_conv.cpp:42]   --->   Operation 90 'add' 'tmp_24_dup' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_2 to i32" [current_conv/current_conv.cpp:26]   --->   Operation 91 'zext' 'i_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.69ns) (out node of the LUT)   --->   "%index_2_mid2 = select i1 %tmp_27_mid, i32 %index_2_mid, i32 %tmp_24_dup" [current_conv/current_conv.cpp:29]   --->   Operation 92 'select' 'index_2_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (2.55ns)   --->   "%yi_mid1 = add i32 %i_cast, %tmp_18" [current_conv/current_conv.cpp:35]   --->   Operation 93 'add' 'yi_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid2)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %yi_mid1, i32 31)" [current_conv/current_conv.cpp:37]   --->   Operation 94 'bitselect' 'tmp_32' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid2)   --->   "%rev2 = xor i1 %tmp_32, true" [current_conv/current_conv.cpp:37]   --->   Operation 95 'xor' 'rev2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.47ns)   --->   "%tmp_26_mid1 = icmp slt i32 %yi_mid1, %hin_read" [current_conv/current_conv.cpp:37]   --->   Operation 96 'icmp' 'tmp_26_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_mid1 = add i32 %yi_mid1, %tmp_22_mid2" [current_conv/current_conv.cpp:35]   --->   Operation 97 'add' 'tmp_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp5_mid2_v = select i1 %tmp_27_mid, i32 %tmp5_mid227_v, i32 %tmp_mid1" [current_conv/current_conv.cpp:29]   --->   Operation 98 'select' 'tmp5_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (8.51ns)   --->   "%tmp5_mid2 = mul i32 %tmp5_mid2_v, %win_read" [current_conv/current_conv.cpp:29]   --->   Operation 99 'mul' 'tmp5_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid2)   --->   "%tmp2_mid1 = and i1 %tmp_26_mid1, %rev2" [current_conv/current_conv.cpp:37]   --->   Operation 100 'and' 'tmp2_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp2_mid2 = select i1 %tmp_27_mid, i1 %tmp2_mid3, i1 %tmp2_mid1" [current_conv/current_conv.cpp:37]   --->   Operation 101 'select' 'tmp2_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xi)   --->   "%j_cast_mid2 = select i1 %tmp_27_mid, i31 %j_cast_mid, i31 0" [current_conv/current_conv.cpp:29]   --->   Operation 102 'select' 'j_cast_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xi)   --->   "%j_cast_mid2_cast = zext i31 %j_cast_mid2 to i32" [current_conv/current_conv.cpp:29]   --->   Operation 103 'zext' 'j_cast_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.69ns)   --->   "%index_1_mid2 = select i1 %tmp_27_mid, i32 %index_1_mid, i32 %tmp_24_dup" [current_conv/current_conv.cpp:29]   --->   Operation 104 'select' 'index_1_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.73ns)   --->   "%i_mid2 = select i1 %tmp_27_mid, i31 %i_mid, i31 %i_2" [current_conv/current_conv.cpp:29]   --->   Operation 105 'select' 'i_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (2.55ns) (out node of the LUT)   --->   "%xi = add i32 %j_cast_mid2_cast, %tmp_16" [current_conv/current_conv.cpp:34]   --->   Operation 106 'add' 'xi' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xi, i32 31)" [current_conv/current_conv.cpp:37]   --->   Operation 107 'bitselect' 'tmp_33' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%rev3 = xor i1 %tmp_33, true" [current_conv/current_conv.cpp:37]   --->   Operation 108 'xor' 'rev3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (2.47ns)   --->   "%tmp_25 = icmp slt i32 %xi, %win_read" [current_conv/current_conv.cpp:37]   --->   Operation 109 'icmp' 'tmp_25' <Predicate = (!exitcond_flatten2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%tmp1 = and i1 %tmp_25, %rev3" [current_conv/current_conv.cpp:37]   --->   Operation 110 'and' 'tmp1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond4 = and i1 %tmp2_mid2, %tmp1" [current_conv/current_conv.cpp:37]   --->   Operation 111 'and' 'or_cond4' <Predicate = (!exitcond_flatten2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %or_cond4, label %2, label %3" [current_conv/current_conv.cpp:37]   --->   Operation 112 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.55ns)   --->   "%tmp_26 = add nsw i32 %tmp5_mid2, %xi" [current_conv/current_conv.cpp:38]   --->   Operation 113 'add' 'tmp_26' <Predicate = (!exitcond_flatten2 & or_cond4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i32 %tmp_26 to i33" [current_conv/current_conv.cpp:38]   --->   Operation 114 'sext' 'tmp_27_cast' <Predicate = (!exitcond_flatten2 & or_cond4)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.55ns)   --->   "%sum = add i33 %sext_cast, %tmp_27_cast" [current_conv/current_conv.cpp:38]   --->   Operation 115 'add' 'sum' <Predicate = (!exitcond_flatten2 & or_cond4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sum_cast = sext i33 %sum to i64" [current_conv/current_conv.cpp:38]   --->   Operation 116 'sext' 'sum_cast' <Predicate = (!exitcond_flatten2 & or_cond4)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%feature_in_addr = getelementptr float* %feature_in, i64 %sum_cast" [current_conv/current_conv.cpp:38]   --->   Operation 117 'getelementptr' 'feature_in_addr' <Predicate = (!exitcond_flatten2 & or_cond4)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.55ns)   --->   "%tmp_30 = add nsw i32 %index_2_mid2, 1" [current_conv/current_conv.cpp:42]   --->   Operation 118 'add' 'tmp_30' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (2.52ns)   --->   "%j_op = add i31 %j, 1" [current_conv/current_conv.cpp:29]   --->   Operation 119 'add' 'j_op' <Predicate = (!exitcond_flatten2)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node j_2)   --->   "%j_mid211_op = select i1 %exitcond_flatten, i31 1, i31 %j_op" [current_conv/current_conv.cpp:29]   --->   Operation 120 'select' 'j_mid211_op' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.73ns) (out node of the LUT)   --->   "%j_2 = select i1 %tmp_27_mid, i31 %j_mid211_op, i31 1" [current_conv/current_conv.cpp:29]   --->   Operation 121 'select' 'j_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (3.52ns)   --->   "%indvar_flatten_op = add i64 %indvar_flatten, 1"   --->   Operation 122 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten2)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.48ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op"   --->   Operation 123 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten2)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 43.7>
ST_3 : Operation 124 [7/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 124 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 43.7>
ST_4 : Operation 125 [6/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 125 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 43.7>
ST_5 : Operation 126 [5/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 126 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 43.7>
ST_6 : Operation 127 [4/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 127 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 43.7>
ST_7 : Operation 128 [3/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 128 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 43.7>
ST_8 : Operation 129 [2/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 129 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 43.7>
ST_9 : Operation 130 [1/7] (43.7ns)   --->   "%feature_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %feature_in_addr, i32 1)" [current_conv/current_conv.cpp:38]   --->   Operation 130 'readreq' 'feature_in_load_req' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 43.7>
ST_10 : Operation 131 [1/1] (43.7ns)   --->   "%feature_in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %feature_in_addr)" [current_conv/current_conv.cpp:38]   --->   Operation 131 'read' 'feature_in_addr_read' <Predicate = (or_cond4)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 90, i64 90, i64 90)"   --->   Operation 132 'speclooptripcount' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [current_conv/current_conv.cpp:29]   --->   Operation 133 'specregionbegin' 'tmp_23' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:31]   --->   Operation 134 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_29 = sext i32 %index_2_mid2 to i64" [current_conv/current_conv.cpp:40]   --->   Operation 135 'sext' 'tmp_29' <Predicate = (!or_cond4)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%feature_buffer_addr_1 = getelementptr [25600 x float]* %feature_buffer, i64 0, i64 %tmp_29" [current_conv/current_conv.cpp:40]   --->   Operation 136 'getelementptr' 'feature_buffer_addr_1' <Predicate = (!or_cond4)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %feature_buffer_addr_1, align 4" [current_conv/current_conv.cpp:40]   --->   Operation 137 'store' <Predicate = (!or_cond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 138 'br' <Predicate = (!or_cond4)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_28 = sext i32 %index_2_mid2 to i64" [current_conv/current_conv.cpp:38]   --->   Operation 139 'sext' 'tmp_28' <Predicate = (or_cond4)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%feature_buffer_addr = getelementptr [25600 x float]* %feature_buffer, i64 0, i64 %tmp_28" [current_conv/current_conv.cpp:38]   --->   Operation 140 'getelementptr' 'feature_buffer_addr' <Predicate = (or_cond4)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (3.25ns)   --->   "store float %feature_in_addr_read, float* %feature_buffer_addr, align 4" [current_conv/current_conv.cpp:38]   --->   Operation 141 'store' <Predicate = (or_cond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "br label %4" [current_conv/current_conv.cpp:39]   --->   Operation 142 'br' <Predicate = (or_cond4)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_23)" [current_conv/current_conv.cpp:43]   --->   Operation 143 'specregionend' 'empty' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br label %1" [current_conv/current_conv.cpp:29]   --->   Operation 144 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [current_conv/current_conv.cpp:57]   --->   Operation 145 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 20.8ns
The critical path consists of the following:
	wire read on port 'ky' [19]  (0 ns)
	'mul' operation ('bound') [41]  (8.51 ns)
	'mul' operation ('bound4') [44]  (12.3 ns)

 <State 2>: 27.9ns
The critical path consists of the following:
	'phi' operation ('c', current_conv/current_conv.cpp:23) with incoming values : ('c_mid2', current_conv/current_conv.cpp:23) [54]  (0 ns)
	'add' operation ('c_s', current_conv/current_conv.cpp:23) [75]  (2.52 ns)
	'mul' operation ('tmp_22_mid1', current_conv/current_conv.cpp:38) [83]  (8.51 ns)
	'select' operation ('tmp_22_mid2', current_conv/current_conv.cpp:38) [84]  (0 ns)
	'add' operation ('tmp_mid1', current_conv/current_conv.cpp:35) [100]  (2.55 ns)
	'select' operation ('tmp5_mid2_v', current_conv/current_conv.cpp:29) [101]  (0.698 ns)
	'mul' operation ('tmp5_mid2', current_conv/current_conv.cpp:29) [102]  (8.51 ns)
	'add' operation ('tmp_26', current_conv/current_conv.cpp:38) [124]  (2.55 ns)
	'add' operation ('sum', current_conv/current_conv.cpp:38) [126]  (2.55 ns)

 <State 3>: 43.8ns
The critical path consists of the following:
	bus request on port 'feature_in' (current_conv/current_conv.cpp:38) [129]  (43.8 ns)

 <State 4>: 43.8ns
The critical path consists of the following:
	bus request on port 'feature_in' (current_conv/current_conv.cpp:38) [129]  (43.8 ns)

 <State 5>: 43.8ns
The critical path consists of the following:
	bus request on port 'feature_in' (current_conv/current_conv.cpp:38) [129]  (43.8 ns)

 <State 6>: 43.8ns
The critical path consists of the following:
	bus request on port 'feature_in' (current_conv/current_conv.cpp:38) [129]  (43.8 ns)

 <State 7>: 43.8ns
The critical path consists of the following:
	bus request on port 'feature_in' (current_conv/current_conv.cpp:38) [129]  (43.8 ns)

 <State 8>: 43.8ns
The critical path consists of the following:
	bus request on port 'feature_in' (current_conv/current_conv.cpp:38) [129]  (43.8 ns)

 <State 9>: 43.8ns
The critical path consists of the following:
	bus request on port 'feature_in' (current_conv/current_conv.cpp:38) [129]  (43.8 ns)

 <State 10>: 43.8ns
The critical path consists of the following:
	bus read on port 'feature_in' (current_conv/current_conv.cpp:38) [130]  (43.8 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('feature_buffer_addr_1', current_conv/current_conv.cpp:40) [120]  (0 ns)
	'store' operation (current_conv/current_conv.cpp:40) of constant 0 on array 'feature_buffer' [121]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
