$date
	Mon Dec 27 09:19:22 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_tb $end
$var wire 4 ! value [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
bx !
$end
#5
1"
#10
0"
#15
1"
#17
1#
#20
0"
#25
b0 !
1"
#28
0#
#30
0"
#35
b1 !
1"
#40
0"
#45
b10 !
1"
#50
0"
#55
b11 !
1"
#57
1#
#60
0"
#65
b0 !
1"
#68
0#
#70
0"
#75
b1 !
1"
#80
0"
#85
b10 !
1"
#90
0"
#95
b11 !
1"
#100
0"
#105
b100 !
1"
#110
0"
#115
b101 !
1"
#120
0"
#125
b110 !
1"
#130
0"
#135
b111 !
1"
#140
0"
#145
b1000 !
1"
#150
0"
#155
b1001 !
1"
#160
0"
#165
b1010 !
1"
#170
0"
#175
b1011 !
1"
#180
0"
#185
b1100 !
1"
#190
0"
#195
b1101 !
1"
#200
0"
#205
b1110 !
1"
#210
0"
#215
b1111 !
1"
#220
0"
#225
b0 !
1"
#230
0"
#235
b1 !
1"
#240
0"
#245
b10 !
1"
#250
0"
#255
b11 !
1"
#260
0"
#265
b100 !
1"
#268
