 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.34	  vpr	  58.29 MiB	  	  -1	  -1	  0.06	  19584	  1	  0.02	  -1	  -1	  29972	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  59684	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  19.8 MiB	  0.00	  6	  6	  9	  3	  5	  1	  58.3 MiB	  0.00	  0.00	  0.55447	  0.55447	  -0.91031	  -0.55447	  0.55447	  0.00	  9.741e-06	  6.417e-06	  7.172e-05	  5.2195e-05	  -1	  -1	  -1	  -1	  -1	  2	  4	  18000	  18000	  14049.7	  1561.07	  0.00	  0.00102121	  0.000946917	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.33	  vpr	  58.66 MiB	  	  -1	  -1	  0.05	  19584	  1	  0.02	  -1	  -1	  29588	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  60064	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  19.9 MiB	  0.00	  9	  9	  9	  3	  3	  3	  58.7 MiB	  0.00	  0.00	  0.56425	  0.48631	  -0.91031	  -0.48631	  0.48631	  0.00	  1.5785e-05	  1.0221e-05	  8.6075e-05	  6.189e-05	  -1	  -1	  -1	  -1	  -1	  4	  3	  18000	  18000	  15707.9	  1745.32	  0.00	  0.00104786	  0.000969008	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  18.01	  parmys	  205.11 MiB	  	  -1	  -1	  14.67	  210028	  2	  0.99	  -1	  -1	  53804	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  62168	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  21.0 MiB	  0.02	  122	  29	  77716	  56225	  2725	  18766	  60.7 MiB	  0.07	  0.00	  1.75837	  1.49664	  -15.1339	  -1.49664	  1.49664	  0.00	  0.000233896	  0.000217814	  0.0177261	  0.0164899	  -1	  -1	  -1	  -1	  -1	  44	  3	  3.042e+06	  2.79e+06	  863192.	  3836.41	  0.00	  0.0219288	  0.0204125	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  154	  9	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  18.03	  parmys	  205.28 MiB	  	  -1	  -1	  14.59	  210204	  2	  1.00	  -1	  -1	  53792	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  62164	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  21.4 MiB	  0.02	  133	  33	  74491	  53503	  3069	  17919	  60.7 MiB	  0.07	  0.00	  1.58769	  1.47673	  -14.6018	  -1.47673	  1.47673	  0.00	  0.000233625	  0.000217386	  0.0174807	  0.0162133	  -1	  -1	  -1	  -1	  -1	  45	  5	  3.042e+06	  2.79e+06	  892591.	  3967.07	  0.01	  0.0223692	  0.0207431	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  153	  10	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.37	  vpr	  64.29 MiB	  	  -1	  -1	  0.07	  19748	  1	  0.02	  -1	  -1	  29992	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  65828	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  25.6 MiB	  0.00	  6	  6	  9	  3	  5	  1	  64.3 MiB	  0.00	  0.00	  0.55247	  0.55247	  -0.90831	  -0.55247	  0.55247	  0.00	  9.796e-06	  6.349e-06	  7.19e-05	  5.2656e-05	  -1	  -1	  -1	  -1	  -1	  2	  3	  53894	  53894	  12370.0	  1374.45	  0.00	  0.00102983	  0.000959129	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.43	  vpr	  63.91 MiB	  	  -1	  -1	  0.10	  19748	  1	  0.02	  -1	  -1	  29992	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  65444	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  25.6 MiB	  0.00	  9	  9	  9	  3	  3	  3	  63.9 MiB	  0.00	  0.00	  0.56425	  0.48631	  -0.90831	  -0.48631	  0.48631	  0.00	  9.997e-06	  6.387e-06	  7.1795e-05	  5.0427e-05	  -1	  -1	  -1	  -1	  -1	  4	  2	  53894	  53894	  14028.3	  1558.70	  0.00	  0.00099297	  0.000926278	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  3.06	  vpr	  71.56 MiB	  	  -1	  -1	  0.66	  28200	  2	  0.12	  -1	  -1	  33612	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  73276	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  32.1 MiB	  0.32	  18948.4	  9065	  188938	  62712	  123751	  2475	  71.6 MiB	  0.65	  0.01	  5.10272	  4.25856	  -4300.68	  -4.25856	  4.25856	  0.00	  0.00298071	  0.00257445	  0.286349	  0.24772	  -1	  -1	  -1	  -1	  -1	  12967	  12	  4.25198e+07	  1.05374e+07	  2.96205e+06	  3778.13	  0.21	  0.393062	  0.345368	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  15	  938	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  3.03	  vpr	  71.92 MiB	  	  -1	  -1	  0.64	  28196	  2	  0.10	  -1	  -1	  33604	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  73648	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  32.4 MiB	  0.31	  19093.3	  8676	  182587	  57065	  122886	  2636	  71.9 MiB	  0.64	  0.01	  5.28719	  4.13078	  -3296.08	  -4.13078	  4.13078	  0.00	  0.00318294	  0.00278758	  0.278742	  0.241101	  -1	  -1	  -1	  -1	  -1	  12596	  11	  4.25198e+07	  1.05374e+07	  3.02951e+06	  3864.17	  0.23	  0.403096	  0.355495	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  14	  939	 
