#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Nov 20 11:38:11 2015
# Process ID: 3760
# Log file: C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.runs/synth_1/Top_serial.vds
# Journal file: C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_serial.tcl -notrace
Command: synth_design -top Top_serial -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 245.176 ; gain = 68.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_serial' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Top_serial.vhd:50]
INFO: [Synth 8-3491] module 'Divider' declared at 'C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Divider.vhd:35' bound to instance 'divider_map' of component 'Divider' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Top_serial.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Divider' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Divider.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Divider' (1#1) [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Divider.vhd:47]
INFO: [Synth 8-3491] module 'SPI' declared at 'C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/SPI.vhd:36' bound to instance 'SPI_map' of component 'SPI' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Top_serial.vhd:197]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/SPI.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'SPI' (2#1) [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/SPI.vhd:51]
INFO: [Synth 8-3491] module 'SPI_state_clk' declared at 'C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/SPI_state_clk.vhd:34' bound to instance 'SPI_state_clk_map' of component 'SPI_state_clk' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Top_serial.vhd:212]
INFO: [Synth 8-638] synthesizing module 'SPI_state_clk' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/SPI_state_clk.vhd:42]
WARNING: [Synth 8-614] signal 'CLK_EN' is read in the process but is not in the sensitivity list [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/SPI_state_clk.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'SPI_state_clk' (3#1) [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/SPI_state_clk.vhd:42]
WARNING: [Synth 8-614] signal 'BTNC' is read in the process but is not in the sensitivity list [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Top_serial.vhd:331]
WARNING: [Synth 8-614] signal 'tx_done' is read in the process but is not in the sensitivity list [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Top_serial.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'Top_serial' (4#1) [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Top_serial.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 279.387 ; gain = 102.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 279.387 ; gain = 102.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc]
Finished Parsing XDC File [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 580.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 3 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 3 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 19 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 19 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 20 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 20 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 21 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 21 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 62 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 62 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 63 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 63 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 71 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 71 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 72 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 72 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 73 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 73 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_state_clk'
INFO: [Synth 8-5546] ROM "SPI_CLK" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'TX_DONE_reg' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/SPI_state_clk.vhd:80]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                st1_wait |                            00000 |                            00000
                st2_high |                            00001 |                            00001
                 st2_low |                            00010 |                            00010
                st3_high |                            00011 |                            00011
                 st3_low |                            00100 |                            00100
                st4_high |                            00101 |                            00101
                 st4_low |                            00110 |                            00110
                st5_high |                            00111 |                            00111
                 st5_low |                            01000 |                            01000
                st6_high |                            01001 |                            01001
                 st6_low |                            01010 |                            01010
                st7_high |                            01011 |                            01011
                 st7_low |                            01100 |                            01100
                st8_high |                            01101 |                            01101
                 st8_low |                            01110 |                            01110
                st9_high |                            01111 |                            01111
                 st9_low |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_state_clk'
WARNING: [Synth 8-327] inferring latch for variable 'SPI_CLK_reg' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/SPI_state_clk.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'LED_reg' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Top_serial.vhd:290]
WARNING: [Synth 8-327] inferring latch for variable 'tx_enable_reg' [C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/sources_1/new/Top_serial.vhd:208]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_serial 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module SPI 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module SPI_state_clk 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 580.352 ; gain = 403.414

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (tx_enable_reg) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[0] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[1] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[2] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[3] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[4] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[5] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[6] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[7] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[8] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[9] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[10] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[11] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[12] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[13] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[14] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[15] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[16] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[17] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[18] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[19] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[20] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[21] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[22] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[23] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[24] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[25] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[26] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[0] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[1] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[2] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[3] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[4] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[5] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[6] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[7] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[8] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[9] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[10] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[11] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[12] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[13] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[14] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[15] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[16] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[17] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[18] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[19] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[20] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[21] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[22] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[23] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[0] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[1] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[2] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[3] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[4] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[5] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[6] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[7] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[8] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[9] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[10] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[11] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[12] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[0] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[1] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[2] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[3] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[4] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[5] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[6] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[7] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[8] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[9] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[10] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[11] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter100KHz_reg[12] ) is unused and will be removed from module Top_serial.
WARNING: [Synth 8-3332] Sequential element (\state_reg[1] ) is unused and will be removed from module Top_serial.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 580.352 ; gain = 403.414

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 3 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 3 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 19 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 19 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 20 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 20 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 21 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 21 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 62 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 62 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 63 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 63 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 71 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 71 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 72 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 72 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 73 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 73 of file C:/Users/Austin/Documents/CEC330_2/spi_test/spi_test.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    14|
|4     |LUT2   |     4|
|5     |LUT3   |     1|
|6     |LUT4   |     5|
|7     |LUT5   |     7|
|8     |LUT6   |     2|
|9     |FDRE   |    29|
|10    |LD     |     5|
|11    |IBUF   |     4|
|12    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |    81|
|2     |  SPI_map           |SPI           |     9|
|3     |  SPI_state_clk_map |SPI_state_clk |    17|
|4     |  divider_map       |Divider       |    37|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 403.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 580.352 ; gain = 87.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 403.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 580.352 ; gain = 389.586
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 580.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 11:38:37 2015...
