#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557b301ef7e0 .scope module, "imm_extender" "imm_extender" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "cs_imm_src"
    .port_info 1 /INPUT 25 "instr"
    .port_info 2 /OUTPUT 32 "imm_ext"
o0x7f48ecc7a018 .functor BUFZ 2, C4<zz>; HiZ drive
v0x557b301f0210_0 .net "cs_imm_src", 1 0, o0x7f48ecc7a018;  0 drivers
v0x557b30217160_0 .var "imm_ext", 31 0;
o0x7f48ecc7a078 .functor BUFZ 25, C4<zzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557b30217240_0 .net "instr", 31 7, o0x7f48ecc7a078;  0 drivers
E_0x557b301ea180 .event edge, v0x557b301f0210_0, v0x557b30217240_0;
S_0x557b301f8e50 .scope module, "instr_decode_tb" "instr_decode_tb" 3 3;
 .timescale -9 -12;
v0x557b30218780_0 .net "funct3", 2 0, L_0x557b3021cd40;  1 drivers
v0x557b30218860_0 .net "funct7", 6 0, L_0x557b3021cff0;  1 drivers
v0x557b30218930_0 .net "imm", 24 0, L_0x557b3021d120;  1 drivers
v0x557b30218a30_0 .var "instr", 31 0;
v0x557b30218b00_0 .net "opcode", 6 0, L_0x557b3021cb40;  1 drivers
v0x557b30218ba0_0 .net "rd", 4 0, L_0x557b3021cc50;  1 drivers
v0x557b30218c70_0 .net "rs1", 4 0, L_0x557b3021ce30;  1 drivers
v0x557b30218d40_0 .net "rs2", 4 0, L_0x557b3021cf00;  1 drivers
S_0x557b30217380 .scope task, "check_outputs" "check_outputs" 3 28, 3 28 0, S_0x557b301f8e50;
 .timescale -9 -12;
v0x557b30217550_0 .var "exp_funct3", 2 0;
v0x557b30217650_0 .var "exp_funct7", 6 0;
v0x557b30217730_0 .var "exp_imm", 24 0;
v0x557b30217820_0 .var "exp_opcode", 6 0;
v0x557b30217900_0 .var "exp_rd", 4 0;
v0x557b30217a30_0 .var "exp_rs1", 4 0;
v0x557b30217b10_0 .var "exp_rs2", 4 0;
TD_instr_decode_tb.check_outputs ;
    %vpi_call 3 38 "$display", "Instruction: 0x%08h", v0x557b30218a30_0 {0 0 0};
    %vpi_call 3 39 "$display", "opcode: 0x%02h (expected 0x%02h)", v0x557b30218b00_0, v0x557b30217820_0 {0 0 0};
    %vpi_call 3 40 "$display", "rd: 0x%02h (expected 0x%02h)", v0x557b30218ba0_0, v0x557b30217900_0 {0 0 0};
    %vpi_call 3 41 "$display", "rs1: 0x%02h (expected 0x%02h)", v0x557b30218c70_0, v0x557b30217a30_0 {0 0 0};
    %vpi_call 3 42 "$display", "rs2: 0x%02h (expected 0x%02h)", v0x557b30218d40_0, v0x557b30217b10_0 {0 0 0};
    %vpi_call 3 43 "$display", "funct7: 0x%02h (expected 0x%02h)", v0x557b30218860_0, v0x557b30217650_0 {0 0 0};
    %vpi_call 3 44 "$display", "funct3: 0x%01h (expected 0x%01h)", v0x557b30218780_0, v0x557b30217550_0 {0 0 0};
    %vpi_call 3 45 "$display", "imm: 0x%07h (expected 0x%07h)", v0x557b30218930_0, v0x557b30217730_0 {0 0 0};
    %vpi_call 3 46 "$display", "-------------------------------------------------" {0 0 0};
    %end;
S_0x557b30217bf0 .scope module, "uut" "instr_decode" 3 16, 4 5 0, S_0x557b301f8e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "opcode"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 7 "funct7"
    .port_info 6 /OUTPUT 3 "funct3"
    .port_info 7 /OUTPUT 25 "imm"
v0x557b30217f00_0 .net "funct3", 2 0, L_0x557b3021cd40;  alias, 1 drivers
v0x557b30217fe0_0 .net "funct7", 6 0, L_0x557b3021cff0;  alias, 1 drivers
v0x557b302180c0_0 .net "imm", 24 0, L_0x557b3021d120;  alias, 1 drivers
v0x557b30218180_0 .net "instr", 31 0, v0x557b30218a30_0;  1 drivers
v0x557b30218260_0 .net "opcode", 6 0, L_0x557b3021cb40;  alias, 1 drivers
v0x557b30218390_0 .net "rd", 4 0, L_0x557b3021cc50;  alias, 1 drivers
v0x557b30218470_0 .net "rs1", 4 0, L_0x557b3021ce30;  alias, 1 drivers
v0x557b30218550_0 .net "rs2", 4 0, L_0x557b3021cf00;  alias, 1 drivers
L_0x557b3021cb40 .part v0x557b30218a30_0, 0, 7;
L_0x557b3021cc50 .part v0x557b30218a30_0, 7, 5;
L_0x557b3021cd40 .part v0x557b30218a30_0, 12, 3;
L_0x557b3021ce30 .part v0x557b30218a30_0, 15, 5;
L_0x557b3021cf00 .part v0x557b30218a30_0, 20, 5;
L_0x557b3021cff0 .part v0x557b30218a30_0, 25, 7;
L_0x557b3021d120 .part v0x557b30218a30_0, 7, 25;
S_0x557b301f6a30 .scope module, "multi_cycle_rv" "multi_cycle_rv" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
P_0x557b301d7a70 .param/str "NAME" 0 5 2, "multi_cycle";
o0x7f48ecc7a918 .functor BUFZ 1, C4<z>; HiZ drive
v0x557b3021ad40_0 .net "clk", 0 0, o0x7f48ecc7a918;  0 drivers
v0x557b3021ae00_0 .net "instr", 31 0, L_0x557b3022d830;  1 drivers
v0x557b3021aed0_0 .net "pc", 31 0, v0x557b3021aad0_0;  1 drivers
v0x557b3021afa0_0 .net "pc_next", 31 0, L_0x557b3022da50;  1 drivers
o0x7f48ecc7a9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557b3021b090_0 .net "rst_n", 0 0, o0x7f48ecc7a9a8;  0 drivers
S_0x557b30218e10 .scope module, "imm" "instr_mem" 5 28, 6 1 0, S_0x557b301f6a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instr"
P_0x557b30218fe0 .param/l "MEM_DEPTH" 0 6 2, +C4<00000000000000000000000100000000>;
P_0x557b30219020 .param/str "MEM_FILE" 1 6 9, "sw/mem/fibonacci.mem";
P_0x557b30219060 .param/l "START_ADDR" 0 6 3, +C4<00000000000000000000000000000000>;
L_0x7f48ecc31060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557b30219250_0 .net/2u *"_s0", 31 0, L_0x7f48ecc31060;  1 drivers
L_0x7f48ecc310f0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x557b30219350_0 .net/2u *"_s10", 31 0, L_0x7f48ecc310f0;  1 drivers
v0x557b30219430_0 .net *"_s12", 0 0, L_0x557b3022d600;  1 drivers
v0x557b302194d0_0 .net *"_s14", 31 0, L_0x557b3022d740;  1 drivers
L_0x7f48ecc31138 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x557b302195b0_0 .net/2u *"_s16", 31 0, L_0x7f48ecc31138;  1 drivers
v0x557b302196e0_0 .net *"_s6", 31 0, L_0x557b3022d4c0;  1 drivers
L_0x7f48ecc310a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557b302197c0_0 .net *"_s9", 1 0, L_0x7f48ecc310a8;  1 drivers
v0x557b302198a0_0 .net "addr", 31 0, v0x557b3021aad0_0;  alias, 1 drivers
v0x557b30219980_0 .var/i "i", 31 0;
v0x557b30219a60_0 .net "instr", 31 0, L_0x557b3022d830;  alias, 1 drivers
v0x557b30219b40 .array "memory", 255 0, 31 0;
v0x557b30219c00_0 .net "offset", 31 0, L_0x557b3022d330;  1 drivers
v0x557b30219ce0_0 .net "word_index", 31 2, L_0x557b3022d3d0;  1 drivers
L_0x557b3022d330 .arith/sub 32, v0x557b3021aad0_0, L_0x7f48ecc31060;
L_0x557b3022d3d0 .part L_0x557b3022d330, 2, 30;
L_0x557b3022d4c0 .concat [ 30 2 0 0], L_0x557b3022d3d0, L_0x7f48ecc310a8;
L_0x557b3022d600 .cmp/gt 32, L_0x7f48ecc310f0, L_0x557b3022d4c0;
L_0x557b3022d740 .array/port v0x557b30219b40, L_0x557b3022d3d0;
L_0x557b3022d830 .functor MUXZ 32, L_0x7f48ecc31138, L_0x557b3022d740, L_0x557b3022d600, C4<>;
S_0x557b30219e20 .scope module, "pc_adder" "adder32" 5 33, 7 2 0, S_0x557b301f6a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x557b30219ff0_0 .net "a", 31 0, v0x557b3021aad0_0;  alias, 1 drivers
L_0x7f48ecc31180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557b3021a0d0_0 .net "b", 31 0, L_0x7f48ecc31180;  1 drivers
v0x557b3021a190_0 .net "sum", 31 0, L_0x557b3022da50;  alias, 1 drivers
L_0x557b3022da50 .arith/sum 32, v0x557b3021aad0_0, L_0x7f48ecc31180;
S_0x557b3021a300 .scope module, "program_counter" "register" 5 14, 8 1 0, S_0x557b301f6a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "pc_next"
    .port_info 4 /OUTPUT 32 "pc"
P_0x557b3021a500 .param/l "RESET_VALUE" 0 8 3, C4<00000000000000000000000000000000>;
P_0x557b3021a540 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0x557b3021a770_0 .net "clk", 0 0, o0x7f48ecc7a918;  alias, 0 drivers
L_0x7f48ecc31018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557b3021a830_0 .net "en", 0 0, L_0x7f48ecc31018;  1 drivers
v0x557b3021a8f0_0 .net "pc", 31 0, v0x557b3021aad0_0;  alias, 1 drivers
v0x557b3021aa10_0 .net "pc_next", 31 0, L_0x557b3022da50;  alias, 1 drivers
v0x557b3021aad0_0 .var "pc_reg", 31 0;
v0x557b3021abe0_0 .net "rst_n", 0 0, o0x7f48ecc7a9a8;  alias, 0 drivers
E_0x557b301ea980 .event posedge, v0x557b3021a770_0;
S_0x557b301f08c0 .scope module, "register_file" "register_file" 9 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 5 "rs1"
    .port_info 4 /INPUT 5 "rs2"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "rs1_data"
    .port_info 8 /OUTPUT 32 "rs2_data"
P_0x557b301f43f0 .param/l "ADDR_WIDTH" 0 9 6, +C4<00000000000000000000000000000101>;
P_0x557b301f4430 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000100000>;
P_0x557b301f4470 .param/l "REG_COUNT" 0 9 4, +C4<00000000000000000000000000100000>;
v0x557b3021b1e0_0 .net *"_s0", 31 0, L_0x557b3022db40;  1 drivers
v0x557b3021b2e0_0 .net *"_s10", 31 0, L_0x557b3022de00;  1 drivers
v0x557b3021b3c0_0 .net *"_s12", 6 0, L_0x557b3022dea0;  1 drivers
L_0x7f48ecc312a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557b3021b480_0 .net *"_s15", 1 0, L_0x7f48ecc312a0;  1 drivers
v0x557b3021b560_0 .net *"_s18", 31 0, L_0x557b3022e170;  1 drivers
L_0x7f48ecc312e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557b3021b690_0 .net *"_s21", 26 0, L_0x7f48ecc312e8;  1 drivers
L_0x7f48ecc31330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557b3021b770_0 .net/2u *"_s22", 31 0, L_0x7f48ecc31330;  1 drivers
v0x557b3021b850_0 .net *"_s24", 0 0, L_0x557b3022e2a0;  1 drivers
L_0x7f48ecc31378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557b3021b910_0 .net/2u *"_s26", 31 0, L_0x7f48ecc31378;  1 drivers
v0x557b3021b9f0_0 .net *"_s28", 31 0, L_0x557b3022e3e0;  1 drivers
L_0x7f48ecc311c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557b3021bad0_0 .net *"_s3", 26 0, L_0x7f48ecc311c8;  1 drivers
v0x557b3021bbb0_0 .net *"_s30", 6 0, L_0x557b3022e4d0;  1 drivers
L_0x7f48ecc313c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557b3021bc90_0 .net *"_s33", 1 0, L_0x7f48ecc313c0;  1 drivers
L_0x7f48ecc31210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557b3021bd70_0 .net/2u *"_s4", 31 0, L_0x7f48ecc31210;  1 drivers
v0x557b3021be50_0 .net *"_s6", 0 0, L_0x557b3022dc30;  1 drivers
L_0x7f48ecc31258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557b3021bf10_0 .net/2u *"_s8", 31 0, L_0x7f48ecc31258;  1 drivers
o0x7f48ecc7ae28 .functor BUFZ 1, C4<z>; HiZ drive
v0x557b3021bff0_0 .net "clk", 0 0, o0x7f48ecc7ae28;  0 drivers
v0x557b3021c1c0_0 .var/i "i", 31 0;
o0x7f48ecc7ae88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557b3021c2a0_0 .net "rd", 4 0, o0x7f48ecc7ae88;  0 drivers
v0x557b3021c380 .array "regfile", 31 0, 31 0;
o0x7f48ecc7aeb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557b3021c440_0 .net "rs1", 4 0, o0x7f48ecc7aeb8;  0 drivers
v0x557b3021c520_0 .net "rs1_data", 31 0, L_0x557b3022dfe0;  1 drivers
o0x7f48ecc7af18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557b3021c600_0 .net "rs2", 4 0, o0x7f48ecc7af18;  0 drivers
v0x557b3021c6e0_0 .net "rs2_data", 31 0, L_0x557b3022e660;  1 drivers
o0x7f48ecc7af78 .functor BUFZ 1, C4<z>; HiZ drive
v0x557b3021c7c0_0 .net "rst_n", 0 0, o0x7f48ecc7af78;  0 drivers
o0x7f48ecc7afa8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557b3021c880_0 .net "write_data", 31 0, o0x7f48ecc7afa8;  0 drivers
o0x7f48ecc7afd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557b3021c960_0 .net "write_enable", 0 0, o0x7f48ecc7afd8;  0 drivers
E_0x557b301f9f90 .event posedge, v0x557b3021bff0_0;
L_0x557b3022db40 .concat [ 5 27 0 0], o0x7f48ecc7aeb8, L_0x7f48ecc311c8;
L_0x557b3022dc30 .cmp/eq 32, L_0x557b3022db40, L_0x7f48ecc31210;
L_0x557b3022de00 .array/port v0x557b3021c380, L_0x557b3022dea0;
L_0x557b3022dea0 .concat [ 5 2 0 0], o0x7f48ecc7aeb8, L_0x7f48ecc312a0;
L_0x557b3022dfe0 .functor MUXZ 32, L_0x557b3022de00, L_0x7f48ecc31258, L_0x557b3022dc30, C4<>;
L_0x557b3022e170 .concat [ 5 27 0 0], o0x7f48ecc7af18, L_0x7f48ecc312e8;
L_0x557b3022e2a0 .cmp/eq 32, L_0x557b3022e170, L_0x7f48ecc31330;
L_0x557b3022e3e0 .array/port v0x557b3021c380, L_0x557b3022e4d0;
L_0x557b3022e4d0 .concat [ 5 2 0 0], o0x7f48ecc7af18, L_0x7f48ecc313c0;
L_0x557b3022e660 .functor MUXZ 32, L_0x557b3022e3e0, L_0x7f48ecc31378, L_0x557b3022e2a0, C4<>;
    .scope S_0x557b301ef7e0;
T_1 ;
    %wait E_0x557b301ea180;
    %load/vec4 v0x557b301f0210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557b30217160_0, 0, 32;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x557b30217240_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x557b30217240_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557b30217160_0, 0, 32;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x557b30217240_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x557b30217240_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557b30217240_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557b30217160_0, 0, 32;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x557b30217240_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x557b30217240_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557b30217240_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557b30217240_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557b30217240_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x557b30217160_0, 0, 32;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x557b30217240_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x557b30217240_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557b30217240_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557b30217240_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557b30217240_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x557b30217160_0, 0, 32;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x557b301f8e50;
T_2 ;
    %pushi/vec4 3211443, 0, 32;
    %store/vec4 v0x557b30218a30_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x557b30217820_0, 0, 7;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x557b30217900_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557b30217a30_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x557b30217b10_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557b30217650_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557b30217550_0, 0, 3;
    %load/vec4 v0x557b30218a30_0;
    %parti/s 25, 7, 4;
    %store/vec4 v0x557b30217730_0, 0, 25;
    %fork TD_instr_decode_tb.check_outputs, S_0x557b30217380;
    %join;
    %pushi/vec4 2408595, 0, 32;
    %store/vec4 v0x557b30218a30_0, 0, 32;
    %pushi/vec4 19071635, 0, 32;
    %store/vec4 v0x557b30218a30_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x557b30217820_0, 0, 7;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x557b30217900_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x557b30217a30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557b30217b10_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557b30217650_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557b30217550_0, 0, 3;
    %load/vec4 v0x557b30218a30_0;
    %parti/s 25, 7, 4;
    %store/vec4 v0x557b30217730_0, 0, 25;
    %fork TD_instr_decode_tb.check_outputs, S_0x557b30217380;
    %join;
    %pushi/vec4 9707555, 0, 32;
    %store/vec4 v0x557b30218a30_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x557b30217820_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557b30217900_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x557b30217a30_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x557b30217b10_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557b30217650_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557b30217550_0, 0, 3;
    %load/vec4 v0x557b30218a30_0;
    %parti/s 25, 7, 4;
    %store/vec4 v0x557b30217730_0, 0, 25;
    %fork TD_instr_decode_tb.check_outputs, S_0x557b30217380;
    %join;
    %pushi/vec4 305419575, 0, 32;
    %store/vec4 v0x557b30218a30_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x557b30217820_0, 0, 7;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x557b30217900_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557b30217a30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557b30217b10_0, 0, 5;
    %load/vec4 v0x557b30218a30_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x557b30217650_0, 0, 7;
    %load/vec4 v0x557b30218a30_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x557b30217550_0, 0, 3;
    %load/vec4 v0x557b30218a30_0;
    %parti/s 25, 7, 4;
    %store/vec4 v0x557b30217730_0, 0, 25;
    %fork TD_instr_decode_tb.check_outputs, S_0x557b30217380;
    %join;
    %pushi/vec4 2130019, 0, 32;
    %store/vec4 v0x557b30218a30_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x557b30217820_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557b30217900_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x557b30217a30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557b30217b10_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557b30217650_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557b30217550_0, 0, 3;
    %load/vec4 v0x557b30218a30_0;
    %parti/s 25, 7, 4;
    %store/vec4 v0x557b30217730_0, 0, 25;
    %fork TD_instr_decode_tb.check_outputs, S_0x557b30217380;
    %join;
    %vpi_call 3 131 "$display", "All decode tests finished" {0 0 0};
    %vpi_call 3 132 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x557b3021a300;
T_3 ;
    %wait E_0x557b301ea980;
    %load/vec4 v0x557b3021abe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b3021aad0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557b3021a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x557b3021aa10_0;
    %assign/vec4 v0x557b3021aad0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557b30218e10;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557b30219980_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x557b30219980_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x557b30219980_0;
    %store/vec4a v0x557b30219b40, 4, 0;
    %load/vec4 v0x557b30219980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557b30219980_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 6 30 "$display", "Loading memory from: %s", P_0x557b30219020 {0 0 0};
    %vpi_call 6 31 "$readmemh", P_0x557b30219020, v0x557b30219b40 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x557b301f08c0;
T_5 ;
    %wait E_0x557b301f9f90;
    %load/vec4 v0x557b3021c7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557b3021c1c0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x557b3021c1c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x557b3021c1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557b3021c380, 0, 4;
    %load/vec4 v0x557b3021c1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557b3021c1c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557b3021c960_0;
    %load/vec4 v0x557b3021c2a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x557b3021c880_0;
    %load/vec4 v0x557b3021c2a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557b3021c380, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "rtl/basic/imm_extender.v";
    "testbench/basic/instr_decoder_tb.v";
    "rtl/basic/instr_decode.v";
    "rtl/core/multi_cycle_rv.v";
    "rtl/memory/instr_mem.v";
    "rtl/basic/adder32.v";
    "rtl/basic/register.v";
    "rtl/basic/register_file.v";
