Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1.1 (lin64) Build 3286242 Wed Jul 28 13:09:46 MDT 2021
| Date              : Fri Oct 29 17:15:11 2021
| Host              : andre running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.172        0.000                      0                74152        0.010        0.000                      0                74136        3.500        0.000                       0                 32928  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   0.172        0.000                      0                72747        0.010        0.000                      0                72747        3.500        0.000                       0                 32449  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.911        0.000                      0                  992        0.028        0.000                      0                  992       24.468        0.000                       0                   479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.634        0.000                      0                    8                                                                        
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.304        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   8.343        0.000                      0                  297        0.116        0.000                      0                  297  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.823        0.000                      0                  100        0.098        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.635ns  (logic 5.035ns (52.257%)  route 4.600ns (47.743%))
  Logic Levels:           51  (CARRY8=35 LUT1=1 LUT2=3 LUT3=9 LUT4=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 11.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.654ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.589ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.936     2.144    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/clock
    SLICE_X55Y331        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y331        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.223 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/Q
                         net (fo=20, routed)          0.234     2.457    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/P[10]
    SLICE_X55Y330        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     2.553 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[14]_i_5__4/O
                         net (fo=1, routed)           0.010     2.563    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[14]_i_5__4_n_0
    SLICE_X55Y330        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.179     2.742 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__4/CO[4]
                         net (fo=17, routed)          0.242     2.984    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[4]
    SLICE_X55Y331        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.080 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[13]_i_7__4/O
                         net (fo=1, routed)           0.010     3.090    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[13]_i_7__4_n_0
    SLICE_X55Y331        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.169     3.259 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__4/CO[7]
                         net (fo=17, routed)          0.153     3.412    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[3]
    SLICE_X55Y332        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.535 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[12]_i_9__4/O
                         net (fo=1, routed)           0.007     3.542    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[12]_i_9__4_n_0
    SLICE_X55Y332        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.695 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     3.721    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__4_n_0
    SLICE_X55Y333        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     3.785 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__4/CO[2]
                         net (fo=17, routed)          0.254     4.039    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[2]
    SLICE_X56Y332        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     4.130 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[11]_i_12__4/O
                         net (fo=1, routed)           0.014     4.144    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[11]_i_12__4_n_0
    SLICE_X56Y332        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.300 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     4.326    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__4_n_0
    SLICE_X56Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.410 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__4/CO[5]
                         net (fo=17, routed)          0.205     4.615    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[1]
    SLICE_X57Y333        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.763 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[10]_i_14__4/O
                         net (fo=1, routed)           0.022     4.785    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[10]_i_14__4_n_0
    SLICE_X57Y333        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.944 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     4.970    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__4_n_0
    SLICE_X57Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029     4.999 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__4/CO[7]
                         net (fo=16, routed)          0.239     5.238    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/p_2_in[8]
    SLICE_X58Y332        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     5.337 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[9]_i_15__4/O
                         net (fo=1, routed)           0.010     5.347    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[9]_i_15__4_n_0
    SLICE_X58Y332        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.462 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     5.488    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_5__4_n_0
    SLICE_X58Y333        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.503 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     5.529    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_3__4_n_0
    SLICE_X58Y334        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.585 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_2__4/O[0]
                         net (fo=17, routed)          0.234     5.819    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[9]_i_13__4[0]
    SLICE_X57Y330        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     5.917 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_16__4/O
                         net (fo=1, routed)           0.022     5.939    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_16__4_n_0
    SLICE_X57Y330        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.098 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     6.124    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_5__4_n_0
    SLICE_X57Y331        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.139 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     6.165    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_3__4_n_0
    SLICE_X57Y332        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.221 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_2__4/O[0]
                         net (fo=17, routed)          0.294     6.515    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_13__4[0]
    SLICE_X58Y329        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     6.565 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[7]_i_18__4/O
                         net (fo=1, routed)           0.009     6.574    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[7]_i_18__4_n_0
    SLICE_X58Y329        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.728 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_5__4/CO[7]
                         net (fo=1, routed)           0.052     6.780    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_5__4_n_0
    SLICE_X58Y330        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.795 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     6.821    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_3__4_n_0
    SLICE_X58Y331        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.877 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_2__4/O[0]
                         net (fo=17, routed)          0.282     7.159    design_1_i/ddr_interface_0/inst/m_controller_n_823
    SLICE_X58Y327        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     7.283 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_13__4/O
                         net (fo=1, routed)           0.009     7.292    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_3__4_0[0]
    SLICE_X58Y327        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     7.482 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     7.508    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_3__4_n_0
    SLICE_X58Y328        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.564 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_2__4/O[0]
                         net (fo=17, routed)          0.246     7.810    design_1_i/ddr_interface_0/inst/m_controller_n_843
    SLICE_X59Y327        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.958 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_12__4/O
                         net (fo=1, routed)           0.009     7.967    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[4]_i_11__4[0]
    SLICE_X59Y327        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.153 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     8.179    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_3__4_n_0
    SLICE_X59Y328        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.235 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_2__4/O[0]
                         net (fo=17, routed)          0.241     8.476    design_1_i/ddr_interface_0/inst/m_controller_n_856
    SLICE_X57Y327        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     8.598 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_18__4/O
                         net (fo=1, routed)           0.025     8.623    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[3]_i_19__4[1]
    SLICE_X57Y327        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     8.786 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     8.812    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_5__4_n_0
    SLICE_X57Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.827 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     8.853    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_3__4_n_0
    SLICE_X57Y329        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.909 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_2__4/O[0]
                         net (fo=17, routed)          0.294     9.203    design_1_i/ddr_interface_0/inst/m_controller_n_869
    SLICE_X54Y327        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     9.291 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_18__4/O
                         net (fo=1, routed)           0.025     9.316    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[2]_i_19__4[1]
    SLICE_X54Y327        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.479 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     9.505    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_5__4_n_0
    SLICE_X54Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.520 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     9.546    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_3__4_n_0
    SLICE_X54Y329        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.602 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_2__4/O[0]
                         net (fo=17, routed)          0.216     9.818    design_1_i/ddr_interface_0/inst/m_controller_n_882
    SLICE_X55Y327        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     9.915 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_16__4/O
                         net (fo=1, routed)           0.011     9.926    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[1]_i_19__4[3]
    SLICE_X55Y327        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    10.081 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026    10.107    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_5__4_n_0
    SLICE_X55Y328        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.122 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026    10.148    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_3__4_n_0
    SLICE_X55Y329        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.204 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_2__4/O[0]
                         net (fo=17, routed)          0.212    10.416    design_1_i/ddr_interface_0/inst/m_controller_n_895
    SLICE_X56Y328        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098    10.514 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_16__4/O
                         net (fo=1, routed)           0.022    10.536    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_19__4[3]
    SLICE_X56Y328        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    10.695 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026    10.721    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_5__4_n_0
    SLICE_X56Y329        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.736 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_3__4/CO[7]
                         net (fo=1, routed)           0.052    10.788    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_3__4_n_0
    SLICE_X56Y330        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.844 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_2__4/O[0]
                         net (fo=16, routed)          0.233    11.077    design_1_i/ddr_interface_0/inst/m_controller_n_908
    SLICE_X56Y326        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    11.226 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_12__4/O
                         net (fo=1, routed)           0.016    11.242    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[0]_i_2__4_0[1]
    SLICE_X56Y326        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    11.432 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[0]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026    11.458    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[0]_i_3__4_n_0
    SLICE_X56Y327        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.514 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[0]_i_2__4/O[0]
                         net (fo=1, routed)           0.173    11.687    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X56Y324        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    11.724 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[0]_i_1__4/O
                         net (fo=1, routed)           0.055    11.779    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/p_3_out[0]
    SLICE_X56Y324        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.707    11.875    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/clock
    SLICE_X56Y324        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.180    12.055    
                         clock uncertainty           -0.130    11.926    
    SLICE_X56Y324        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.951    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[0]_i_6__6_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 4.972ns (51.539%)  route 4.675ns (48.461%))
  Logic Levels:           49  (CARRY8=33 LUT1=2 LUT2=2 LUT3=9 LUT4=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 0.654ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.589ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.925     2.133    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/clock
    SLICE_X55Y298        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[0]_i_6__6_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y298        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.212 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[0]_i_6__6_psdsp_1/Q
                         net (fo=20, routed)          0.105     2.317    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/P[10]
    SLICE_X55Y297        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.407 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[14]_i_6__6/O
                         net (fo=1, routed)           0.009     2.416    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[14]_i_6__6_n_0
    SLICE_X55Y297        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.216     2.632 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__6/CO[4]
                         net (fo=17, routed)          0.229     2.861    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/D[4]
    SLICE_X55Y298        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     2.957 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[13]_i_7__6/O
                         net (fo=1, routed)           0.010     2.967    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[13]_i_7__6_n_0
    SLICE_X55Y298        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.169     3.136 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__6/CO[7]
                         net (fo=17, routed)          0.157     3.293    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/D[3]
    SLICE_X55Y299        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.416 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[12]_i_9__6/O
                         net (fo=1, routed)           0.007     3.423    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[12]_i_9__6_n_0
    SLICE_X55Y299        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.576 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     3.602    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__6_n_0
    SLICE_X55Y300        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     3.666 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__6/CO[2]
                         net (fo=17, routed)          0.210     3.876    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/D[2]
    SLICE_X54Y299        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     3.913 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[11]_i_13__6/O
                         net (fo=1, routed)           0.025     3.938    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[11]_i_13__6_n_0
    SLICE_X54Y299        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.101 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     4.127    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__6_n_0
    SLICE_X54Y300        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.211 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__6/CO[5]
                         net (fo=17, routed)          0.323     4.534    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/D[1]
    SLICE_X52Y298        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     4.623 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[10]_i_14__6/O
                         net (fo=1, routed)           0.011     4.634    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[10]_i_14__6_n_0
    SLICE_X52Y298        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.789 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     4.815    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__6_n_0
    SLICE_X52Y299        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.891 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__6/O[1]
                         net (fo=3, routed)           0.264     5.155    design_1_i/ddr_interface_0/inst/m_controller_n_1045
    SLICE_X53Y299        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     5.192 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_10__6/O
                         net (fo=1, routed)           0.025     5.217    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[8]_i_11__6[3]
    SLICE_X53Y299        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.380 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[9]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     5.406    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[9]_i_3__6_n_0
    SLICE_X53Y300        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.462 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[9]_i_2__6/O[0]
                         net (fo=17, routed)          0.285     5.747    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[9]_i_13__6[0]
    SLICE_X54Y296        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     5.845 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[8]_i_16__6/O
                         net (fo=1, routed)           0.022     5.867    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[8]_i_16__6_n_0
    SLICE_X54Y296        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.026 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[8]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026     6.052    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[8]_i_5__6_n_0
    SLICE_X54Y297        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.067 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[8]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     6.093    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[8]_i_3__6_n_0
    SLICE_X54Y298        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.149 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[8]_i_2__6/O[0]
                         net (fo=17, routed)          0.245     6.394    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[8]_i_13__6[0]
    SLICE_X55Y295        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     6.518 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[7]_i_13__6/O
                         net (fo=1, routed)           0.009     6.527    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[7]_i_13__6_n_0
    SLICE_X55Y295        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.717 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[7]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     6.743    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[7]_i_3__6_n_0
    SLICE_X55Y296        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.799 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[7]_i_2__6/O[0]
                         net (fo=17, routed)          0.285     7.084    design_1_i/ddr_interface_0/inst/m_controller_n_1083
    SLICE_X53Y295        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     7.172 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_18__6/O
                         net (fo=1, routed)           0.025     7.197    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[5]_i_19__6[1]
    SLICE_X53Y295        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     7.360 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[6]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026     7.386    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[6]_i_5__6_n_0
    SLICE_X53Y296        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.401 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[6]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     7.427    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[6]_i_3__6_n_0
    SLICE_X53Y297        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.483 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[6]_i_2__6/O[0]
                         net (fo=17, routed)          0.218     7.701    design_1_i/ddr_interface_0/inst/m_controller_n_1103
    SLICE_X52Y296        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.849 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_12__6/O
                         net (fo=1, routed)           0.009     7.858    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[4]_i_11__6[0]
    SLICE_X52Y296        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.044 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[5]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     8.070    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[5]_i_3__6_n_0
    SLICE_X52Y297        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.126 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[5]_i_2__6/O[0]
                         net (fo=17, routed)          0.285     8.411    design_1_i/ddr_interface_0/inst/m_controller_n_1116
    SLICE_X51Y296        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.535 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_13__6/O
                         net (fo=1, routed)           0.009     8.544    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[3]_i_3__6_0[0]
    SLICE_X51Y296        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.734 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[4]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     8.760    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[4]_i_3__6_n_0
    SLICE_X51Y297        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.816 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[4]_i_2__6/O[0]
                         net (fo=17, routed)          0.282     9.098    design_1_i/ddr_interface_0/inst/m_controller_n_1129
    SLICE_X51Y293        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     9.196 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_12__6/O
                         net (fo=1, routed)           0.009     9.205    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[2]_i_11__6[1]
    SLICE_X51Y293        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     9.391 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[3]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026     9.417    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[3]_i_3__6_n_0
    SLICE_X51Y294        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.473 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[3]_i_2__6/O[0]
                         net (fo=17, routed)          0.326     9.799    design_1_i/ddr_interface_0/inst/m_controller_n_1142
    SLICE_X53Y292        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     9.897 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_16__6/O
                         net (fo=1, routed)           0.022     9.919    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[1]_i_19__6[3]
    SLICE_X53Y292        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    10.078 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[2]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026    10.104    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[2]_i_5__6_n_0
    SLICE_X53Y293        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.119 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[2]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026    10.145    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[2]_i_3__6_n_0
    SLICE_X53Y294        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.201 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[2]_i_2__6/O[0]
                         net (fo=17, routed)          0.273    10.474    design_1_i/ddr_interface_0/inst/m_controller_n_1155
    SLICE_X52Y291        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    10.597 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_19__6/O
                         net (fo=1, routed)           0.010    10.607    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root[0]_i_19__6[0]
    SLICE_X52Y291        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    10.762 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[1]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026    10.788    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[1]_i_5__6_n_0
    SLICE_X52Y292        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.803 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[1]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026    10.829    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[1]_i_3__6_n_0
    SLICE_X52Y293        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.885 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[1]_i_2__6/O[0]
                         net (fo=16, routed)          0.323    11.208    design_1_i/ddr_interface_0/inst/m_controller_n_1168
    SLICE_X54Y291        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100    11.308 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_15__6/O
                         net (fo=1, routed)           0.016    11.324    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_3__6_1[4]
    SLICE_X54Y291        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    11.441 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_5__6/CO[7]
                         net (fo=1, routed)           0.026    11.467    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_5__6_n_0
    SLICE_X54Y292        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    11.482 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_3__6/CO[7]
                         net (fo=1, routed)           0.026    11.508    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_3__6_n_0
    SLICE_X54Y293        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.564 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/sq_root_reg[0]_i_2__6/O[0]
                         net (fo=1, routed)           0.124    11.688    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X54Y294        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    11.725 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root[0]_i_1__6/O
                         net (fo=1, routed)           0.055    11.780    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/p_3_out[0]
    SLICE_X54Y294        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.699    11.867    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/clock
    SLICE_X54Y294        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.224    12.091    
                         clock uncertainty           -0.130    11.962    
    SLICE_X54Y294        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.987    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.987    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 5.076ns (53.024%)  route 4.497ns (46.976%))
  Logic Levels:           46  (CARRY8=30 LUT1=2 LUT2=3 LUT3=8 LUT4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.654ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.589ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.954     2.162    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X55Y323        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y323        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.243 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__3_psdsp/Q
                         net (fo=1, routed)           0.147     2.390    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/P[9]
    SLICE_X55Y323        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     2.480 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__3/O
                         net (fo=1, routed)           0.009     2.489    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__3_n_0
    SLICE_X55Y323        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.221     2.710 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[14]_i_1__3/CO[4]
                         net (fo=17, routed)          0.297     3.007    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/D[4]
    SLICE_X54Y324        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     3.105 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7__3/O
                         net (fo=1, routed)           0.021     3.126    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7__3_n_0
    SLICE_X54Y324        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.175     3.301 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[13]_i_1__3/CO[7]
                         net (fo=17, routed)          0.184     3.485    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/D[3]
    SLICE_X53Y324        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.609 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__3/O
                         net (fo=1, routed)           0.014     3.623    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__3_n_0
    SLICE_X53Y324        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.779 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026     3.805    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__3_n_0
    SLICE_X53Y325        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.869 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_1__3/CO[2]
                         net (fo=17, routed)          0.207     4.076    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/D[2]
    SLICE_X52Y326        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.173 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_11__3/O
                         net (fo=1, routed)           0.011     4.184    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_11__3_n_0
    SLICE_X52Y326        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.339 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026     4.365    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__3_n_0
    SLICE_X52Y327        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.449 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_1__3/CO[5]
                         net (fo=17, routed)          0.239     4.688    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/D[1]
    SLICE_X52Y321        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.737 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_14__3/O
                         net (fo=1, routed)           0.011     4.748    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_14__3_n_0
    SLICE_X52Y321        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.903 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026     4.929    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__3_n_0
    SLICE_X52Y322        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.029     4.958 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_1__3/CO[7]
                         net (fo=16, routed)          0.363     5.321    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/p_2_in[8]
    SLICE_X51Y319        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     5.370 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[9]_i_17__3/O
                         net (fo=1, routed)           0.011     5.381    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[9]_i_17__3_n_0
    SLICE_X51Y319        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.536 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_5__3/CO[7]
                         net (fo=1, routed)           0.026     5.562    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_5__3_n_0
    SLICE_X51Y320        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.638 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__3/O[1]
                         net (fo=3, routed)           0.224     5.862    design_1_i/ddr_interface_0/inst/m_controller_n_665
    SLICE_X50Y322        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     5.950 r  design_1_i/ddr_interface_0/inst/sq_root[8]_i_10__3/O
                         net (fo=1, routed)           0.025     5.975    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[7]_i_11__3[3]
    SLICE_X50Y322        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     6.138 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     6.164    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__3_n_0
    SLICE_X50Y323        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.220 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_2__3/O[0]
                         net (fo=17, routed)          0.196     6.416    design_1_i/ddr_interface_0/inst/m_controller_n_681
    SLICE_X51Y322        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     6.513 r  design_1_i/ddr_interface_0/inst/sq_root[7]_i_16__3/O
                         net (fo=1, routed)           0.011     6.524    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[6]_i_19__3[2]
    SLICE_X51Y322        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.679 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_5__3/CO[7]
                         net (fo=1, routed)           0.026     6.705    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_5__3_n_0
    SLICE_X51Y323        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.720 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     6.746    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__3_n_0
    SLICE_X51Y324        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.802 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_2__3/O[0]
                         net (fo=17, routed)          0.391     7.193    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[7]_i_13__3_0[1]
    SLICE_X52Y324        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     7.229 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[6]_i_12__3/O
                         net (fo=1, routed)           0.009     7.238    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[6]_i_12__3_n_0
    SLICE_X52Y324        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.424 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     7.450    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__3_n_0
    SLICE_X52Y325        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.506 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_2__3/O[0]
                         net (fo=17, routed)          0.247     7.753    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[6]_i_4__3[0]
    SLICE_X53Y322        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     7.903 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[5]_i_13__3/O
                         net (fo=1, routed)           0.013     7.916    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[5]_i_13__3_n_0
    SLICE_X53Y322        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.108 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     8.134    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__3_n_0
    SLICE_X53Y323        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.190 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_2__3/O[0]
                         net (fo=17, routed)          0.231     8.421    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[5]_i_4__3[0]
    SLICE_X54Y322        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     8.546 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[4]_i_12__3/O
                         net (fo=1, routed)           0.016     8.562    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[4]_i_12__3_n_0
    SLICE_X54Y322        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.752 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     8.778    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__3_n_0
    SLICE_X54Y323        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.834 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_2__3/O[0]
                         net (fo=17, routed)          0.225     9.059    design_1_i/ddr_interface_0/inst/m_controller_n_739
    SLICE_X55Y321        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     9.208 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_13__3/O
                         net (fo=1, routed)           0.009     9.217    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[2]_i_11__3[0]
    SLICE_X55Y321        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.407 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026     9.433    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__3_n_0
    SLICE_X55Y322        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.489 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_2__3/O[0]
                         net (fo=17, routed)          0.263     9.752    design_1_i/ddr_interface_0/inst/m_controller_n_752
    SLICE_X56Y319        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     9.850 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_16__3/O
                         net (fo=1, routed)           0.022     9.872    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root[1]_i_19__3[3]
    SLICE_X56Y319        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    10.031 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_5__3/CO[7]
                         net (fo=1, routed)           0.026    10.057    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_5__3_n_0
    SLICE_X56Y320        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.072 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026    10.098    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__3_n_0
    SLICE_X56Y321        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.154 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_2__3/O[0]
                         net (fo=17, routed)          0.239    10.393    design_1_i/ddr_interface_0/inst/m_controller_n_765
    SLICE_X57Y320        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    10.543 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_13__3/O
                         net (fo=1, routed)           0.013    10.556    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__3_0[0]
    SLICE_X57Y320        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.748 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026    10.774    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__3_n_0
    SLICE_X57Y321        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.830 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_2__3/O[0]
                         net (fo=16, routed)          0.283    11.113    design_1_i/ddr_interface_0/inst/m_controller_n_778
    SLICE_X59Y320        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    11.237 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_13__3/O
                         net (fo=1, routed)           0.009    11.246    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__3_0[0]
    SLICE_X59Y320        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    11.436 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__3/CO[7]
                         net (fo=1, routed)           0.026    11.462    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__3_n_0
    SLICE_X59Y321        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.518 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__3/O[0]
                         net (fo=1, routed)           0.118    11.636    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X60Y321        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    11.686 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root[0]_i_1__3/O
                         net (fo=1, routed)           0.049    11.735    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/p_3_out[0]
    SLICE_X60Y321        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.700    11.868    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X60Y321        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.180    12.048    
                         clock uncertainty           -0.130    11.919    
    SLICE_X60Y321        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.944    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[0]_i_6_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 5.003ns (52.591%)  route 4.510ns (47.409%))
  Logic Levels:           49  (CARRY8=33 LUT1=2 LUT2=2 LUT3=11 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 11.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.654ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.589ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.948     2.156    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/clock
    SLICE_X57Y319        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[0]_i_6_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y319        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.234 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[0]_i_6_psdsp_1/Q
                         net (fo=20, routed)          0.112     2.346    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/P[10]
    SLICE_X57Y318        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.435 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_6/O
                         net (fo=1, routed)           0.016     2.451    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_6_n_0
    SLICE_X57Y318        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.220     2.671 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[14]_i_1/CO[4]
                         net (fo=17, routed)          0.194     2.865    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/D[4]
    SLICE_X58Y320        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.988 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7/O
                         net (fo=1, routed)           0.010     2.998    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7_n_0
    SLICE_X58Y320        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.169     3.167 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[13]_i_1/CO[7]
                         net (fo=17, routed)          0.154     3.321    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/D[3]
    SLICE_X58Y321        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.444 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9/O
                         net (fo=1, routed)           0.007     3.451    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9_n_0
    SLICE_X58Y321        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.604 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.630    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2_n_0
    SLICE_X58Y322        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     3.694 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.188     3.882    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/D[2]
    SLICE_X57Y322        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     3.919 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_13/O
                         net (fo=1, routed)           0.025     3.944    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_13_n_0
    SLICE_X57Y322        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.107 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.133    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2_n_0
    SLICE_X57Y323        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.217 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_1/CO[5]
                         net (fo=17, routed)          0.214     4.431    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/D[1]
    SLICE_X56Y322        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.554 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_13/O
                         net (fo=1, routed)           0.016     4.570    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_13_n_0
    SLICE_X56Y322        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.687 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.713    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2_n_0
    SLICE_X56Y323        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029     4.742 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_1/CO[7]
                         net (fo=16, routed)          0.308     5.050    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/p_2_in[8]
    SLICE_X54Y318        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     5.173 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[9]_i_17/O
                         net (fo=1, routed)           0.022     5.195    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[9]_i_17_n_0
    SLICE_X54Y318        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.354 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.026     5.380    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_5_n_0
    SLICE_X54Y319        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.395 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.421    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3_n_0
    SLICE_X54Y320        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.477 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.292     5.769    design_1_i/ddr_interface_0/inst/m_controller_n_149
    SLICE_X55Y317        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     5.891 r  design_1_i/ddr_interface_0/inst/sq_root[8]_i_18/O
                         net (fo=1, routed)           0.009     5.900    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[7]_i_19[0]
    SLICE_X55Y317        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.054 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.026     6.080    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_5_n_0
    SLICE_X55Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.095 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.121    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3_n_0
    SLICE_X55Y319        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.177 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.270     6.447    design_1_i/ddr_interface_0/inst/m_controller_n_161
    SLICE_X56Y316        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     6.570 r  design_1_i/ddr_interface_0/inst/sq_root[7]_i_19/O
                         net (fo=1, routed)           0.021     6.591    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[6]_i_19[0]
    SLICE_X56Y316        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     6.752 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_5/CO[7]
                         net (fo=1, routed)           0.026     6.778    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_5_n_0
    SLICE_X56Y317        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.793 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.819    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3_n_0
    SLICE_X56Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.875 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.270     7.145    design_1_i/ddr_interface_0/inst/m_controller_n_173
    SLICE_X55Y315        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     7.195 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_13/O
                         net (fo=1, routed)           0.009     7.204    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3_0[0]
    SLICE_X55Y315        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     7.394 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026     7.420    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3_n_0
    SLICE_X55Y316        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.476 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.256     7.732    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[6]_i_4[0]
    SLICE_X54Y315        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     7.783 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[5]_i_16/O
                         net (fo=1, routed)           0.022     7.805    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[5]_i_16_n_0
    SLICE_X54Y315        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.964 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.026     7.990    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5_n_0
    SLICE_X54Y316        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.005 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.031    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3_n_0
    SLICE_X54Y317        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.087 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.236     8.323    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[5]_i_4[0]
    SLICE_X53Y319        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     8.448 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[4]_i_12/O
                         net (fo=1, routed)           0.016     8.464    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[4]_i_12_n_0
    SLICE_X53Y319        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.654 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.680    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3_n_0
    SLICE_X53Y320        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.736 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.284     9.020    design_1_i/ddr_interface_0/inst/m_controller_n_219
    SLICE_X52Y319        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     9.110 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_12/O
                         net (fo=1, routed)           0.009     9.119    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[2]_i_11[1]
    SLICE_X52Y319        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     9.305 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.331    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3_n_0
    SLICE_X52Y320        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.387 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.353     9.740    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[3]_i_4[0]
    SLICE_X51Y317        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     9.830 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[2]_i_13/O
                         net (fo=1, routed)           0.009     9.839    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root[2]_i_13_n_0
    SLICE_X51Y317        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.029 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.055    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3_n_0
    SLICE_X51Y318        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.111 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.275    10.386    design_1_i/ddr_interface_0/inst/m_controller_n_245
    SLICE_X52Y316        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    10.510 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_13/O
                         net (fo=1, routed)           0.009    10.519    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3_0[0]
    SLICE_X52Y316        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.709 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.735    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3_n_0
    SLICE_X52Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.791 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.242    11.033    design_1_i/ddr_interface_0/inst/m_controller_n_258
    SLICE_X53Y315        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    11.156 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_19/O
                         net (fo=1, routed)           0.021    11.177    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3_1[0]
    SLICE_X53Y315        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    11.338 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_5/CO[7]
                         net (fo=1, routed)           0.026    11.364    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_5_n_0
    SLICE_X53Y316        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    11.379 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.405    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3_n_0
    SLICE_X53Y317        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.461 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.127    11.588    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X52Y317        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    11.623 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root[0]_i_1/O
                         net (fo=1, routed)           0.046    11.669    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/p_3_out[0]
    SLICE_X52Y317        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.710    11.878    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X52Y317        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.180    12.058    
                         clock uncertainty           -0.130    11.929    
    SLICE_X52Y317        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.954    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_7__0_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 4.875ns (51.424%)  route 4.605ns (48.576%))
  Logic Levels:           50  (CARRY8=34 LUT1=2 LUT2=3 LUT3=10 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 11.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.654ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.589ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.935     2.143    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/clock
    SLICE_X63Y324        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_7__0_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y324        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.222 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_7__0_psdsp/Q
                         net (fo=1, routed)           0.150     2.372    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/P[9]
    SLICE_X63Y324        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     2.425 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_7__0/O
                         net (fo=1, routed)           0.013     2.438    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_7__0_n_0
    SLICE_X63Y324        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.223     2.661 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__0/CO[4]
                         net (fo=17, routed)          0.216     2.877    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[4]
    SLICE_X63Y325        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     2.914 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[13]_i_7__0/O
                         net (fo=1, routed)           0.021     2.935    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[13]_i_7__0_n_0
    SLICE_X63Y325        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     3.135 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__0/O[5]
                         net (fo=3, routed)           0.304     3.439    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__0_n_10
    SLICE_X62Y325        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.475 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[12]_i_6__0/O
                         net (fo=1, routed)           0.010     3.485    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[12]_i_6__0_n_0
    SLICE_X62Y325        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.600 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     3.626    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__0_n_0
    SLICE_X62Y326        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     3.690 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__0/CO[2]
                         net (fo=17, routed)          0.192     3.882    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[2]
    SLICE_X62Y327        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.981 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[11]_i_13__0/O
                         net (fo=1, routed)           0.009     3.990    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[11]_i_13__0_n_0
    SLICE_X62Y327        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.144 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     4.170    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__0_n_0
    SLICE_X62Y328        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.254 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__0/CO[5]
                         net (fo=17, routed)          0.288     4.542    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[1]
    SLICE_X63Y327        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.665 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[10]_i_13__0/O
                         net (fo=1, routed)           0.016     4.681    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[10]_i_13__0_n_0
    SLICE_X63Y327        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.798 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     4.824    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__0_n_0
    SLICE_X63Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029     4.853 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__0/CO[7]
                         net (fo=16, routed)          0.280     5.133    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/p_2_in[8]
    SLICE_X65Y327        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     5.232 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[9]_i_15__0/O
                         net (fo=1, routed)           0.010     5.242    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[9]_i_15__0_n_0
    SLICE_X65Y327        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.357 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     5.383    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_5__0_n_0
    SLICE_X65Y328        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.398 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     5.424    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_3__0_n_0
    SLICE_X65Y329        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.480 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_2__0/O[0]
                         net (fo=17, routed)          0.234     5.714    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[9]_i_13__0[0]
    SLICE_X64Y325        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     5.812 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[8]_i_16__0/O
                         net (fo=1, routed)           0.022     5.834    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[8]_i_16__0_n_0
    SLICE_X64Y325        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.993 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     6.019    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_5__0_n_0
    SLICE_X64Y326        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.034 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.060    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_3__0_n_0
    SLICE_X64Y327        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.116 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_2__0/O[0]
                         net (fo=17, routed)          0.275     6.391    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[8]_i_13__0[0]
    SLICE_X65Y324        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.513 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[7]_i_18__0/O
                         net (fo=1, routed)           0.009     6.522    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[7]_i_18__0_n_0
    SLICE_X65Y324        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.676 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     6.702    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_5__0_n_0
    SLICE_X65Y325        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.717 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.743    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_3__0_n_0
    SLICE_X65Y326        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.799 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_2__0/O[0]
                         net (fo=17, routed)          0.233     7.032    design_1_i/ddr_interface_0/inst/m_controller_n_303
    SLICE_X65Y321        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     7.129 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_16__0/O
                         net (fo=1, routed)           0.011     7.140    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[5]_i_19__0[2]
    SLICE_X65Y321        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.295 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     7.321    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_5__0_n_0
    SLICE_X65Y322        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.336 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     7.362    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_3__0_n_0
    SLICE_X65Y323        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.418 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_2__0/O[0]
                         net (fo=17, routed)          0.256     7.674    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/O[0]
    SLICE_X64Y322        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.764 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[5]_i_13__0/O
                         net (fo=1, routed)           0.013     7.777    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[5]_i_13__0_n_0
    SLICE_X64Y322        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     7.969 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     7.995    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_3__0_n_0
    SLICE_X64Y323        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.051 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_2__0/O[0]
                         net (fo=17, routed)          0.269     8.320    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[5]_i_4__0[0]
    SLICE_X63Y322        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     8.469 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[4]_i_12__0/O
                         net (fo=1, routed)           0.016     8.485    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[4]_i_12__0_n_0
    SLICE_X63Y322        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.675 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     8.701    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_3__0_n_0
    SLICE_X63Y323        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.757 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_2__0/O[0]
                         net (fo=17, routed)          0.244     9.001    design_1_i/ddr_interface_0/inst/m_controller_n_349
    SLICE_X62Y319        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     9.098 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_16__0/O
                         net (fo=1, routed)           0.011     9.109    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[2]_i_19__0[3]
    SLICE_X62Y319        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     9.264 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     9.290    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_5__0_n_0
    SLICE_X62Y320        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.305 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     9.331    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_3__0_n_0
    SLICE_X62Y321        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.387 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_2__0/O[0]
                         net (fo=17, routed)          0.230     9.617    design_1_i/ddr_interface_0/inst/m_controller_n_362
    SLICE_X63Y319        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     9.766 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_12__0/O
                         net (fo=1, routed)           0.016     9.782    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[1]_i_11__0[0]
    SLICE_X63Y319        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.972 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     9.998    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_3__0_n_0
    SLICE_X63Y320        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.054 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_2__0/O[0]
                         net (fo=17, routed)          0.250    10.304    design_1_i/ddr_interface_0/inst/m_controller_n_375
    SLICE_X64Y318        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.427 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_19__0/O
                         net (fo=1, routed)           0.021    10.448    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[0]_i_19__0[0]
    SLICE_X64Y318        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    10.609 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026    10.635    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_5__0_n_0
    SLICE_X64Y319        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.650 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026    10.676    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_3__0_n_0
    SLICE_X64Y320        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.732 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_2__0/O[0]
                         net (fo=16, routed)          0.308    11.040    design_1_i/ddr_interface_0/inst/m_controller_n_388
    SLICE_X65Y319        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    11.130 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_13__0/O
                         net (fo=1, routed)           0.009    11.139    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[0]_i_2__0_0[0]
    SLICE_X65Y319        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    11.329 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[0]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026    11.355    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[0]_i_3__0_n_0
    SLICE_X65Y320        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.411 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[0]_i_2__0/O[0]
                         net (fo=1, routed)           0.120    11.531    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X64Y320        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    11.568 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[0]_i_1__0/O
                         net (fo=1, routed)           0.055    11.623    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/p_3_out[0]
    SLICE_X64Y320        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.722    11.890    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/clock
    SLICE_X64Y320        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.180    12.070    
                         clock uncertainty           -0.130    11.941    
    SLICE_X64Y320        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.966    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[0]_i_6__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 5.093ns (53.894%)  route 4.357ns (46.106%))
  Logic Levels:           50  (CARRY8=34 LUT1=1 LUT2=3 LUT3=10 LUT4=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 11.889 - 10.000 ) 
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.654ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.589ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.949     2.157    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/clock
    SLICE_X59Y306        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[0]_i_6__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y306        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.236 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[0]_i_6__2_psdsp/Q
                         net (fo=19, routed)          0.186     2.422    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/P[11]
    SLICE_X60Y306        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     2.545 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[14]_i_5__2/O
                         net (fo=1, routed)           0.010     2.555    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[14]_i_5__2_n_0
    SLICE_X60Y306        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.179     2.734 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__2/CO[4]
                         net (fo=17, routed)          0.246     2.980    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/D[4]
    SLICE_X60Y307        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     3.068 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[13]_i_7__2/O
                         net (fo=1, routed)           0.010     3.078    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[13]_i_7__2_n_0
    SLICE_X60Y307        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.169     3.247 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__2/CO[7]
                         net (fo=17, routed)          0.157     3.404    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/D[3]
    SLICE_X60Y308        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.527 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[12]_i_9__2/O
                         net (fo=1, routed)           0.007     3.534    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[12]_i_9__2_n_0
    SLICE_X60Y308        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.687 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     3.713    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__2_n_0
    SLICE_X60Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     3.777 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__2/CO[2]
                         net (fo=17, routed)          0.211     3.988    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/D[2]
    SLICE_X59Y308        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.087 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[11]_i_13__2/O
                         net (fo=1, routed)           0.009     4.096    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[11]_i_13__2_n_0
    SLICE_X59Y308        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.250 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     4.276    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__2_n_0
    SLICE_X59Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.360 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__2/CO[5]
                         net (fo=17, routed)          0.266     4.626    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/D[1]
    SLICE_X58Y307        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.723 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[10]_i_14__2/O
                         net (fo=1, routed)           0.011     4.734    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[10]_i_14__2_n_0
    SLICE_X58Y307        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.889 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     4.915    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__2_n_0
    SLICE_X58Y308        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.029     4.944 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__2/CO[7]
                         net (fo=16, routed)          0.178     5.122    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/p_2_in[8]
    SLICE_X58Y309        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.270 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[9]_i_17__2/O
                         net (fo=1, routed)           0.011     5.281    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[9]_i_17__2_n_0
    SLICE_X58Y309        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.436 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[9]_i_5__2/CO[7]
                         net (fo=1, routed)           0.026     5.462    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[9]_i_5__2_n_0
    SLICE_X58Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.477 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[9]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     5.503    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[9]_i_3__2_n_0
    SLICE_X58Y311        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.559 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[9]_i_2__2/O[0]
                         net (fo=17, routed)          0.216     5.775    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[9]_i_13__2[0]
    SLICE_X57Y310        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     5.873 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[8]_i_16__2/O
                         net (fo=1, routed)           0.022     5.895    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[8]_i_16__2_n_0
    SLICE_X57Y310        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.054 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[8]_i_5__2/CO[7]
                         net (fo=1, routed)           0.026     6.080    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[8]_i_5__2_n_0
    SLICE_X57Y311        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.095 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[8]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     6.121    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[8]_i_3__2_n_0
    SLICE_X57Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.177 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[8]_i_2__2/O[0]
                         net (fo=17, routed)          0.241     6.418    design_1_i/ddr_interface_0/inst/m_controller_n_551
    SLICE_X57Y308        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     6.543 r  design_1_i/ddr_interface_0/inst/sq_root[7]_i_12__2/O
                         net (fo=1, routed)           0.016     6.559    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[6]_i_11__2[0]
    SLICE_X57Y308        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.749 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[7]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     6.775    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[7]_i_3__2_n_0
    SLICE_X57Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.831 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[7]_i_2__2/O[0]
                         net (fo=17, routed)          0.279     7.110    design_1_i/ddr_interface_0/inst/m_controller_n_563
    SLICE_X56Y308        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     7.163 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_13__2/O
                         net (fo=1, routed)           0.013     7.176    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_3__2_0[0]
    SLICE_X56Y308        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     7.368 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[6]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     7.394    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[6]_i_3__2_n_0
    SLICE_X56Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.450 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[6]_i_2__2/O[0]
                         net (fo=17, routed)          0.281     7.731    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/O[0]
    SLICE_X54Y306        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.829 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[5]_i_16__2/O
                         net (fo=1, routed)           0.022     7.851    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[5]_i_16__2_n_0
    SLICE_X54Y306        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.010 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_5__2/CO[7]
                         net (fo=1, routed)           0.026     8.036    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_5__2_n_0
    SLICE_X54Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.051 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.077    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_3__2_n_0
    SLICE_X54Y308        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.133 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[5]_i_2__2/O[0]
                         net (fo=17, routed)          0.219     8.352    design_1_i/ddr_interface_0/inst/m_controller_n_596
    SLICE_X55Y306        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     8.449 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_16__2/O
                         net (fo=1, routed)           0.011     8.460    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[3]_i_19__2[3]
    SLICE_X55Y306        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     8.615 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[4]_i_5__2/CO[7]
                         net (fo=1, routed)           0.026     8.641    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[4]_i_5__2_n_0
    SLICE_X55Y307        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.656 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[4]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     8.682    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[4]_i_3__2_n_0
    SLICE_X55Y308        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.738 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[4]_i_2__2/O[0]
                         net (fo=17, routed)          0.284     9.022    design_1_i/ddr_interface_0/inst/m_controller_n_609
    SLICE_X54Y303        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     9.120 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_16__2/O
                         net (fo=1, routed)           0.022     9.142    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[2]_i_19__2[3]
    SLICE_X54Y303        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     9.301 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_5__2/CO[7]
                         net (fo=1, routed)           0.026     9.327    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_5__2_n_0
    SLICE_X54Y304        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.342 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026     9.368    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_3__2_n_0
    SLICE_X54Y305        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.424 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[3]_i_2__2/O[0]
                         net (fo=17, routed)          0.222     9.646    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[3]_i_4__2[0]
    SLICE_X55Y304        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     9.795 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[2]_i_13__2/O
                         net (fo=1, routed)           0.009     9.804    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[2]_i_13__2_n_0
    SLICE_X55Y304        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.994 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[2]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026    10.020    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[2]_i_3__2_n_0
    SLICE_X55Y305        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.076 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[2]_i_2__2/O[0]
                         net (fo=17, routed)          0.271    10.347    design_1_i/ddr_interface_0/inst/m_controller_n_635
    SLICE_X56Y304        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098    10.445 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_16__2/O
                         net (fo=1, routed)           0.022    10.467    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root[0]_i_19__2[3]
    SLICE_X56Y304        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    10.626 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[1]_i_5__2/CO[7]
                         net (fo=1, routed)           0.026    10.652    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[1]_i_5__2_n_0
    SLICE_X56Y305        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.667 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[1]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026    10.693    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[1]_i_3__2_n_0
    SLICE_X56Y306        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.749 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[1]_i_2__2/O[0]
                         net (fo=16, routed)          0.225    10.974    design_1_i/ddr_interface_0/inst/m_controller_n_648
    SLICE_X57Y305        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125    11.099 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_12__2/O
                         net (fo=1, routed)           0.016    11.115    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[0]_i_2__2_0[1]
    SLICE_X57Y305        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    11.305 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[0]_i_3__2/CO[7]
                         net (fo=1, routed)           0.026    11.331    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[0]_i_3__2_n_0
    SLICE_X57Y306        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.387 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/sq_root_reg[0]_i_2__2/O[0]
                         net (fo=1, routed)           0.120    11.507    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X58Y306        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    11.557 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root[0]_i_1__2/O
                         net (fo=1, routed)           0.050    11.607    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/p_3_out[0]
    SLICE_X58Y306        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.721    11.889    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/clock
    SLICE_X58Y306        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.180    12.069    
                         clock uncertainty           -0.130    11.939    
    SLICE_X58Y306        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.964    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.607    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 4.983ns (53.517%)  route 4.328ns (46.483%))
  Logic Levels:           49  (CARRY8=33 LUT1=2 LUT2=6 LUT3=7 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.654ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.589ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.941     2.149    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X62Y308        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y308        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.230 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__1_psdsp/Q
                         net (fo=1, routed)           0.232     2.462    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/P[9]
    SLICE_X62Y308        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.560 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__1/O
                         net (fo=1, routed)           0.009     2.569    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__1_n_0
    SLICE_X62Y308        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.221     2.790 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[14]_i_1__1/CO[4]
                         net (fo=17, routed)          0.140     2.930    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/D[4]
    SLICE_X63Y308        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.052 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_6__1/O
                         net (fo=1, routed)           0.025     3.077    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_6__1_n_0
    SLICE_X63Y308        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.177     3.254 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[13]_i_1__1/CO[7]
                         net (fo=17, routed)          0.218     3.472    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/D[3]
    SLICE_X63Y311        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.596 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__1/O
                         net (fo=1, routed)           0.014     3.610    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__1_n_0
    SLICE_X63Y311        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.766 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__1/CO[7]
                         net (fo=1, routed)           0.026     3.792    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__1_n_0
    SLICE_X63Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.856 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_1__1/CO[2]
                         net (fo=17, routed)          0.202     4.058    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/D[2]
    SLICE_X63Y309        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.109 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_11__1/O
                         net (fo=1, routed)           0.022     4.131    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_11__1_n_0
    SLICE_X63Y309        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.290 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__1/CO[7]
                         net (fo=1, routed)           0.026     4.316    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__1_n_0
    SLICE_X63Y310        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.400 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_1__1/CO[5]
                         net (fo=17, routed)          0.167     4.567    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/D[1]
    SLICE_X62Y309        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.690 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_13__1/O
                         net (fo=1, routed)           0.008     4.698    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_13__1_n_0
    SLICE_X62Y309        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.813 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__1/CO[7]
                         net (fo=1, routed)           0.026     4.839    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__1_n_0
    SLICE_X62Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.915 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_1__1/O[1]
                         net (fo=3, routed)           0.285     5.200    design_1_i/ddr_interface_0/inst/m_controller_n_395
    SLICE_X62Y306        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     5.251 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_9__1/O
                         net (fo=1, routed)           0.007     5.258    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[8]_i_11__1[4]
    SLICE_X62Y306        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.411 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     5.437    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__1_n_0
    SLICE_X62Y307        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.493 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_2__1/O[0]
                         net (fo=17, routed)          0.313     5.806    design_1_i/ddr_interface_0/inst/m_controller_n_409
    SLICE_X62Y303        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     5.841 r  design_1_i/ddr_interface_0/inst/sq_root[8]_i_13__1/O
                         net (fo=1, routed)           0.009     5.850    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[7]_i_11__1[0]
    SLICE_X62Y303        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.040 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     6.066    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__1_n_0
    SLICE_X62Y304        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.122 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_2__1/O[0]
                         net (fo=17, routed)          0.220     6.342    design_1_i/ddr_interface_0/inst/m_controller_n_421
    SLICE_X63Y305        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     6.465 r  design_1_i/ddr_interface_0/inst/sq_root[7]_i_19__1/O
                         net (fo=1, routed)           0.021     6.486    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[6]_i_19__1[0]
    SLICE_X63Y305        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     6.647 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_5__1/CO[7]
                         net (fo=1, routed)           0.026     6.673    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_5__1_n_0
    SLICE_X63Y306        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.688 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     6.714    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__1_n_0
    SLICE_X63Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.770 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_2__1/O[0]
                         net (fo=17, routed)          0.276     7.046    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[7]_i_13__1_0[1]
    SLICE_X64Y306        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     7.146 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[6]_i_12__1/O
                         net (fo=1, routed)           0.016     7.162    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[6]_i_12__1_n_0
    SLICE_X64Y306        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.352 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     7.378    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__1_n_0
    SLICE_X64Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.434 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_2__1/O[0]
                         net (fo=17, routed)          0.167     7.601    design_1_i/ddr_interface_0/inst/m_controller_n_453
    SLICE_X64Y308        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     7.724 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_19__1/O
                         net (fo=1, routed)           0.021     7.745    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[4]_i_19__1[0]
    SLICE_X64Y308        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     7.906 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5__1/CO[7]
                         net (fo=1, routed)           0.026     7.932    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5__1_n_0
    SLICE_X64Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.947 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     7.973    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__1_n_0
    SLICE_X64Y310        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.029 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_2__1/O[0]
                         net (fo=17, routed)          0.269     8.298    design_1_i/ddr_interface_0/inst/m_controller_n_466
    SLICE_X65Y307        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     8.395 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_16__1/O
                         net (fo=1, routed)           0.011     8.406    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[3]_i_19__1[3]
    SLICE_X65Y307        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     8.561 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_5__1/CO[7]
                         net (fo=1, routed)           0.026     8.587    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_5__1_n_0
    SLICE_X65Y308        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.602 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     8.628    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__1_n_0
    SLICE_X65Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.684 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_2__1/O[0]
                         net (fo=17, routed)          0.223     8.907    design_1_i/ddr_interface_0/inst/m_controller_n_479
    SLICE_X65Y305        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     9.031 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_13__1/O
                         net (fo=1, routed)           0.009     9.040    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[2]_i_11__1[0]
    SLICE_X65Y305        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.230 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     9.256    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__1_n_0
    SLICE_X65Y306        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.312 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_2__1/O[0]
                         net (fo=17, routed)          0.217     9.529    design_1_i/ddr_interface_0/inst/m_controller_n_492
    SLICE_X65Y301        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     9.626 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_16__1/O
                         net (fo=1, routed)           0.011     9.637    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[1]_i_19__1[3]
    SLICE_X65Y301        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     9.792 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_5__1/CO[7]
                         net (fo=1, routed)           0.026     9.818    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_5__1_n_0
    SLICE_X65Y302        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.833 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     9.859    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__1_n_0
    SLICE_X65Y303        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.915 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_2__1/O[0]
                         net (fo=17, routed)          0.206    10.121    design_1_i/ddr_interface_0/inst/m_controller_n_505
    SLICE_X64Y302        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.244 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_19__1/O
                         net (fo=1, routed)           0.021    10.265    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[0]_i_19__1[0]
    SLICE_X64Y302        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    10.426 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_5__1/CO[7]
                         net (fo=1, routed)           0.026    10.452    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_5__1_n_0
    SLICE_X64Y303        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.467 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026    10.493    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__1_n_0
    SLICE_X64Y304        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.549 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_2__1/O[0]
                         net (fo=16, routed)          0.259    10.808    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[1]_i_4__1[0]
    SLICE_X63Y303        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098    10.906 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[0]_i_8__1/O
                         net (fo=1, routed)           0.022    10.928    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root[0]_i_8__1_n_0
    SLICE_X63Y303        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.087 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__1/CO[7]
                         net (fo=1, routed)           0.026    11.113    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__1_n_0
    SLICE_X63Y304        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.169 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__1/O[0]
                         net (fo=1, routed)           0.168    11.337    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X63Y301        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    11.388 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root[0]_i_1__1/O
                         net (fo=1, routed)           0.072    11.460    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/p_3_out[0]
    SLICE_X63Y301        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.736    11.904    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X63Y301        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.180    12.084    
                         clock uncertainty           -0.130    11.954    
    SLICE_X63Y301        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.979    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.979    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__5_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 5.177ns (55.895%)  route 4.085ns (44.105%))
  Logic Levels:           50  (CARRY8=34 LUT1=2 LUT2=2 LUT3=8 LUT4=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 11.902 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.654ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.589ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.956     2.164    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X50Y309        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__5_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y309        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.243 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__5_psdsp/Q
                         net (fo=1, routed)           0.213     2.456    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/P[9]
    SLICE_X50Y309        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     2.509 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__5/O
                         net (fo=1, routed)           0.013     2.522    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[14]_i_7__5_n_0
    SLICE_X50Y309        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.223     2.745 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[14]_i_1__5/CO[4]
                         net (fo=17, routed)          0.136     2.881    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/D[4]
    SLICE_X51Y309        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     3.004 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7__5/O
                         net (fo=1, routed)           0.010     3.014    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[13]_i_7__5_n_0
    SLICE_X51Y309        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.169     3.183 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[13]_i_1__5/CO[7]
                         net (fo=17, routed)          0.167     3.350    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/D[3]
    SLICE_X51Y307        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.473 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__5/O
                         net (fo=1, routed)           0.007     3.480    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[12]_i_9__5_n_0
    SLICE_X51Y307        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.633 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__5/CO[7]
                         net (fo=1, routed)           0.026     3.659    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_2__5_n_0
    SLICE_X51Y308        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     3.723 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[12]_i_1__5/CO[2]
                         net (fo=17, routed)          0.203     3.926    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/D[2]
    SLICE_X51Y305        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.049 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_14__5/O
                         net (fo=1, routed)           0.010     4.059    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[11]_i_14__5_n_0
    SLICE_X51Y305        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.214 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__5/CO[7]
                         net (fo=1, routed)           0.026     4.240    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_2__5_n_0
    SLICE_X51Y306        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.324 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[11]_i_1__5/CO[5]
                         net (fo=17, routed)          0.164     4.488    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/D[1]
    SLICE_X51Y303        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     4.577 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_14__5/O
                         net (fo=1, routed)           0.011     4.588    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[10]_i_14__5_n_0
    SLICE_X51Y303        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.743 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__5/CO[7]
                         net (fo=1, routed)           0.026     4.769    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_2__5_n_0
    SLICE_X51Y304        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.885 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[10]_i_1__5/O[5]
                         net (fo=2, routed)           0.158     5.043    design_1_i/ddr_interface_0/inst/m_controller_n_921
    SLICE_X50Y304        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     5.195 r  design_1_i/ddr_interface_0/inst/sq_root[9]_i_6__5/O
                         net (fo=1, routed)           0.015     5.210    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[8]_i_11__5[7]
    SLICE_X50Y304        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.327 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     5.353    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_3__5_n_0
    SLICE_X50Y305        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.409 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[9]_i_2__5/O[0]
                         net (fo=17, routed)          0.206     5.615    design_1_i/ddr_interface_0/inst/m_controller_n_929
    SLICE_X50Y306        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.666 r  design_1_i/ddr_interface_0/inst/sq_root[8]_i_18__5/O
                         net (fo=1, routed)           0.025     5.691    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[7]_i_19__5[0]
    SLICE_X50Y306        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.854 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_5__5/CO[7]
                         net (fo=1, routed)           0.026     5.880    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_5__5_n_0
    SLICE_X50Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.895 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     5.921    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_3__5_n_0
    SLICE_X50Y308        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.977 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[8]_i_2__5/O[0]
                         net (fo=17, routed)          0.249     6.226    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[8]_i_13__5[0]
    SLICE_X49Y307        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125     6.351 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[7]_i_13__5/O
                         net (fo=1, routed)           0.013     6.364    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[7]_i_13__5_n_0
    SLICE_X49Y307        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.556 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     6.582    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_3__5_n_0
    SLICE_X49Y308        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.638 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[7]_i_2__5/O[0]
                         net (fo=17, routed)          0.217     6.855    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[7]_i_13__5_0[1]
    SLICE_X49Y304        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     6.980 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[6]_i_12__5/O
                         net (fo=1, routed)           0.016     6.996    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[6]_i_12__5_n_0
    SLICE_X49Y304        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.186 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     7.212    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_3__5_n_0
    SLICE_X49Y305        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.268 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[6]_i_2__5/O[0]
                         net (fo=17, routed)          0.248     7.516    design_1_i/ddr_interface_0/inst/m_controller_n_973
    SLICE_X48Y304        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     7.639 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_19__5/O
                         net (fo=1, routed)           0.010     7.649    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[4]_i_19__5[0]
    SLICE_X48Y304        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.804 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5__5/CO[7]
                         net (fo=1, routed)           0.026     7.830    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_5__5_n_0
    SLICE_X48Y305        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.845 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     7.871    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_3__5_n_0
    SLICE_X48Y306        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.927 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[5]_i_2__5/O[0]
                         net (fo=17, routed)          0.163     8.090    design_1_i/ddr_interface_0/inst/m_controller_n_986
    SLICE_X48Y307        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     8.213 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_19__5/O
                         net (fo=1, routed)           0.010     8.223    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[3]_i_19__5[0]
    SLICE_X48Y307        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     8.378 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_5__5/CO[7]
                         net (fo=1, routed)           0.026     8.404    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_5__5_n_0
    SLICE_X48Y308        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.419 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     8.445    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_3__5_n_0
    SLICE_X48Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.501 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[4]_i_2__5/O[0]
                         net (fo=17, routed)          0.251     8.752    design_1_i/ddr_interface_0/inst/m_controller_n_999
    SLICE_X47Y305        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     8.875 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_19__5/O
                         net (fo=1, routed)           0.021     8.896    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[2]_i_19__5[0]
    SLICE_X47Y305        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     9.057 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_5__5/CO[7]
                         net (fo=1, routed)           0.026     9.083    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_5__5_n_0
    SLICE_X47Y306        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.098 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     9.124    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_3__5_n_0
    SLICE_X47Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.180 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[3]_i_2__5/O[0]
                         net (fo=17, routed)          0.276     9.456    design_1_i/ddr_interface_0/inst/m_controller_n_1012
    SLICE_X46Y304        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     9.544 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_18__5/O
                         net (fo=1, routed)           0.025     9.569    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[1]_i_19__5[1]
    SLICE_X46Y304        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.732 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_5__5/CO[7]
                         net (fo=1, routed)           0.026     9.758    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_5__5_n_0
    SLICE_X46Y305        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.773 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026     9.799    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_3__5_n_0
    SLICE_X46Y306        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.855 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[2]_i_2__5/O[0]
                         net (fo=17, routed)          0.274    10.129    design_1_i/ddr_interface_0/inst/m_controller_n_1025
    SLICE_X47Y302        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088    10.217 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_16__5/O
                         net (fo=1, routed)           0.022    10.239    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root[0]_i_19__5[3]
    SLICE_X47Y302        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    10.398 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_5__5/CO[7]
                         net (fo=1, routed)           0.026    10.424    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_5__5_n_0
    SLICE_X47Y303        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.439 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026    10.465    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_3__5_n_0
    SLICE_X47Y304        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.521 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[1]_i_2__5/O[0]
                         net (fo=16, routed)          0.210    10.731    design_1_i/ddr_interface_0/inst/m_controller_n_1038
    SLICE_X48Y302        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    10.855 r  design_1_i/ddr_interface_0/inst/sq_root[0]_i_13__5/O
                         net (fo=1, routed)           0.009    10.864    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__5_0[0]
    SLICE_X48Y302        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    11.054 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__5/CO[7]
                         net (fo=1, routed)           0.026    11.080    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_3__5_n_0
    SLICE_X48Y303        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.136 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/sq_root_reg[0]_i_2__5/O[0]
                         net (fo=1, routed)           0.167    11.303    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]_0[0]
    SLICE_X49Y302        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    11.354 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root[0]_i_1__5/O
                         net (fo=1, routed)           0.072    11.426    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/p_3_out[0]
    SLICE_X49Y302        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.734    11.902    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X49Y302        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.180    12.082    
                         clock uncertainty           -0.130    11.952    
    SLICE_X49Y302        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.977    design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.977    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 4.653ns (50.919%)  route 4.485ns (49.081%))
  Logic Levels:           48  (CARRY8=33 LUT1=1 LUT2=3 LUT3=8 LUT4=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 11.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.654ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.589ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.936     2.144    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/clock
    SLICE_X55Y331        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y331        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.223 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_6__4_psdsp_1/Q
                         net (fo=20, routed)          0.234     2.457    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/P[10]
    SLICE_X55Y330        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     2.553 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[14]_i_5__4/O
                         net (fo=1, routed)           0.010     2.563    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[14]_i_5__4_n_0
    SLICE_X55Y330        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.179     2.742 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__4/CO[4]
                         net (fo=17, routed)          0.242     2.984    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[4]
    SLICE_X55Y331        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.080 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[13]_i_7__4/O
                         net (fo=1, routed)           0.010     3.090    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[13]_i_7__4_n_0
    SLICE_X55Y331        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.169     3.259 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__4/CO[7]
                         net (fo=17, routed)          0.153     3.412    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[3]
    SLICE_X55Y332        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.535 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[12]_i_9__4/O
                         net (fo=1, routed)           0.007     3.542    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[12]_i_9__4_n_0
    SLICE_X55Y332        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.695 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     3.721    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__4_n_0
    SLICE_X55Y333        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     3.785 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__4/CO[2]
                         net (fo=17, routed)          0.254     4.039    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[2]
    SLICE_X56Y332        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     4.130 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[11]_i_12__4/O
                         net (fo=1, routed)           0.014     4.144    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[11]_i_12__4_n_0
    SLICE_X56Y332        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.300 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     4.326    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__4_n_0
    SLICE_X56Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.410 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__4/CO[5]
                         net (fo=17, routed)          0.205     4.615    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/D[1]
    SLICE_X57Y333        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.763 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[10]_i_14__4/O
                         net (fo=1, routed)           0.022     4.785    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[10]_i_14__4_n_0
    SLICE_X57Y333        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.944 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__4/CO[7]
                         net (fo=1, routed)           0.026     4.970    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__4_n_0
    SLICE_X57Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029     4.999 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__4/CO[7]
                         net (fo=16, routed)          0.239     5.238    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/p_2_in[8]
    SLICE_X58Y332        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     5.337 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[9]_i_15__4/O
                         net (fo=1, routed)           0.010     5.347    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[9]_i_15__4_n_0
    SLICE_X58Y332        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.462 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     5.488    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_5__4_n_0
    SLICE_X58Y333        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.503 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     5.529    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_3__4_n_0
    SLICE_X58Y334        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.585 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[9]_i_2__4/O[0]
                         net (fo=17, routed)          0.234     5.819    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[9]_i_13__4[0]
    SLICE_X57Y330        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     5.917 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_16__4/O
                         net (fo=1, routed)           0.022     5.939    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_16__4_n_0
    SLICE_X57Y330        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.098 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     6.124    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_5__4_n_0
    SLICE_X57Y331        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.139 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     6.165    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_3__4_n_0
    SLICE_X57Y332        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.221 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[8]_i_2__4/O[0]
                         net (fo=17, routed)          0.294     6.515    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[8]_i_13__4[0]
    SLICE_X58Y329        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     6.565 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[7]_i_18__4/O
                         net (fo=1, routed)           0.009     6.574    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[7]_i_18__4_n_0
    SLICE_X58Y329        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.728 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_5__4/CO[7]
                         net (fo=1, routed)           0.052     6.780    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_5__4_n_0
    SLICE_X58Y330        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.795 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     6.821    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_3__4_n_0
    SLICE_X58Y331        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.877 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[7]_i_2__4/O[0]
                         net (fo=17, routed)          0.282     7.159    design_1_i/ddr_interface_0/inst/m_controller_n_823
    SLICE_X58Y327        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     7.283 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_13__4/O
                         net (fo=1, routed)           0.009     7.292    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_3__4_0[0]
    SLICE_X58Y327        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     7.482 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     7.508    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_3__4_n_0
    SLICE_X58Y328        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.564 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[6]_i_2__4/O[0]
                         net (fo=17, routed)          0.246     7.810    design_1_i/ddr_interface_0/inst/m_controller_n_843
    SLICE_X59Y327        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.958 r  design_1_i/ddr_interface_0/inst/sq_root[5]_i_12__4/O
                         net (fo=1, routed)           0.009     7.967    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[4]_i_11__4[0]
    SLICE_X59Y327        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.153 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     8.179    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_3__4_n_0
    SLICE_X59Y328        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.235 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[5]_i_2__4/O[0]
                         net (fo=17, routed)          0.241     8.476    design_1_i/ddr_interface_0/inst/m_controller_n_856
    SLICE_X57Y327        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     8.598 r  design_1_i/ddr_interface_0/inst/sq_root[4]_i_18__4/O
                         net (fo=1, routed)           0.025     8.623    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[3]_i_19__4[1]
    SLICE_X57Y327        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     8.786 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     8.812    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_5__4_n_0
    SLICE_X57Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.827 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     8.853    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_3__4_n_0
    SLICE_X57Y329        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.909 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[4]_i_2__4/O[0]
                         net (fo=17, routed)          0.294     9.203    design_1_i/ddr_interface_0/inst/m_controller_n_869
    SLICE_X54Y327        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     9.291 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_18__4/O
                         net (fo=1, routed)           0.025     9.316    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[2]_i_19__4[1]
    SLICE_X54Y327        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.479 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026     9.505    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_5__4_n_0
    SLICE_X54Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.520 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026     9.546    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_3__4_n_0
    SLICE_X54Y329        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.602 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[3]_i_2__4/O[0]
                         net (fo=17, routed)          0.216     9.818    design_1_i/ddr_interface_0/inst/m_controller_n_882
    SLICE_X55Y327        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     9.915 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_16__4/O
                         net (fo=1, routed)           0.011     9.926    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[1]_i_19__4[3]
    SLICE_X55Y327        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    10.081 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026    10.107    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_5__4_n_0
    SLICE_X55Y328        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.122 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_3__4/CO[7]
                         net (fo=1, routed)           0.026    10.148    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_3__4_n_0
    SLICE_X55Y329        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.204 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[2]_i_2__4/O[0]
                         net (fo=17, routed)          0.212    10.416    design_1_i/ddr_interface_0/inst/m_controller_n_895
    SLICE_X56Y328        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098    10.514 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_16__4/O
                         net (fo=1, routed)           0.022    10.536    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root[0]_i_19__4[3]
    SLICE_X56Y328        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    10.695 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_5__4/CO[7]
                         net (fo=1, routed)           0.026    10.721    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_5__4_n_0
    SLICE_X56Y329        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.736 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_3__4/CO[7]
                         net (fo=1, routed)           0.052    10.788    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_3__4_n_0
    SLICE_X56Y330        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.844 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/sq_root_reg[1]_i_2__4/O[0]
                         net (fo=16, routed)          0.338    11.182    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[1]_0[0]
    SLICE_X58Y325        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    11.232 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root[1]_i_1__4/O
                         net (fo=1, routed)           0.050    11.282    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root0
    SLICE_X58Y325        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.706    11.874    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/clock
    SLICE_X58Y325        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[1]/C
                         clock pessimism              0.180    12.054    
                         clock uncertainty           -0.130    11.925    
    SLICE_X58Y325        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.950    design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/sq_root_reg[1]
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_7__0_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 4.626ns (50.958%)  route 4.452ns (49.042%))
  Logic Levels:           47  (CARRY8=32 LUT1=2 LUT2=3 LUT3=9 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 11.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.654ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.589ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.935     2.143    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/clock
    SLICE_X63Y324        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_7__0_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y324        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.222 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_7__0_psdsp/Q
                         net (fo=1, routed)           0.150     2.372    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/P[9]
    SLICE_X63Y324        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     2.425 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_7__0/O
                         net (fo=1, routed)           0.013     2.438    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[14]_i_7__0_n_0
    SLICE_X63Y324        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.223     2.661 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[14]_i_1__0/CO[4]
                         net (fo=17, routed)          0.216     2.877    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[4]
    SLICE_X63Y325        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     2.914 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[13]_i_7__0/O
                         net (fo=1, routed)           0.021     2.935    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[13]_i_7__0_n_0
    SLICE_X63Y325        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     3.135 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__0/O[5]
                         net (fo=3, routed)           0.304     3.439    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[13]_i_1__0_n_10
    SLICE_X62Y325        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.475 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[12]_i_6__0/O
                         net (fo=1, routed)           0.010     3.485    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[12]_i_6__0_n_0
    SLICE_X62Y325        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.600 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     3.626    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_2__0_n_0
    SLICE_X62Y326        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     3.690 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[12]_i_1__0/CO[2]
                         net (fo=17, routed)          0.192     3.882    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[2]
    SLICE_X62Y327        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.981 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[11]_i_13__0/O
                         net (fo=1, routed)           0.009     3.990    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[11]_i_13__0_n_0
    SLICE_X62Y327        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.144 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     4.170    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_2__0_n_0
    SLICE_X62Y328        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.254 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[11]_i_1__0/CO[5]
                         net (fo=17, routed)          0.288     4.542    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/D[1]
    SLICE_X63Y327        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.665 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[10]_i_13__0/O
                         net (fo=1, routed)           0.016     4.681    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[10]_i_13__0_n_0
    SLICE_X63Y327        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.798 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     4.824    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_2__0_n_0
    SLICE_X63Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029     4.853 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[10]_i_1__0/CO[7]
                         net (fo=16, routed)          0.280     5.133    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/p_2_in[8]
    SLICE_X65Y327        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     5.232 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[9]_i_15__0/O
                         net (fo=1, routed)           0.010     5.242    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[9]_i_15__0_n_0
    SLICE_X65Y327        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.357 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     5.383    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_5__0_n_0
    SLICE_X65Y328        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.398 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     5.424    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_3__0_n_0
    SLICE_X65Y329        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.480 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[9]_i_2__0/O[0]
                         net (fo=17, routed)          0.234     5.714    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[9]_i_13__0[0]
    SLICE_X64Y325        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     5.812 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[8]_i_16__0/O
                         net (fo=1, routed)           0.022     5.834    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[8]_i_16__0_n_0
    SLICE_X64Y325        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.993 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     6.019    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_5__0_n_0
    SLICE_X64Y326        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.034 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.060    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_3__0_n_0
    SLICE_X64Y327        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.116 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[8]_i_2__0/O[0]
                         net (fo=17, routed)          0.275     6.391    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[8]_i_13__0[0]
    SLICE_X65Y324        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.513 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[7]_i_18__0/O
                         net (fo=1, routed)           0.009     6.522    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[7]_i_18__0_n_0
    SLICE_X65Y324        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.676 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     6.702    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_5__0_n_0
    SLICE_X65Y325        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.717 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.743    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_3__0_n_0
    SLICE_X65Y326        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.799 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[7]_i_2__0/O[0]
                         net (fo=17, routed)          0.233     7.032    design_1_i/ddr_interface_0/inst/m_controller_n_303
    SLICE_X65Y321        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     7.129 r  design_1_i/ddr_interface_0/inst/sq_root[6]_i_16__0/O
                         net (fo=1, routed)           0.011     7.140    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[5]_i_19__0[2]
    SLICE_X65Y321        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.295 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     7.321    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_5__0_n_0
    SLICE_X65Y322        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.336 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     7.362    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_3__0_n_0
    SLICE_X65Y323        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.418 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[6]_i_2__0/O[0]
                         net (fo=17, routed)          0.256     7.674    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/O[0]
    SLICE_X64Y322        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.764 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[5]_i_13__0/O
                         net (fo=1, routed)           0.013     7.777    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[5]_i_13__0_n_0
    SLICE_X64Y322        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     7.969 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     7.995    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_3__0_n_0
    SLICE_X64Y323        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.051 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[5]_i_2__0/O[0]
                         net (fo=17, routed)          0.269     8.320    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[5]_i_4__0[0]
    SLICE_X63Y322        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     8.469 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[4]_i_12__0/O
                         net (fo=1, routed)           0.016     8.485    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[4]_i_12__0_n_0
    SLICE_X63Y322        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.675 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     8.701    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_3__0_n_0
    SLICE_X63Y323        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.757 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[4]_i_2__0/O[0]
                         net (fo=17, routed)          0.244     9.001    design_1_i/ddr_interface_0/inst/m_controller_n_349
    SLICE_X62Y319        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     9.098 r  design_1_i/ddr_interface_0/inst/sq_root[3]_i_16__0/O
                         net (fo=1, routed)           0.011     9.109    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[2]_i_19__0[3]
    SLICE_X62Y319        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     9.264 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     9.290    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_5__0_n_0
    SLICE_X62Y320        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.305 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     9.331    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_3__0_n_0
    SLICE_X62Y321        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.387 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[3]_i_2__0/O[0]
                         net (fo=17, routed)          0.230     9.617    design_1_i/ddr_interface_0/inst/m_controller_n_362
    SLICE_X63Y319        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     9.766 r  design_1_i/ddr_interface_0/inst/sq_root[2]_i_12__0/O
                         net (fo=1, routed)           0.016     9.782    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[1]_i_11__0[0]
    SLICE_X63Y319        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.972 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     9.998    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_3__0_n_0
    SLICE_X63Y320        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.054 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[2]_i_2__0/O[0]
                         net (fo=17, routed)          0.250    10.304    design_1_i/ddr_interface_0/inst/m_controller_n_375
    SLICE_X64Y318        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.427 r  design_1_i/ddr_interface_0/inst/sq_root[1]_i_19__0/O
                         net (fo=1, routed)           0.021    10.448    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root[0]_i_19__0[0]
    SLICE_X64Y318        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    10.609 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_5__0/CO[7]
                         net (fo=1, routed)           0.026    10.635    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_5__0_n_0
    SLICE_X64Y319        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.650 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026    10.676    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_3__0_n_0
    SLICE_X64Y320        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.732 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/sq_root_reg[1]_i_2__0/O[0]
                         net (fo=16, routed)          0.316    11.048    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[1]_0[0]
    SLICE_X62Y322        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    11.172 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root[1]_i_1__0/O
                         net (fo=1, routed)           0.049    11.221    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root0
    SLICE_X62Y322        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.714    11.882    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/clock
    SLICE_X62Y322        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[1]/C
                         clock pessimism              0.180    12.062    
                         clock uncertainty           -0.130    11.933    
    SLICE_X62Y322        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.958    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/sq_root_reg[1]
  -------------------------------------------------------------------
                         required time                         11.958    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  0.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.058ns (36.250%)  route 0.102ns (63.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.658ns (routing 0.589ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.654ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.658     1.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X56Y25         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.884 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.102     1.986    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[7]
    SLICE_X57Y25         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.884     2.092    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.176     1.916    
    SLICE_X57Y25         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.976    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.333%)  route 0.122ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.766ns (routing 0.589ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.015ns (routing 0.654ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.766     1.934    <hidden>
    SLICE_X72Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.995 r  <hidden>
                         net (fo=2, routed)           0.122     2.117    <hidden>
    SLICE_X74Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       2.015     2.223    <hidden>
    SLICE_X74Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.181     2.042    
    SLICE_X74Y100        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.102    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.773ns (routing 0.589ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.654ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.773     1.941    <hidden>
    SLICE_X75Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.002 r  <hidden>
                         net (fo=2, routed)           0.068     2.070    <hidden>
    SLICE_X75Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       2.016     2.224    <hidden>
    SLICE_X75Y101        FDRE                                         r  <hidden>
                         clock pessimism             -0.231     1.993    
    SLICE_X75Y101        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.055    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.646ns (routing 0.589ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.654ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.646     1.814    <hidden>
    SLICE_X60Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.874 r  <hidden>
                         net (fo=2, routed)           0.070     1.944    <hidden>
    SLICE_X60Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.877     2.085    <hidden>
    SLICE_X60Y110        FDRE                                         r  <hidden>
                         clock pessimism             -0.219     1.866    
    SLICE_X60Y110        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.928    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.060ns (31.579%)  route 0.130ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.625ns (routing 0.589ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.654ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.625     1.793    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X48Y134        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.853 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[2]/Q
                         net (fo=2, routed)           0.130     1.983    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q[2]
    SLICE_X51Y134        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.863     2.071    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X51Y134        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[2]/C
                         clock pessimism             -0.166     1.905    
    SLICE_X51Y134        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.967    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.061ns (25.738%)  route 0.176ns (74.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.657ns (routing 0.589ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.654ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.657     1.825    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X52Y26         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.886 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.176     2.062    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB0
    SLICE_X54Y27         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.936     2.144    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X54Y27         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.176     1.968    
    SLICE_X54Y27         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     2.046    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.061ns (46.565%)  route 0.070ns (53.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.663ns (routing 0.589ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.654ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.663     1.831    <hidden>
    SLICE_X65Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.892 r  <hidden>
                         net (fo=2, routed)           0.070     1.962    <hidden>
    SLICE_X65Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.898     2.106    <hidden>
    SLICE_X65Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.223     1.883    
    SLICE_X65Y78         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.945    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.059ns (31.217%)  route 0.130ns (68.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.623ns (routing 0.589ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.654ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.623     1.791    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y138        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y138        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.850 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/Q
                         net (fo=8, routed)           0.130     1.980    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[10]
    SLICE_X51Y138        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.859     2.067    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X51Y138        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[42]/C
                         clock pessimism             -0.166     1.901    
    SLICE_X51Y138        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.963    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.212%)  route 0.071ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.662ns (routing 0.589ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.654ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.662     1.830    <hidden>
    SLICE_X65Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.891 r  <hidden>
                         net (fo=2, routed)           0.071     1.962    <hidden>
    SLICE_X65Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.895     2.103    <hidden>
    SLICE_X65Y103        FDRE                                         r  <hidden>
                         clock pessimism             -0.221     1.882    
    SLICE_X65Y103        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.944    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.059ns (32.240%)  route 0.124ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.658ns (routing 0.589ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.654ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.658     1.826    <hidden>
    SLICE_X62Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.885 r  <hidden>
                         net (fo=3, routed)           0.124     2.009    <hidden>
    SLICE_X63Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.895     2.103    <hidden>
    SLICE_X63Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.172     1.931    
    SLICE_X63Y72         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.991    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y32  <hidden>
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y32  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y6   <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y6   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y8   <hidden>
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK      n/a            0.542         5.000       4.458      RAMB36_X1Y36  design_1_i/ddr_interface_0/inst/m_controller/my_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK      n/a            0.542         5.000       4.458      RAMB36_X1Y36  design_1_i/ddr_interface_0/inst/m_controller/my_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    FIFO36E2/RDCLK      n/a            0.542         5.000       4.458      RAMB36_X1Y36  design_1_i/ddr_interface_0/inst/m_controller/my_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK      n/a            0.542         5.000       4.458      RAMB36_X1Y36  design_1_i/ddr_interface_0/inst/m_controller/my_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.294ns (12.129%)  route 2.130ns (87.871%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.430ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.590ns (routing 0.625ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.590     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.164     8.675    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X95Y157        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     8.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.365     9.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.601     9.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             20.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.452ns  (logic 5.484ns (73.591%)  route 1.968ns (26.409%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 52.926 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.393ns (routing 0.568ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.492    30.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y161        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    30.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.123    31.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y138        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    31.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.109    32.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y136        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.244    32.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.393    52.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.926    
                         clock uncertainty           -0.235    52.691    
    SLICE_X65Y135        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    52.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.617    
                         arrival time                         -32.452    
  -------------------------------------------------------------------
                         slack                                 20.165    

Slack (MET) :             20.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.452ns  (logic 5.484ns (73.591%)  route 1.968ns (26.409%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 52.926 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.393ns (routing 0.568ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.492    30.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y161        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    30.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.123    31.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y138        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    31.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.109    32.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y136        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.244    32.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.393    52.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.926    
                         clock uncertainty           -0.235    52.691    
    SLICE_X65Y135        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    52.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.617    
                         arrival time                         -32.452    
  -------------------------------------------------------------------
                         slack                                 20.165    

Slack (MET) :             20.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.452ns  (logic 5.484ns (73.591%)  route 1.968ns (26.409%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 52.926 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.393ns (routing 0.568ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.492    30.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y161        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    30.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.123    31.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y138        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    31.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.109    32.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y136        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.244    32.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.393    52.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.926    
                         clock uncertainty           -0.235    52.691    
    SLICE_X65Y135        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    52.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.617    
                         arrival time                         -32.452    
  -------------------------------------------------------------------
                         slack                                 20.165    

Slack (MET) :             20.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.452ns  (logic 5.484ns (73.591%)  route 1.968ns (26.409%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 52.926 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.393ns (routing 0.568ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.492    30.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y161        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    30.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.123    31.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y138        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    31.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.109    32.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y136        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.244    32.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.393    52.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.926    
                         clock uncertainty           -0.235    52.691    
    SLICE_X65Y135        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    52.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.617    
                         arrival time                         -32.452    
  -------------------------------------------------------------------
                         slack                                 20.165    

Slack (MET) :             20.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.452ns  (logic 5.484ns (73.591%)  route 1.968ns (26.409%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 52.926 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.393ns (routing 0.568ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.492    30.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y161        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    30.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.123    31.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y138        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    31.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.109    32.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y136        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.244    32.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.393    52.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.926    
                         clock uncertainty           -0.235    52.691    
    SLICE_X65Y135        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    52.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.617    
                         arrival time                         -32.452    
  -------------------------------------------------------------------
                         slack                                 20.165    

Slack (MET) :             20.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.452ns  (logic 5.484ns (73.591%)  route 1.968ns (26.409%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 52.926 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.393ns (routing 0.568ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.492    30.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y161        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    30.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.123    31.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y138        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    31.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.109    32.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y136        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.244    32.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.393    52.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.926    
                         clock uncertainty           -0.235    52.691    
    SLICE_X65Y135        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    52.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.617    
                         arrival time                         -32.452    
  -------------------------------------------------------------------
                         slack                                 20.165    

Slack (MET) :             20.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.446ns  (logic 5.357ns (71.945%)  route 2.089ns (28.055%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.929ns = ( 52.929 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.396ns (routing 0.568ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.492    30.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y161        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    30.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.123    31.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y138        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167    31.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.474    32.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X64Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.396    52.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.929    
                         clock uncertainty           -0.235    52.694    
    SLICE_X64Y135        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    52.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.620    
                         arrival time                         -32.446    
  -------------------------------------------------------------------
                         slack                                 20.174    

Slack (MET) :             20.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.446ns  (logic 5.357ns (71.945%)  route 2.089ns (28.055%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.929ns = ( 52.929 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.396ns (routing 0.568ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.492    30.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y161        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    30.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.123    31.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y138        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167    31.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.474    32.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X64Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.396    52.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.929    
                         clock uncertainty           -0.235    52.694    
    SLICE_X64Y135        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074    52.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.620    
                         arrival time                         -32.446    
  -------------------------------------------------------------------
                         slack                                 20.174    

Slack (MET) :             20.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.446ns  (logic 5.357ns (71.945%)  route 2.089ns (28.055%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.929ns = ( 52.929 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.396ns (routing 0.568ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.492    30.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y161        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    30.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.123    31.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y138        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167    31.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.474    32.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X64Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.396    52.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.929    
                         clock uncertainty           -0.235    52.694    
    SLICE_X64Y135        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    52.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.620    
                         arrival time                         -32.446    
  -------------------------------------------------------------------
                         slack                                 20.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.390ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    4.191ns
  Clock Net Delay (Source):      0.885ns (routing 0.344ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.383ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.885     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X64Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.068     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X64Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.015     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X64Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism             -4.191     2.199    
    SLICE_X64Y124        RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.044     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.054ns (44.262%)  route 0.068ns (55.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.364ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.878ns (routing 0.344ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.383ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.878     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X63Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/Q
                         net (fo=4, routed)           0.053     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en
    SLICE_X62Y132        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.015     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1_n_0
    SLICE_X62Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.989     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X62Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
                         clock pessimism             -4.161     2.203    
    SLICE_X62Y132        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.451ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    4.461ns
  Clock Net Delay (Source):      1.406ns (routing 0.568ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.625ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.406     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X64Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.083     3.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X64Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.611     7.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X64Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -4.461     2.990    
    SLICE_X64Y124        RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.060     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.053ns (42.064%)  route 0.073ns (57.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.364ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.878ns (routing 0.344ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.383ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.878     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X63Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/Q
                         net (fo=4, routed)           0.057     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en
    SLICE_X62Y132        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1/O
                         net (fo=1, routed)           0.016     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1_n_0
    SLICE_X62Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.989     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X62Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -4.161     2.203    
    SLICE_X62Y132        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.053ns (41.732%)  route 0.074ns (58.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.364ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.878ns (routing 0.344ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.383ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.878     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X63Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/Q
                         net (fo=4, routed)           0.057     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en
    SLICE_X62Y132        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     2.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1/O
                         net (fo=1, routed)           0.017     2.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1_n_0
    SLICE_X62Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.989     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X62Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
                         clock pessimism             -4.161     2.203    
    SLICE_X62Y132        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Net Delay (Source):      0.840ns (routing 0.344ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.383ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.840     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y164        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/Q
                         net (fo=2, routed)           0.060     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[7]
    SLICE_X95Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.953     6.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                         clock pessimism             -4.195     2.133    
    SLICE_X95Y164        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.372ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    4.198ns
  Clock Net Delay (Source):      0.884ns (routing 0.344ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.383ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.884     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X64Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.059     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[3]
    SLICE_X65Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.997     6.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -4.198     2.174    
    SLICE_X65Y125        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.063ns (47.727%)  route 0.069ns (52.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.364ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.880ns (routing 0.344ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.383ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.880     2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y127        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.060     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[1]
    SLICE_X64Y127        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.009     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[1]
    SLICE_X64Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.989     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X64Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -4.161     2.203    
    SLICE_X64Y127        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.374ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    4.194ns
  Clock Net Delay (Source):      0.888ns (routing 0.344ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.383ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.888     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X60Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X60Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.999     6.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X60Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.194     2.180    
    SLICE_X60Y131        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.061ns (42.361%)  route 0.083ns (57.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.370ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.876ns (routing 0.344ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.383ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.876     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X62Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.077     2.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[2]
    SLICE_X63Y128        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.021     2.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.006     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4
    SLICE_X63Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.995     6.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X63Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -4.161     2.209    
    SLICE_X63Y128        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X64Y124  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.634ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.391ns  (logic 0.079ns (20.205%)  route 0.312ns (79.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X58Y128        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.312     0.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y129        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                 49.634    

Slack (MET) :             49.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.388ns  (logic 0.079ns (20.361%)  route 0.309ns (79.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X58Y128        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.309     0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y129        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                 49.637    

Slack (MET) :             49.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.362ns  (logic 0.078ns (21.547%)  route 0.284ns (78.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X64Y127        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.284     0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X64Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X64Y128        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                 49.663    

Slack (MET) :             49.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.334ns  (logic 0.079ns (23.653%)  route 0.255ns (76.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X65Y125        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.255     0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X65Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y127        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 49.691    

Slack (MET) :             49.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.327ns  (logic 0.080ns (24.465%)  route 0.247ns (75.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X64Y127        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.247     0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X64Y127        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                 49.698    

Slack (MET) :             49.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.303ns  (logic 0.078ns (25.743%)  route 0.225ns (74.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X57Y127        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.225     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X57Y129        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 49.722    

Slack (MET) :             49.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.295ns  (logic 0.081ns (27.458%)  route 0.214ns (72.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y128        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.214     0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y129        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                 49.730    

Slack (MET) :             49.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.292ns  (logic 0.078ns (26.712%)  route 0.214ns (73.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X64Y127        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.214     0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X64Y127        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 49.733    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.304ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.721ns  (logic 0.078ns (10.818%)  route 0.643ns (89.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X64Y127        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.643     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X64Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y127        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  9.304    

Slack (MET) :             9.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.376ns  (logic 0.078ns (20.745%)  route 0.298ns (79.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X64Y127        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.298     0.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X62Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y127        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  9.649    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.369ns  (logic 0.078ns (21.138%)  route 0.291ns (78.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y127        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.291     0.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X57Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y127        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.363ns  (logic 0.078ns (21.488%)  route 0.285ns (78.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X57Y128        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.285     0.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X57Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y128        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.668ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.357ns  (logic 0.077ns (21.569%)  route 0.280ns (78.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X57Y127        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.280     0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X57Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y127        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  9.668    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.346ns  (logic 0.076ns (21.965%)  route 0.270ns (78.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X64Y127        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.270     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y127        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.286ns  (logic 0.080ns (27.972%)  route 0.206ns (72.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X57Y128        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.206     0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X58Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y128        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  9.739    

Slack (MET) :             9.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.282ns  (logic 0.077ns (27.305%)  route 0.205ns (72.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X64Y128        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.205     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X64Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y128        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  9.743    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.203ns (14.796%)  route 1.169ns (85.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 11.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.654ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.589ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.821     2.029    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y154        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.109 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.235     2.344    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X52Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.467 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.934     3.401    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X51Y150        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.605    11.773    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X51Y150        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.167    11.940    
                         clock uncertainty           -0.130    11.810    
    SLICE_X51Y150        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.744    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.203ns (14.206%)  route 1.226ns (85.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 11.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.654ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.589ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.821     2.029    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y154        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.109 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.235     2.344    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X52Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.467 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.991     3.458    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X52Y151        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.616    11.784    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y151        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.214    11.998    
                         clock uncertainty           -0.130    11.868    
    SLICE_X52Y151        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.802    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.203ns (14.206%)  route 1.226ns (85.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 11.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.654ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.589ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.821     2.029    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y154        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.109 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.235     2.344    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X52Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.467 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.991     3.458    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X52Y151        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.616    11.784    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y151        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.214    11.998    
                         clock uncertainty           -0.130    11.868    
    SLICE_X52Y151        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    11.802    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.203ns (14.216%)  route 1.225ns (85.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.654ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.589ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.821     2.029    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y154        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.109 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.235     2.344    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X52Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.467 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.990     3.457    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X52Y151        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.618    11.786    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y151        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.214    12.000    
                         clock uncertainty           -0.130    11.870    
    SLICE_X52Y151        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.804    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.203ns (14.216%)  route 1.225ns (85.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.654ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.589ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.821     2.029    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y154        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.109 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.235     2.344    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X52Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.467 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.990     3.457    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X52Y151        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.618    11.786    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y151        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.214    12.000    
                         clock uncertainty           -0.130    11.870    
    SLICE_X52Y151        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.804    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.203ns (14.216%)  route 1.225ns (85.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.654ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.589ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.821     2.029    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y154        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.109 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.235     2.344    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X52Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.467 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.990     3.457    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X52Y151        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.618    11.786    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y151        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.214    12.000    
                         clock uncertainty           -0.130    11.870    
    SLICE_X52Y151        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    11.804    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.203ns (14.216%)  route 1.225ns (85.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.654ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.589ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.821     2.029    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y154        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.109 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.235     2.344    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X52Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.467 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.990     3.457    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y151        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.618    11.786    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y151        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.214    12.000    
                         clock uncertainty           -0.130    11.870    
    SLICE_X52Y151        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.804    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.203ns (14.216%)  route 1.225ns (85.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.654ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.589ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.821     2.029    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y154        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.109 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.235     2.344    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X52Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.467 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.990     3.457    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y151        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.618    11.786    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y151        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.214    12.000    
                         clock uncertainty           -0.130    11.870    
    SLICE_X52Y151        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    11.804    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.203ns (14.216%)  route 1.225ns (85.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.654ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.589ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.821     2.029    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y154        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.109 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.235     2.344    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X52Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.467 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.990     3.457    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y151        FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.618    11.786    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y151        FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.214    12.000    
                         clock uncertainty           -0.130    11.870    
    SLICE_X52Y151        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    11.804    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.577ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.203ns (17.576%)  route 0.952ns (82.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 11.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.654ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.589ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.821     2.029    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y154        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.109 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.235     2.344    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X52Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.467 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.717     3.184    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y151        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.622    11.790    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y151        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.167    11.957    
                         clock uncertainty           -0.130    11.827    
    SLICE_X50Y151        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066    11.761    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  8.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.025ns (routing 0.357ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.404ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.025     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.203 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.068     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X65Y129        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.157     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.154     1.175    
    SLICE_X65Y129        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.015ns (routing 0.357ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.404ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.015     1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y130        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.151     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y130        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.145     1.178    
    SLICE_X55Y130        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.018ns (routing 0.357ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.404ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.018     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.146     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.119     1.199    
    SLICE_X58Y129        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.018ns (routing 0.357ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.404ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.018     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.146     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.119     1.199    
    SLICE_X58Y129        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.018ns (routing 0.357ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.404ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.018     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X58Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.146     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X58Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.119     1.199    
    SLICE_X58Y129        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.018ns (routing 0.357ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.404ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.018     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X58Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.146     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X58Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.119     1.199    
    SLICE_X58Y129        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.018ns (routing 0.357ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.404ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.018     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.117     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X57Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.150     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X57Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.119     1.203    
    SLICE_X57Y129        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.018ns (routing 0.357ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.404ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.018     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.117     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X57Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.150     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X57Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.119     1.203    
    SLICE_X57Y129        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.018ns (routing 0.357ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.404ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.018     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.142     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.119     1.195    
    SLICE_X58Y129        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.018ns (routing 0.357ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.404ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.018     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X58Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=32503, routed)       1.142     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X58Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.119     1.195    
    SLICE_X58Y129        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.328ns (15.953%)  route 1.728ns (84.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 52.927 - 50.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.568ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X96Y162        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.259     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y161        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     8.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.259     9.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.394    52.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.404    57.331    
                         clock uncertainty           -0.035    57.296    
    SLICE_X65Y136        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.230    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 47.823    

Slack (MET) :             47.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.328ns (15.953%)  route 1.728ns (84.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 52.927 - 50.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.568ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X96Y162        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.259     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y161        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     8.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.259     9.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.394    52.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.404    57.331    
                         clock uncertainty           -0.035    57.296    
    SLICE_X65Y136        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    57.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.230    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 47.823    

Slack (MET) :             47.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.328ns (15.953%)  route 1.728ns (84.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 52.927 - 50.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.568ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X96Y162        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.259     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y161        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     8.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.259     9.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.394    52.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.404    57.331    
                         clock uncertainty           -0.035    57.296    
    SLICE_X65Y136        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    57.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.230    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 47.823    

Slack (MET) :             47.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.328ns (15.953%)  route 1.728ns (84.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 52.927 - 50.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.568ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X96Y162        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.259     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y161        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     8.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.259     9.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.394    52.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.404    57.331    
                         clock uncertainty           -0.035    57.296    
    SLICE_X65Y136        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    57.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.230    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 47.823    

Slack (MET) :             47.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.328ns (15.953%)  route 1.728ns (84.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 52.927 - 50.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.568ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X96Y162        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.259     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y161        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     8.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.259     9.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.394    52.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.404    57.331    
                         clock uncertainty           -0.035    57.296    
    SLICE_X65Y136        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    57.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.230    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 47.823    

Slack (MET) :             47.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.328ns (15.953%)  route 1.728ns (84.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 52.927 - 50.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.568ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X96Y162        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.259     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y161        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     8.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.259     9.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.394    52.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.404    57.331    
                         clock uncertainty           -0.035    57.296    
    SLICE_X65Y136        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    57.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.230    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 47.823    

Slack (MET) :             47.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.328ns (15.953%)  route 1.728ns (84.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 52.927 - 50.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.568ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X96Y162        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.259     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y161        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     8.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.259     9.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.394    52.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.404    57.331    
                         clock uncertainty           -0.035    57.296    
    SLICE_X65Y136        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    57.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.230    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 47.823    

Slack (MET) :             47.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.328ns (16.726%)  route 1.633ns (83.274%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 52.927 - 50.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.568ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X96Y162        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.259     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y161        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     8.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.164     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.394    52.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.404    57.331    
                         clock uncertainty           -0.035    57.296    
    SLICE_X65Y139        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    57.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.230    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                 47.918    

Slack (MET) :             47.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.328ns (16.726%)  route 1.633ns (83.274%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 52.927 - 50.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.568ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X96Y162        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.259     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y161        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     8.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.164     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.394    52.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.404    57.331    
                         clock uncertainty           -0.035    57.296    
    SLICE_X65Y139        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    57.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.230    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                 47.918    

Slack (MET) :             47.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.328ns (16.726%)  route 1.633ns (83.274%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 52.927 - 50.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.568ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X96Y162        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.259     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X93Y161        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     8.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.164     9.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.394    52.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.404    57.331    
                         clock uncertainty           -0.035    57.296    
    SLICE_X65Y139        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    57.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.230    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                 47.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.388ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.891ns (routing 0.344ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.383ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y128        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.013     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.161     2.227    
    SLICE_X58Y128        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.388ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.891ns (routing 0.344ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.383ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y128        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.013     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X58Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.161     2.227    
    SLICE_X58Y128        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.388ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.891ns (routing 0.344ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.383ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y128        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X58Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.013     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X58Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -4.161     2.227    
    SLICE_X58Y128        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.388ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.891ns (routing 0.344ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.383ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y128        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X58Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.013     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X58Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -4.161     2.227    
    SLICE_X58Y128        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.388ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.891ns (routing 0.344ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.383ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y128        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X58Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.013     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X58Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -4.161     2.227    
    SLICE_X58Y128        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.388ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.891ns (routing 0.344ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.383ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y128        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X58Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.013     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X58Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.161     2.227    
    SLICE_X58Y128        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.388ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.891ns (routing 0.344ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.383ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y128        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X58Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.013     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X58Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.161     2.227    
    SLICE_X58Y128        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.387ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.891ns (routing 0.344ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.383ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y128        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X57Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.012     6.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.161     2.226    
    SLICE_X57Y128        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.387ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.891ns (routing 0.344ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.383ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y128        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X57Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.012     6.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X57Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.161     2.226    
    SLICE_X57Y128        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.388ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.891ns (routing 0.344ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.383ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y128        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.118     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X58Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.013     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X58Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -4.161     2.227    
    SLICE_X58Y127        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.120    





