# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/clk_7_2_MHz_1" \
"../../../../src/SIPO.v" \
"../../../../src/counter.v" \
"../../../../src/test-datapath.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
