// Seed: 1395090338
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  tri1 id_2,
    input  wor  id_3,
    input  tri0 id_4,
    output wire id_5
);
  wand id_7 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  assign module_3._id_11 = 0;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  ;
endmodule
module module_3 #(
    parameter id_11 = 32'd30
) (
    input wire id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wor id_9,
    input wire id_10,
    output tri _id_11,
    input wand id_12,
    output wire id_13,
    input supply1 id_14
    , id_18, id_19,
    input tri1 id_15,
    input uwire id_16
);
  wire id_20;
  tri0 [-1 : id_11] id_21 = 1 <-> id_0;
  module_2 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_18,
      id_20
  );
  assign id_13 = -1;
endmodule
