Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PONG/VGA_640x480.vhd" in Library work.
Architecture behavioral of Entity vga_640x480 is up to date.
Compiling vhdl file "F:/PONG/PS2_to_STER.vhd" in Library work.
Architecture behavioral of Entity ps2_to_ster is up to date.
Compiling vhdl file "F:/PONG/Picture.vhd" in Library work.
Entity <game> compiled.
Entity <game> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PONG/main.vhf" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA_640x480> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PS2_to_STER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GAME> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "F:/PONG/main.vhf" line 114: Instantiating black box module <PS2_Kbd>.
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <VGA_640x480> in library <work> (Architecture <behavioral>).
Entity <VGA_640x480> analyzed. Unit <VGA_640x480> generated.

Analyzing Entity <PS2_to_STER> in library <work> (Architecture <behavioral>).
Entity <PS2_to_STER> analyzed. Unit <PS2_to_STER> generated.

Analyzing Entity <GAME> in library <work> (Architecture <behavioral>).
Entity <GAME> analyzed. Unit <GAME> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VGA_640x480>.
    Related source file is "F:/PONG/VGA_640x480.vhd".
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <B>.
    Found 1-bit register for signal <G>.
    Found 1-bit register for signal <R>.
    Found 10-bit register for signal <X>.
    Found 10-bit register for signal <Y>.
    Found 1-bit register for signal <VS>.
    Found 10-bit comparator greatequal for signal <B$cmp_ge0000> created at line 116.
    Found 10-bit comparator greatequal for signal <B$cmp_ge0001> created at line 116.
    Found 10-bit comparator less for signal <B$cmp_lt0000> created at line 116.
    Found 10-bit comparator less for signal <B$cmp_lt0001> created at line 116.
    Found 1-bit register for signal <Clock>.
    Found 10-bit up counter for signal <hor>.
    Found 10-bit comparator less for signal <HS$cmp_lt0000> created at line 94.
    Found 10-bit up counter for signal <ver>.
    Found 10-bit comparator less for signal <ver$cmp_lt0000> created at line 76.
    Found 10-bit comparator less for signal <ver$cmp_lt0001> created at line 72.
    Found 10-bit comparator less for signal <VS$cmp_lt0000> created at line 100.
    Found 10-bit subtractor for signal <X$addsub0000> created at line 117.
    Found 10-bit subtractor for signal <Y$addsub0000> created at line 118.
    Summary:
	inferred   2 Counter(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <VGA_640x480> synthesized.


Synthesizing Unit <PS2_to_STER>.
    Related source file is "F:/PONG/PS2_to_STER.vhd".
    Found 1-bit register for signal <ENTER>.
    Found 3-bit register for signal <P1>.
    Found 3-bit register for signal <P2>.
    Found 1-bit register for signal <ESC>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PS2_to_STER> synthesized.


Synthesizing Unit <GAME>.
    Related source file is "F:/PONG/Picture.vhd".
WARNING:Xst:647 - Input <ESC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:643 - "F:/PONG/Picture.vhd" line 112: The result of a 3x4-bit multiplication is partially used. Only the 6 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "F:/PONG/Picture.vhd" line 120: The result of a 3x4-bit multiplication is partially used. Only the 6 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 3-bit register for signal <RGB>.
    Found 9-bit adder for signal <$add0001> created at line 112.
    Found 3x4-bit multiplier for signal <$mult0000> created at line 112.
    Found 3x4-bit multiplier for signal <$mult0001> created at line 120.
    Found 8-bit adder for signal <$sub0000> created at line 120.
    Found 9-bit adder for signal <add0000$add0000> created at line 109.
    Found 1-bit register for signal <Clock>.
    Found 10-bit updown counter for signal <pal1>.
    Found 10-bit adder carry out for signal <pal1$addsub0001> created at line 199.
    Found 11-bit comparator greatequal for signal <pal1$cmp_ge0000> created at line 199.
    Found 11-bit comparator greater for signal <pal1$cmp_gt0000> created at line 198.
    Found 11-bit comparator lessequal for signal <pal1$cmp_le0000> created at line 198.
    Found 11-bit subtractor for signal <pal1$sub0000> created at line 198.
    Found 10-bit updown counter for signal <pal2>.
    Found 10-bit adder carry out for signal <pal2$addsub0001> created at line 206.
    Found 11-bit comparator greatequal for signal <pal2$cmp_ge0000> created at line 206.
    Found 11-bit comparator greater for signal <pal2$cmp_gt0000> created at line 205.
    Found 11-bit comparator lessequal for signal <pal2$cmp_le0000> created at line 205.
    Found 11-bit subtractor for signal <pal2$sub0000> created at line 205.
    Found 3-bit register for signal <pkt1>.
    Found 3-bit adder for signal <pkt1$addsub0000> created at line 187.
    Found 10-bit adder carry out for signal <pkt1$addsub0001> created at line 184.
    Found 10-bit comparator greater for signal <pkt1$cmp_gt0000> created at line 184.
    Found 11-bit comparator less for signal <pkt1$cmp_lt0000> created at line 184.
    Found 3-bit register for signal <pkt2>.
    Found 10-bit adder for signal <pkt2$add0001> created at line 169.
    Found 3-bit adder for signal <pkt2$addsub0000> created at line 173.
    Found 10-bit adder carry out for signal <pkt2$addsub0001> created at line 170.
    Found 10-bit comparator greater for signal <pkt2$cmp_gt0000> created at line 170.
    Found 11-bit comparator less for signal <pkt2$cmp_lt0000> created at line 170.
    Found 1-bit register for signal <play>.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0000> created at line 109.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0001> created at line 109.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0002> created at line 110.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0003> created at line 110.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0004> created at line 112.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0005> created at line 112.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0006> created at line 117.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0007> created at line 117.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0008> created at line 120.
    Found 10-bit comparator less for signal <RGB$cmp_lt0000> created at line 109.
    Found 10-bit comparator less for signal <RGB$cmp_lt0001> created at line 109.
    Found 10-bit comparator less for signal <RGB$cmp_lt0002> created at line 110.
    Found 11-bit comparator less for signal <RGB$cmp_lt0003> created at line 110.
    Found 10-bit comparator less for signal <RGB$cmp_lt0004> created at line 112.
    Found 10-bit comparator less for signal <RGB$cmp_lt0005> created at line 112.
    Found 3-bit comparator less for signal <RGB$cmp_lt0006> created at line 114.
    Found 10-bit comparator less for signal <RGB$cmp_lt0007> created at line 117.
    Found 11-bit comparator less for signal <RGB$cmp_lt0008> created at line 117.
    Found 10-bit comparator less for signal <RGB$cmp_lt0009> created at line 120.
    Found 3-bit comparator less for signal <RGB$cmp_lt0010> created at line 122.
    Found 9-bit up counter for signal <temp>.
    Found 1-bit register for signal <Vx>.
    Found 11-bit comparator greatequal for signal <Vx$cmp_ge0000> created at line 170.
    Found 11-bit comparator greatequal for signal <Vx$cmp_ge0001> created at line 184.
    Found 10-bit comparator lessequal for signal <Vx$cmp_le0000> created at line 170.
    Found 10-bit comparator lessequal for signal <Vx$cmp_le0001> created at line 184.
    Found 1-bit register for signal <Vy>.
    Found 10-bit register for signal <Xkw>.
    Found 10-bit addsub for signal <Xkw$share0000> created at line 167.
    Found 9-bit register for signal <Ykw>.
    Found 9-bit addsub for signal <Ykw$mux0000> created at line 156.
    Found 9-bit adder for signal <Ykw$share0001>.
    Summary:
	inferred   3 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred  15 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  34 Comparator(s).
Unit <GAME> synthesized.


Synthesizing Unit <main>.
    Related source file is "F:/PONG/main.vhf".
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 3x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 1
 10-bit adder carry out                                : 4
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 3-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 3
 9-bit addsub                                          : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 2
 9-bit up counter                                      : 1
# Registers                                            : 21
 1-bit register                                        : 12
 10-bit register                                       : 3
 3-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 42
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 11
 10-bit comparator less                                : 13
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 4
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 11-bit comparator lessequal                           : 2
 3-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <PS2_Kbd.ngc>.
Loading core <PS2_Kbd> for timing and area information for instance <XLXI_2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 3x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 1
 10-bit adder carry out                                : 4
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 3-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 3
 9-bit addsub                                          : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 2
 9-bit up counter                                      : 1
# Registers                                            : 57
 Flip-Flops                                            : 57
# Comparators                                          : 42
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 11
 10-bit comparator less                                : 13
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 4
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 11-bit comparator lessequal                           : 2
 3-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <VGA_640x480> ...

Optimizing unit <PS2_to_STER> ...

Optimizing unit <GAME> ...
WARNING:Xst:2677 - Node <XLXI_3/ESC> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 7.
FlipFlop XLXI_4/pal2_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 115
 Flip-Flops                                            : 115

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 1028
#      GND                         : 2
#      INV                         : 55
#      LUT1                        : 44
#      LUT2                        : 160
#      LUT2_D                      : 4
#      LUT2_L                      : 3
#      LUT3                        : 89
#      LUT3_D                      : 6
#      LUT3_L                      : 2
#      LUT4                        : 204
#      LUT4_D                      : 10
#      LUT4_L                      : 18
#      MULT_AND                    : 1
#      MUXCY                       : 282
#      MUXF5                       : 9
#      VCC                         : 2
#      XORCY                       : 137
# FlipFlops/Latches                : 152
#      FD                          : 11
#      FDC                         : 18
#      FDCE                        : 41
#      FDCPE                       : 9
#      FDE                         : 36
#      FDP                         : 2
#      FDPE                        : 25
#      FDR                         : 1
#      FDRE                        : 9
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      317  out of   4656     6%  
 Number of Slice Flip Flops:            152  out of   9312     1%  
 Number of 4 input LUTs:                595  out of   9312     6%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_50MHz                          | BUFGP                  | 46    |
XLXI_1/Clock1                      | BUFG                   | 45    |
XLXI_4/Clock1                      | BUFG                   | 61    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
btn_south                                      | IBUF                   | 86    |
XLXI_4/Ykw_0__and0000(XLXI_4/Ykw_0__and00001:O)| NONE(XLXI_4/Ykw_0)     | 1     |
XLXI_4/Ykw_0__and0001(XLXI_4/Ykw_0__and00011:O)| NONE(XLXI_4/Ykw_0)     | 1     |
XLXI_4/Ykw_1__and0000(XLXI_4/Ykw_1__and00001:O)| NONE(XLXI_4/Ykw_1)     | 1     |
XLXI_4/Ykw_1__and0001(XLXI_4/Ykw_1__and00011:O)| NONE(XLXI_4/Ykw_1)     | 1     |
XLXI_4/Ykw_2__and0000(XLXI_4/Ykw_2__and00001:O)| NONE(XLXI_4/Ykw_2)     | 1     |
XLXI_4/Ykw_2__and0001(XLXI_4/Ykw_2__and00011:O)| NONE(XLXI_4/Ykw_2)     | 1     |
XLXI_4/Ykw_3__and0000(XLXI_4/Ykw_3__and00001:O)| NONE(XLXI_4/Ykw_3)     | 1     |
XLXI_4/Ykw_3__and0001(XLXI_4/Ykw_3__and00011:O)| NONE(XLXI_4/Ykw_3)     | 1     |
XLXI_4/Ykw_4__and0000(XLXI_4/Ykw_4__and00001:O)| NONE(XLXI_4/Ykw_4)     | 1     |
XLXI_4/Ykw_4__and0001(XLXI_4/Ykw_4__and00011:O)| NONE(XLXI_4/Ykw_4)     | 1     |
XLXI_4/Ykw_5__and0000(XLXI_4/Ykw_5__and00002:O)| NONE(XLXI_4/Ykw_5)     | 1     |
XLXI_4/Ykw_5__and0001(XLXI_4/Ykw_5__and00011:O)| NONE(XLXI_4/Ykw_5)     | 1     |
XLXI_4/Ykw_6__and0000(XLXI_4/Ykw_6__and00001:O)| NONE(XLXI_4/Ykw_6)     | 1     |
XLXI_4/Ykw_6__and0001(XLXI_4/Ykw_6__and00011:O)| NONE(XLXI_4/Ykw_6)     | 1     |
XLXI_4/Ykw_7__and0000(XLXI_4/Ykw_7__and00001:O)| NONE(XLXI_4/Ykw_7)     | 1     |
XLXI_4/Ykw_7__and0001(XLXI_4/Ykw_7__and00011:O)| NONE(XLXI_4/Ykw_7)     | 1     |
XLXI_4/Ykw_8__and0000(XLXI_4/Ykw_8__and00001:O)| NONE(XLXI_4/Ykw_8)     | 1     |
XLXI_4/Ykw_8__and0001(XLXI_4/Ykw_8__and00011:O)| NONE(XLXI_4/Ykw_8)     | 1     |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.201ns (Maximum Frequency: 89.278MHz)
   Minimum input arrival time before clock: 10.092ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 6.582ns (frequency: 151.929MHz)
  Total number of paths / destination ports: 456 / 86
-------------------------------------------------------------------------
Delay:               6.582ns (Levels of Logic = 5)
  Source:            XLXI_2/reg11b_6 (FF)
  Destination:       XLXI_3/P1_2 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_2/reg11b_6 to XLXI_3/P1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   1.136  reg11b_6 (DO<5>)
     end scope: 'XLXI_2'
     LUT3:I0->O            2   0.704   0.622  XLXI_3/P1_and00001 (XLXI_3/P1_and0000)
     LUT4:I0->O            1   0.704   0.499  XLXI_3/P1_mux0000<1>1_SW1 (N7)
     LUT4:I1->O            3   0.704   0.610  XLXI_3/P1_mux0000<1>1 (XLXI_3/N01)
     LUT3:I1->O            1   0.704   0.000  XLXI_3/P1_mux0000<0>1 (XLXI_3/P1_mux0000<0>)
     FDPE:D                    0.308          XLXI_3/P1_2
    ----------------------------------------
    Total                      6.582ns (3.715ns logic, 2.867ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/Clock1'
  Clock period: 8.401ns (frequency: 119.033MHz)
  Total number of paths / destination ports: 1943 / 55
-------------------------------------------------------------------------
Delay:               8.401ns (Levels of Logic = 6)
  Source:            XLXI_1/ver_7 (FF)
  Destination:       XLXI_1/X_8 (FF)
  Source Clock:      XLXI_1/Clock1 rising
  Destination Clock: XLXI_1/Clock1 rising

  Data Path: XLXI_1/ver_7 to XLXI_1/X_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  XLXI_1/ver_7 (XLXI_1/ver_7)
     LUT2_D:I0->LO         1   0.704   0.104  XLXI_1/VS_mux00016 (N137)
     LUT4:I3->O            1   0.704   0.595  XLXI_1/B_and000090 (XLXI_1/B_and000090)
     LUT2_L:I0->LO         1   0.704   0.104  XLXI_1/B_and0000100 (XLXI_1/B_and0000100)
     LUT4:I3->O           22   0.704   1.243  XLXI_1/B_and0000124 (XLXI_1/B_and0000124)
     LUT2_D:I1->O          1   0.704   0.424  XLXI_1/B_and0000134 (XLXI_1/B_and0000)
     LUT4:I3->O            1   0.704   0.000  XLXI_1/X_mux0001<8>1 (XLXI_1/X_mux0001<8>)
     FDE:D                     0.308          XLXI_1/X_8
    ----------------------------------------
    Total                      8.401ns (5.123ns logic, 3.278ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/Clock1'
  Clock period: 11.201ns (frequency: 89.278MHz)
  Total number of paths / destination ports: 24034 / 119
-------------------------------------------------------------------------
Delay:               11.201ns (Levels of Logic = 25)
  Source:            XLXI_4/pal2_0 (FF)
  Destination:       XLXI_4/pal2_9 (FF)
  Source Clock:      XLXI_4/Clock1 rising
  Destination Clock: XLXI_4/Clock1 rising

  Data Path: XLXI_4/pal2_0 to XLXI_4/pal2_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   1.057  XLXI_4/pal2_0 (XLXI_4/pal2_0)
     LUT1:I0->O            1   0.704   0.000  XLXI_4/Msub_pal2_sub0000_cy<0>_rt (XLXI_4/Msub_pal2_sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_4/Msub_pal2_sub0000_cy<0> (XLXI_4/Msub_pal2_sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Msub_pal2_sub0000_cy<1> (XLXI_4/Msub_pal2_sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Msub_pal2_sub0000_cy<2> (XLXI_4/Msub_pal2_sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Msub_pal2_sub0000_cy<3> (XLXI_4/Msub_pal2_sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Msub_pal2_sub0000_cy<4> (XLXI_4/Msub_pal2_sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Msub_pal2_sub0000_cy<5> (XLXI_4/Msub_pal2_sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Msub_pal2_sub0000_cy<6> (XLXI_4/Msub_pal2_sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Msub_pal2_sub0000_cy<7> (XLXI_4/Msub_pal2_sub0000_cy<7>)
     XORCY:CI->O           1   0.804   0.595  XLXI_4/Msub_pal2_sub0000_xor<8> (XLXI_4/pal2_sub0000<8>)
     LUT2:I0->O            1   0.704   0.000  XLXI_4/Mcompar_pal2_cmp_le0000_lut<2> (XLXI_4/Mcompar_pal2_cmp_le0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  XLXI_4/Mcompar_pal2_cmp_le0000_cy<2> (XLXI_4/Mcompar_pal2_cmp_le0000_cy<2>)
     MUXCY:CI->O           9   0.459   0.824  XLXI_4/Mcompar_pal2_cmp_le0000_cy<3> (XLXI_4/pal2_cmp_le0000)
     LUT4:I3->O            4   0.704   0.666  XLXI_4/pal2_not0003_inv2 (XLXI_4/pal2_not0003_inv)
     LUT2:I1->O            1   0.704   0.000  XLXI_4/Mcount_pal2_lut<0> (XLXI_4/Mcount_pal2_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_4/Mcount_pal2_cy<0> (XLXI_4/Mcount_pal2_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcount_pal2_cy<1> (XLXI_4/Mcount_pal2_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcount_pal2_cy<2> (XLXI_4/Mcount_pal2_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcount_pal2_cy<3> (XLXI_4/Mcount_pal2_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcount_pal2_cy<4> (XLXI_4/Mcount_pal2_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcount_pal2_cy<5> (XLXI_4/Mcount_pal2_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcount_pal2_cy<6> (XLXI_4/Mcount_pal2_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/Mcount_pal2_cy<7> (XLXI_4/Mcount_pal2_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_4/Mcount_pal2_cy<8> (XLXI_4/Mcount_pal2_cy<8>)
     XORCY:CI->O           1   0.804   0.000  XLXI_4/Mcount_pal2_xor<9> (XLXI_4/Result<9>1)
     FDCE:D                    0.308          XLXI_4/pal2_9
    ----------------------------------------
    Total                     11.201ns (8.059ns logic, 3.142ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.980ns (Levels of Logic = 4)
  Source:            PS2_Data (PAD)
  Destination:       XLXI_2/ByteRdy (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: PS2_Data to XLXI_2/ByteRdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  PS2_Data_IBUF (PS2_Data_IBUF)
     begin scope: 'XLXI_2'
     LUT2:I0->O            1   0.704   0.424  ByteRdy_and0000_SW0_SW0 (N6)
     LUT4:I3->O            1   0.704   0.000  ByteRdy_and0000 (ByteRdy_and0000)
     FDR:D                     0.308          ByteRdy
    ----------------------------------------
    Total                      3.980ns (2.934ns logic, 1.046ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/Clock1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.868ns (Levels of Logic = 2)
  Source:            btn_south (PAD)
  Destination:       XLXI_1/Y_9 (FF)
  Destination Clock: XLXI_1/Clock1 rising

  Data Path: btn_south to XLXI_1/Y_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           117   1.218   1.289  btn_south_IBUF (btn_south_IBUF)
     INV:I->O             20   0.704   1.102  XLXI_1/CLR_inv1_INV_0 (XLXI_1/CLR_inv)
     FDE:CE                    0.555          XLXI_1/X_0
    ----------------------------------------
    Total                      4.868ns (2.477ns logic, 2.391ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_4/Clock1'
  Total number of paths / destination ports: 47 / 9
-------------------------------------------------------------------------
Offset:              10.092ns (Levels of Logic = 8)
  Source:            btn_south (PAD)
  Destination:       XLXI_4/Ykw_8 (FF)
  Destination Clock: XLXI_4/Clock1 rising

  Data Path: btn_south to XLXI_4/Ykw_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           117   1.218   1.324  btn_south_IBUF (btn_south_IBUF)
     LUT4:I2->O            1   0.704   0.424  XLXI_4/Madd_Ykw_share0001_cy<4>114_SW1 (N125)
     LUT4_L:I3->LO         1   0.704   0.104  XLXI_4/Madd_Ykw_share0001_cy<4>114 (XLXI_4/Madd_Ykw_share0001_cy<4>114)
     LUT4:I3->O           11   0.704   1.012  XLXI_4/Madd_Ykw_share0001_cy<4>141 (XLXI_4/Madd_Ykw_share0001_cy<4>)
     LUT2_D:I1->LO         1   0.704   0.104  XLXI_4/Ykw_mux0006<8>311 (N143)
     LUT4:I3->O            3   0.704   0.566  XLXI_4/Ykw_mux0006<8>32 (XLXI_4/N22)
     LUT4_L:I2->LO         1   0.704   0.104  XLXI_4/Ykw_mux0006<8>47 (XLXI_4/Ykw_mux0006<8>47)
     LUT4:I3->O            1   0.704   0.000  XLXI_4/Ykw_mux0006<8>60 (XLXI_4/Ykw_mux0006<8>)
     FDCPE:D                   0.308          XLXI_4/Ykw_8
    ----------------------------------------
    Total                     10.092ns (6.454ns logic, 3.638ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/Clock1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            XLXI_1/HS (FF)
  Destination:       VGA_HS (PAD)
  Source Clock:      XLXI_1/Clock1 rising

  Data Path: XLXI_1/HS to VGA_HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.591   0.420  XLXI_1/HS (XLXI_1/HS)
     OBUF:I->O                 3.272          VGA_HS_OBUF (VGA_HS)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.01 secs
 
--> 

Total memory usage is 215276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

