# ç¬¬åå…«ç«  QSPIä»‹ç»åŠåº”ç”¨

QSPIï¼ˆQuad-SPIï¼Œå››çº¿ä¸²è¡Œå¤–è®¾æ¥å£ï¼‰æ˜¯ STM32H750VBT6 ä¸­ç”¨äº**é«˜é€Ÿè®¿é—®å¤–éƒ¨ä¸²è¡Œå­˜å‚¨å™¨**çš„ä¸“ç”¨å¤–è®¾ï¼Œæ”¯æŒ **å•çº¿ã€åŒçº¿ã€å››çº¿ SPI æ¨¡å¼**ï¼Œå¯å°†å¤–éƒ¨ NOR Flash æ˜ å°„åˆ° CPU åœ°å€ç©ºé—´ï¼Œå®ç° **XIPï¼ˆeXecute In Placeï¼‰** â€”â€”å³**ç›´æ¥ä»å¤–éƒ¨ Flash è¿è¡Œä»£ç **ã€‚QSPI æå¤§æ‰©å±•äº† STM32 çš„å­˜å‚¨èƒ½åŠ›ï¼Œæ˜¯å›¾å½¢æ˜¾ç¤ºã€å›ºä»¶å­˜å‚¨ã€éŸ³é¢‘æ’­æ”¾ç­‰å¤§å®¹é‡æ•°æ®åº”ç”¨çš„æ ¸å¿ƒæ¥å£ã€‚

> ğŸ” **æ ¸å¿ƒå®šä½**ï¼š
> 
> - **QSPI â‰  æ™®é€š SPI**ï¼Œè€Œæ˜¯**ä¸“ä¸ºå¤–éƒ¨ Flash ä¼˜åŒ–çš„â€œå­˜å‚¨æ§åˆ¶å™¨â€**
> - æ”¯æŒ **æœ€é«˜ 133 MHz æ—¶é’Ÿ**ï¼ˆDTR æ¨¡å¼å¯è¾¾ 266 Mbpsï¼‰
> - æ”¯æŒ **å†…å­˜æ˜ å°„æ¨¡å¼**ï¼ˆMemory-Mapped Modeï¼‰
> - å¯è¿æ¥ **ä¸²è¡Œ NOR Flashã€NAND Flashã€SRAM**
> - æ˜¯ STM32H7 å®ç° **å¤§å®¹é‡ä»£ç ä¸æ•°æ®å­˜å‚¨** çš„å…³é”®å¤–è®¾

---

### 1.1 QSPI æ ¸å¿ƒç‰¹æ€§ï¼ˆSTM32H750VBT6ï¼‰

| **ç‰¹æ€§**     | **å‚æ•°**               | **è¯´æ˜**          | **åº”ç”¨åœºæ™¯**   |
| ---------- | -------------------- | --------------- | ---------- |
| **æ•°æ®çº¿**    | IO0â€“IO3ï¼ˆå¯é…ç½®ä¸ºå•/åŒ/å››çº¿ï¼‰  | å››çº¿å¹¶è¡Œä¼ è¾“          | é«˜å¸¦å®½é€šä¿¡      |
| **æ—¶é’Ÿ**     | CLKï¼ˆè¾“å‡ºï¼‰              | æœ€é«˜ 133 MHzï¼ˆSDRï¼‰ | é«˜é€Ÿè¯»å†™       |
| **ç‰‡é€‰**     | NCSï¼ˆä½æœ‰æ•ˆï¼‰             | æ”¯æŒå¤šè®¾å¤‡           | å¤š Flash æŒ‚è½½ |
| **å·¥ä½œæ¨¡å¼**   | é—´æ¥æ¨¡å¼ã€ç›´æ¥å†…å­˜æ˜ å°„æ¨¡å¼ã€è‡ªåŠ¨è½®è¯¢æ¨¡å¼ | çµæ´»è®¿é—®ç­–ç•¥          | XIPã€å›ºä»¶æ›´æ–°   |
| **XIP æ”¯æŒ** | âœ…                    | ä»£ç ç›´æ¥ä» Flash æ‰§è¡Œ  | æ‰©å±•ç¨‹åºå­˜å‚¨     |
| **DMA æ”¯æŒ** | âœ…                    | é›¶ CPU å¼€é”€æ•°æ®ä¼ è¾“    | å¤§æ–‡ä»¶åŠ è½½      |
| **DTR æ¨¡å¼** | âœ…ï¼ˆåŒå€æ•°æ®é€Ÿç‡ï¼‰            | CLK ä¸Šå‡/ä¸‹é™æ²¿å‡é‡‡æ ·   | å¸¦å®½ç¿»å€       |
| **åœ°å€å®½åº¦**   | 24-bit æˆ– 32-bit      | æ”¯æŒå¤§å®¹é‡ Flash     | â‰¥16 MB è®¾å¤‡  |

ğŸ“Œ **STM32H750VBT6 ä¸“å±ä¼˜åŠ¿**ï¼š

- **å†…ç½® 48 MHz HSI48 æ—¶é’Ÿ**ï¼šæ— éœ€å¤–éƒ¨æ™¶æŒ¯å³å¯é©±åŠ¨ QSPI
- **æ”¯æŒ HyperBus åè®®**ï¼šå…¼å®¹ Micronã€Cypress ç­‰é«˜é€Ÿå­˜å‚¨å™¨
- **ä¸ FMC ååŒ**ï¼šå¯å®ç° Flash + PSRAM ç»„åˆå­˜å‚¨ç³»ç»Ÿ
- **å®‰å…¨åŠŸèƒ½**ï¼šæ”¯æŒ **Flash åŠ å¯†**ï¼ˆé€šè¿‡ AESï¼‰å’Œ **å†™ä¿æŠ¤**

---

### 1.2 QSPI å·¥ä½œåŸç†è¯¦è§£

#### 1.2.1 é€šä¿¡æ¨¡å¼å¯¹æ¯”

| **æ¨¡å¼**     | **æ•°æ®çº¿**         | **ä¼ è¾“æ–¹å‘** | **é€Ÿç‡** | **ç”¨é€”**         |
| ---------- | --------------- | -------- | ------ | -------------- |
| **å•çº¿ SPI** | IO0             | å•å‘       | ä½      | å…¼å®¹ä¼ ç»Ÿ SPI Flash |
| **åŒçº¿ SPI** | IO0ï¼ˆè¾“å‡ºï¼‰ï¼ŒIO1ï¼ˆè¾“å…¥ï¼‰ | åŠåŒå·¥      | ä¸­      | å¹³è¡¡é€Ÿåº¦ä¸å¼•è„š        |
| **å››çº¿ SPI** | IO0â€“IO3         | å…¨åŒå·¥ï¼ˆè¯»ï¼‰   | é«˜      | XIPã€é«˜é€Ÿè¯»å–       |

- **DTR æ¨¡å¼ï¼ˆåŒå€æ•°æ®é€Ÿç‡ï¼‰**ï¼š
  - åœ¨ CLK çš„**ä¸Šå‡æ²¿å’Œä¸‹é™æ²¿**éƒ½é‡‡æ ·æ•°æ®
  - å®é™…é€Ÿç‡ç¿»å€ï¼ˆå¦‚ 133 MHz â†’ 266 Mbpsï¼‰
  - éœ€ Flash æ”¯æŒ DTRï¼ˆå¦‚ MX25LM51245Gï¼‰

#### 1.2.2 QSPI ä¸‰ç§å·¥ä½œæ¨¡å¼

1. **é—´æ¥æ¨¡å¼ï¼ˆIndirect Modeï¼‰**
   
   - CPU é€šè¿‡ QSPI å¯„å­˜å™¨å‘é€å‘½ä»¤ï¼Œè¯»å†™æ•°æ®
   - é€‚åˆ **å†™å…¥ã€æ“¦é™¤ã€é…ç½® Flash**
   - ä»£ç ç¤ºä¾‹ï¼šå†™å…¥ 256 å­—èŠ‚æ•°æ®

2. **ç›´æ¥å†…å­˜æ˜ å°„æ¨¡å¼ï¼ˆMemory-Mapped Modeï¼‰**
   
   - å¤–éƒ¨ Flash æ˜ å°„åˆ°åœ°å€ `0x90000000`
   - CPU å¯åƒè®¿é—®å†…éƒ¨ Flash ä¸€æ ·è¯»å–ä»£ç 
   - å®ç° **XIPï¼ˆä»£ç æ‰§è¡Œï¼‰**
   - å¯åŠ¨åå¯ä» QSPI Flash è¿è¡Œ `main()`

3. **è‡ªåŠ¨è½®è¯¢æ¨¡å¼ï¼ˆAuto-Polling Modeï¼‰**
   
   - è‡ªåŠ¨å‘é€è¯»çŠ¶æ€å‘½ä»¤ï¼Œç­‰å¾… Flash æ“ä½œå®Œæˆ
   - ç”¨äº **è½®è¯¢å†™/æ“¦é™¤å®Œæˆæ ‡å¿—**
   - æ— éœ€ CPU è½®è¯¢ï¼Œæé«˜æ•ˆç‡

---

### 1.3 å…³é”®å¯„å­˜å™¨æ“ä½œ

#### 1.3.1 QSPI ä¸»è¦å¯„å­˜å™¨

| **å¯„å­˜å™¨** | **åŠŸèƒ½**  | **å…³é”®ä½åŸŸ**                                      | **è¯´æ˜**       |
| ------- | ------- | --------------------------------------------- | ------------ |
| **CR**  | æ§åˆ¶å¯„å­˜å™¨   | `EN`, `FMODE`, `SMM`, `DMM`, `DTR`            | å¯ç”¨ã€æ¨¡å¼é€‰æ‹©      |
| **DCR** | è®¾å¤‡é…ç½®å¯„å­˜å™¨ | `CSHOLD`, `CSSCK`, `DEVSIZE`                  | æ—¶åºä¸è®¾å¤‡å¤§å°      |
| **SR**  | çŠ¶æ€å¯„å­˜å™¨   | `TC`, `FTF`, `BSY`                            | ä¼ è¾“å®Œæˆã€FIFO çŠ¶æ€ |
| **FCR** | æ ‡å¿—æ¸…é™¤å¯„å­˜å™¨ | `CTCF`, `CSMFC`                               | å†™ 1 æ¸…é™¤ä¸­æ–­     |
| **DLR** | æ•°æ®é•¿åº¦å¯„å­˜å™¨ | `DL`                                          | ä¼ è¾“å­—èŠ‚æ•°        |
| **ABR** | åœ°å€å¯„å­˜å™¨   | `ADDRESS`                                     | ç›®æ ‡åœ°å€         |
| **CCR** | é€šä¿¡é…ç½®å¯„å­˜å™¨ | `IMODE`, `ADMODE`, `ABMODE`, `DMODE`, `FMODE` | å‘½ä»¤ã€åœ°å€ã€æ•°æ®æ¨¡å¼   |
| **TDR** | å‘é€æ•°æ®å¯„å­˜å™¨ | `TD`                                          | å†™å…¥å‘é€æ•°æ®       |
| **RDR** | æ¥æ”¶æ•°æ®å¯„å­˜å™¨ | `RD`                                          | è¯»å–æ¥æ”¶æ•°æ®       |

#### 1.3.2 é…ç½®æµç¨‹ï¼ˆé—´æ¥æ¨¡å¼å†™æ•°æ®ï¼‰

```c
// 1. ä½¿èƒ½ QSPI æ—¶é’Ÿ
RCC->AHB3ENR |= RCC_AHB3ENR_QSPIEN;

// 2. é…ç½® GPIOï¼ˆPB2=CLK, PB6=NC, PB10â€“11=IO0â€“1, PB1â€“3=IO2â€“3ï¼‰
// ä»¥ PB1/2/6/10/11 ä¸ºä¾‹ï¼ˆAF9 = QSPIï¼‰
GPIOB->MODER |= GPIO_MODER_MODER1_1 | GPIO_MODER_MODER2_1 | 
                GPIO_MODER_MODER6_1 | GPIO_MODER_MODER10_1 | GPIO_MODER_MODER11_1;
GPIOB->OTYPER &= ~(0x00002C44); // æ¨æŒ½
GPIOB->OSPEEDR |= 0x0000AAAA;  // è¶…é«˜é€Ÿ
GPIOB->AFR[0] |= 9 << 4;     // PB1 = AF9
GPIOB->AFR[0] |= 9 << 8;     // PB2 = AF9
GPIOB->AFR[0] |= 9 << 24;    // PB6 = AF9
GPIOB->AFR[1] |= 9 << 8;     // PB10 = AF9
GPIOB->AFR[1] |= 9 << 12;    // PB11 = AF9

// 3. é…ç½® QSPI
QUADSPI->CR = 0; // ç¡®ä¿æœªä½¿èƒ½
QUADSPI->DCR = (1 << 16) | (1 << 8) | (31 << 0); // CSHOLD=1, CSSCK=1, DEVSIZE=31 (4GB)

// 4. é…ç½®é€šä¿¡ï¼ˆå››çº¿å†™ï¼Œ24-bit åœ°å€ï¼‰
QUADSPI->CCR = 
       QSPI_CCR_FMODE_0                // é—´æ¥å†™
     | QSPI_CCR_DMODE_2                // å››çº¿æ•°æ®
     | QSPI_CCR_ADMODE_2               // å››çº¿åœ°å€
     | QSPI_CCR_IMODE_2                // å››çº¿æŒ‡ä»¤
     | (0x02 << 16);                   // INSTRUCTION = 0x02 (å¿«é€Ÿå†™)

// 5. è®¾ç½®åœ°å€
QUADSPI->AR = 0x00000000; // å†™å…¥åœ°å€ 0

// 6. è®¾ç½®æ•°æ®é•¿åº¦
QUADSPI->DLR = 255; // 256 å­—èŠ‚

// 7. ä½¿èƒ½ QSPI
QUADSPI->CR |= QSPI_CR_EN;

// 8. å†™å…¥æ•°æ®ï¼ˆå¾ªç¯ï¼‰
for (int i = 0; i < 256; i++) {
    while (!(QUADSPI->SR & QSPI_SR_FTF)); // FIFO å¯å†™
    QUADSPI->TDR = data_buffer[i];
}

// 9. ç­‰å¾…ä¼ è¾“å®Œæˆ
while (!(QUADSPI->SR & QSPI_SR_TC));
QUADSPI->FCR = QSPI_FCR_CTCF; // æ¸…é™¤æ ‡å¿—
```

#### 1.3.3 HAL åº“ç®€åŒ–æ“ä½œ

```c
QSPI_CommandTypeDef sCommand = {0};

sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
sCommand.Instruction = 0x02; // å››çº¿å†™
sCommand.AddressMode = QSPI_ADDRESS_4_LINES;
sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
sCommand.Address = 0x000000;
sCommand.DataMode = QSPI_DATA_4_LINES;
sCommand.DummyCycles = 0;
sCommand.NbData = 256;
sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;

if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_TIMEOUT_DEFAULT) != HAL_OK) {
    Error_Handler();
}

if (HAL_QSPI_Transmit(&hqspi, data_buffer, HAL_TIMEOUT_DEFAULT) != HAL_OK) {
    Error_Handler();
}
```

### 1.4 QSPI vs FMC å¯¹æ¯”

| **ç‰¹æ€§**     | **QSPI**            | **FMC**                |
| ---------- | ------------------- | ---------------------- |
| **æ¥å£ç±»å‹**   | ä¸²è¡Œï¼ˆ4 çº¿ï¼‰             | å¹¶è¡Œï¼ˆ16+ çº¿ï¼‰              |
| **é€Ÿåº¦**     | ~50â€“100 MB/sï¼ˆå››çº¿ï¼‰    | ~100 MB/sï¼ˆSRAMï¼‰        |
| **å¼•è„šæ•°**    | 6â€“8                 | 30â€“50                  |
| **å­˜å‚¨ç±»å‹**   | NOR Flash, HyperRAM | SRAM, PSRAM, NAND, LCD |
| **XIP æ”¯æŒ** | âœ…                   | âœ…ï¼ˆNORï¼‰                 |
| **æˆæœ¬**     | ä½ï¼ˆFlash ä¾¿å®œï¼‰         | é«˜ï¼ˆPSRAM è´µï¼‰             |
| **åŠŸè€—**     | ä½                   | é«˜                      |
| **å…¸å‹åº”ç”¨**   | ä»£ç å­˜å‚¨ã€éŸ³é¢‘             | å›¾å½¢ç¼“å†²ã€é«˜é€Ÿç¼“å­˜              |

> ğŸ’¡ **é€‰å‹å»ºè®®**ï¼š
> 
> - **ä»£ç å­˜å‚¨ã€å›ºä»¶å‡çº§** â†’ QSPI + NOR Flash
> - **å›¾å½¢æ˜¾ç¤ºã€å¤§æ•°æ®ç¼“å­˜** â†’ FMC + PSRAM
> - **ä½æˆæœ¬å¤§å­˜å‚¨** â†’ QSPI
> - **é«˜æ€§èƒ½å®æ—¶è®¿é—®** â†’ FMC

## 2. QSPIåº”ç”¨ç¤ºä¾‹-STM32IDE

### 2.1 STM32Cubeé…ç½®

![å±å¹•æˆªå›¾ 2025-09-11 140940.png](https://raw.githubusercontent.com/hazy1k/My-drawing-bed/main/2025/09/11-14-48-21-å±å¹•æˆªå›¾%202025-09-11%20140940.png)

### 2.2 ç”¨æˆ·ä»£ç 

```c
#include "quadspi.h"

QSPI_HandleTypeDef g_qspi_handle;    /* QSPIå¥æŸ„ */

/**
 * @brief       ç­‰å¾…çŠ¶æ€æ ‡å¿—
 * @param       flag : éœ€è¦ç­‰å¾…çš„æ ‡å¿—ä½
 * @param       sta  : éœ€è¦ç­‰å¾…çš„çŠ¶æ€
 * @param       wtime: ç­‰å¾…æ—¶é—´
 * @retval      0, ç­‰å¾…æˆåŠŸ; 1, ç­‰å¾…å¤±è´¥.
 */
uint8_t qspi_wait_flag(uint32_t flag, uint8_t sta, uint32_t wtime)
{
    uint8_t flagsta = 0;

    while (wtime)
    {
        flagsta = (QUADSPI->SR & flag) ? 1 : 0; /* è·å–çŠ¶æ€æ ‡å¿— */

        if (flagsta == sta)break;

        wtime--;
    }

    if (wtime)return 0;
    else return 1;
}

/**
 * @brief       åˆå§‹åŒ–QSPIæ¥å£
 * @param       æ— 
 * @retval      0, æˆåŠŸ; 1, å¤±è´¥.
 */
uint8_t qspi_init(void)
{
    g_qspi_handle.Instance = QUADSPI;                                  /* QSPI */
    g_qspi_handle.Init.ClockPrescaler = 2;                             /* QPSIåˆ†é¢‘æ¯”ï¼ŒBY25Q128æœ€å¤§é¢‘ç‡ä¸º108Mï¼Œ
                                                                          æ‰€ä»¥æ­¤å¤„åº”è¯¥ä¸º2ï¼ŒQSPIé¢‘ç‡å°±ä¸º220/(1+1)=110MHZ
                                                                          ç¨å¾®æœ‰ç‚¹è¶…é¢‘ï¼Œå¯ä»¥æ­£å¸¸å°±å¥½ï¼Œä¸è¡Œå°±åªèƒ½é™ä½é¢‘ç‡ */
    g_qspi_handle.Init.FifoThreshold = 4;                              /* FIFOé˜ˆå€¼ä¸º4ä¸ªå­—èŠ‚ */
    g_qspi_handle.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;/* é‡‡æ ·ç§»ä½åŠä¸ªå‘¨æœŸ(DDRæ¨¡å¼ä¸‹,å¿…é¡»è®¾ç½®ä¸º0) */
    g_qspi_handle.Init.FlashSize = 25-1;                               /* SPI FLASHå¤§å°ï¼ŒBY25Q128å¤§å°ä¸º32Må­—èŠ‚,2^25ï¼Œæ‰€ä»¥å–æƒå€¼25-1=24 */
    g_qspi_handle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_3_CYCLE; /* ç‰‡é€‰é«˜ç”µå¹³æ—¶é—´ä¸º3ä¸ªæ—¶é’Ÿ(9.1*3=27.3ns),å³æ‰‹å†Œé‡Œé¢çš„tSHSLå‚æ•° */
    g_qspi_handle.Init.ClockMode = QSPI_CLOCK_MODE_3;                  /* æ¨¡å¼3 */
    g_qspi_handle.Init.FlashID = QSPI_FLASH_ID_1;                      /* ç¬¬ä¸€ç‰‡flash */
    g_qspi_handle.Init.DualFlash = QSPI_DUALFLASH_DISABLE;             /* ç¦æ­¢åŒé—ªå­˜æ¨¡å¼ */

    if(HAL_QSPI_Init(&g_qspi_handle) == HAL_OK)
    {
        return 0;      /* QSPIåˆå§‹åŒ–æˆåŠŸ */
    }
    else
    {
        return 1;
    }
}

/**
 * @brief       QSPIåº•å±‚é©±åŠ¨,å¼•è„šé…ç½®ï¼Œæ—¶é’Ÿä½¿èƒ½
 * @param       hqspi:QSPIå¥æŸ„
 * @note        æ­¤å‡½æ•°ä¼šè¢«HAL_QSPI_Init()è°ƒç”¨
 * @retval      0, æˆåŠŸ; 1, å¤±è´¥.
 */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef *hqspi)
{
    GPIO_InitTypeDef gpio_init_struct;

    __HAL_RCC_QSPI_CLK_ENABLE();      /* ä½¿èƒ½QSPIæ—¶é’Ÿ */
    __HAL_RCC_GPIOB_CLK_ENABLE();     /* GPIOBæ—¶é’Ÿä½¿èƒ½ */
    __HAL_RCC_GPIOD_CLK_ENABLE();     /* GPIODæ—¶é’Ÿä½¿èƒ½ */
    __HAL_RCC_GPIOE_CLK_ENABLE();     /* GPIOEæ—¶é’Ÿä½¿èƒ½ */

    gpio_init_struct.Pin = QSPI_BK1_NCS_GPIO_PIN;
    gpio_init_struct.Mode = GPIO_MODE_AF_PP;                     /* å¤ç”¨ */
    gpio_init_struct.Pull = GPIO_PULLUP;                         /* ä¸Šæ‹‰ */
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;          /* é«˜é€Ÿ */
    gpio_init_struct.Alternate = GPIO_AF10_QUADSPI;              /* å¤ç”¨ä¸ºQSPI */
    HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_PORT, &gpio_init_struct);    /* åˆå§‹åŒ–QSPI_BK1_NCSå¼•è„š */

    gpio_init_struct.Pin = QSPI_BK1_CLK_GPIO_PIN;
    gpio_init_struct.Mode = GPIO_MODE_AF_PP;                     /* å¤ç”¨ */
    gpio_init_struct.Pull = GPIO_PULLUP;                         /* ä¸Šæ‹‰ */
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;          /* é«˜é€Ÿ */
    gpio_init_struct.Alternate = GPIO_AF9_QUADSPI;               /* å¤ç”¨ä¸ºQSPI */
    HAL_GPIO_Init(QSPI_BK1_CLK_GPIO_PORT, &gpio_init_struct);    /* åˆå§‹åŒ–QSPI_BK1_CLKå¼•è„š */

    gpio_init_struct.Pin = QSPI_BK1_IO0_GPIO_PIN;
    HAL_GPIO_Init(QSPI_BK1_IO0_GPIO_PORT, &gpio_init_struct);    /* åˆå§‹åŒ–QSPI_BK1_IO0å¼•è„š */

    gpio_init_struct.Pin = QSPI_BK1_IO1_GPIO_PIN;
    HAL_GPIO_Init(QSPI_BK1_IO1_GPIO_PORT, &gpio_init_struct);    /* åˆå§‹åŒ–QSPI_BK1_IO1å¼•è„š */

    gpio_init_struct.Pin = QSPI_BK1_IO2_GPIO_PIN;
    HAL_GPIO_Init(QSPI_BK1_IO2_GPIO_PORT, &gpio_init_struct);    /* åˆå§‹åŒ–QSPI_BK1_IO2å¼•è„š */

    gpio_init_struct.Pin = QSPI_BK1_IO3_GPIO_PIN;
    HAL_GPIO_Init(QSPI_BK1_IO3_GPIO_PORT, &gpio_init_struct);    /* åˆå§‹åŒ–QSPI_BK1_IO3å¼•è„š */
}

/**
 * @brief       QSPIå‘é€å‘½ä»¤
 * @param       cmd : è¦å‘é€çš„æŒ‡ä»¤
 * @param       addr: å‘é€åˆ°çš„ç›®çš„åœ°å€
 * @param       mode: æ¨¡å¼,è¯¦ç»†ä½å®šä¹‰å¦‚ä¸‹:
 *   @arg       mode[1:0]: æŒ‡ä»¤æ¨¡å¼; 00,æ— æŒ‡ä»¤;  01,å•çº¿ä¼ è¾“æŒ‡ä»¤; 10,åŒçº¿ä¼ è¾“æŒ‡ä»¤; 11,å››çº¿ä¼ è¾“æŒ‡ä»¤.
 *   @arg       mode[3:2]: åœ°å€æ¨¡å¼; 00,æ— åœ°å€;  01,å•çº¿ä¼ è¾“åœ°å€; 10,åŒçº¿ä¼ è¾“åœ°å€; 11,å››çº¿ä¼ è¾“åœ°å€.
 *   @arg       mode[5:4]: åœ°å€é•¿åº¦; 00,8ä½åœ°å€; 01,16ä½åœ°å€;     10,24ä½åœ°å€;     11,32ä½åœ°å€.
 *   @arg       mode[7:6]: æ•°æ®æ¨¡å¼; 00,æ— æ•°æ®;  01,å•çº¿ä¼ è¾“æ•°æ®; 10,åŒçº¿ä¼ è¾“æ•°æ®; 11,å››çº¿ä¼ è¾“æ•°æ®.
 * @param       dmcycle: ç©ºæŒ‡ä»¤å‘¨æœŸæ•°
 * @retval      æ— 
 */
void qspi_send_cmd(uint8_t cmd, uint32_t addr, uint8_t mode, uint8_t dmcycle)
{
    QSPI_CommandTypeDef qspi_command_handle;

    qspi_command_handle.Instruction = cmd;                              /* æŒ‡ä»¤ */
    qspi_command_handle.Address = addr;                                 /* åœ°å€ */
    qspi_command_handle.DummyCycles = dmcycle;                          /* è®¾ç½®ç©ºæŒ‡ä»¤å‘¨æœŸæ•° */

    if(((mode >> 0) & 0x03) == 0)
    qspi_command_handle.InstructionMode = QSPI_INSTRUCTION_NONE;        /* æŒ‡ä»¤æ¨¡å¼ */
    else if(((mode >> 0) & 0x03) == 1)
    qspi_command_handle.InstructionMode = QSPI_INSTRUCTION_1_LINE;      /* æŒ‡ä»¤æ¨¡å¼ */
    else if(((mode >> 0) & 0x03) == 2)
    qspi_command_handle.InstructionMode = QSPI_INSTRUCTION_2_LINES;     /* æŒ‡ä»¤æ¨¡å¼ */
    else if(((mode >> 0) & 0x03) == 3)
    qspi_command_handle.InstructionMode = QSPI_INSTRUCTION_4_LINES;     /* æŒ‡ä»¤æ¨¡å¼ */

    if(((mode >> 2) & 0x03) == 0)
    qspi_command_handle.AddressMode = QSPI_ADDRESS_NONE;                /* åœ°å€æ¨¡å¼ */
    else if(((mode >> 2) & 0x03) == 1)
    qspi_command_handle.AddressMode = QSPI_ADDRESS_1_LINE;              /* åœ°å€æ¨¡å¼ */
    else if(((mode >> 2) & 0x03) == 2)
    qspi_command_handle.AddressMode = QSPI_ADDRESS_2_LINES;             /* åœ°å€æ¨¡å¼ */
    else if(((mode >> 2) & 0x03) == 3)
    qspi_command_handle.AddressMode = QSPI_ADDRESS_4_LINES;             /* åœ°å€æ¨¡å¼ */

    if(((mode >> 4)&0x03) == 0)
    qspi_command_handle.AddressSize = QSPI_ADDRESS_8_BITS;              /* åœ°å€é•¿åº¦ */
    else if(((mode >> 4) & 0x03) == 1)
    qspi_command_handle.AddressSize = QSPI_ADDRESS_16_BITS;             /* åœ°å€é•¿åº¦ */
    else if(((mode >> 4) & 0x03) == 2)
    qspi_command_handle.AddressSize = QSPI_ADDRESS_24_BITS;             /* åœ°å€é•¿åº¦ */
    else if(((mode >> 4) & 0x03) == 3)
    qspi_command_handle.AddressSize = QSPI_ADDRESS_32_BITS;             /* åœ°å€é•¿åº¦ */

    if(((mode >> 6) & 0x03) == 0)
    qspi_command_handle.DataMode=QSPI_DATA_NONE;                        /* æ•°æ®æ¨¡å¼ */
    else if(((mode >> 6) & 0x03) == 1)
    qspi_command_handle.DataMode = QSPI_DATA_1_LINE;                    /* æ•°æ®æ¨¡å¼ */
    else if(((mode >> 6) & 0x03) == 2)
    qspi_command_handle.DataMode = QSPI_DATA_2_LINES;                   /* æ•°æ®æ¨¡å¼ */
    else if(((mode >> 6) & 0x03) == 3)
    qspi_command_handle.DataMode = QSPI_DATA_4_LINES;                   /* æ•°æ®æ¨¡å¼ */

    qspi_command_handle.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;            /* æ¯æ¬¡éƒ½å‘é€æŒ‡ä»¤ */
    qspi_command_handle.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;  /* æ— äº¤æ›¿å­—èŠ‚ */
    qspi_command_handle.DdrMode = QSPI_DDR_MODE_DISABLE;                /* å…³é—­DDRæ¨¡å¼ */
    qspi_command_handle.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;

    HAL_QSPI_Command(&g_qspi_handle, &qspi_command_handle, 5000);
}

/**
 * @brief       QSPIæ¥æ”¶æŒ‡å®šé•¿åº¦çš„æ•°æ®
 * @param       buf     : æ¥æ”¶æ•°æ®ç¼“å†²åŒºé¦–åœ°å€
 * @param       datalen : è¦ä¼ è¾“çš„æ•°æ®é•¿åº¦
 * @retval      0, æˆåŠŸ; å…¶ä»–, é”™è¯¯ä»£ç .
 */
uint8_t qspi_receive(uint8_t *buf, uint32_t datalen)
{
    g_qspi_handle.Instance->DLR = datalen - 1;   /* é…ç½®æ•°æ®é•¿åº¦ */
    if (HAL_QSPI_Receive(&g_qspi_handle, buf, 5000) == HAL_OK)
    {
        return 0;
    }
    else
    {
        return 1;
    }
}

/**
 * @brief       QSPIå‘é€æŒ‡å®šé•¿åº¦çš„æ•°æ®
 * @param       buf     : å‘é€æ•°æ®ç¼“å†²åŒºé¦–åœ°å€
 * @param       datalen : è¦ä¼ è¾“çš„æ•°æ®é•¿åº¦
 * @retval      0, æˆåŠŸ; å…¶ä»–, é”™è¯¯ä»£ç .
 */
uint8_t qspi_transmit(uint8_t *buf, uint32_t datalen)
{
    g_qspi_handle.Instance->DLR = datalen - 1; /* é…ç½®æ•°æ®é•¿åº¦ */
    if (HAL_QSPI_Transmit(&g_qspi_handle, buf, 5000) == HAL_OK)
    {
        return 0;
    }
    else
    {
        return 1;
    }
}

/**
 * @brief       QSPIè¿›å…¥å†…å­˜æ˜ å°„æ¨¡å¼ï¼ˆæ‰§è¡ŒQSPIä»£ç å¿…å¤‡å‰æï¼‰
 *   @note      å¿…é¡»æ ¹æ®æ‰€ä½¿ç”¨QSPI FLASHçš„å®¹é‡è®¾ç½®æ­£ç¡®çš„ftypeå€¼!
 * @param       ftype: flashç±»å‹
 *   @arg           0, æ™®é€šFLASH, å®¹é‡åœ¨128MbitåŠä»¥å†…çš„
 *   @arg           1, å¤§å®¹é‡FLASH, å®¹é‡åœ¨256MbitåŠä»¥ä¸Šçš„.
 * @retval      æ— 
 */
void sys_qspi_enable_memmapmode(uint8_t ftype)
{
    uint32_t tempreg = 0;
    GPIO_InitTypeDef qspi_gpio;

    __HAL_RCC_GPIOB_CLK_ENABLE();                            /* ä½¿èƒ½PORTBæ—¶é’Ÿ */
    __HAL_RCC_GPIOD_CLK_ENABLE();                            /* ä½¿èƒ½PORTDæ—¶é’Ÿ */
    __HAL_RCC_GPIOE_CLK_ENABLE();                            /* ä½¿èƒ½PORTEæ—¶é’Ÿ */
    __HAL_RCC_QSPI_CLK_ENABLE();                             /* QSPIæ—¶é’Ÿä½¿èƒ½ */

    qspi_gpio.Pin = GPIO_PIN_6;                              /* PB6 AF10 */
    qspi_gpio.Mode = GPIO_MODE_AF_PP;
    qspi_gpio.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    qspi_gpio.Pull = GPIO_PULLUP;
    qspi_gpio.Alternate = GPIO_AF10_QUADSPI;
    HAL_GPIO_Init(GPIOB, &qspi_gpio);

    qspi_gpio.Pin = GPIO_PIN_2;                              /* PB2 AF9 */
    qspi_gpio.Alternate = GPIO_AF9_QUADSPI;
    HAL_GPIO_Init(GPIOB, &qspi_gpio);

    qspi_gpio.Pin = GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13; /* PD11,12,13 AF9 */
    qspi_gpio.Alternate = GPIO_AF9_QUADSPI;
    HAL_GPIO_Init(GPIOD, &qspi_gpio);

    qspi_gpio.Pin = GPIO_PIN_2;                              /* PE2 AF9 */
    qspi_gpio.Alternate = GPIO_AF9_QUADSPI;
    HAL_GPIO_Init(GPIOE, &qspi_gpio);

    /* QSPIè®¾ç½®ï¼Œå‚è€ƒQSPIå®éªŒçš„QSPI_Initå‡½æ•° */
    RCC->AHB3RSTR |= 1 << 14;       /* å¤ä½QSPI */
    RCC->AHB3RSTR &= ~(1 << 14);    /* åœæ­¢å¤ä½QSPI */

    while (QUADSPI->SR & (1 << 5)); /* ç­‰å¾…BUSYä½æ¸…é›¶ */

    /* QSPIæ—¶é’Ÿæºå·²ç»åœ¨sys_stm32_clock_init()å‡½æ•°ä¸­è®¾ç½® */
    QUADSPI->CR = 0X01000310;       /* è®¾ç½®CRå¯„å­˜å™¨, è¿™äº›å€¼æ€ä¹ˆæ¥çš„ï¼Œè¯·å‚è€ƒQSPIå®éªŒ/çœ‹H750å‚è€ƒæ‰‹å†Œå¯„å­˜å™¨æè¿°åˆ†æ */
    QUADSPI->DCR = 0X00180201;      /* è®¾ç½®DCRå¯„å­˜å™¨(FLASHå®¹é‡32M(æœ€å¤§å®¹é‡è®¾ç½®ä¸º32M, é»˜è®¤ç”¨16Mçš„), tSHSL = 3ä¸ªæ—¶é’Ÿ) */
    QUADSPI->CR |= 1 << 0;          /* ä½¿èƒ½QSPI */

    /*
     *  æ³¨æ„:QSPI QEä½çš„ä½¿èƒ½ï¼Œåœ¨QSPIçƒ§å†™ç®—æ³•é‡Œé¢ï¼Œå°±å·²ç»è®¾ç½®äº†
     *  æ‰€ä»¥, è¿™é‡Œå¯ä»¥ä¸ç”¨è®¾ç½®QEä½ï¼Œå¦åˆ™éœ€è¦åŠ å…¥å¯¹QEä½ç½®1çš„ä»£ç 
     *  ä¸è¿‡, ä»£ç å¿…é¡»é€šè¿‡ä»¿çœŸå™¨ä¸‹è½½, ç›´æ¥çƒ§å½•åˆ°å¤–éƒ¨QSPI FLASH, æ˜¯ä¸å¯ç”¨çš„
     *  å¦‚æœæƒ³ç›´æ¥çƒ§å½•åˆ°å¤–éƒ¨QSPI FLASHä¹Ÿå¯ä»¥ç”¨, åˆ™éœ€è¦åœ¨è¿™é‡Œæ·»åŠ QEä½ç½®1çš„ä»£ç 
     *
     *  å¦å¤–, å¯¹ä¸W25Q256,è¿˜éœ€è¦ä½¿èƒ½4å­—èŠ‚åœ°å€æ¨¡å¼,æˆ–è€…è®¾ç½®S3çš„ADPä½ä¸º1.
     *  æˆ‘ä»¬åœ¨QSPIçƒ§å†™ç®—æ³•é‡Œé¢å·²ç»è®¾ç½®äº†ADP=1(ä¸Šç”µå³32ä½åœ°å€æ¨¡å¼),å› æ­¤è¿™é‡Œä¹Ÿ
     *  ä¸éœ€è¦å‘é€è¿›å…¥4å­—èŠ‚åœ°å€æ¨¡å¼æŒ‡ä»¤/è®¾ç½®ADP=1äº†, å¦åˆ™è¿˜éœ€è¦è®¾ç½®ADP=1
     */

    /* BY/W25QXX å†™ä½¿èƒ½ï¼ˆ0X06æŒ‡ä»¤ï¼‰*/
    while (QUADSPI->SR & (1 << 5)); /* ç­‰å¾…BUSYä½æ¸…é›¶ */

    QUADSPI->CCR = 0X00000106;      /* å‘é€0X06æŒ‡ä»¤ï¼ŒBY/W25QXXå†™ä½¿èƒ½ */

    while ((QUADSPI->SR & (1 << 1)) == 0);/* ç­‰å¾…æŒ‡ä»¤å‘é€å®Œæˆ */

    QUADSPI->FCR |= 1 << 1;         /* æ¸…é™¤å‘é€å®Œæˆæ ‡å¿—ä½ */

    /* MemroyMap æ¨¡å¼è®¾ç½® */
    while (QUADSPI->SR & (1 << 5)); /* ç­‰å¾…BUSYä½æ¸…é›¶ */

    QUADSPI->ABR = 0;               /* äº¤æ›¿å­—èŠ‚è®¾ç½®ä¸º0ï¼Œå®é™…ä¸Šå°±æ˜¯25QXX 0XEBæŒ‡ä»¤çš„, M0~M7 = 0 */
    tempreg = 0XEB;                 /* INSTRUCTION[7:0] = 0XEB, å‘é€0XEBæŒ‡ä»¤ï¼ˆFast Read QUAD I/Oï¼‰ */
    tempreg |= 1 << 8;              /* IMODE[1:0] = 1, å•çº¿ä¼ è¾“æŒ‡ä»¤ */
    tempreg |= 3 << 10;             /* ADDRESS[1:0] = 3, å››çº¿ä¼ è¾“åœ°å€ */
    tempreg |= (2 + ftype) << 12;   /* ADSIZE[1:0] = 2/3, 24ä½(ftype = 0) / 32ä½(ftype = 1)åœ°å€é•¿åº¦ */
    tempreg |= 3 << 14;             /* ABMODE[1:0] = 3, å››çº¿ä¼ è¾“äº¤æ›¿å­—èŠ‚ */
    tempreg |= 0 << 16;             /* ABSIZE[1:0] = 0, 8ä½äº¤æ›¿å­—èŠ‚(M0~M7) */
    tempreg |= 4 << 18;             /* DCYC[4:0] = 4, 4ä¸ªdummyå‘¨æœŸ */
    tempreg |= 3 << 24;             /* DMODE[1:0] = 3, å››çº¿ä¼ è¾“æ•°æ® */
    tempreg |= 3 << 26;             /* FMODE[1:0] = 3, å†…å­˜æ˜ å°„æ¨¡å¼ */
    QUADSPI->CCR = tempreg;         /* è®¾ç½®CCRå¯„å­˜å™¨ */

    /* è®¾ç½®QSPI FLASHç©ºé—´çš„MPUä¿æŠ¤ */
    SCB->SHCSR &= ~(1 << 16);       /* ç¦æ­¢MemManage */
    MPU->CTRL &= ~(1 << 0);         /* ç¦æ­¢MPU */
    MPU->RNR = 0;                   /* è®¾ç½®ä¿æŠ¤åŒºåŸŸç¼–å·ä¸º0(1~7å¯ä»¥ç»™å…¶ä»–å†…å­˜ç”¨) */
    MPU->RBAR = 0X90000000;         /* åŸºåœ°å€ä¸º0X9000 000, å³QSPIçš„èµ·å§‹åœ°å€ */
    MPU->RASR = 0X0303002D;         /* è®¾ç½®ç›¸å…³ä¿æŠ¤å‚æ•°(ç¦æ­¢å…±ç”¨, å…è®¸cache, å…è®¸ç¼“å†²), è¯¦è§MPUå®éªŒçš„è§£æ */
    MPU->CTRL = (1 << 2) | (1 << 0);/* ä½¿èƒ½PRIVDEFENA, ä½¿èƒ½MPU */
    SCB->SHCSR |= 1 << 16;          /* ä½¿èƒ½MemManage */
}

```

```c
#include "quadspi.h"
#include "flash.h"
#include "delay.h"

uint16_t g_norflash_type = W25Q128;     /* é»˜è®¤æ˜¯W25Q128 */

/* SPI FLASH åœ°å€ä½å®½ */
volatile uint8_t g_norflash_addrw = 2;  /* SPI FLASHåœ°å€ä½å®½, åœ¨norflash_read_idå‡½æ•°é‡Œé¢è¢«ä¿®æ”¹
                                         * 2, è¡¨ç¤º24bitåœ°å€å®½åº¦
                                         * 3, è¡¨ç¤º32bitåœ°å€å®½åº¦
                                         */

/**
 * @brief       åˆå§‹åŒ–SPI NOR FLASH
 * @param       æ— 
 * @retval      æ— 
 */
void norflash_init(void)
{
    uint8_t temp;
    qspi_init();                /* åˆå§‹åŒ–QSPI */
    norflash_qspi_disable();    /* é€€å‡ºQPIæ¨¡å¼(é¿å…èŠ¯ç‰‡ä¹‹å‰è¿›å…¥è¿™ä¸ªæ¨¡å¼,å¯¼è‡´ä¸‹è½½å¤±è´¥) */
    norflash_qe_enable();       /* ä½¿èƒ½QEä½ */
    g_norflash_type = norflash_read_id();/* è¯»å–FLASH ID. */

    if (g_norflash_type == W25Q256)   /* SPI FLASHä¸ºW25Q256, å¿…é¡»ä½¿èƒ½4å­—èŠ‚åœ°å€æ¨¡å¼ */
    {
        temp = norflash_read_sr(3); /* è¯»å–çŠ¶æ€å¯„å­˜å™¨3ï¼Œåˆ¤æ–­åœ°å€æ¨¡å¼ */

        if ((temp & 0X01) == 0)     /* å¦‚æœä¸æ˜¯4å­—èŠ‚åœ°å€æ¨¡å¼,åˆ™è¿›å…¥4å­—èŠ‚åœ°å€æ¨¡å¼ */
        {
            norflash_write_enable();/* å†™ä½¿èƒ½ */
            temp |= 1 << 1;         /* ADP=1, ä¸Šç”µ4ä½åœ°å€æ¨¡å¼ */
            norflash_write_sr(3, temp);  /* å†™SR3 */

             norflash_write_enable();/* å†™ä½¿èƒ½ */
             /* QPI,ä½¿èƒ½4å­—èŠ‚åœ°å€æŒ‡ä»¤,åœ°å€ä¸º0,æ— æ•°æ®_8ä½åœ°å€_æ— åœ°å€_å•çº¿ä¼ è¾“æŒ‡ä»¤,æ— ç©ºå‘¨æœŸ,0ä¸ªå­—èŠ‚æ•°æ® */
            qspi_send_cmd(FLASH_Enable4ByteAddr, 0, (0 << 6) | (0 << 4) | (0 << 2) | (1 << 0), 0);

        }
    }

    //printf("ID:%x\r\n", g_norflash_type);
}

/**
 * @brief       ç­‰å¾…ç©ºé—²
 * @param       æ— 
 * @retval      æ— 
 */
static void norflash_wait_busy(void)
{
    while ((norflash_read_sr(1) & 0x01) == 0x01);   /*  ç­‰å¾…BUSYä½æ¸…ç©º */
}

/**
 * @brief       é€€å‡ºQSPIæ¨¡å¼
 * @param       æ— 
 * @retval      æ— 
 */
static void norflash_qspi_disable(void)
{
    /* å†™commandæŒ‡ä»¤,åœ°å€ä¸º0,æ— æ•°æ®_8ä½åœ°å€_æ— åœ°å€_4çº¿ä¼ è¾“æŒ‡ä»¤,æ— ç©ºå‘¨æœŸ,0ä¸ªå­—èŠ‚æ•°æ® */
    qspi_send_cmd(FLASH_ExitQPIMode, 0, (0 << 6) | (0 << 4) | (0 << 2) | (3 << 0), 0);
}

/**
 * @brief       ä½¿èƒ½FLASH QEä½ï¼Œä½¿èƒ½IO2/IO3
 * @param       æ— 
 * @retval      æ— 
 */
static void norflash_qe_enable(void)
{
    uint8_t stareg2 = 0;
    stareg2 = norflash_read_sr(2);  /* å…ˆè¯»å‡ºçŠ¶æ€å¯„å­˜å™¨2çš„åŸå§‹å€¼ */

    //printf("stareg2:%x\r\n", stareg2);
    if ((stareg2 & 0X02) == 0)      /* QEä½æœªä½¿èƒ½ */
    {
        norflash_write_enable();    /* å†™ä½¿èƒ½ */
        stareg2 |= 1 << 1;          /* ä½¿èƒ½QEä½ */
        norflash_write_sr(2, stareg2);  /* å†™çŠ¶æ€å¯„å­˜å™¨2 */
    }
}

/**
 * @brief       25QXXå†™ä½¿èƒ½
 *   @note      å°†S1å¯„å­˜å™¨çš„WELç½®ä½
 * @param       æ— 
 * @retval      æ— 
 */
void norflash_write_enable(void)
{
    /* SPI,å†™ä½¿èƒ½æŒ‡ä»¤,åœ°å€ä¸º0,æ— æ•°æ®_8ä½åœ°å€_æ— åœ°å€_å•çº¿ä¼ è¾“æŒ‡ä»¤,æ— ç©ºå‘¨æœŸ,0ä¸ªå­—èŠ‚æ•°æ® */
    qspi_send_cmd(FLASH_WriteEnable, 0, (0 << 6) | (0 << 4) | (0 << 2) | (1 << 0), 0);
}

/**
 * @brief       25QXXå†™ç¦æ­¢
 *   @note      å°†S1å¯„å­˜å™¨çš„WELæ¸…é›¶
 * @param       æ— 
 * @retval      æ— 
 */
void norflash_write_disable(void)
{
    /* SPI,å†™ç¦æ­¢æŒ‡ä»¤,åœ°å€ä¸º0,æ— æ•°æ®_8ä½åœ°å€_æ— åœ°å€_å•çº¿ä¼ è¾“æŒ‡ä»¤,æ— ç©ºå‘¨æœŸ,0ä¸ªå­—èŠ‚æ•°æ® */
    qspi_send_cmd(FLASH_WriteDisable, 0, (0 << 6) | (0 << 4) | (0 << 2) | (1 << 0), 0);
}

/**
 * @brief       è¯»å–25QXXçš„çŠ¶æ€å¯„å­˜å™¨ï¼Œ25QXXä¸€å…±æœ‰3ä¸ªçŠ¶æ€å¯„å­˜å™¨
 *   @note      çŠ¶æ€å¯„å­˜å™¨1ï¼š
 *              BIT7  6   5   4   3   2   1   0
 *              SPR   RV  TB BP2 BP1 BP0 WEL BUSY
 *              SPR:é»˜è®¤0,çŠ¶æ€å¯„å­˜å™¨ä¿æŠ¤ä½,é…åˆWPä½¿ç”¨
 *              TB,BP2,BP1,BP0:FLASHåŒºåŸŸå†™ä¿æŠ¤è®¾ç½®
 *              WEL:å†™ä½¿èƒ½é”å®š
 *              BUSY:å¿™æ ‡è®°ä½(1,å¿™;0,ç©ºé—²)
 *              é»˜è®¤:0x00
 *
 *              çŠ¶æ€å¯„å­˜å™¨2ï¼š
 *              BIT7  6   5   4   3   2   1   0
 *              SUS   CMP LB3 LB2 LB1 (R) QE  SRP1
 *
 *              çŠ¶æ€å¯„å­˜å™¨3ï¼š
 *              BIT7      6    5    4   3   2   1   0
 *              HOLD/RST  DRV1 DRV0 (R) (R) WPS ADP ADS
 *
 * @param       regno: çŠ¶æ€å¯„å­˜å™¨å·ï¼ŒèŒƒå›´:1~3
 * @retval      çŠ¶æ€å¯„å­˜å™¨å€¼
 */
uint8_t norflash_read_sr(uint8_t regno)
{
    uint8_t byte = 0, command = 0;

    switch (regno)
    {
        case 1:
            command = FLASH_ReadStatusReg1;  /* è¯»çŠ¶æ€å¯„å­˜å™¨1æŒ‡ä»¤ */
            break;

        case 2:
            command = FLASH_ReadStatusReg2;  /* è¯»çŠ¶æ€å¯„å­˜å™¨2æŒ‡ä»¤ */
            break;

        case 3:
            command = FLASH_ReadStatusReg3;  /* è¯»çŠ¶æ€å¯„å­˜å™¨3æŒ‡ä»¤ */
            break;

        default:
            command = FLASH_ReadStatusReg1;
            break;
    }

    /* SPI,å†™commandæŒ‡ä»¤,åœ°å€ä¸º0,å•çº¿ä¼ æ•°æ®_8ä½åœ°å€_æ— åœ°å€_å•çº¿ä¼ è¾“æŒ‡ä»¤,æ— ç©ºå‘¨æœŸ,1ä¸ªå­—èŠ‚æ•°æ® */
    qspi_send_cmd(command, 0, (1 << 6) | (0 << 4) | (0 << 2) | (1 << 0), 0);
    qspi_receive(&byte, 1);
    return byte;
}

/**
 * @brief       å†™25QXXçŠ¶æ€å¯„å­˜å™¨
 *   @note      å¯„å­˜å™¨è¯´æ˜è§norflash_read_srå‡½æ•°è¯´æ˜
 * @param       regno: çŠ¶æ€å¯„å­˜å™¨å·ï¼ŒèŒƒå›´:1~3
 * @param       sr   : è¦å†™å…¥çŠ¶æ€å¯„å­˜å™¨çš„å€¼
 * @retval      æ— 
 */
void norflash_write_sr(uint8_t regno, uint8_t sr)
{
    uint8_t command = 0;

    switch (regno)
    {
        case 1:
            command = FLASH_WriteStatusReg1;  /* å†™çŠ¶æ€å¯„å­˜å™¨1æŒ‡ä»¤ */
            break;

        case 2:
            command = FLASH_WriteStatusReg2;  /* å†™çŠ¶æ€å¯„å­˜å™¨2æŒ‡ä»¤ */
            break;

        case 3:
            command = FLASH_WriteStatusReg3;  /* å†™çŠ¶æ€å¯„å­˜å™¨3æŒ‡ä»¤ */
            break;

        default:
            command = FLASH_WriteStatusReg1;
            break;
    }

    /* SPI,å†™commandæŒ‡ä»¤,åœ°å€ä¸º0,å•çº¿ä¼ æ•°æ®_8ä½åœ°å€_æ— åœ°å€_å•çº¿ä¼ è¾“æŒ‡ä»¤,æ— ç©ºå‘¨æœŸ,1ä¸ªå­—èŠ‚æ•°æ® */
    qspi_send_cmd(command, 0, (1 << 6) | (0 << 4) | (0 << 2) | (1 << 0), 0);
    qspi_transmit(&sr, 1);
}

/**
 * @brief       è¯»å–èŠ¯ç‰‡ID
 * @param       æ— 
 * @retval      FLASHèŠ¯ç‰‡ID
 *   @note      èŠ¯ç‰‡IDåˆ—è¡¨è§: norflash.h, èŠ¯ç‰‡åˆ—è¡¨éƒ¨åˆ†
 */
uint16_t norflash_read_id(void)
{
    uint8_t temp[2];
    uint16_t deviceid;
    qspi_init();          /* è¿›è¡Œåº“å‡½æ•°è°ƒç”¨å‰è¦å…ˆåˆå§‹åŒ– */
    /* SPI,è¯»id,åœ°å€ä¸º0,å•çº¿ä¼ è¾“æ•°æ®_24ä½åœ°å€_å•çº¿ä¼ è¾“åœ°å€_å•çº¿ä¼ è¾“æŒ‡ä»¤,æ— ç©ºå‘¨æœŸ,2ä¸ªå­—èŠ‚æ•°æ® */
    qspi_send_cmd(FLASH_ManufactDeviceID, 0, (1 << 6) | (2 << 4) | (1 << 2) | (1 << 0), 0);
    qspi_receive(temp, 2);
    deviceid = (temp[0] << 8) | temp[1];

    if (deviceid == W25Q256)
    {
        g_norflash_addrw = 3;   /* å¦‚æœæ˜¯W25Q256, æ ‡è®°32bitåœ°å€å®½åº¦ */
    }

    return deviceid;
}

/**
 * @brief       è¯»å–SPI FLASH,ä»…æ”¯æŒQSPIæ¨¡å¼
 *   @note      åœ¨æŒ‡å®šåœ°å€å¼€å§‹è¯»å–æŒ‡å®šé•¿åº¦çš„æ•°æ®
 * @param       pbuf    : æ•°æ®å­˜å‚¨åŒº
 * @param       addr    : å¼€å§‹è¯»å–çš„åœ°å€(æœ€å¤§32bit)
 * @param       datalen : è¦è¯»å–çš„å­—èŠ‚æ•°(æœ€å¤§65535)
 * @retval      æ— 
 */
void norflash_read(uint8_t *pbuf, uint32_t addr, uint16_t datalen)
{
    /* QSPI,å¿«é€Ÿè¯»æ•°æ®,åœ°å€ä¸ºaddr,4çº¿ä¼ è¾“æ•°æ®_24/32ä½åœ°å€_4çº¿ä¼ è¾“åœ°å€_1çº¿ä¼ è¾“æŒ‡ä»¤,6ç©ºå‘¨æœŸ,datalenä¸ªæ•°æ® */
    qspi_send_cmd(FLASH_FastReadQuad, addr, (3 << 6) | (g_norflash_addrw << 4) | (3 << 2) | (1 << 0), 6);
    qspi_receive(pbuf, datalen);
}

/**
 * @brief       SPIåœ¨ä¸€é¡µ(0~65535)å†…å†™å…¥å°‘äº256ä¸ªå­—èŠ‚çš„æ•°æ®
 *   @note      åœ¨æŒ‡å®šåœ°å€å¼€å§‹å†™å…¥æœ€å¤§256å­—èŠ‚çš„æ•°æ®
 * @param       pbuf    : æ•°æ®å­˜å‚¨åŒº
 * @param       addr    : å¼€å§‹å†™å…¥çš„åœ°å€(æœ€å¤§32bit)
 * @param       datalen : è¦å†™å…¥çš„å­—èŠ‚æ•°(æœ€å¤§256),è¯¥æ•°ä¸åº”è¯¥è¶…è¿‡è¯¥é¡µçš„å‰©ä½™å­—èŠ‚æ•°!!!
 * @retval      æ— 
 */
static void norflash_write_page(uint8_t *pbuf, uint32_t addr, uint16_t datalen)
{
    norflash_write_enable();        /* å†™ä½¿èƒ½ */

    /* QSPI,é¡µå†™æŒ‡ä»¤,åœ°å€ä¸ºaddr,4çº¿ä¼ è¾“æ•°æ®_24/32ä½åœ°å€_1çº¿ä¼ è¾“åœ°å€_1çº¿ä¼ è¾“æŒ‡ä»¤,æ— ç©ºå‘¨æœŸ,datalenä¸ªæ•°æ® */
    qspi_send_cmd(FLASH_PageProgramQuad, addr, (3 << 6) | (g_norflash_addrw << 4) | (1 << 2) | (1 << 0), 0);

    qspi_transmit(pbuf, datalen);   /* å‘é€æ•°æ® */
    norflash_wait_busy();           /* ç­‰å¾…å†™å…¥ç»“æŸ */
}

/**
 * @brief       æ— æ£€éªŒå†™SPI FLASH
 *   @note      å¿…é¡»ç¡®ä¿æ‰€å†™çš„åœ°å€èŒƒå›´å†…çš„æ•°æ®å…¨éƒ¨ä¸º0XFF,å¦åˆ™åœ¨é0XFFå¤„å†™å…¥çš„æ•°æ®å°†å¤±è´¥!
 *              å…·æœ‰è‡ªåŠ¨æ¢é¡µåŠŸèƒ½
 *              åœ¨æŒ‡å®šåœ°å€å¼€å§‹å†™å…¥æŒ‡å®šé•¿åº¦çš„æ•°æ®,ä½†æ˜¯è¦ç¡®ä¿åœ°å€ä¸è¶Šç•Œ!
 *
 * @param       pbuf    : æ•°æ®å­˜å‚¨åŒº
 * @param       addr    : å¼€å§‹å†™å…¥çš„åœ°å€(æœ€å¤§32bit)
 * @param       datalen : è¦å†™å…¥çš„å­—èŠ‚æ•°(æœ€å¤§65535)
 * @retval      æ— 
 */
static void norflash_write_nocheck(uint8_t *pbuf, uint32_t addr, uint16_t datalen)
{
    uint16_t pageremain;
    pageremain = 256 - addr % 256;  /* å•é¡µå‰©ä½™çš„å­—èŠ‚æ•° */

    if (datalen <= pageremain)      /* ä¸å¤§äº256ä¸ªå­—èŠ‚ */
    {
        pageremain = datalen;
    }

    while (1)
    {
        /* å½“å†™å…¥å­—èŠ‚æ¯”é¡µå†…å‰©ä½™åœ°å€è¿˜å°‘çš„æ—¶å€™, ä¸€æ¬¡æ€§å†™å®Œ
         * å½“å†™å…¥ç›´æ¥æ¯”é¡µå†…å‰©ä½™åœ°å€è¿˜å¤šçš„æ—¶å€™, å…ˆå†™å®Œæ•´ä¸ªé¡µå†…å‰©ä½™åœ°å€, ç„¶åæ ¹æ®å‰©ä½™é•¿åº¦è¿›è¡Œä¸åŒå¤„ç†
         */
        norflash_write_page(pbuf, addr, pageremain);

        if (datalen == pageremain)   /* å†™å…¥ç»“æŸäº† */
        {
            break;
        }
        else     /* datalen > pageremain */
        {
            pbuf += pageremain;         /* pbufæŒ‡é’ˆåœ°å€åç§»,å‰é¢å·²ç»å†™äº†pageremainå­—èŠ‚ */
            addr += pageremain;         /* å†™åœ°å€åç§»,å‰é¢å·²ç»å†™äº†pageremainå­—èŠ‚ */
            datalen -= pageremain;      /* å†™å…¥æ€»é•¿åº¦å‡å»å·²ç»å†™å…¥äº†çš„å­—èŠ‚æ•° */

            if (datalen > 256)          /* å‰©ä½™æ•°æ®è¿˜å¤§äºä¸€é¡µ,å¯ä»¥ä¸€æ¬¡å†™ä¸€é¡µ */
            {
                pageremain = 256;       /* ä¸€æ¬¡å¯ä»¥å†™å…¥256ä¸ªå­—èŠ‚ */
            }
            else     /* å‰©ä½™æ•°æ®å°äºä¸€é¡µ,å¯ä»¥ä¸€æ¬¡å†™å®Œ */
            {
                pageremain = datalen;   /* ä¸å¤Ÿ256ä¸ªå­—èŠ‚äº† */
            }
        }
    }
}

/**
 * @brief       å†™SPI FLASH
 *   @note      åœ¨æŒ‡å®šåœ°å€å¼€å§‹å†™å…¥æŒ‡å®šé•¿åº¦çš„æ•°æ® , è¯¥å‡½æ•°å¸¦æ“¦é™¤æ“ä½œ!
 *              SPI FLASH ä¸€èˆ¬æ˜¯: 256ä¸ªå­—èŠ‚ä¸ºä¸€ä¸ªPage, 4Kbytesä¸ºä¸€ä¸ªSector, 16ä¸ªæ‰‡åŒºä¸º1ä¸ªBlock
 *              æ“¦é™¤çš„æœ€å°å•ä½ä¸ºSector.
 *
 * @param       pbuf    : æ•°æ®å­˜å‚¨åŒº
 * @param       addr    : å¼€å§‹å†™å…¥çš„åœ°å€(æœ€å¤§32bit)
 * @param       datalen : è¦å†™å…¥çš„å­—èŠ‚æ•°(æœ€å¤§65535)
 * @retval      æ— 
 */
uint8_t g_norflash_buf[4096];   /* æ‰‡åŒºç¼“å­˜ */

void norflash_write(uint8_t *pbuf, uint32_t addr, uint16_t datalen)
{
    uint32_t secpos;
    uint16_t secoff;
    uint16_t secremain;
    uint16_t i;
    uint8_t *norflash_buf;

    norflash_buf = g_norflash_buf;
    secpos = addr / 4096;       /* æ‰‡åŒºåœ°å€ */
    secoff = addr % 4096;       /* åœ¨æ‰‡åŒºå†…çš„åç§» */
    secremain = 4096 - secoff;  /* æ‰‡åŒºå‰©ä½™ç©ºé—´å¤§å° */

    //printf("ad:%X,nb:%X\r\n", addr, datalen); /* æµ‹è¯•ç”¨ */
    if (datalen <= secremain)
    {
        secremain = datalen;    /* ä¸å¤§äº4096ä¸ªå­—èŠ‚ */
    }

    while (1)
    {
        norflash_read(norflash_buf, secpos * 4096, 4096);   /* è¯»å‡ºæ•´ä¸ªæ‰‡åŒºçš„å†…å®¹ */

        for (i = 0; i < secremain; i++)   /* æ ¡éªŒæ•°æ® */
        {
            if (norflash_buf[secoff + i] != 0XFF)
            {
                break;      /* éœ€è¦æ“¦é™¤, ç›´æ¥é€€å‡ºforå¾ªç¯ */
            }
        }

        if (i < secremain)   /* éœ€è¦æ“¦é™¤ */
        {
            norflash_erase_sector(secpos);  /* æ“¦é™¤è¿™ä¸ªæ‰‡åŒº */

            for (i = 0; i < secremain; i++)   /* å¤åˆ¶ */
            {
                norflash_buf[i + secoff] = pbuf[i];
            }

            norflash_write_nocheck(norflash_buf, secpos * 4096, 4096);  /* å†™å…¥æ•´ä¸ªæ‰‡åŒº */
        }
        else        /* å†™å·²ç»æ“¦é™¤äº†çš„,ç›´æ¥å†™å…¥æ‰‡åŒºå‰©ä½™åŒºé—´. */
        {
            norflash_write_nocheck(pbuf, addr, secremain);  /* ç›´æ¥å†™æ‰‡åŒº */
        }

        if (datalen == secremain)
        {
            break;  /* å†™å…¥ç»“æŸäº† */
        }
        else        /* å†™å…¥æœªç»“æŸ */
        {
            secpos++;               /* æ‰‡åŒºåœ°å€å¢1 */
            secoff = 0;             /* åç§»ä½ç½®ä¸º0 */

            pbuf += secremain;      /* æŒ‡é’ˆåç§» */
            addr += secremain;      /* å†™åœ°å€åç§» */
            datalen -= secremain;   /* å­—èŠ‚æ•°é€’å‡ */

            if (datalen > 4096)
            {
                secremain = 4096;   /* ä¸‹ä¸€ä¸ªæ‰‡åŒºè¿˜æ˜¯å†™ä¸å®Œ */
            }
            else
            {
                secremain = datalen;/* ä¸‹ä¸€ä¸ªæ‰‡åŒºå¯ä»¥å†™å®Œäº† */
            }
        }
    }
}

/**
 * @brief       æ“¦é™¤æ•´ä¸ªèŠ¯ç‰‡
 *   @note      ç­‰å¾…æ—¶é—´è¶…é•¿...
 * @param       æ— 
 * @retval      æ— 
 */
void norflash_erase_chip(void)
{
    norflash_write_enable();    /* å†™ä½¿èƒ½ */
    norflash_wait_busy();       /* ç­‰å¾…ç©ºé—² */
    /* QPI,å†™å…¨ç‰‡æ“¦é™¤æŒ‡ä»¤,åœ°å€ä¸º0,æ— æ•°æ®_8ä½åœ°å€_æ— åœ°å€_1çº¿ä¼ è¾“æŒ‡ä»¤,æ— ç©ºå‘¨æœŸ,0ä¸ªå­—èŠ‚æ•°æ® */
    qspi_send_cmd(FLASH_ChipErase, 0, (0 << 6) | (0 << 4) | (0 << 2) | (1 << 0), 0);
    norflash_wait_busy();       /* ç­‰å¾…èŠ¯ç‰‡æ“¦é™¤ç»“æŸ */
}

/**
 * @brief       æ“¦é™¤ä¸€ä¸ªæ‰‡åŒº
 *   @note      æ³¨æ„,è¿™é‡Œæ˜¯æ‰‡åŒºåœ°å€,ä¸æ˜¯å­—èŠ‚åœ°å€!!
 *              æ“¦é™¤ä¸€ä¸ªæ‰‡åŒºçš„æœ€å°‘æ—¶é—´:150ms
 *
 * @param       saddr : æ‰‡åŒºåœ°å€ æ ¹æ®å®é™…å®¹é‡è®¾ç½®
 * @retval      æ— 
 */
void norflash_erase_sector(uint32_t saddr)
{
    //printf("fe:%x\r\n", saddr);   /* ç›‘è§†falshæ“¦é™¤æƒ…å†µ,æµ‹è¯•ç”¨ */
    saddr *= 4096;
    norflash_write_enable();        /* å†™ä½¿èƒ½ */
    norflash_wait_busy();           /* ç­‰å¾…ç©ºé—² */

    /* QPI,å†™æ‰‡åŒºæ“¦é™¤æŒ‡ä»¤,åœ°å€ä¸º0,æ— æ•°æ®_24/32ä½åœ°å€_1çº¿ä¼ è¾“åœ°å€_1çº¿ä¼ è¾“æŒ‡ä»¤,æ— ç©ºå‘¨æœŸ,0ä¸ªå­—èŠ‚æ•°æ® */
    qspi_send_cmd(FLASH_SectorErase, saddr, (0 << 6) | (g_norflash_addrw << 4) | (1 << 2) | (1 << 0), 0);

    norflash_wait_busy();           /* ç­‰å¾…æ“¦é™¤å®Œæˆ */
}

```

```c
 /* å› ä¸ºSTM32H7ä¸æ”¯æŒQSPIæ¥å£è¯»æ—¶å†™,å› æ­¤è¯¥ä»£ç ç”¨äºå®ç°QSPI FLASHçš„æ•°æ®å†™å…¥,åŸç†æ˜¯ï¼š
 *  qspi.cã€flash.cå’Œflash_ex.cç­‰3éƒ¨åˆ†ä»£ç å…¨éƒ¨å­˜å‚¨åœ¨H7çš„å†…éƒ¨FLASH,ä¿è¯æ“ä½œ
 *  QSPI FLASHçš„æ—¶å€™,ä¸éœ€è¦è®¿é—®QSPI FLASHçš„ä»£ç . ä»è€Œå®ç°QSPI FLASHæ•°æ®å†™å…¥.
 */
#include "quadspi.h"
#include "flash.h"
#include "flash_ex.h"

extern uint8_t g_norflash_addrw;    /* è¡¨ç¤ºå½“å‰æ˜¯24bit/32bitæ•°æ®ä½å®½, åœ¨norflash.cé‡Œé¢å®šä¹‰ */

/**
 * @brief       æ‰§è¡Œ: WFIæŒ‡ä»¤(æ‰§è¡Œå®Œè¯¥æŒ‡ä»¤è¿›å…¥ä½åŠŸè€—çŠ¶æ€, ç­‰å¾…ä¸­æ–­å”¤é†’)
 * @param       æ— 
 * @retval      æ— 
 */
void sys_wfi_set(void)
{
    __ASM volatile("wfi");
}

/**
 * @brief       å…³é—­æ‰€æœ‰ä¸­æ–­(ä½†æ˜¯ä¸åŒ…æ‹¬faultå’ŒNMIä¸­æ–­)
 * @param       æ— 
 * @retval      æ— 
 */
void sys_intx_disable(void)
{
    __ASM volatile("cpsid i");
}

/**
 * @brief       å¼€å¯æ‰€æœ‰ä¸­æ–­
 * @param       æ— 
 * @retval      æ— 
 */
void sys_intx_enable(void)
{
    __ASM volatile("cpsie i");
}

/**
 * @brief       QSPIæ¥å£è¿›å…¥å†…å­˜æ˜ å°„æ¨¡å¼
 *   @note      è°ƒç”¨è¯¥å‡½æ•°ä¹‹å‰åŠ¡å¿…å·²ç»åˆå§‹åŒ–äº†QSPIæ¥å£
 *              sys_qspi_enable_memmapmode or norflash_init
 * @param       æ— 
 * @retval      æ— 
 */
static void norflash_ex_enter_mmap(void)
{
    uint32_t tempreg = 0;

    /* BY/W25QXX å†™ä½¿èƒ½ï¼ˆ0X06æŒ‡ä»¤ï¼‰ */
    while (QUADSPI->SR & (1 << 5)); /* ç­‰å¾…BUSYä½æ¸…é›¶ */

    QUADSPI->CCR = 0X00000106;      /* å‘é€0X06æŒ‡ä»¤ï¼ŒBY/W25QXXå†™ä½¿èƒ½ */

    while ((QUADSPI->SR & (1 << 1)) == 0);  /* ç­‰å¾…æŒ‡ä»¤å‘é€å®Œæˆ */

    QUADSPI->FCR |= 1 << 1;

    if (qspi_wait_flag(1 << 5, 0, 0XFFFF) == 0) /* ç­‰å¾…BUSYç©ºé—² */
    {
        tempreg = 0XEB;         /* INSTRUCTION[7:0]=0XEB,å‘é€0XEBæŒ‡ä»¤ï¼ˆFast Read QUAD I/Oï¼‰ */
        tempreg |= 1 << 8;      /* IMODE[1:0]=1,å•çº¿ä¼ è¾“æŒ‡ä»¤ */
        tempreg |= 3 << 10;     /* ADDRESS[1:0]=3,å››çº¿ä¼ è¾“åœ°å€ */
        tempreg |= (uint32_t)g_norflash_addrw << 12;    /* ADSIZE[1:0]=2,24/32ä½åœ°å€é•¿åº¦ */
        tempreg |= 3 << 14;     /* ABMODE[1:0]=3,å››çº¿ä¼ è¾“äº¤æ›¿å­—èŠ‚ */
        tempreg |= 0 << 16;     /* ABSIZE[1:0]=0,8ä½äº¤æ›¿å­—èŠ‚(M0~M7) */
        tempreg |= 4 << 18;     /* DCYC[4:0]=4,4ä¸ªdummyå‘¨æœŸ */
        tempreg |= 3 << 24;     /* DMODE[1:0]=3,å››çº¿ä¼ è¾“æ•°æ® */
        tempreg |= 3 << 26;     /* FMODE[1:0]=3,å†…å­˜æ˜ å°„æ¨¡å¼ */
        QUADSPI->CCR = tempreg; /* è®¾ç½®CCRå¯„å­˜å™¨ */
    }
    sys_intx_enable();          /* å¼€å¯ä¸­æ–­ */
}

/**
 * @brief       QSPIæ¥å£é€€å‡ºå†…å­˜æ˜ å°„æ¨¡å¼
 *   @note      è°ƒç”¨è¯¥å‡½æ•°ä¹‹å‰åŠ¡å¿…å·²ç»åˆå§‹åŒ–äº†QSPIæ¥å£
 *              sys_qspi_enable_memmapmode or norflash_init
 * @param       æ— 
 * @retval      0, OK;  å…¶ä»–, é”™è¯¯ä»£ç 
 */
static uint8_t norflash_ex_exit_mmap(void)
{
    uint8_t res = 0;

    sys_intx_disable();         /* å…³é—­ä¸­æ–­ */
    SCB_InvalidateICache();     /* æ¸…ç©ºI CACHE */
    SCB_InvalidateDCache();     /* æ¸…ç©ºD CACHE */
    QUADSPI->CR &= ~(1 << 0);   /* å…³é—­ QSPI æ¥å£ */
    QUADSPI->CR |= 1 << 1;      /* é€€å‡ºMEMMAPEDæ¨¡å¼ */
    res = qspi_wait_flag(1 << 5, 0, 0XFFFF);    /* ç­‰å¾…BUSYç©ºé—² */

    if (res == 0)
    {
        QUADSPI->CCR = 0;       /* CCRå¯„å­˜å™¨æ¸…é›¶ */
        QUADSPI->CR |= 1 << 0;  /* ä½¿èƒ½ QSPI æ¥å£ */
    }

    return res;
}

/**
 * @brief       å¾€ QSPI FLASHå†™å…¥æ•°æ®
 *   @note      åœ¨æŒ‡å®šåœ°å€å¼€å§‹å†™å…¥æŒ‡å®šé•¿åº¦çš„æ•°æ®
 *              è¯¥å‡½æ•°å¸¦æ“¦é™¤æ“ä½œ!
 * @param       pbuf    : æ•°æ®å­˜å‚¨åŒº
 * @param       addr    : å¼€å§‹å†™å…¥çš„åœ°å€(æœ€å¤§32bit)
 * @param       datalen : è¦å†™å…¥çš„å­—èŠ‚æ•°(æœ€å¤§65535)
 * @retval      0, OK;  å…¶ä»–, é”™è¯¯ä»£ç 
 */
uint8_t norflash_ex_write(uint8_t *pbuf, uint32_t addr, uint16_t datalen)
{
    uint8_t res = 0;
    res = norflash_ex_exit_mmap();  /* é€€å‡ºå†…å­˜æ˜ å°„æ¨¡å¼ */

    if (res == 0)
    {
        norflash_write(pbuf, addr, datalen);
    }

    norflash_ex_enter_mmap();       /* è¿›å…¥å†…å­˜æ˜ å°„æ¨¡å¼ */
    return res;
}

/**
 * @brief       ä» QSPI FLASH è¯»å–æ•°æ®
 *   @note      åœ¨æŒ‡å®šåœ°å€å¼€å§‹è¯»å–æŒ‡å®šé•¿åº¦çš„æ•°æ®ï¼ˆå¿…é¡»å¤„äºå†…å­˜æ˜ å°„æ¨¡å¼ä¸‹ï¼Œæ‰å¯ä»¥æ‰§è¡Œï¼‰
 *
 * @param       pbuf    : æ•°æ®å­˜å‚¨åŒº
 * @param       addr    : å¼€å§‹è¯»å–çš„åœ°å€(æœ€å¤§32bit)
 * @param       datalen : è¦è¯»å–çš„å­—èŠ‚æ•°(æœ€å¤§65535)
 * @retval      0, OK;  å…¶ä»–, é”™è¯¯ä»£ç 
 */
void norflash_ex_read(uint8_t *pbuf, uint32_t addr, uint16_t datalen)
{
    uint16_t i = 0;
    addr += 0X90000000;     /* ä½¿ç”¨å†…å­˜æ˜ å°„æ¨¡å¼è¯»å–ï¼ŒQSPIçš„åŸºå€æ˜¯0X90000000ï¼Œæ‰€ä»¥è¿™é‡Œè¦åŠ ä¸ŠåŸºå€ */
    sys_intx_disable();     /* å…³é—­ä¸­æ–­ */

    for (i = 0; i < datalen; i++)
    {
        pbuf[i] = *(volatile uint8_t *)(addr + i);
    }

    sys_intx_enable();      /* å¼€å¯ä¸­æ–­ */
}

/**
 * @brief       è¯»å–QSPI FLASHçš„ID
 * @param       æ— 
 * @retval      NOR FLASH ID
 */
uint16_t norflash_ex_read_id(void)
{
    uint8_t res = 0;
    uint16_t id = 0;
    res = norflash_ex_exit_mmap();  /* é€€å‡ºå†…å­˜æ˜ å°„æ¨¡å¼ */

    if (res == 0)
    {
        id = norflash_read_id();
    }

    norflash_ex_enter_mmap();       /* è¿›å…¥å†…å­˜æ˜ å°„æ¨¡å¼ */
    return id;
}

/**
 * @brief       æ“¦é™¤QSPI FLASHçš„æŸä¸ªæ‰‡åŒº
 *   @note      æ³¨æ„,è¿™é‡Œæ˜¯æ‰‡åŒºåœ°å€,ä¸æ˜¯å­—èŠ‚åœ°å€!!
 *              æ“¦é™¤ä¸€ä¸ªæ‰‡åŒºçš„æœ€å°‘æ—¶é—´:150ms
 *
 * @param       saddr: æ‰‡åŒºåœ°å€
 * @retval      æ— 
 */
void norflash_ex_erase_sector(uint32_t addr)
{
    uint8_t res = 0;
    res = norflash_ex_exit_mmap();  /* é€€å‡ºå†…å­˜æ˜ å°„æ¨¡å¼ */

    if (res == 0)
    {
        norflash_erase_sector(addr);
    }

    norflash_ex_enter_mmap();       /* è¿›å…¥å†…å­˜æ˜ å°„æ¨¡å¼ */
}

/**
 * @brief       æ“¦é™¤QSPI FLASHæ•´ä¸ªèŠ¯ç‰‡
 *   @note      ç­‰å¾…æ—¶é—´è¶…é•¿...
 *
 * @param       æ— 
 * @retval      æ— 
 */
void norflash_ex_erase_chip(void)
{
    uint8_t res = 0;
    res = norflash_ex_exit_mmap();  /* é€€å‡ºå†…å­˜æ˜ å°„æ¨¡å¼ */

    if (res == 0)
    {
        norflash_erase_chip();
    }

    norflash_ex_enter_mmap();       /* è¿›å…¥å†…å­˜æ˜ å°„æ¨¡å¼ */
}

```

```c
#include "main.h"
#include "bsp_init.h"
#include "quadspi.h"
#include "flash.h"
#include "flash_ex.h"
#include "delay.h"
#include <stdio.h>

void SystemClock_Config(void);
void PeriphCommonClock_Config(void);
static void MPU_Config(void);

// è¦å†™å…¥åˆ°FLASHçš„å­—ç¬¦ä¸²
const uint8_t test_str[] = "Hello QSPI Flash!";
#define text_size sizeof(test_str)

int main(void)
{
  uint8_t temp_data[text_size];
  uint32_t flash_size;
  uint16_t flash_id;

  MPU_Config();
  HAL_Init();
  SystemClock_Config();
  PeriphCommonClock_Config();
  bsp_init();
  delay_init(480);
  sys_qspi_enable_memmapmode(0); /* ä½¿èƒ½QSPIå†…å­˜æ˜ å°„æ¨¡å¼, FLASHå®¹é‡ä¸ºæ™®é€šç±»å‹ */

  flash_id = norflash_ex_read_id(); /* è¯»å–QSPI FLASH ID */
  printf("QSPI Flash ID: 0x%X\r\n", flash_id);

  while((flash_id == 0)||(flash_id == 0xFFFF)) // æ£€æµ‹ä¸åˆ°flashèŠ¯ç‰‡
  {
    printf("flash check failed!");
    HAL_Delay(500);
    HAL_GPIO_TogglePin(LED_RED_Port, LED_RED_Pin);
  }
  printf("QSPI FLASH Ready!\r\n");
  flash_size = 16 * 1024 *1024;

  while (1)
  {
    printf("Start Write FLASH....\r\n");
    delay_ms(1000);
    norflash_ex_write((uint8_t*)temp_data, flash_size-100, text_size);
    HAL_GPIO_WritePin(LED_GREEN_Port, LED_GREEN_Pin, RESET);
    delay_ms(1000);
    printf("Write Finished!\r\n");
    delay_ms(5000);

	printf("Start Read FLASH....\r\n");
	delay_ms(1000);
	norflash_ex_read(temp_data, flash_size-100, text_size);
	printf("Read Finished!\r\n");
	printf("Data:");
	printf((char*)temp_data);
	delay_ms(5000);
	delay_ms(2000);
  }
}


/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 2;
  RCC_OscInitStruct.PLL.PLLN = 240;
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
  {
    Error_Handler();
  }
}

/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  {
    Error_Handler();
  }
}

/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
  MPU_Region_InitTypeDef MPU_InitStruct = {0};

  /* Disables the MPU */
  HAL_MPU_Disable();

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  MPU_InitStruct.BaseAddress = 0x0;
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  MPU_InitStruct.SubRegionDisable = 0x87;
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);

}

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
#ifdef USE_FULL_ASSERT
/**
  * @brief  Reports the name of the source file and the source line number
  *         where the assert_param error has occurred.
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

```

## 3. QSPIç›¸å…³å‡½æ•°æ€»ç»“ï¼ˆHALåº“ï¼‰

### 3.1 åˆå§‹åŒ–ä¸é…ç½®

- **æ ¸å¿ƒé…ç½®æµç¨‹**ï¼ˆäº”æ­¥å…³é”®æ“ä½œï¼‰ï¼š
  
  1. **ä½¿èƒ½æ—¶é’Ÿ**ï¼ˆQSPI + GPIOï¼‰
  2. **é…ç½®GPIOå¤ç”¨åŠŸèƒ½**ï¼ˆIO0-IO3, CLK, CS, DQSï¼‰
  3. **åˆå§‹åŒ–QSPIå‚æ•°**ï¼ˆæ¨¡å¼/æ—¶é’Ÿåˆ†é¢‘ç­‰ï¼‰
  4. **é…ç½®é—ªå­˜å‚æ•°**ï¼ˆå¤§å°/å—ä¿æŠ¤ç­‰ï¼‰
  5. **ä½¿èƒ½QSPIæ§åˆ¶å™¨**

- `HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)`  
  **åŸºç¡€é…ç½®ç¤ºä¾‹**ï¼ˆå››çº¿SPIæ¨¡å¼ï¼‰ï¼š
  
  ```c
  // 1. ä½¿èƒ½QSPIå’ŒGPIOæ—¶é’Ÿ
  __HAL_RCC_QSPI_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();
  
  // 2. é…ç½®GPIOï¼ˆQSPIæ¥å£ï¼‰
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  
  // CLK (PB2)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  
  // CS (PG6)
  GPIO_InitStruct.Pin = GPIO_PIN_6;
  GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
  
  // IO0 (PF8), IO1 (PF9), IO2 (PF7), IO3 (PF6)
  GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
  GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
  
  // 3. é…ç½®QSPIå‚æ•°
  hqspi.Instance = QUADSPI;
  hqspi.Init.ClockPrescaler = 1;                     // QSPI CLK = 200MHz/2 = 100MHz
  hqspi.Init.FifoThreshold = 4;                      // FIFOé˜ˆå€¼
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;  // åŠå‘¨æœŸé‡‡æ ·
  hqspi.Init.FlashSize = POSITION_VAL(0x2000000) - 1; // 32MBé—ªå­˜
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_4_CYCLE;  // CSé«˜æ—¶é—´
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;          // æ—¶é’Ÿæ¨¡å¼0
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;              // é—ªå­˜ID
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;    // ç¦ç”¨åŒé—ªå­˜
  HAL_QSPI_Init(&hqspi);
  ```

- **`QSPI_InitTypeDef` ç»“æ„ä½“æˆå‘˜è¯´æ˜**ï¼š
  
  | **æˆå‘˜**               | **è¯´æ˜**  | **å…³é”®é€‰é¡¹**               | **H750ç‰¹æ®Šè¯´æ˜**                      |
  | -------------------- | ------- | ---------------------- | --------------------------------- |
  | `ClockPrescaler`     | æ—¶é’Ÿé¢„åˆ†é¢‘   | 1-255                  | `QSPI_CLK = 200MHz/(Prescaler+1)` |
  | `FifoThreshold`      | FIFOé˜ˆå€¼  | 1-32                   | å½±å“DMAæ•ˆç‡                           |
  | `SampleShifting`     | é‡‡æ ·åç§»    | `HALFCYCLE`, `NOCYCLE` | æŠ—ä¿¡å·å»¶è¿Ÿ                             |
  | `FlashSize`          | é—ªå­˜å¤§å°    | 0-31 (2^(size+1)å­—èŠ‚)    | `POSITION_VAL(size)-1`            |
  | `ChipSelectHighTime` | CSé«˜ç”µå¹³æ—¶é—´ | `1-8å‘¨æœŸ`                | ä¿è¯CSå»ºç«‹æ—¶é—´                          |
  | `ClockMode`          | æ—¶é’Ÿæ¨¡å¼    | `MODE0`, `MODE3`       | åŒ¹é…é—ªå­˜è¦æ±‚                            |
  | `DualFlash`          | åŒé—ªå­˜     | `ENABLE`, `DISABLE`    | åŒé€šé“å¹¶è¡Œè®¿é—®                           |

- **QSPIæ—¶é’Ÿé…ç½®**ï¼ˆæ ¸å¿ƒï¼ï¼‰ï¼š
  
  - **æ—¶é’Ÿæº**ï¼š`QSPICLK = 200MHz`ï¼ˆæ¥è‡ªPLL2ï¼‰
  
  - **å®é™…é¢‘ç‡**ï¼š`QSPICLK / (ClockPrescaler + 1)`
  
  - **å…¸å‹é…ç½®**ï¼ˆ100MHzï¼‰ï¼š
    
    ```c
    hqspi.Init.ClockPrescaler = 1;  // 200MHz â†’ 100MHz
    ```
  
  - **æœ€å¤§é¢‘ç‡**ï¼š
    
    - å•çº¿æ¨¡å¼ï¼šâ‰¤ 133MHz
    - å››çº¿æ¨¡å¼ï¼šâ‰¤ 66MHzï¼ˆå»ºè®®â‰¤ 100MHzç¡®ä¿ç¨³å®šï¼‰

- **é—ªå­˜å‚æ•°é…ç½®**ï¼š
  
  ```c
  // é…ç½®é—ªå­˜ï¼ˆMX25L51245Gä¸ºä¾‹ï¼‰
  QSPI_CommandTypeDef sCommand = {0};
  sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
  sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
  sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
  sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
  sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
  ```

### 3.2 QSPIæ“ä½œæ ¸å¿ƒå‡½æ•°

- **åŸºç¡€å‘½ä»¤æ“ä½œ**ï¼š
  
  | **å‡½æ•°**                   | **åŸå‹**                    | **ç‰¹ç‚¹** | **åº”ç”¨åœºæ™¯** |
  | ------------------------ | ------------------------- | ------ | -------- |
  | `HAL_QSPI_Command()`     | `(hqspi, *cmd, Timeout)`  | å‘é€æŒ‡ä»¤   | è¯»å†™å¯„å­˜å™¨    |
  | `HAL_QSPI_Command_IT()`  | `(hqspi, *cmd)`           | ä¸­æ–­æŒ‡ä»¤   | éé˜»å¡      |
  | `HAL_QSPI_Transmit()`    | `(hqspi, *data, Timeout)` | å‘é€æ•°æ®   | å†™æ“ä½œ      |
  | `HAL_QSPI_Transmit_IT()` | `(hqspi, *data)`          | ä¸­æ–­å‘é€   |          |
  | `HAL_QSPI_Receive()`     | `(hqspi, *data, Timeout)` | æ¥æ”¶æ•°æ®   | è¯»æ“ä½œ      |
  | `HAL_QSPI_Receive_IT()`  | `(hqspi, *data)`          | ä¸­æ–­æ¥æ”¶   |          |

- **å­˜å‚¨å™¨æ˜ å°„æ¨¡å¼**ï¼ˆå…³é”®é«˜çº§åŠŸèƒ½ï¼‰ï¼š
  
  ```c
  // é…ç½®ä¸ºå­˜å‚¨å™¨æ˜ å°„æ¨¡å¼
  QSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
  sMemMappedCfg.TimeOutPeriod = 1;
  sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
  HAL_QSPI_MemoryMapped(&hqspi, &sMemMappedCfg);
  
  // ä¹‹åå¯åƒæ™®é€šå†…å­˜ä¸€æ ·è®¿é—®
  uint8_t data = *(uint8_t*)(QSPI_BASE_ADDR + 0x1000);
  memcpy(buffer, (void*)QSPI_BASE_ADDR, 1024);
  ```

- **ç›´æ¥å†™æ¨¡å¼**ï¼ˆDirect Writeï¼‰ï¼š
  
  ```c
  // é…ç½®ç›´æ¥å†™
  HAL_QSPI_ConfigFlash(&hqspi, &sCommand, QSPI_FUNCTIONAL_MODE_DIRECT_WRITE);
  
  // ç›´æ¥å†™å…¥é—ªå­˜
  HAL_QSPI_Transmit(&hqspi, write_buffer, 100);
  ```

- **çŠ¶æ€æ£€æŸ¥ä¸æ ‡å¿—**ï¼š
  
  ```c
  // æ£€æŸ¥å¿™çŠ¶æ€
  uint8_t status;
  do {
      Read_Status_Register(&status);
  } while(status & 0x01);  // å¿™ä½
  
  // è·å–FIFOç©º/æ»¡çŠ¶æ€
  if (__HAL_QSPI_GET_FLAG(&hqspi, QSPI_FLAG_FIFO_EMPTY)) {
      // FIFOä¸ºç©º
  }
  ```

### 3.3 é«˜çº§åŠŸèƒ½ä¸ç‰¹æ€§

- **DDRæ¨¡å¼**ï¼ˆåŒå€æ•°æ®é€Ÿç‡ï¼‰ï¼š
  
  ```c
  // å¯ç”¨DDRæ¨¡å¼ï¼ˆæé«˜å¸¦å®½ï¼‰
  sCommand.DdrMode = QSPI_DDR_MODE_ENABLE;
  sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_HALF_CLK_DELAY;
  
  // æ—¶é’Ÿæ¨¡å¼å¿…é¡»ä¸º3
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_3;
  ```
  
  **æ€§èƒ½å¯¹æ¯”**ï¼š

| **æ¨¡å¼**    | **ç†è®ºå¸¦å®½** | **å®é™…å¯ç”¨**    |
| --------- | -------- | ----------- |
| SDR 80MHz | 80Mbps   | 70-75Mbps   |
| DDR 80MHz | 160Mbps  | 140-150Mbps |

- **åŒé—ªå­˜æ¨¡å¼**ï¼ˆDual Flashï¼‰ï¼š
  
  ```c
  // å¯ç”¨åŒé—ªå­˜æ¨¡å¼
  hqspi.Init.DualFlash = QSPI_DUALFLASH_ENABLE;
  HAL_QSPI_Init(&hqspi);
  
  // åŒé—ªå­˜å‘½ä»¤
  QSPI_CommandTypeDef sCommand = {0};
  sCommand.Instruction = 0x72;  // åŒé—ªå­˜é¡µç¨‹åº
  sCommand.AddressMode = QSPI_ADDRESS_4_LINES;
  sCommand.DataMode = QSPI_DATA_4_LINES;
  HAL_QSPI_Command(&hqspi, &sCommand, 5000);
  
  // ä¼ è¾“æ•°æ®ï¼ˆä¸¤ä¸ªé—ªå­˜åŒæ—¶å·¥ä½œï¼‰
  HAL_QSPI_Transmit(&hqspi, dual_data_buffer, 256);
  ```

- **DQSä¿¡å·ä½¿ç”¨**ï¼ˆæ•°æ®é€‰é€šä¿¡å·ï¼‰ï¼š
  
  ```c
  // å¯ç”¨DQSï¼ˆç”¨äºDDRæ¨¡å¼ï¼‰
  hqspi.Instance->DCR |= QUADSPI_DCR_DQS_EN;
  
  // é…ç½®DQSå»¶è¿Ÿ
  hqspi.Instance->LPTR = 0x10;  // å»¶è¿Ÿå€¼
  ```
  
  **DQSä¼˜åŠ¿**ï¼š

- æä¾›ç²¾ç¡®çš„æ•°æ®é‡‡æ ·æ—¶é’Ÿ

- å…‹æœä¿¡å·é£è¡Œæ—¶é—´å·®å¼‚

- æé«˜é«˜é€Ÿä¼ è¾“å¯é æ€§

- **Cacheä¼˜åŒ–**ï¼ˆH7C0å…³é”®ï¼‰ï¼š
  
  ```c
  // å¯ç”¨QSPI Cache
  __HAL_RCC_QSPIM_RAM_CLK_ENABLE();
  hqspi.Instance->CR |= QUADSPI_CR_EN;  // ä½¿èƒ½é¢„å–
  
  // è½¯ä»¶é¢„å–
  __IO uint32_t *ptr = (uint32_t*)QSPI_BASE_ADDR;
  uint32_t temp = *ptr;  // è§¦å‘é¢„å–
  ```

### 3.4 ä½¿ç”¨ç¤ºä¾‹ï¼ˆå®Œæ•´æµç¨‹ï¼‰

#### 3.4.1 ç¤ºä¾‹1ï¼šQSPIé—ªå­˜è¯»å†™æ“ä½œ

```c
QSPI_HandleTypeDef hqspi = {0};

// 1. è¯»å–é—ªå­˜ID
HAL_StatusTypeDef Read_Flash_ID(uint8_t *id)
{
    QSPI_CommandTypeDef sCommand = {0};

    // é…ç½®è¯»IDå‘½ä»¤
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
    sCommand.Instruction = 0x9F;  // è¯»IDæŒ‡ä»¤
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
    sCommand.DataMode = QSPI_DATA_1_LINE;
    sCommand.NbData = 3;  // 3å­—èŠ‚ID
    sCommand.DummyCycles = 0;
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;

    return HAL_QSPI_Command(&hqspi, &sCommand, 1000);
}

// 2. è¯»å–çŠ¶æ€å¯„å­˜å™¨
HAL_StatusTypeDef Read_Status_Register(uint8_t *status)
{
    QSPI_CommandTypeDef sCommand = {0};

    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
    sCommand.Instruction = 0x05;  // è¯»çŠ¶æ€å¯„å­˜å™¨
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
    sCommand.DataMode = QSPI_DATA_1_LINE;
    sCommand.NbData = 1;

    return HAL_QSPI_Command(&hqspi, &sCommand, 1000);
}

// 3. é¡µç¼–ç¨‹ï¼ˆå†™ä¸€é¡µï¼‰
HAL_StatusTypeDef Page_Program(uint32_t address, uint8_t *data, uint32_t size)
{
    QSPI_CommandTypeDef sCommand = {0};

    // ä½¿èƒ½å†™æ“ä½œ
    Write_Enable();

    // é…ç½®é¡µç¨‹åºå‘½ä»¤
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
    sCommand.Instruction = 0x02;  // é¡µç¨‹åº
    sCommand.AddressMode = QSPI_ADDRESS_1_LINE;
    sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
    sCommand.Address = address;
    sCommand.DataMode = QSPI_DATA_1_LINE;
    sCommand.NbData = size;
    sCommand.DummyCycles = 0;

    HAL_StatusTypeDef status = HAL_QSPI_Command(&hqspi, &sCommand, 1000);
    if (status != HAL_OK) return status;

    return HAL_QSPI_Transmit(&hqspi, data, 1000);
}

// 4. è¯»å–æ•°æ®
HAL_StatusTypeDef Read_Data(uint32_t address, uint8_t *data, uint32_t size)
{
    QSPI_CommandTypeDef sCommand = {0};

    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
    sCommand.Instruction = 0x0B;  // å¿«é€Ÿè¯»å–ï¼ˆå¸¦4å­—èŠ‚dummyï¼‰
    sCommand.AddressMode = QSPI_ADDRESS_1_LINE;
    sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
    sCommand.Address = address;
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
    sCommand.DataMode = QSPI_DATA_1_LINE;
    sCommand.NbData = size;
    sCommand.DummyCycles = 8;  // 8ä¸ªdummyå‘¨æœŸ
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;

    HAL_StatusTypeDef status = HAL_QSPI_Command(&hqspi, &sCommand, 1000);
    if (status != HAL_OK) return status;

    return HAL_QSPI_Receive(&hqspi, data, 1000);
}
```

#### 3.4.2 ç¤ºä¾‹2ï¼šå­˜å‚¨å™¨æ˜ å°„æ¨¡å¼ä½¿ç”¨

```c
// 1. åˆå§‹åŒ–QSPIï¼ˆåŒä¸Šï¼‰
QSPI_Init();

// 2. é…ç½®å­˜å‚¨å™¨æ˜ å°„æ¨¡å¼
void QSPI_Memory_Mapped_Mode(void)
{
    QSPI_CommandTypeDef sCommand = {0};

    // é…ç½®è¯»å‘½ä»¤
    sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
    sCommand.Instruction = 0xEB;  // å››çº¿å¿«é€Ÿè¯»å–
    sCommand.AddressMode = QSPI_ADDRESS_4_LINES;
    sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_4_LINES;
    sCommand.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
    sCommand.AlternateBytes = 0xFF;  // 8ä¸ªdummyå‘¨æœŸ
    sCommand.DataMode = QSPI_DATA_4_LINES;
    sCommand.DummyCycles = 6;  // 6ä¸ªdummyå‘¨æœŸ
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
    sCommand.SIOOMode = QSPI_SIOO_INST_ONLY_FIRST_CMD;

    // é…ç½®å­˜å‚¨å™¨æ˜ å°„
    QSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
    sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;

    HAL_QSPI_MemoryMapped(&hqspi, &sCommand, &sMemMappedCfg);
}

// 3. ä½¿ç”¨ç¤ºä¾‹ï¼ˆåƒæ™®é€šå†…å­˜ä¸€æ ·è®¿é—®ï¼‰
void Memory_Mapped_Usage(void)
{
    QSPI_Memory_Mapped_Mode();

    // ä»QSPIé—ªå­˜æ‰§è¡Œä»£ç 
    // è·³è½¬åˆ°QSPIæ˜ å°„åœ°å€çš„å‡½æ•°
    void (*app_entry)(void) = (void (*)(void))(QSPI_BASE_ADDR + 0x1000);
    app_entry();

    // è¯»å–é…ç½®æ•°æ®
    uint32_t config_value = *(uint32_t*)(QSPI_BASE_ADDR + 0x8000);

    // å¤åˆ¶å›ºä»¶åˆ°RAM
    memcpy((void*)0x20000000, (void*)QSPI_BASE_ADDR, 64*1024);
}
```

## 4. å…³é”®æ³¨æ„äº‹é¡¹

1. **æ—¶é’Ÿç›¸ä½åŒ¹é…**ï¼š
   
   - **QSPI Clock Mode 0**ï¼š
     
     - CPOL=0ï¼ˆç©ºé—²ä½ï¼‰
     - CPHA=0ï¼ˆä¸Šå‡æ²¿é‡‡æ ·ï¼‰
   
   - **QSPI Clock Mode 3**ï¼š
     
     - CPOL=1ï¼ˆç©ºé—²é«˜ï¼‰
     - CPHA=1ï¼ˆä¸‹é™æ²¿é‡‡æ ·ï¼‰
   
   - **å¿…é¡»åŒ¹é…é—ªå­˜è¦æ±‚**

2. **ä¿¡å·å®Œæ•´æ€§è¦æ±‚**ï¼š
   
   | **ä¿¡å·**  | **è¦æ±‚** | **H750è®¾è®¡å»ºè®®** |
   | ------- | ------ | ------------ |
   | CLK     | é•¿åº¦åŒ¹é…   | Â±500mil      |
   | IO0-IO3 | é•¿åº¦åŒ¹é…   | Â±300mil      |
   | CS      | æœ€çŸ­     | ä¼˜å…ˆå¸ƒçº¿         |
   | DQS     | ä¸IOç­‰é•¿  | DDRæ¨¡å¼å¿…éœ€      |

3. **å†™ä¿æŠ¤ä¸å—ä¿æŠ¤**ï¼š
   
   ```c
   // è§£é”å†™æ“ä½œ
   void Write_Enable(void)
   {
       QSPI_CommandTypeDef sCommand = {0};
       sCommand.Instruction = 0x06;
       sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
       HAL_QSPI_Command(&hqspi, &sCommand, 1000);
   }
   
   // å—ä¿æŠ¤é…ç½®
   uint8_t status_reg[2];
   status_reg[0] = 0x00;  // æ¸…é™¤å—ä¿æŠ¤
   Page_Program(0x000000, status_reg, 1);
   ```

4. **Cacheä¸€è‡´æ€§**ï¼š
   
   - **å†™QSPIå**ï¼š
     
     ```c
     SCB_InvalidateDCache_by_Addr((uint32_t*)QSPI_BASE_ADDR, size);
     ```
   
   - **ä½¿ç”¨å­˜å‚¨å™¨æ˜ å°„**ï¼š
     
     ```c
     // ç¡®ä¿æŒ‡ä»¤Cacheæ›´æ–°
     SCB_InvalidateICache_by_Addr((uint32_t*)QSPI_BASE_ADDR, size);
     ```

5. **åŠŸè€—ä¼˜åŒ–**ï¼š
   
   - **æœªä½¿ç”¨æ—¶å…³é—­QSPIæ—¶é’Ÿ**ï¼š
     
     ```c
     __HAL_RCC_QSPI_CLK_DISABLE();
     ```
   
   - **GPIOé…ç½®ä¸ºæ¨¡æ‹Ÿæ¨¡å¼**ï¼š
     
     ```c
     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
     ```

---

### 4.1 H750ç‰¹æœ‰ä¼˜åŒ–æŠ€å·§

| **åœºæ™¯**    | **è§£å†³æ–¹æ¡ˆ** | **æ€§èƒ½æå‡** | **å®ç°è¦ç‚¹**            |
| --------- | -------- | -------- | ------------------- |
| **XIPæ‰§è¡Œ** | å­˜å‚¨å™¨æ˜ å°„    | ä»£ç ç›´æ¥æ‰§è¡Œ   | `SIOO_MODE`é…ç½®       |
| **é«˜é€Ÿä¸‹è½½**  | DDR+å››çº¿   | é€Ÿç‡â†‘2å€    | `DDR_MODE_ENABLE`   |
| **å¤§å®¹é‡å­˜å‚¨** | åŒé—ªå­˜      | å®¹é‡Ã—2     | `DUAL_FLASH_ENABLE` |
| **å®æ—¶æ€§ä¿è¯** | Cacheé¢„å–  | å»¶è¿Ÿâ†“50%   | è½¯ä»¶è§¦å‘é¢„å–              |

> **é¿å‘æŒ‡å—**ï¼š
> 
> 1. **H750 QSPIæ—¶é’Ÿæ ‘**ï¼š
>    
>    - QSPIæ—¶é’Ÿå¿…é¡»æ¥è‡ª**PLL2_Q**ï¼ˆ200MHzï¼‰
>    
>    - é…ç½®ï¼š
>      
>      ```c
>      GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
>      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
>      HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
>      HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
>      ```
> 
> 2. **FIFOä½¿ç”¨é™·é˜±**ï¼š
>    
>    - FIFOé˜ˆå€¼å½±å“ä¼ è¾“æ•ˆç‡
>    - **æ¨èå€¼**ï¼š4-8
>    - å¤ªå°ï¼šé¢‘ç¹ä¸­æ–­
>    - å¤ªå¤§ï¼šå»¶è¿Ÿå¢åŠ 
> 
> 3. **ä¸­æ–­ä¼˜å…ˆçº§**ï¼š
>    
>    - QSPIä¸­æ–­ä¼˜å…ˆçº§åº”é«˜äºDMAä¸­æ–­
>    - å¦åˆ™å¯èƒ½å¯¼è‡´FIFOæº¢å‡º
> 
> 4. **é—ªå­˜å…¼å®¹æ€§**ï¼š
>    
>    - ä¸åŒå‚å•†é—ªå­˜æŒ‡ä»¤é›†å¯èƒ½æœ‰å·®å¼‚
>    - ä»”ç»†æ ¸å¯¹**æ•°æ®æ‰‹å†Œ**
>    - æµ‹è¯•è¯»å†™ä¿æŠ¤åŠŸèƒ½

---

### 4.2 QSPIæ€§èƒ½å‚æ•°å¯¹æ¯”

| **æ¨¡å¼**    | **ç†è®ºå¸¦å®½** | **å…¸å‹åº”ç”¨** | **CPUè´Ÿè½½** |
| --------- | -------- | -------- | --------- |
| SDR 80MHz | 80Mbps   | ä»£ç å­˜å‚¨     | ä½         |
| DDR 80MHz | 160Mbps  | é«˜é€Ÿæ•°æ®     | æä½        |
| å­˜å‚¨å™¨æ˜ å°„     | 80MB/s   | XIPæ‰§è¡Œ    | 0%        |
| DMAä¼ è¾“     | 70MB/s   | å¤§æ•°æ®æ¬è¿    | ä½         |

> **é‡è¦æç¤º**ï¼š
> 
> - QSPIæ˜¯**å¤§å®¹é‡éæ˜“å¤±å­˜å‚¨**çš„æœ€ä½³é€‰æ‹©
> - å­˜å‚¨å™¨æ˜ å°„æ¨¡å¼å¯å®ç°**ä»£ç ç›´æ¥æ‰§è¡Œ**ï¼ˆXIPï¼‰
> - DDRæ¨¡å¼æ˜¾è‘—æé«˜æ•°æ®ä¼ è¾“é€Ÿç‡
> - ä»”ç»†è®¾è®¡PCBå¸ƒçº¿æ˜¯é«˜é€Ÿç¨³å®šå·¥ä½œçš„**å…³é”®**

---


