*****************************************************************

  Device    [devIOBUFIOLDEL]

  Author    [yqtan]

  Abstract  [device base on IOL, used as inout path through to IOB ]

  Revision History:

********************************************************************************/

gate
device devIOBUFIOLDEL : device IOL
{
    parameter
    (
        config bit CP_DELAY_SETTING[1:0] = 2'b10,    // 2'd1 => delay unit for output; 
                                                                        //2'd2 => delay unit for input; 
        config bit CP_IODLY_STEP[3:0] = 4'b0000,    //d'0~d'15 
        config string CP_IODLY_DYN   := "TRUE",
        config string CP_IODLY_DEGL   = "FALSE",
        config string CP_DOMODE       = "DD",         //"DD","FF","LATCH","DDR","OUT_EXT"
        config string CP_TOMODE      := "DD",
        config string CP_PDIFF       := "DISABLE",     //"DISABLE" "ENABLE"
        config string CP_MIPI_EN      = "DISABLE"
    );
    port
    (
        output  RX_DATA_DD,
        input   IODLY_CTRL[2:0],
        input   TS_CTRL[0:0],
        input   OUT_EXT,
        input   MIPI_SW_DYN_I,
        output  MIPI_SW_DYN_O,
        output  IODLY_OV,
        // from/to IOB
        output  TO,
        output  TO_OUT,
        input   DI,
        input   TX_DATA[7:7],
        output  INCK,
        output  DO,
        output  DO_OUT,
        
  logic input   MIPI_IN,
  logic output  MIPI_OUT
    );

}// end of device devIOBUFIOLDEL

/*******************************************************************************

  Device    [devIOBUFIOLDEL]

  Author    []

  Abstract  [The structure netlist of devIOBUFIOLDEL is described in the similar fashion
             as in HDL. In unit instantiation statement, the formal pin may be
             connected to net which is declared explicitly.

             In Valence, the connection can also be made from formal pin to other
             pin or port, in which case Valence compiler shall create the net to
             fulfil the connection. The built-in naming convention is kicked in
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of devIOBUFIOLDEL
{
    // Wires connecting to output ports
    wire ntIODLY_OV;
    wire ntRX_DATA_DD;
    RX_DATA_DD   <= ntRX_DATA_DD;
    
    wire ntDO_OUT;
    wire ntDO;
    wire ntOUT_EXT;
   
    ntOUT_EXT            <= OUT_EXT;
    DO_OUT               <= ntDO_OUT;
    DO                   <= ntDO;
    IODLY_OV             <= ntIODLY_OV;
    
    // Wires connecting to input ports
    wire ntDI;
    ntDI         <= DI;
    
    wire ntTO_OUT;
    wire ntTO;
    TO_OUT               <= ntTO_OUT;     
    TO                   <= ntTO;  
    
    // Internal wires
    wire ntDOUT;
    wire ntDIN;
    wire ntOUTPUT_DATA_SEL;
    wire ntOUTPUT_DATA_SEL_TMP;
    
    wire ntMIPI_SW_DYN_I;
    wire ntMIPI_SW_DYN_O;
    
    ntMIPI_SW_DYN_I      <= MIPI_SW_DYN_I;
    MIPI_SW_DYN_O        <= ntMIPI_SW_DYN_O;
    
    device MUX21_EN MIPI_EN_MUX
        parameter map
        (
            CP_SEL => CP_MIPI_EN
        )
        port map
        (
            X0 => ntMIPI_SW_DYN_I,
            X1 => 1'b0,
            Y  => ntMIPI_SW_DYN_O
        );
        
    device MUX21  IN_DELSEL_MUX
        parameter map
        (
            CP_SEL => CP_DELAY_SETTING[1]
        )
        port map
        (
            X1   => ntDOUT,
            Y    => ntRX_DATA_DD
        );


    device MUX21  IN_OUT_DELSEL_MUX
        parameter map
        (
            CP_SEL => CP_DELAY_SETTING[0]
        )
        port map
        (
            X0   => ntDI,
            X1   => ntOUTPUT_DATA_SEL,
            Y    => ntDIN
        );

    device DLY DELAY
        parameter map
        (
            CP_IODLY_STEP => CP_IODLY_STEP,
            CP_IODLY_DYN  => CP_IODLY_DYN,
            CP_IODLY_DEGL => CP_IODLY_DEGL
        )
        port map
        (
            DIN        => ntDIN,
            DOUT       => ntDOUT,
            IODLY_CTRL => IODLY_CTRL,
            IODLY_OV   => ntIODLY_OV
        );
     
    device OUTMUX OUTPUT_DATA_MUX
        parameter map
        (
            CP_SEL => CP_DOMODE
        )
        port map
        (
            X0   => TX_DATA[7],
            X3   => ntOUT_EXT,
            Y    => ntOUTPUT_DATA_SEL_TMP
        );
    
    device MIPI_OUT MIPI_OUT
        port map
        (
            X0 => ntMIPI_SW_DYN_O,
            X2 => ntOUTPUT_DATA_SEL_TMP,
            Y  => ntOUTPUT_DATA_SEL
        );
        
    device MUX21  OUT_DELSEL_MUX
        parameter map
        (
            CP_SEL => CP_DELAY_SETTING[0]
        )
        port map
        (
            X1   => ntDOUT,
            Y    => ntDO_OUT
        );

    device MUX21_EN DO_PDIFF_MUX
        parameter map
        (
            CP_SEL => CP_PDIFF
        )
        port map
        (
            X1   => ntDO_OUT,
            Y    => ntDO
        );
    
    device OUTMUX TO_OUT_MUX
        parameter map
        (
            CP_SEL => CP_TOMODE
        )
        port map
        (
            X0   => TS_CTRL[0],
            Y    => ntTO_OUT
        );
    
    device MUX21_EN TO_PDIFF_MUX
        parameter map
        (
            CP_SEL => CP_PDIFF
        )
        port map
        (
            X1   => ntTO_OUT,
            Y    => ntTO
        );     
}; // end of structure netlist of devIOBUFIOLDEL
