
STM32_27.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007154  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  08007298  08007298  00017298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007590  08007590  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007590  08007590  00017590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007598  08007598  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007598  08007598  00017598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800759c  0800759c  0001759c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080075a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  200001dc  0800777c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  0800777c  000202a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a270  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ac2  00000000  00000000  0002a475  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000950  00000000  00000000  0002bf38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000880  00000000  00000000  0002c888  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000161d7  00000000  00000000  0002d108  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008af0  00000000  00000000  000432df  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00086ba5  00000000  00000000  0004bdcf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d2974  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003288  00000000  00000000  000d29f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001dc 	.word	0x200001dc
 800015c:	00000000 	.word	0x00000000
 8000160:	0800727c 	.word	0x0800727c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e0 	.word	0x200001e0
 800017c:	0800727c 	.word	0x0800727c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ce:	f1a4 0401 	sub.w	r4, r4, #1
 80002d2:	d1e9      	bne.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2uiz>:
 8000ab8:	004a      	lsls	r2, r1, #1
 8000aba:	d211      	bcs.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d211      	bcs.n	8000ae6 <__aeabi_d2uiz+0x2e>
 8000ac2:	d50d      	bpl.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d40e      	bmi.n	8000aec <__aeabi_d2uiz+0x34>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_d2uiz+0x3a>
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0000 	mov.w	r0, #0
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bac:	f000 b974 	b.w	8000e98 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	468c      	mov	ip, r1
 8000bce:	4604      	mov	r4, r0
 8000bd0:	9e08      	ldr	r6, [sp, #32]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14b      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4615      	mov	r5, r2
 8000bda:	d967      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b14a      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be2:	f1c2 0720 	rsb	r7, r2, #32
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	fa20 f707 	lsr.w	r7, r0, r7
 8000bee:	4095      	lsls	r5, r2
 8000bf0:	ea47 0c03 	orr.w	ip, r7, r3
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bfa:	fbbc f7fe 	udiv	r7, ip, lr
 8000bfe:	fa1f f885 	uxth.w	r8, r5
 8000c02:	fb0e c317 	mls	r3, lr, r7, ip
 8000c06:	fb07 f908 	mul.w	r9, r7, r8
 8000c0a:	0c21      	lsrs	r1, r4, #16
 8000c0c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c10:	4599      	cmp	r9, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18eb      	adds	r3, r5, r3
 8000c16:	f107 31ff 	add.w	r1, r7, #4294967295	; 0xffffffff
 8000c1a:	f080 811c 	bcs.w	8000e56 <__udivmoddi4+0x28e>
 8000c1e:	4599      	cmp	r9, r3
 8000c20:	f240 8119 	bls.w	8000e56 <__udivmoddi4+0x28e>
 8000c24:	3f02      	subs	r7, #2
 8000c26:	442b      	add	r3, r5
 8000c28:	eba3 0309 	sub.w	r3, r3, r9
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	fb00 f108 	mul.w	r1, r0, r8
 8000c38:	b2a4      	uxth	r4, r4
 8000c3a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c3e:	42a1      	cmp	r1, r4
 8000c40:	d909      	bls.n	8000c56 <__udivmoddi4+0x8e>
 8000c42:	192c      	adds	r4, r5, r4
 8000c44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c48:	f080 8107 	bcs.w	8000e5a <__udivmoddi4+0x292>
 8000c4c:	42a1      	cmp	r1, r4
 8000c4e:	f240 8104 	bls.w	8000e5a <__udivmoddi4+0x292>
 8000c52:	3802      	subs	r0, #2
 8000c54:	442c      	add	r4, r5
 8000c56:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c5a:	2700      	movs	r7, #0
 8000c5c:	1a64      	subs	r4, r4, r1
 8000c5e:	b11e      	cbz	r6, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	2300      	movs	r3, #0
 8000c62:	40d4      	lsrs	r4, r2
 8000c64:	e9c6 4300 	strd	r4, r3, [r6]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0xbe>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80ec 	beq.w	8000e50 <__udivmoddi4+0x288>
 8000c78:	2700      	movs	r7, #0
 8000c7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c7e:	4638      	mov	r0, r7
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f783 	clz	r7, r3
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d148      	bne.n	8000d20 <__udivmoddi4+0x158>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xd0>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80fb 	bhi.w	8000e8e <__udivmoddi4+0x2c6>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469c      	mov	ip, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0e0      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000ca6:	e9c6 4c00 	strd	r4, ip, [r6]
 8000caa:	e7dd      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000cac:	b902      	cbnz	r2, 8000cb0 <__udivmoddi4+0xe8>
 8000cae:	deff      	udf	#255	; 0xff
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f040 808f 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cba:	2701      	movs	r7, #1
 8000cbc:	1b49      	subs	r1, r1, r5
 8000cbe:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000cc2:	fa1f f985 	uxth.w	r9, r5
 8000cc6:	fbb1 fef8 	udiv	lr, r1, r8
 8000cca:	fb08 111e 	mls	r1, r8, lr, r1
 8000cce:	fb09 f00e 	mul.w	r0, r9, lr
 8000cd2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000cd6:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000cda:	4298      	cmp	r0, r3
 8000cdc:	d907      	bls.n	8000cee <__udivmoddi4+0x126>
 8000cde:	18eb      	adds	r3, r5, r3
 8000ce0:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8000ce4:	d202      	bcs.n	8000cec <__udivmoddi4+0x124>
 8000ce6:	4298      	cmp	r0, r3
 8000ce8:	f200 80cd 	bhi.w	8000e86 <__udivmoddi4+0x2be>
 8000cec:	468e      	mov	lr, r1
 8000cee:	1a1b      	subs	r3, r3, r0
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	fb09 f900 	mul.w	r9, r9, r0
 8000cfc:	b2a4      	uxth	r4, r4
 8000cfe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d02:	45a1      	cmp	r9, r4
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x14e>
 8000d06:	192c      	adds	r4, r5, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x14c>
 8000d0e:	45a1      	cmp	r9, r4
 8000d10:	f200 80b6 	bhi.w	8000e80 <__udivmoddi4+0x2b8>
 8000d14:	4618      	mov	r0, r3
 8000d16:	eba4 0409 	sub.w	r4, r4, r9
 8000d1a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000d1e:	e79e      	b.n	8000c5e <__udivmoddi4+0x96>
 8000d20:	f1c7 0520 	rsb	r5, r7, #32
 8000d24:	40bb      	lsls	r3, r7
 8000d26:	fa22 fc05 	lsr.w	ip, r2, r5
 8000d2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d2e:	fa21 f405 	lsr.w	r4, r1, r5
 8000d32:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d36:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d3a:	fa1f f88c 	uxth.w	r8, ip
 8000d3e:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d42:	fa20 f305 	lsr.w	r3, r0, r5
 8000d46:	40b9      	lsls	r1, r7
 8000d48:	fb09 fa08 	mul.w	sl, r9, r8
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	0c0b      	lsrs	r3, r1, #16
 8000d50:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d54:	45a2      	cmp	sl, r4
 8000d56:	fa02 f207 	lsl.w	r2, r2, r7
 8000d5a:	fa00 f307 	lsl.w	r3, r0, r7
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d68:	f080 8088 	bcs.w	8000e7c <__udivmoddi4+0x2b4>
 8000d6c:	45a2      	cmp	sl, r4
 8000d6e:	f240 8085 	bls.w	8000e7c <__udivmoddi4+0x2b4>
 8000d72:	f1a9 0902 	sub.w	r9, r9, #2
 8000d76:	4464      	add	r4, ip
 8000d78:	eba4 040a 	sub.w	r4, r4, sl
 8000d7c:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d80:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d84:	fb00 fa08 	mul.w	sl, r0, r8
 8000d88:	b289      	uxth	r1, r1
 8000d8a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000d8e:	45a2      	cmp	sl, r4
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x1dc>
 8000d92:	eb1c 0404 	adds.w	r4, ip, r4
 8000d96:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d9a:	d26b      	bcs.n	8000e74 <__udivmoddi4+0x2ac>
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d969      	bls.n	8000e74 <__udivmoddi4+0x2ac>
 8000da0:	3802      	subs	r0, #2
 8000da2:	4464      	add	r4, ip
 8000da4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000da8:	fba0 8902 	umull	r8, r9, r0, r2
 8000dac:	eba4 040a 	sub.w	r4, r4, sl
 8000db0:	454c      	cmp	r4, r9
 8000db2:	4641      	mov	r1, r8
 8000db4:	46ce      	mov	lr, r9
 8000db6:	d354      	bcc.n	8000e62 <__udivmoddi4+0x29a>
 8000db8:	d051      	beq.n	8000e5e <__udivmoddi4+0x296>
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d069      	beq.n	8000e92 <__udivmoddi4+0x2ca>
 8000dbe:	1a5a      	subs	r2, r3, r1
 8000dc0:	eb64 040e 	sbc.w	r4, r4, lr
 8000dc4:	fa04 f505 	lsl.w	r5, r4, r5
 8000dc8:	fa22 f307 	lsr.w	r3, r2, r7
 8000dcc:	40fc      	lsrs	r4, r7
 8000dce:	431d      	orrs	r5, r3
 8000dd0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000dd8:	4095      	lsls	r5, r2
 8000dda:	f1c2 0320 	rsb	r3, r2, #32
 8000dde:	fa21 f003 	lsr.w	r0, r1, r3
 8000de2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000de6:	fbb0 f7f8 	udiv	r7, r0, r8
 8000dea:	fa1f f985 	uxth.w	r9, r5
 8000dee:	fb08 0017 	mls	r0, r8, r7, r0
 8000df2:	fa24 f303 	lsr.w	r3, r4, r3
 8000df6:	4091      	lsls	r1, r2
 8000df8:	fb07 fc09 	mul.w	ip, r7, r9
 8000dfc:	430b      	orrs	r3, r1
 8000dfe:	0c19      	lsrs	r1, r3, #16
 8000e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e04:	458c      	cmp	ip, r1
 8000e06:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x254>
 8000e0c:	1869      	adds	r1, r5, r1
 8000e0e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000e12:	d231      	bcs.n	8000e78 <__udivmoddi4+0x2b0>
 8000e14:	458c      	cmp	ip, r1
 8000e16:	d92f      	bls.n	8000e78 <__udivmoddi4+0x2b0>
 8000e18:	3f02      	subs	r7, #2
 8000e1a:	4429      	add	r1, r5
 8000e1c:	eba1 010c 	sub.w	r1, r1, ip
 8000e20:	fbb1 f0f8 	udiv	r0, r1, r8
 8000e24:	fb08 1c10 	mls	ip, r8, r0, r1
 8000e28:	fb00 fe09 	mul.w	lr, r0, r9
 8000e2c:	b299      	uxth	r1, r3
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	458e      	cmp	lr, r1
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x27e>
 8000e36:	1869      	adds	r1, r5, r1
 8000e38:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e3c:	d218      	bcs.n	8000e70 <__udivmoddi4+0x2a8>
 8000e3e:	458e      	cmp	lr, r1
 8000e40:	d916      	bls.n	8000e70 <__udivmoddi4+0x2a8>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4429      	add	r1, r5
 8000e46:	eba1 010e 	sub.w	r1, r1, lr
 8000e4a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e4e:	e73a      	b.n	8000cc6 <__udivmoddi4+0xfe>
 8000e50:	4637      	mov	r7, r6
 8000e52:	4630      	mov	r0, r6
 8000e54:	e708      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e56:	460f      	mov	r7, r1
 8000e58:	e6e6      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	e6fb      	b.n	8000c56 <__udivmoddi4+0x8e>
 8000e5e:	4543      	cmp	r3, r8
 8000e60:	d2ab      	bcs.n	8000dba <__udivmoddi4+0x1f2>
 8000e62:	ebb8 0102 	subs.w	r1, r8, r2
 8000e66:	eb69 020c 	sbc.w	r2, r9, ip
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	4696      	mov	lr, r2
 8000e6e:	e7a4      	b.n	8000dba <__udivmoddi4+0x1f2>
 8000e70:	4618      	mov	r0, r3
 8000e72:	e7e8      	b.n	8000e46 <__udivmoddi4+0x27e>
 8000e74:	4608      	mov	r0, r1
 8000e76:	e795      	b.n	8000da4 <__udivmoddi4+0x1dc>
 8000e78:	4607      	mov	r7, r0
 8000e7a:	e7cf      	b.n	8000e1c <__udivmoddi4+0x254>
 8000e7c:	4681      	mov	r9, r0
 8000e7e:	e77b      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e80:	3802      	subs	r0, #2
 8000e82:	442c      	add	r4, r5
 8000e84:	e747      	b.n	8000d16 <__udivmoddi4+0x14e>
 8000e86:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e8a:	442b      	add	r3, r5
 8000e8c:	e72f      	b.n	8000cee <__udivmoddi4+0x126>
 8000e8e:	4638      	mov	r0, r7
 8000e90:	e707      	b.n	8000ca2 <__udivmoddi4+0xda>
 8000e92:	4637      	mov	r7, r6
 8000e94:	e6e8      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e96:	bf00      	nop

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b08a      	sub	sp, #40	; 0x28
 8000ea0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	605a      	str	r2, [r3, #4]
 8000eac:	609a      	str	r2, [r3, #8]
 8000eae:	60da      	str	r2, [r3, #12]
 8000eb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb2:	4b2a      	ldr	r3, [pc, #168]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000eb4:	69db      	ldr	r3, [r3, #28]
 8000eb6:	4a29      	ldr	r2, [pc, #164]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000eb8:	f043 0304 	orr.w	r3, r3, #4
 8000ebc:	61d3      	str	r3, [r2, #28]
 8000ebe:	4b27      	ldr	r3, [pc, #156]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000ec0:	69db      	ldr	r3, [r3, #28]
 8000ec2:	f003 0304 	and.w	r3, r3, #4
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eca:	4b24      	ldr	r3, [pc, #144]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000ecc:	69db      	ldr	r3, [r3, #28]
 8000ece:	4a23      	ldr	r2, [pc, #140]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000ed0:	f043 0320 	orr.w	r3, r3, #32
 8000ed4:	61d3      	str	r3, [r2, #28]
 8000ed6:	4b21      	ldr	r3, [pc, #132]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000ed8:	69db      	ldr	r3, [r3, #28]
 8000eda:	f003 0320 	and.w	r3, r3, #32
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee2:	4b1e      	ldr	r3, [pc, #120]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000ee4:	69db      	ldr	r3, [r3, #28]
 8000ee6:	4a1d      	ldr	r2, [pc, #116]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	61d3      	str	r3, [r2, #28]
 8000eee:	4b1b      	ldr	r3, [pc, #108]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000ef0:	69db      	ldr	r3, [r3, #28]
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	60bb      	str	r3, [r7, #8]
 8000ef8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efa:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000efc:	69db      	ldr	r3, [r3, #28]
 8000efe:	4a17      	ldr	r2, [pc, #92]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000f00:	f043 0302 	orr.w	r3, r3, #2
 8000f04:	61d3      	str	r3, [r2, #28]
 8000f06:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <MX_GPIO_Init+0xc0>)
 8000f08:	69db      	ldr	r3, [r3, #28]
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2120      	movs	r1, #32
 8000f16:	4812      	ldr	r0, [pc, #72]	; (8000f60 <MX_GPIO_Init+0xc4>)
 8000f18:	f000 fee8 	bl	8001cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f22:	4b10      	ldr	r3, [pc, #64]	; (8000f64 <MX_GPIO_Init+0xc8>)
 8000f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	f107 0314 	add.w	r3, r7, #20
 8000f2e:	4619      	mov	r1, r3
 8000f30:	480d      	ldr	r0, [pc, #52]	; (8000f68 <MX_GPIO_Init+0xcc>)
 8000f32:	f000 fd4d 	bl	80019d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f36:	2320      	movs	r3, #32
 8000f38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2300      	movs	r3, #0
 8000f44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4804      	ldr	r0, [pc, #16]	; (8000f60 <MX_GPIO_Init+0xc4>)
 8000f4e:	f000 fd3f 	bl	80019d0 <HAL_GPIO_Init>

}
 8000f52:	bf00      	nop
 8000f54:	3728      	adds	r7, #40	; 0x28
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40023800 	.word	0x40023800
 8000f60:	40020000 	.word	0x40020000
 8000f64:	10110000 	.word	0x10110000
 8000f68:	40020800 	.word	0x40020800

08000f6c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000f70:	4b12      	ldr	r3, [pc, #72]	; (8000fbc <MX_I2C1_Init+0x50>)
 8000f72:	4a13      	ldr	r2, [pc, #76]	; (8000fc0 <MX_I2C1_Init+0x54>)
 8000f74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f76:	4b11      	ldr	r3, [pc, #68]	; (8000fbc <MX_I2C1_Init+0x50>)
 8000f78:	4a12      	ldr	r2, [pc, #72]	; (8000fc4 <MX_I2C1_Init+0x58>)
 8000f7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f7c:	4b0f      	ldr	r3, [pc, #60]	; (8000fbc <MX_I2C1_Init+0x50>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f82:	4b0e      	ldr	r3, [pc, #56]	; (8000fbc <MX_I2C1_Init+0x50>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f88:	4b0c      	ldr	r3, [pc, #48]	; (8000fbc <MX_I2C1_Init+0x50>)
 8000f8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f90:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <MX_I2C1_Init+0x50>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f96:	4b09      	ldr	r3, [pc, #36]	; (8000fbc <MX_I2C1_Init+0x50>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f9c:	4b07      	ldr	r3, [pc, #28]	; (8000fbc <MX_I2C1_Init+0x50>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <MX_I2C1_Init+0x50>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fa8:	4804      	ldr	r0, [pc, #16]	; (8000fbc <MX_I2C1_Init+0x50>)
 8000faa:	f000 feb7 	bl	8001d1c <HAL_I2C_Init>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fb4:	f000 fa66 	bl	8001484 <Error_Handler>
  }

}
 8000fb8:	bf00      	nop
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000204 	.word	0x20000204
 8000fc0:	40005400 	.word	0x40005400
 8000fc4:	000186a0 	.word	0x000186a0

08000fc8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08a      	sub	sp, #40	; 0x28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 0314 	add.w	r3, r7, #20
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a17      	ldr	r2, [pc, #92]	; (8001044 <HAL_I2C_MspInit+0x7c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d128      	bne.n	800103c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fea:	4b17      	ldr	r3, [pc, #92]	; (8001048 <HAL_I2C_MspInit+0x80>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	4a16      	ldr	r2, [pc, #88]	; (8001048 <HAL_I2C_MspInit+0x80>)
 8000ff0:	f043 0302 	orr.w	r3, r3, #2
 8000ff4:	61d3      	str	r3, [r2, #28]
 8000ff6:	4b14      	ldr	r3, [pc, #80]	; (8001048 <HAL_I2C_MspInit+0x80>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001002:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001006:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001008:	2312      	movs	r3, #18
 800100a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800100c:	2301      	movs	r3, #1
 800100e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001010:	2303      	movs	r3, #3
 8001012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001014:	2304      	movs	r3, #4
 8001016:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	4619      	mov	r1, r3
 800101e:	480b      	ldr	r0, [pc, #44]	; (800104c <HAL_I2C_MspInit+0x84>)
 8001020:	f000 fcd6 	bl	80019d0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001024:	4b08      	ldr	r3, [pc, #32]	; (8001048 <HAL_I2C_MspInit+0x80>)
 8001026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001028:	4a07      	ldr	r2, [pc, #28]	; (8001048 <HAL_I2C_MspInit+0x80>)
 800102a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800102e:	6253      	str	r3, [r2, #36]	; 0x24
 8001030:	4b05      	ldr	r3, [pc, #20]	; (8001048 <HAL_I2C_MspInit+0x80>)
 8001032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800103c:	bf00      	nop
 800103e:	3728      	adds	r7, #40	; 0x28
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40005400 	.word	0x40005400
 8001048:	40023800 	.word	0x40023800
 800104c:	40020400 	.word	0x40020400

08001050 <lcd_init>:
#include "i2c.h"



void lcd_init(I2C_HandleTypeDef* I2Cx, rgb_lcd* DataStruct)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	; 0x28
 8001054:	af02      	add	r7, sp, #8
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	61fb      	str	r3, [r7, #28]
	DataStruct->_displayfunction |= LCD_2LINE | LCD_5x10DOTS; // MODE 2 LIGNES
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	f043 030c 	orr.w	r3, r3, #12
 8001066:	b2da      	uxtb	r2, r3
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = 0x80;
 800106c:	2380      	movs	r3, #128	; 0x80
 800106e:	763b      	strb	r3, [r7, #24]
	data[1] = LCD_FUNCTIONSET | DataStruct->_displayfunction;
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	f043 0320 	orr.w	r3, r3, #32
 8001078:	b2db      	uxtb	r3, r3
 800107a:	767b      	strb	r3, [r7, #25]

	HAL_UART_Transmit(&huart2,(uint8_t *)data,2,10);
 800107c:	f107 0118 	add.w	r1, r7, #24
 8001080:	230a      	movs	r3, #10
 8001082:	2202      	movs	r2, #2
 8001084:	486c      	ldr	r0, [pc, #432]	; (8001238 <lcd_init+0x1e8>)
 8001086:	f002 f9c2 	bl	800340e <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 800108a:	f640 230d 	movw	r3, #2573	; 0xa0d
 800108e:	82bb      	strh	r3, [r7, #20]
	HAL_UART_Transmit(&huart2, (uint8_t *) newline, 2, 10);
 8001090:	f107 0114 	add.w	r1, r7, #20
 8001094:	230a      	movs	r3, #10
 8001096:	2202      	movs	r2, #2
 8001098:	4867      	ldr	r0, [pc, #412]	; (8001238 <lcd_init+0x1e8>)
 800109a:	f002 f9b8 	bl	800340e <HAL_UART_Transmit>

	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(Handle,LCD_ADDRESS,5,100);
 800109e:	2364      	movs	r3, #100	; 0x64
 80010a0:	2205      	movs	r2, #5
 80010a2:	217c      	movs	r1, #124	; 0x7c
 80010a4:	69f8      	ldr	r0, [r7, #28]
 80010a6:	f001 f86f 	bl	8002188 <HAL_I2C_IsDeviceReady>
 80010aa:	4603      	mov	r3, r0
 80010ac:	74fb      	strb	r3, [r7, #19]
	HAL_UART_Transmit(&huart2,&status,1,10);
 80010ae:	f107 0113 	add.w	r1, r7, #19
 80010b2:	230a      	movs	r3, #10
 80010b4:	2201      	movs	r2, #1
 80010b6:	4860      	ldr	r0, [pc, #384]	; (8001238 <lcd_init+0x1e8>)
 80010b8:	f002 f9a9 	bl	800340e <HAL_UART_Transmit>
	HAL_Delay(50);
 80010bc:	2032      	movs	r0, #50	; 0x32
 80010be:	f000 fb81 	bl	80017c4 <HAL_Delay>

	HAL_StatusTypeDef status2 = HAL_I2C_Master_Transmit(Handle, LCD_ADDRESS, data,2,5000);
 80010c2:	f107 0218 	add.w	r2, r7, #24
 80010c6:	f241 3388 	movw	r3, #5000	; 0x1388
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	2302      	movs	r3, #2
 80010ce:	217c      	movs	r1, #124	; 0x7c
 80010d0:	69f8      	ldr	r0, [r7, #28]
 80010d2:	f000 ff5b 	bl	8001f8c <HAL_I2C_Master_Transmit>
 80010d6:	4603      	mov	r3, r0
 80010d8:	74bb      	strb	r3, [r7, #18]
	HAL_UART_Transmit(&huart2,&status2,1,10);
 80010da:	f107 0112 	add.w	r1, r7, #18
 80010de:	230a      	movs	r3, #10
 80010e0:	2201      	movs	r2, #1
 80010e2:	4855      	ldr	r0, [pc, #340]	; (8001238 <lcd_init+0x1e8>)
 80010e4:	f002 f993 	bl	800340e <HAL_UART_Transmit>
	HAL_Delay(50);
 80010e8:	2032      	movs	r0, #50	; 0x32
 80010ea:	f000 fb6b 	bl	80017c4 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 80010ee:	f107 0218 	add.w	r2, r7, #24
 80010f2:	f241 3388 	movw	r3, #5000	; 0x1388
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2302      	movs	r3, #2
 80010fa:	217c      	movs	r1, #124	; 0x7c
 80010fc:	69f8      	ldr	r0, [r7, #28]
 80010fe:	f000 ff45 	bl	8001f8c <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8001102:	2005      	movs	r0, #5
 8001104:	f000 fb5e 	bl	80017c4 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8001108:	f107 0218 	add.w	r2, r7, #24
 800110c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	2302      	movs	r3, #2
 8001114:	217c      	movs	r1, #124	; 0x7c
 8001116:	69f8      	ldr	r0, [r7, #28]
 8001118:	f000 ff38 	bl	8001f8c <HAL_I2C_Master_Transmit>

	// CONTROL
	DataStruct->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	2204      	movs	r2, #4
 8001120:	705a      	strb	r2, [r3, #1]

	data[1] = LCD_DISPLAYCONTROL | DataStruct->_displaycontrol;
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	785b      	ldrb	r3, [r3, #1]
 8001126:	f043 0308 	orr.w	r3, r3, #8
 800112a:	b2db      	uxtb	r3, r3
 800112c:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
 800112e:	f107 0218 	add.w	r2, r7, #24
 8001132:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001136:	9300      	str	r3, [sp, #0]
 8001138:	2302      	movs	r3, #2
 800113a:	217c      	movs	r1, #124	; 0x7c
 800113c:	69f8      	ldr	r0, [r7, #28]
 800113e:	f000 ff25 	bl	8001f8c <HAL_I2C_Master_Transmit>

	data[1] = LCD_CLEARDISPLAY;
 8001142:	2301      	movs	r3, #1
 8001144:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 8001146:	f107 0218 	add.w	r2, r7, #24
 800114a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	2302      	movs	r3, #2
 8001152:	217c      	movs	r1, #124	; 0x7c
 8001154:	69f8      	ldr	r0, [r7, #28]
 8001156:	f000 ff19 	bl	8001f8c <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 800115a:	2002      	movs	r0, #2
 800115c:	f000 fb32 	bl	80017c4 <HAL_Delay>

	// MODE
	DataStruct->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	2202      	movs	r2, #2
 8001164:	709a      	strb	r2, [r3, #2]
	data[1] = LCD_ENTRYMODESET | DataStruct->_displaymode;
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	789b      	ldrb	r3, [r3, #2]
 800116a:	f043 0304 	orr.w	r3, r3, #4
 800116e:	b2db      	uxtb	r3, r3
 8001170:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 8001172:	f107 0218 	add.w	r2, r7, #24
 8001176:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	2302      	movs	r3, #2
 800117e:	217c      	movs	r1, #124	; 0x7c
 8001180:	69f8      	ldr	r0, [r7, #28]
 8001182:	f000 ff03 	bl	8001f8c <HAL_I2C_Master_Transmit>

	// initialisation du lcd_rgb_Backight
		uint8_t data_backlight[2];
		data_backlight[0] = REG_MODE1;
 8001186:	2300      	movs	r3, #0
 8001188:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 800118e:	f107 0210 	add.w	r2, r7, #16
 8001192:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2302      	movs	r3, #2
 800119a:	21c4      	movs	r1, #196	; 0xc4
 800119c:	69f8      	ldr	r0, [r7, #28]
 800119e:	f000 fef5 	bl	8001f8c <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_OUTPUT;
 80011a2:	2308      	movs	r3, #8
 80011a4:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0xFF;
 80011a6:	23ff      	movs	r3, #255	; 0xff
 80011a8:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80011aa:	f107 0210 	add.w	r2, r7, #16
 80011ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	2302      	movs	r3, #2
 80011b6:	21c4      	movs	r1, #196	; 0xc4
 80011b8:	69f8      	ldr	r0, [r7, #28]
 80011ba:	f000 fee7 	bl	8001f8c <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_MODE2;
 80011be:	2301      	movs	r3, #1
 80011c0:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0x20;
 80011c2:	2320      	movs	r3, #32
 80011c4:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80011c6:	f107 0210 	add.w	r2, r7, #16
 80011ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	2302      	movs	r3, #2
 80011d2:	21c4      	movs	r1, #196	; 0xc4
 80011d4:	69f8      	ldr	r0, [r7, #28]
 80011d6:	f000 fed9 	bl	8001f8c <HAL_I2C_Master_Transmit>

		//couleur du LCD en Blanc
		uint8_t data_rgb[2];
		data_rgb[0] = REG_RED;
 80011da:	2304      	movs	r3, #4
 80011dc:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 80011de:	23ff      	movs	r3, #255	; 0xff
 80011e0:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80011e2:	f107 020c 	add.w	r2, r7, #12
 80011e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2302      	movs	r3, #2
 80011ee:	21c4      	movs	r1, #196	; 0xc4
 80011f0:	69f8      	ldr	r0, [r7, #28]
 80011f2:	f000 fecb 	bl	8001f8c <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_GREEN;
 80011f6:	2303      	movs	r3, #3
 80011f8:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 80011fa:	23ff      	movs	r3, #255	; 0xff
 80011fc:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80011fe:	f107 020c 	add.w	r2, r7, #12
 8001202:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	2302      	movs	r3, #2
 800120a:	21c4      	movs	r1, #196	; 0xc4
 800120c:	69f8      	ldr	r0, [r7, #28]
 800120e:	f000 febd 	bl	8001f8c <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_BLUE;
 8001212:	2302      	movs	r3, #2
 8001214:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8001216:	23ff      	movs	r3, #255	; 0xff
 8001218:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 800121a:	f107 020c 	add.w	r2, r7, #12
 800121e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001222:	9300      	str	r3, [sp, #0]
 8001224:	2302      	movs	r3, #2
 8001226:	21c4      	movs	r1, #196	; 0xc4
 8001228:	69f8      	ldr	r0, [r7, #28]
 800122a:	f000 feaf 	bl	8001f8c <HAL_I2C_Master_Transmit>


}
 800122e:	bf00      	nop
 8001230:	3720      	adds	r7, #32
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000258 	.word	0x20000258

0800123c <lcd_print>:
    unsigned char data[2] = {0x40, value};
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
}

void lcd_print(I2C_HandleTypeDef* I2Cx, char *str)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b088      	sub	sp, #32
 8001240:	af02      	add	r7, sp, #8
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	613b      	str	r3, [r7, #16]
    char data[2];
    data[0] = 0x40;
 800124a:	2340      	movs	r3, #64	; 0x40
 800124c:	733b      	strb	r3, [r7, #12]
    int i=0;
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 8001252:	e011      	b.n	8001278 <lcd_print+0x3c>
    {
            data[1] = str[i];
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	4413      	add	r3, r2
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	737b      	strb	r3, [r7, #13]
            HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 800125e:	f107 020c 	add.w	r2, r7, #12
 8001262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2302      	movs	r3, #2
 800126a:	217c      	movs	r1, #124	; 0x7c
 800126c:	6938      	ldr	r0, [r7, #16]
 800126e:	f000 fe8d 	bl	8001f8c <HAL_I2C_Master_Transmit>
            i++;
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	3301      	adds	r3, #1
 8001276:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	4413      	add	r3, r2
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1e7      	bne.n	8001254 <lcd_print+0x18>
   }
}
 8001284:	bf00      	nop
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <lcd_position>:

void lcd_position(I2C_HandleTypeDef* I2Cx,char col, char row) // position du curseur le lcd
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af02      	add	r7, sp, #8
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	460b      	mov	r3, r1
 8001296:	70fb      	strb	r3, [r7, #3]
 8001298:	4613      	mov	r3, r2
 800129a:	70bb      	strb	r3, [r7, #2]
	I2C_HandleTypeDef* Handle = I2Cx;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	60fb      	str	r3, [r7, #12]
    if(row == 0)
 80012a0:	78bb      	ldrb	r3, [r7, #2]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d104      	bne.n	80012b0 <lcd_position+0x24>
    {
        col = col | 0x80;
 80012a6:	78fb      	ldrb	r3, [r7, #3]
 80012a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012ac:	70fb      	strb	r3, [r7, #3]
 80012ae:	e003      	b.n	80012b8 <lcd_position+0x2c>
    }
    else
    {
        col = col | 0xc0;
 80012b0:	78fb      	ldrb	r3, [r7, #3]
 80012b2:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80012b6:	70fb      	strb	r3, [r7, #3]
    }

    char data[2];
    data[0] = 0x80;
 80012b8:	2380      	movs	r3, #128	; 0x80
 80012ba:	723b      	strb	r3, [r7, #8]
    data[1] = col;
 80012bc:	78fb      	ldrb	r3, [r7, #3]
 80012be:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 80012c0:	f107 0208 	add.w	r2, r7, #8
 80012c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	2302      	movs	r3, #2
 80012cc:	217c      	movs	r1, #124	; 0x7c
 80012ce:	68f8      	ldr	r0, [r7, #12]
 80012d0:	f000 fe5c 	bl	8001f8c <HAL_I2C_Master_Transmit>
}
 80012d4:	bf00      	nop
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08e      	sub	sp, #56	; 0x38
 80012e0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e2:	f000 fa00 	bl	80016e6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012e6:	f000 f87f 	bl	80013e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ea:	f7ff fdd7 	bl	8000e9c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012ee:	f000 f967 	bl	80015c0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80012f2:	f7ff fe3b 	bl	8000f6c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  MX_I2C1_Init();
 80012f6:	f7ff fe39 	bl	8000f6c <MX_I2C1_Init>
  buf[0] = 0x00;
 80012fa:	2300      	movs	r3, #0
 80012fc:	773b      	strb	r3, [r7, #28]
  buf[1] = 0x00;
 80012fe:	2300      	movs	r3, #0
 8001300:	777b      	strb	r3, [r7, #29]
  buf[2] = 0x08;
 8001302:	2308      	movs	r3, #8
 8001304:	77bb      	strb	r3, [r7, #30]
  buf[3] = 0xFF;
 8001306:	23ff      	movs	r3, #255	; 0xff
 8001308:	77fb      	strb	r3, [r7, #31]
  buf[4] = 0x01;
 800130a:	2301      	movs	r3, #1
 800130c:	f887 3020 	strb.w	r3, [r7, #32]
  buf[5] = 0x20;
 8001310:	2320      	movs	r3, #32
 8001312:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  buf[6] = 0x08;
 8001316:	2308      	movs	r3, #8
 8001318:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  buf[7] = 0x01<<2;
 800131c:	2304      	movs	r3, #4
 800131e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  buf[8] = 0x08;
 8001322:	2308      	movs	r3, #8
 8001324:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  buf[9] = ~(0x01<<2);
 8001328:	23fb      	movs	r3, #251	; 0xfb
 800132a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  rgb_lcd DataStruct;
  DataStruct._displaycontrol = LCD_DISPLAYON ;
 800132e:	2304      	movs	r3, #4
 8001330:	717b      	strb	r3, [r7, #5]
  DataStruct._displayfunction=LCD_2LINE ;
 8001332:	2308      	movs	r3, #8
 8001334:	713b      	strb	r3, [r7, #4]
  DataStruct._displaymode=LCD_ENTRYLEFT ;
 8001336:	2302      	movs	r3, #2
 8001338:	71bb      	strb	r3, [r7, #6]

  lcd_init(&hi2c1, &DataStruct);
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	4619      	mov	r1, r3
 800133e:	4827      	ldr	r0, [pc, #156]	; (80013dc <main+0x100>)
 8001340:	f7ff fe86 	bl	8001050 <lcd_init>

  lcd_print(&hi2c1, "Hello World");
 8001344:	4926      	ldr	r1, [pc, #152]	; (80013e0 <main+0x104>)
 8001346:	4825      	ldr	r0, [pc, #148]	; (80013dc <main+0x100>)
 8001348:	f7ff ff78 	bl	800123c <lcd_print>

  HAL_Delay(10000);
 800134c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001350:	f000 fa38 	bl	80017c4 <HAL_Delay>
  clearlcd;

  for(int i = 10; i>=0;i--)
 8001354:	230a      	movs	r3, #10
 8001356:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001358:	e018      	b.n	800138c <main+0xb0>
  {

	  sprintf(val,"Hello World - %d ",i );
 800135a:	f107 0308 	add.w	r3, r7, #8
 800135e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001360:	4920      	ldr	r1, [pc, #128]	; (80013e4 <main+0x108>)
 8001362:	4618      	mov	r0, r3
 8001364:	f003 f880 	bl	8004468 <siprintf>

	  lcd_position(&hi2c1, 0, 0);
 8001368:	2200      	movs	r2, #0
 800136a:	2100      	movs	r1, #0
 800136c:	481b      	ldr	r0, [pc, #108]	; (80013dc <main+0x100>)
 800136e:	f7ff ff8d 	bl	800128c <lcd_position>
	  lcd_print(&hi2c1, val);
 8001372:	f107 0308 	add.w	r3, r7, #8
 8001376:	4619      	mov	r1, r3
 8001378:	4818      	ldr	r0, [pc, #96]	; (80013dc <main+0x100>)
 800137a:	f7ff ff5f 	bl	800123c <lcd_print>
	  HAL_Delay(1000);
 800137e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001382:	f000 fa1f 	bl	80017c4 <HAL_Delay>
  for(int i = 10; i>=0;i--)
 8001386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001388:	3b01      	subs	r3, #1
 800138a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800138c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800138e:	2b00      	cmp	r3, #0
 8001390:	dae3      	bge.n	800135a <main+0x7e>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ret = HAL_I2C_Master_Transmit(&hi2c1, 0X62<<1, buf+6, 2, HAL_MAX_DELAY);
 8001392:	f107 021c 	add.w	r2, r7, #28
 8001396:	3206      	adds	r2, #6
 8001398:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	2302      	movs	r3, #2
 80013a0:	21c4      	movs	r1, #196	; 0xc4
 80013a2:	480e      	ldr	r0, [pc, #56]	; (80013dc <main+0x100>)
 80013a4:	f000 fdf2 	bl	8001f8c <HAL_I2C_Master_Transmit>
 80013a8:	4603      	mov	r3, r0
 80013aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	  HAL_Delay(500);
 80013ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013b2:	f000 fa07 	bl	80017c4 <HAL_Delay>
	  ret = HAL_I2C_Master_Transmit(&hi2c1, 0X62<<1, buf+8, 2, HAL_MAX_DELAY);
 80013b6:	f107 021c 	add.w	r2, r7, #28
 80013ba:	3208      	adds	r2, #8
 80013bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	2302      	movs	r3, #2
 80013c4:	21c4      	movs	r1, #196	; 0xc4
 80013c6:	4805      	ldr	r0, [pc, #20]	; (80013dc <main+0x100>)
 80013c8:	f000 fde0 	bl	8001f8c <HAL_I2C_Master_Transmit>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	  HAL_Delay(500);
 80013d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013d6:	f000 f9f5 	bl	80017c4 <HAL_Delay>
	  ret = HAL_I2C_Master_Transmit(&hi2c1, 0X62<<1, buf+6, 2, HAL_MAX_DELAY);
 80013da:	e7da      	b.n	8001392 <main+0xb6>
 80013dc:	20000204 	.word	0x20000204
 80013e0:	08007298 	.word	0x08007298
 80013e4:	080072a4 	.word	0x080072a4

080013e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b092      	sub	sp, #72	; 0x48
 80013ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ee:	f107 0314 	add.w	r3, r7, #20
 80013f2:	2234      	movs	r2, #52	; 0x34
 80013f4:	2100      	movs	r1, #0
 80013f6:	4618      	mov	r0, r3
 80013f8:	f002 f9fa 	bl	80037f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013fc:	463b      	mov	r3, r7
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
 8001408:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800140a:	4b1d      	ldr	r3, [pc, #116]	; (8001480 <SystemClock_Config+0x98>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001412:	4a1b      	ldr	r2, [pc, #108]	; (8001480 <SystemClock_Config+0x98>)
 8001414:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001418:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800141a:	2302      	movs	r3, #2
 800141c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800141e:	2301      	movs	r3, #1
 8001420:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001422:	2310      	movs	r3, #16
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001426:	2302      	movs	r3, #2
 8001428:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800142a:	2300      	movs	r3, #0
 800142c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800142e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001432:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001434:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001438:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	4618      	mov	r0, r3
 8001440:	f001 f9d8 	bl	80027f4 <HAL_RCC_OscConfig>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800144a:	f000 f81b 	bl	8001484 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800144e:	230f      	movs	r3, #15
 8001450:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001452:	2303      	movs	r3, #3
 8001454:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001456:	2300      	movs	r3, #0
 8001458:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800145e:	2300      	movs	r3, #0
 8001460:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001462:	463b      	mov	r3, r7
 8001464:	2101      	movs	r1, #1
 8001466:	4618      	mov	r0, r3
 8001468:	f001 fcf4 	bl	8002e54 <HAL_RCC_ClockConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001472:	f000 f807 	bl	8001484 <Error_Handler>
  }
}
 8001476:	bf00      	nop
 8001478:	3748      	adds	r7, #72	; 0x48
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40007000 	.word	0x40007000

08001484 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001488:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800148a:	e7fe      	b.n	800148a <Error_Handler+0x6>

0800148c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001492:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <HAL_MspInit+0x5c>)
 8001494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001496:	4a14      	ldr	r2, [pc, #80]	; (80014e8 <HAL_MspInit+0x5c>)
 8001498:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800149c:	6253      	str	r3, [r2, #36]	; 0x24
 800149e:	4b12      	ldr	r3, [pc, #72]	; (80014e8 <HAL_MspInit+0x5c>)
 80014a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014aa:	4b0f      	ldr	r3, [pc, #60]	; (80014e8 <HAL_MspInit+0x5c>)
 80014ac:	6a1b      	ldr	r3, [r3, #32]
 80014ae:	4a0e      	ldr	r2, [pc, #56]	; (80014e8 <HAL_MspInit+0x5c>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	6213      	str	r3, [r2, #32]
 80014b6:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <HAL_MspInit+0x5c>)
 80014b8:	6a1b      	ldr	r3, [r3, #32]
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c2:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <HAL_MspInit+0x5c>)
 80014c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c6:	4a08      	ldr	r2, [pc, #32]	; (80014e8 <HAL_MspInit+0x5c>)
 80014c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014cc:	6253      	str	r3, [r2, #36]	; 0x24
 80014ce:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <HAL_MspInit+0x5c>)
 80014d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014da:	2007      	movs	r0, #7
 80014dc:	f000 fa44 	bl	8001968 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014e0:	bf00      	nop
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40023800 	.word	0x40023800

080014ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <NMI_Handler+0x4>

080014f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014f6:	e7fe      	b.n	80014f6 <HardFault_Handler+0x4>

080014f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014fc:	e7fe      	b.n	80014fc <MemManage_Handler+0x4>

080014fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001502:	e7fe      	b.n	8001502 <BusFault_Handler+0x4>

08001504 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001508:	e7fe      	b.n	8001508 <UsageFault_Handler+0x4>

0800150a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr

08001516 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr

0800152e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001532:	f000 f92b 	bl	800178c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001544:	4a14      	ldr	r2, [pc, #80]	; (8001598 <_sbrk+0x5c>)
 8001546:	4b15      	ldr	r3, [pc, #84]	; (800159c <_sbrk+0x60>)
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001550:	4b13      	ldr	r3, [pc, #76]	; (80015a0 <_sbrk+0x64>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d102      	bne.n	800155e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001558:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <_sbrk+0x64>)
 800155a:	4a12      	ldr	r2, [pc, #72]	; (80015a4 <_sbrk+0x68>)
 800155c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800155e:	4b10      	ldr	r3, [pc, #64]	; (80015a0 <_sbrk+0x64>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4413      	add	r3, r2
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	429a      	cmp	r2, r3
 800156a:	d207      	bcs.n	800157c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800156c:	f002 f916 	bl	800379c <__errno>
 8001570:	4602      	mov	r2, r0
 8001572:	230c      	movs	r3, #12
 8001574:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001576:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800157a:	e009      	b.n	8001590 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800157c:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <_sbrk+0x64>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001582:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <_sbrk+0x64>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4413      	add	r3, r2
 800158a:	4a05      	ldr	r2, [pc, #20]	; (80015a0 <_sbrk+0x64>)
 800158c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800158e:	68fb      	ldr	r3, [r7, #12]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20014000 	.word	0x20014000
 800159c:	00000400 	.word	0x00000400
 80015a0:	200001f8 	.word	0x200001f8
 80015a4:	200002a0 	.word	0x200002a0

080015a8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80015ac:	4b03      	ldr	r3, [pc, #12]	; (80015bc <SystemInit+0x14>)
 80015ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015b2:	609a      	str	r2, [r3, #8]
#endif
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80015c4:	4b11      	ldr	r3, [pc, #68]	; (800160c <MX_USART2_UART_Init+0x4c>)
 80015c6:	4a12      	ldr	r2, [pc, #72]	; (8001610 <MX_USART2_UART_Init+0x50>)
 80015c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015ca:	4b10      	ldr	r3, [pc, #64]	; (800160c <MX_USART2_UART_Init+0x4c>)
 80015cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015d2:	4b0e      	ldr	r3, [pc, #56]	; (800160c <MX_USART2_UART_Init+0x4c>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015d8:	4b0c      	ldr	r3, [pc, #48]	; (800160c <MX_USART2_UART_Init+0x4c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015de:	4b0b      	ldr	r3, [pc, #44]	; (800160c <MX_USART2_UART_Init+0x4c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015e4:	4b09      	ldr	r3, [pc, #36]	; (800160c <MX_USART2_UART_Init+0x4c>)
 80015e6:	220c      	movs	r2, #12
 80015e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ea:	4b08      	ldr	r3, [pc, #32]	; (800160c <MX_USART2_UART_Init+0x4c>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f0:	4b06      	ldr	r3, [pc, #24]	; (800160c <MX_USART2_UART_Init+0x4c>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015f6:	4805      	ldr	r0, [pc, #20]	; (800160c <MX_USART2_UART_Init+0x4c>)
 80015f8:	f001 febc 	bl	8003374 <HAL_UART_Init>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001602:	f7ff ff3f 	bl	8001484 <Error_Handler>
  }

}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000258 	.word	0x20000258
 8001610:	40004400 	.word	0x40004400

08001614 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b08a      	sub	sp, #40	; 0x28
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161c:	f107 0314 	add.w	r3, r7, #20
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	605a      	str	r2, [r3, #4]
 8001626:	609a      	str	r2, [r3, #8]
 8001628:	60da      	str	r2, [r3, #12]
 800162a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a17      	ldr	r2, [pc, #92]	; (8001690 <HAL_UART_MspInit+0x7c>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d127      	bne.n	8001686 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001636:	4b17      	ldr	r3, [pc, #92]	; (8001694 <HAL_UART_MspInit+0x80>)
 8001638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800163a:	4a16      	ldr	r2, [pc, #88]	; (8001694 <HAL_UART_MspInit+0x80>)
 800163c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001640:	6253      	str	r3, [r2, #36]	; 0x24
 8001642:	4b14      	ldr	r3, [pc, #80]	; (8001694 <HAL_UART_MspInit+0x80>)
 8001644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800164e:	4b11      	ldr	r3, [pc, #68]	; (8001694 <HAL_UART_MspInit+0x80>)
 8001650:	69db      	ldr	r3, [r3, #28]
 8001652:	4a10      	ldr	r2, [pc, #64]	; (8001694 <HAL_UART_MspInit+0x80>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	61d3      	str	r3, [r2, #28]
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <HAL_UART_MspInit+0x80>)
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001666:	230c      	movs	r3, #12
 8001668:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166a:	2302      	movs	r3, #2
 800166c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001672:	2303      	movs	r3, #3
 8001674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001676:	2307      	movs	r3, #7
 8001678:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167a:	f107 0314 	add.w	r3, r7, #20
 800167e:	4619      	mov	r1, r3
 8001680:	4805      	ldr	r0, [pc, #20]	; (8001698 <HAL_UART_MspInit+0x84>)
 8001682:	f000 f9a5 	bl	80019d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001686:	bf00      	nop
 8001688:	3728      	adds	r7, #40	; 0x28
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40004400 	.word	0x40004400
 8001694:	40023800 	.word	0x40023800
 8001698:	40020000 	.word	0x40020000

0800169c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800169c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800169e:	e003      	b.n	80016a8 <LoopCopyDataInit>

080016a0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80016a0:	4b0b      	ldr	r3, [pc, #44]	; (80016d0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80016a2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80016a4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80016a6:	3104      	adds	r1, #4

080016a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80016a8:	480a      	ldr	r0, [pc, #40]	; (80016d4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80016ac:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80016ae:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80016b0:	d3f6      	bcc.n	80016a0 <CopyDataInit>
  ldr r2, =_sbss
 80016b2:	4a0a      	ldr	r2, [pc, #40]	; (80016dc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80016b4:	e002      	b.n	80016bc <LoopFillZerobss>

080016b6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80016b8:	f842 3b04 	str.w	r3, [r2], #4

080016bc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80016bc:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80016be:	429a      	cmp	r2, r3
  bcc FillZerobss
 80016c0:	d3f9      	bcc.n	80016b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80016c2:	f7ff ff71 	bl	80015a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016c6:	f002 f86f 	bl	80037a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016ca:	f7ff fe07 	bl	80012dc <main>
  bx lr
 80016ce:	4770      	bx	lr
  ldr r3, =_sidata
 80016d0:	080075a0 	.word	0x080075a0
  ldr r0, =_sdata
 80016d4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80016d8:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 80016dc:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 80016e0:	200002a0 	.word	0x200002a0

080016e4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016e4:	e7fe      	b.n	80016e4 <ADC1_IRQHandler>

080016e6 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b082      	sub	sp, #8
 80016ea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016ec:	2300      	movs	r3, #0
 80016ee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016f0:	2003      	movs	r0, #3
 80016f2:	f000 f939 	bl	8001968 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016f6:	2000      	movs	r0, #0
 80016f8:	f000 f80e 	bl	8001718 <HAL_InitTick>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d002      	beq.n	8001708 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	71fb      	strb	r3, [r7, #7]
 8001706:	e001      	b.n	800170c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001708:	f7ff fec0 	bl	800148c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800170c:	79fb      	ldrb	r3, [r7, #7]
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
	...

08001718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001720:	2300      	movs	r3, #0
 8001722:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001724:	4b16      	ldr	r3, [pc, #88]	; (8001780 <HAL_InitTick+0x68>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d022      	beq.n	8001772 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800172c:	4b15      	ldr	r3, [pc, #84]	; (8001784 <HAL_InitTick+0x6c>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	4b13      	ldr	r3, [pc, #76]	; (8001780 <HAL_InitTick+0x68>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001738:	fbb1 f3f3 	udiv	r3, r1, r3
 800173c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001740:	4618      	mov	r0, r3
 8001742:	f000 f938 	bl	80019b6 <HAL_SYSTICK_Config>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d10f      	bne.n	800176c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b0f      	cmp	r3, #15
 8001750:	d809      	bhi.n	8001766 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001752:	2200      	movs	r2, #0
 8001754:	6879      	ldr	r1, [r7, #4]
 8001756:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800175a:	f000 f910 	bl	800197e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800175e:	4a0a      	ldr	r2, [pc, #40]	; (8001788 <HAL_InitTick+0x70>)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	e007      	b.n	8001776 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	73fb      	strb	r3, [r7, #15]
 800176a:	e004      	b.n	8001776 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	73fb      	strb	r3, [r7, #15]
 8001770:	e001      	b.n	8001776 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001776:	7bfb      	ldrb	r3, [r7, #15]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000008 	.word	0x20000008
 8001784:	20000000 	.word	0x20000000
 8001788:	20000004 	.word	0x20000004

0800178c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001790:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <HAL_IncTick+0x1c>)
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	4b05      	ldr	r3, [pc, #20]	; (80017ac <HAL_IncTick+0x20>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4413      	add	r3, r2
 800179a:	4a03      	ldr	r2, [pc, #12]	; (80017a8 <HAL_IncTick+0x1c>)
 800179c:	6013      	str	r3, [r2, #0]
}
 800179e:	bf00      	nop
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	20000298 	.word	0x20000298
 80017ac:	20000008 	.word	0x20000008

080017b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return uwTick;
 80017b4:	4b02      	ldr	r3, [pc, #8]	; (80017c0 <HAL_GetTick+0x10>)
 80017b6:	681b      	ldr	r3, [r3, #0]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	20000298 	.word	0x20000298

080017c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017cc:	f7ff fff0 	bl	80017b0 <HAL_GetTick>
 80017d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80017dc:	d004      	beq.n	80017e8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_Delay+0x40>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	68fa      	ldr	r2, [r7, #12]
 80017e4:	4413      	add	r3, r2
 80017e6:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017e8:	bf00      	nop
 80017ea:	f7ff ffe1 	bl	80017b0 <HAL_GetTick>
 80017ee:	4602      	mov	r2, r0
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	68fa      	ldr	r2, [r7, #12]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d8f7      	bhi.n	80017ea <HAL_Delay+0x26>
  {
  }
}
 80017fa:	bf00      	nop
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000008 	.word	0x20000008

08001808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f003 0307 	and.w	r3, r3, #7
 8001816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001818:	4b0c      	ldr	r3, [pc, #48]	; (800184c <__NVIC_SetPriorityGrouping+0x44>)
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800181e:	68ba      	ldr	r2, [r7, #8]
 8001820:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001824:	4013      	ands	r3, r2
 8001826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001830:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800183a:	4a04      	ldr	r2, [pc, #16]	; (800184c <__NVIC_SetPriorityGrouping+0x44>)
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	60d3      	str	r3, [r2, #12]
}
 8001840:	bf00      	nop
 8001842:	3714      	adds	r7, #20
 8001844:	46bd      	mov	sp, r7
 8001846:	bc80      	pop	{r7}
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001854:	4b04      	ldr	r3, [pc, #16]	; (8001868 <__NVIC_GetPriorityGrouping+0x18>)
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	0a1b      	lsrs	r3, r3, #8
 800185a:	f003 0307 	and.w	r3, r3, #7
}
 800185e:	4618      	mov	r0, r3
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	6039      	str	r1, [r7, #0]
 8001876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187c:	2b00      	cmp	r3, #0
 800187e:	db0a      	blt.n	8001896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	b2da      	uxtb	r2, r3
 8001884:	490c      	ldr	r1, [pc, #48]	; (80018b8 <__NVIC_SetPriority+0x4c>)
 8001886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188a:	0112      	lsls	r2, r2, #4
 800188c:	b2d2      	uxtb	r2, r2
 800188e:	440b      	add	r3, r1
 8001890:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001894:	e00a      	b.n	80018ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	b2da      	uxtb	r2, r3
 800189a:	4908      	ldr	r1, [pc, #32]	; (80018bc <__NVIC_SetPriority+0x50>)
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	f003 030f 	and.w	r3, r3, #15
 80018a2:	3b04      	subs	r3, #4
 80018a4:	0112      	lsls	r2, r2, #4
 80018a6:	b2d2      	uxtb	r2, r2
 80018a8:	440b      	add	r3, r1
 80018aa:	761a      	strb	r2, [r3, #24]
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	e000e100 	.word	0xe000e100
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b089      	sub	sp, #36	; 0x24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	f1c3 0307 	rsb	r3, r3, #7
 80018da:	2b04      	cmp	r3, #4
 80018dc:	bf28      	it	cs
 80018de:	2304      	movcs	r3, #4
 80018e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	3304      	adds	r3, #4
 80018e6:	2b06      	cmp	r3, #6
 80018e8:	d902      	bls.n	80018f0 <NVIC_EncodePriority+0x30>
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	3b03      	subs	r3, #3
 80018ee:	e000      	b.n	80018f2 <NVIC_EncodePriority+0x32>
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	43da      	mvns	r2, r3
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	401a      	ands	r2, r3
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001908:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	fa01 f303 	lsl.w	r3, r1, r3
 8001912:	43d9      	mvns	r1, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001918:	4313      	orrs	r3, r2
         );
}
 800191a:	4618      	mov	r0, r3
 800191c:	3724      	adds	r7, #36	; 0x24
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr

08001924 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	3b01      	subs	r3, #1
 8001930:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001934:	d301      	bcc.n	800193a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001936:	2301      	movs	r3, #1
 8001938:	e00f      	b.n	800195a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800193a:	4a0a      	ldr	r2, [pc, #40]	; (8001964 <SysTick_Config+0x40>)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3b01      	subs	r3, #1
 8001940:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001942:	210f      	movs	r1, #15
 8001944:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001948:	f7ff ff90 	bl	800186c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800194c:	4b05      	ldr	r3, [pc, #20]	; (8001964 <SysTick_Config+0x40>)
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001952:	4b04      	ldr	r3, [pc, #16]	; (8001964 <SysTick_Config+0x40>)
 8001954:	2207      	movs	r2, #7
 8001956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	e000e010 	.word	0xe000e010

08001968 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff ff49 	bl	8001808 <__NVIC_SetPriorityGrouping>
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b086      	sub	sp, #24
 8001982:	af00      	add	r7, sp, #0
 8001984:	4603      	mov	r3, r0
 8001986:	60b9      	str	r1, [r7, #8]
 8001988:	607a      	str	r2, [r7, #4]
 800198a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001990:	f7ff ff5e 	bl	8001850 <__NVIC_GetPriorityGrouping>
 8001994:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	68b9      	ldr	r1, [r7, #8]
 800199a:	6978      	ldr	r0, [r7, #20]
 800199c:	f7ff ff90 	bl	80018c0 <NVIC_EncodePriority>
 80019a0:	4602      	mov	r2, r0
 80019a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019a6:	4611      	mov	r1, r2
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff ff5f 	bl	800186c <__NVIC_SetPriority>
}
 80019ae:	bf00      	nop
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b082      	sub	sp, #8
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f7ff ffb0 	bl	8001924 <SysTick_Config>
 80019c4:	4603      	mov	r3, r0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b087      	sub	sp, #28
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80019e6:	e160      	b.n	8001caa <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	2101      	movs	r1, #1
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	fa01 f303 	lsl.w	r3, r1, r3
 80019f4:	4013      	ands	r3, r2
 80019f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	f000 8152 	beq.w	8001ca4 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d00b      	beq.n	8001a20 <HAL_GPIO_Init+0x50>
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d007      	beq.n	8001a20 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a14:	2b11      	cmp	r3, #17
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b12      	cmp	r3, #18
 8001a1e:	d130      	bne.n	8001a82 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	2203      	movs	r2, #3
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4013      	ands	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	68da      	ldr	r2, [r3, #12]
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001a56:	2201      	movs	r2, #1
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	4013      	ands	r3, r2
 8001a64:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	091b      	lsrs	r3, r3, #4
 8001a6c:	f003 0201 	and.w	r2, r3, #1
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	2203      	movs	r2, #3
 8001a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a92:	43db      	mvns	r3, r3
 8001a94:	693a      	ldr	r2, [r7, #16]
 8001a96:	4013      	ands	r3, r2
 8001a98:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	689a      	ldr	r2, [r3, #8]
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d003      	beq.n	8001ac2 <HAL_GPIO_Init+0xf2>
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b12      	cmp	r3, #18
 8001ac0:	d123      	bne.n	8001b0a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	08da      	lsrs	r2, r3, #3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3208      	adds	r2, #8
 8001aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ace:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	f003 0307 	and.w	r3, r3, #7
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	220f      	movs	r2, #15
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	691a      	ldr	r2, [r3, #16]
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	08da      	lsrs	r2, r3, #3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3208      	adds	r2, #8
 8001b04:	6939      	ldr	r1, [r7, #16]
 8001b06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	2203      	movs	r2, #3
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f003 0203 	and.w	r2, r3, #3
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f000 80ac 	beq.w	8001ca4 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4c:	4b5d      	ldr	r3, [pc, #372]	; (8001cc4 <HAL_GPIO_Init+0x2f4>)
 8001b4e:	6a1b      	ldr	r3, [r3, #32]
 8001b50:	4a5c      	ldr	r2, [pc, #368]	; (8001cc4 <HAL_GPIO_Init+0x2f4>)
 8001b52:	f043 0301 	orr.w	r3, r3, #1
 8001b56:	6213      	str	r3, [r2, #32]
 8001b58:	4b5a      	ldr	r3, [pc, #360]	; (8001cc4 <HAL_GPIO_Init+0x2f4>)
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001b64:	4a58      	ldr	r2, [pc, #352]	; (8001cc8 <HAL_GPIO_Init+0x2f8>)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	089b      	lsrs	r3, r3, #2
 8001b6a:	3302      	adds	r3, #2
 8001b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b70:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	220f      	movs	r2, #15
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	43db      	mvns	r3, r3
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4013      	ands	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a50      	ldr	r2, [pc, #320]	; (8001ccc <HAL_GPIO_Init+0x2fc>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d025      	beq.n	8001bdc <HAL_GPIO_Init+0x20c>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a4f      	ldr	r2, [pc, #316]	; (8001cd0 <HAL_GPIO_Init+0x300>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d01f      	beq.n	8001bd8 <HAL_GPIO_Init+0x208>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a4e      	ldr	r2, [pc, #312]	; (8001cd4 <HAL_GPIO_Init+0x304>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d019      	beq.n	8001bd4 <HAL_GPIO_Init+0x204>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4a4d      	ldr	r2, [pc, #308]	; (8001cd8 <HAL_GPIO_Init+0x308>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d013      	beq.n	8001bd0 <HAL_GPIO_Init+0x200>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4a4c      	ldr	r2, [pc, #304]	; (8001cdc <HAL_GPIO_Init+0x30c>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d00d      	beq.n	8001bcc <HAL_GPIO_Init+0x1fc>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4a4b      	ldr	r2, [pc, #300]	; (8001ce0 <HAL_GPIO_Init+0x310>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d007      	beq.n	8001bc8 <HAL_GPIO_Init+0x1f8>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a4a      	ldr	r2, [pc, #296]	; (8001ce4 <HAL_GPIO_Init+0x314>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d101      	bne.n	8001bc4 <HAL_GPIO_Init+0x1f4>
 8001bc0:	2306      	movs	r3, #6
 8001bc2:	e00c      	b.n	8001bde <HAL_GPIO_Init+0x20e>
 8001bc4:	2307      	movs	r3, #7
 8001bc6:	e00a      	b.n	8001bde <HAL_GPIO_Init+0x20e>
 8001bc8:	2305      	movs	r3, #5
 8001bca:	e008      	b.n	8001bde <HAL_GPIO_Init+0x20e>
 8001bcc:	2304      	movs	r3, #4
 8001bce:	e006      	b.n	8001bde <HAL_GPIO_Init+0x20e>
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e004      	b.n	8001bde <HAL_GPIO_Init+0x20e>
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	e002      	b.n	8001bde <HAL_GPIO_Init+0x20e>
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e000      	b.n	8001bde <HAL_GPIO_Init+0x20e>
 8001bdc:	2300      	movs	r3, #0
 8001bde:	697a      	ldr	r2, [r7, #20]
 8001be0:	f002 0203 	and.w	r2, r2, #3
 8001be4:	0092      	lsls	r2, r2, #2
 8001be6:	4093      	lsls	r3, r2
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001bee:	4936      	ldr	r1, [pc, #216]	; (8001cc8 <HAL_GPIO_Init+0x2f8>)
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	089b      	lsrs	r3, r3, #2
 8001bf4:	3302      	adds	r3, #2
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bfc:	4b3a      	ldr	r3, [pc, #232]	; (8001ce8 <HAL_GPIO_Init+0x318>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	43db      	mvns	r3, r3
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c20:	4a31      	ldr	r2, [pc, #196]	; (8001ce8 <HAL_GPIO_Init+0x318>)
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001c26:	4b30      	ldr	r3, [pc, #192]	; (8001ce8 <HAL_GPIO_Init+0x318>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	4013      	ands	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d003      	beq.n	8001c4a <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c4a:	4a27      	ldr	r2, [pc, #156]	; (8001ce8 <HAL_GPIO_Init+0x318>)
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c50:	4b25      	ldr	r3, [pc, #148]	; (8001ce8 <HAL_GPIO_Init+0x318>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d003      	beq.n	8001c74 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8001c6c:	693a      	ldr	r2, [r7, #16]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c74:	4a1c      	ldr	r2, [pc, #112]	; (8001ce8 <HAL_GPIO_Init+0x318>)
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ce8 <HAL_GPIO_Init+0x318>)
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	43db      	mvns	r3, r3
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	4013      	ands	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c9e:	4a12      	ldr	r2, [pc, #72]	; (8001ce8 <HAL_GPIO_Init+0x318>)
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	fa22 f303 	lsr.w	r3, r2, r3
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f47f ae97 	bne.w	80019e8 <HAL_GPIO_Init+0x18>
  }
}
 8001cba:	bf00      	nop
 8001cbc:	371c      	adds	r7, #28
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bc80      	pop	{r7}
 8001cc2:	4770      	bx	lr
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40010000 	.word	0x40010000
 8001ccc:	40020000 	.word	0x40020000
 8001cd0:	40020400 	.word	0x40020400
 8001cd4:	40020800 	.word	0x40020800
 8001cd8:	40020c00 	.word	0x40020c00
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40021400 	.word	0x40021400
 8001ce4:	40021800 	.word	0x40021800
 8001ce8:	40010400 	.word	0x40010400

08001cec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	807b      	strh	r3, [r7, #2]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cfc:	787b      	ldrb	r3, [r7, #1]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d003      	beq.n	8001d0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d02:	887a      	ldrh	r2, [r7, #2]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001d08:	e003      	b.n	8001d12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001d0a:	887b      	ldrh	r3, [r7, #2]
 8001d0c:	041a      	lsls	r2, r3, #16
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	619a      	str	r2, [r3, #24]
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr

08001d1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e11f      	b.n	8001f6e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d106      	bne.n	8001d48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff f940 	bl	8000fc8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2224      	movs	r2, #36	; 0x24
 8001d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f022 0201 	bic.w	r2, r2, #1
 8001d5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d80:	f001 fa70 	bl	8003264 <HAL_RCC_GetPCLK1Freq>
 8001d84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	4a7b      	ldr	r2, [pc, #492]	; (8001f78 <HAL_I2C_Init+0x25c>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d807      	bhi.n	8001da0 <HAL_I2C_Init+0x84>
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	4a7a      	ldr	r2, [pc, #488]	; (8001f7c <HAL_I2C_Init+0x260>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	bf94      	ite	ls
 8001d98:	2301      	movls	r3, #1
 8001d9a:	2300      	movhi	r3, #0
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	e006      	b.n	8001dae <HAL_I2C_Init+0x92>
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4a77      	ldr	r2, [pc, #476]	; (8001f80 <HAL_I2C_Init+0x264>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	bf94      	ite	ls
 8001da8:	2301      	movls	r3, #1
 8001daa:	2300      	movhi	r3, #0
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e0db      	b.n	8001f6e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	4a72      	ldr	r2, [pc, #456]	; (8001f84 <HAL_I2C_Init+0x268>)
 8001dba:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbe:	0c9b      	lsrs	r3, r3, #18
 8001dc0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68ba      	ldr	r2, [r7, #8]
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	6a1b      	ldr	r3, [r3, #32]
 8001ddc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	4a64      	ldr	r2, [pc, #400]	; (8001f78 <HAL_I2C_Init+0x25c>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d802      	bhi.n	8001df0 <HAL_I2C_Init+0xd4>
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	3301      	adds	r3, #1
 8001dee:	e009      	b.n	8001e04 <HAL_I2C_Init+0xe8>
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001df6:	fb02 f303 	mul.w	r3, r2, r3
 8001dfa:	4a63      	ldr	r2, [pc, #396]	; (8001f88 <HAL_I2C_Init+0x26c>)
 8001dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001e00:	099b      	lsrs	r3, r3, #6
 8001e02:	3301      	adds	r3, #1
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	6812      	ldr	r2, [r2, #0]
 8001e08:	430b      	orrs	r3, r1
 8001e0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	69db      	ldr	r3, [r3, #28]
 8001e12:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001e16:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	4956      	ldr	r1, [pc, #344]	; (8001f78 <HAL_I2C_Init+0x25c>)
 8001e20:	428b      	cmp	r3, r1
 8001e22:	d80d      	bhi.n	8001e40 <HAL_I2C_Init+0x124>
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	1e59      	subs	r1, r3, #1
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e32:	3301      	adds	r3, #1
 8001e34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	bf38      	it	cc
 8001e3c:	2304      	movcc	r3, #4
 8001e3e:	e04f      	b.n	8001ee0 <HAL_I2C_Init+0x1c4>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d111      	bne.n	8001e6c <HAL_I2C_Init+0x150>
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	1e58      	subs	r0, r3, #1
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6859      	ldr	r1, [r3, #4]
 8001e50:	460b      	mov	r3, r1
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	440b      	add	r3, r1
 8001e56:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	bf0c      	ite	eq
 8001e64:	2301      	moveq	r3, #1
 8001e66:	2300      	movne	r3, #0
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	e012      	b.n	8001e92 <HAL_I2C_Init+0x176>
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	1e58      	subs	r0, r3, #1
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6859      	ldr	r1, [r3, #4]
 8001e74:	460b      	mov	r3, r1
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	440b      	add	r3, r1
 8001e7a:	0099      	lsls	r1, r3, #2
 8001e7c:	440b      	add	r3, r1
 8001e7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e82:	3301      	adds	r3, #1
 8001e84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	bf0c      	ite	eq
 8001e8c:	2301      	moveq	r3, #1
 8001e8e:	2300      	movne	r3, #0
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_I2C_Init+0x17e>
 8001e96:	2301      	movs	r3, #1
 8001e98:	e022      	b.n	8001ee0 <HAL_I2C_Init+0x1c4>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d10e      	bne.n	8001ec0 <HAL_I2C_Init+0x1a4>
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	1e58      	subs	r0, r3, #1
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6859      	ldr	r1, [r3, #4]
 8001eaa:	460b      	mov	r3, r1
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	440b      	add	r3, r1
 8001eb0:	fbb0 f3f3 	udiv	r3, r0, r3
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001eba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ebe:	e00f      	b.n	8001ee0 <HAL_I2C_Init+0x1c4>
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	1e58      	subs	r0, r3, #1
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6859      	ldr	r1, [r3, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	440b      	add	r3, r1
 8001ece:	0099      	lsls	r1, r3, #2
 8001ed0:	440b      	add	r3, r1
 8001ed2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001edc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ee0:	6879      	ldr	r1, [r7, #4]
 8001ee2:	6809      	ldr	r1, [r1, #0]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69da      	ldr	r2, [r3, #28]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a1b      	ldr	r3, [r3, #32]
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	430a      	orrs	r2, r1
 8001f02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001f0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	6911      	ldr	r1, [r2, #16]
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	68d2      	ldr	r2, [r2, #12]
 8001f1a:	4311      	orrs	r1, r2
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	6812      	ldr	r2, [r2, #0]
 8001f20:	430b      	orrs	r3, r1
 8001f22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	695a      	ldr	r2, [r3, #20]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	699b      	ldr	r3, [r3, #24]
 8001f36:	431a      	orrs	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f042 0201 	orr.w	r2, r2, #1
 8001f4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2200      	movs	r2, #0
 8001f54:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2220      	movs	r2, #32
 8001f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	000186a0 	.word	0x000186a0
 8001f7c:	001e847f 	.word	0x001e847f
 8001f80:	003d08ff 	.word	0x003d08ff
 8001f84:	431bde83 	.word	0x431bde83
 8001f88:	10624dd3 	.word	0x10624dd3

08001f8c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b088      	sub	sp, #32
 8001f90:	af02      	add	r7, sp, #8
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	607a      	str	r2, [r7, #4]
 8001f96:	461a      	mov	r2, r3
 8001f98:	460b      	mov	r3, r1
 8001f9a:	817b      	strh	r3, [r7, #10]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001fa0:	f7ff fc06 	bl	80017b0 <HAL_GetTick>
 8001fa4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	2b20      	cmp	r3, #32
 8001fb0:	f040 80e0 	bne.w	8002174 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	2319      	movs	r3, #25
 8001fba:	2201      	movs	r2, #1
 8001fbc:	4970      	ldr	r1, [pc, #448]	; (8002180 <HAL_I2C_Master_Transmit+0x1f4>)
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f000 fa92 	bl	80024e8 <I2C_WaitOnFlagUntilTimeout>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	e0d3      	b.n	8002176 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d101      	bne.n	8001fdc <HAL_I2C_Master_Transmit+0x50>
 8001fd8:	2302      	movs	r3, #2
 8001fda:	e0cc      	b.n	8002176 <HAL_I2C_Master_Transmit+0x1ea>
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d007      	beq.n	8002002 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f042 0201 	orr.w	r2, r2, #1
 8002000:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002010:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2221      	movs	r2, #33	; 0x21
 8002016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2210      	movs	r2, #16
 800201e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2200      	movs	r2, #0
 8002026:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	893a      	ldrh	r2, [r7, #8]
 8002032:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002038:	b29a      	uxth	r2, r3
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	4a50      	ldr	r2, [pc, #320]	; (8002184 <HAL_I2C_Master_Transmit+0x1f8>)
 8002042:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002044:	8979      	ldrh	r1, [r7, #10]
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	6a3a      	ldr	r2, [r7, #32]
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f000 f9ca 	bl	80023e4 <I2C_MasterRequestWrite>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e08d      	b.n	8002176 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800205a:	2300      	movs	r3, #0
 800205c:	613b      	str	r3, [r7, #16]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	695b      	ldr	r3, [r3, #20]
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002070:	e066      	b.n	8002140 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002072:	697a      	ldr	r2, [r7, #20]
 8002074:	6a39      	ldr	r1, [r7, #32]
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	f000 fb0c 	bl	8002694 <I2C_WaitOnTXEFlagUntilTimeout>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00d      	beq.n	800209e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002086:	2b04      	cmp	r3, #4
 8002088:	d107      	bne.n	800209a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002098:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e06b      	b.n	8002176 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a2:	781a      	ldrb	r2, [r3, #0]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ae:	1c5a      	adds	r2, r3, #1
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	3b01      	subs	r3, #1
 80020bc:	b29a      	uxth	r2, r3
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020c6:	3b01      	subs	r3, #1
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	695b      	ldr	r3, [r3, #20]
 80020d4:	f003 0304 	and.w	r3, r3, #4
 80020d8:	2b04      	cmp	r3, #4
 80020da:	d11b      	bne.n	8002114 <HAL_I2C_Master_Transmit+0x188>
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d017      	beq.n	8002114 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e8:	781a      	ldrb	r2, [r3, #0]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f4:	1c5a      	adds	r2, r3, #1
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020fe:	b29b      	uxth	r3, r3
 8002100:	3b01      	subs	r3, #1
 8002102:	b29a      	uxth	r2, r3
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800210c:	3b01      	subs	r3, #1
 800210e:	b29a      	uxth	r2, r3
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002114:	697a      	ldr	r2, [r7, #20]
 8002116:	6a39      	ldr	r1, [r7, #32]
 8002118:	68f8      	ldr	r0, [r7, #12]
 800211a:	f000 fafc 	bl	8002716 <I2C_WaitOnBTFFlagUntilTimeout>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d00d      	beq.n	8002140 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002128:	2b04      	cmp	r3, #4
 800212a:	d107      	bne.n	800213c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800213a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e01a      	b.n	8002176 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002144:	2b00      	cmp	r3, #0
 8002146:	d194      	bne.n	8002072 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002156:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2220      	movs	r2, #32
 800215c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002170:	2300      	movs	r3, #0
 8002172:	e000      	b.n	8002176 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002174:	2302      	movs	r3, #2
  }
}
 8002176:	4618      	mov	r0, r3
 8002178:	3718      	adds	r7, #24
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	00100002 	.word	0x00100002
 8002184:	ffff0000 	.word	0xffff0000

08002188 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08a      	sub	sp, #40	; 0x28
 800218c:	af02      	add	r7, sp, #8
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	607a      	str	r2, [r7, #4]
 8002192:	603b      	str	r3, [r7, #0]
 8002194:	460b      	mov	r3, r1
 8002196:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002198:	f7ff fb0a 	bl	80017b0 <HAL_GetTick>
 800219c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800219e:	2301      	movs	r3, #1
 80021a0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b20      	cmp	r3, #32
 80021ac:	f040 8111 	bne.w	80023d2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	2319      	movs	r3, #25
 80021b6:	2201      	movs	r2, #1
 80021b8:	4988      	ldr	r1, [pc, #544]	; (80023dc <HAL_I2C_IsDeviceReady+0x254>)
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f000 f994 	bl	80024e8 <I2C_WaitOnFlagUntilTimeout>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80021c6:	2302      	movs	r3, #2
 80021c8:	e104      	b.n	80023d4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d101      	bne.n	80021d8 <HAL_I2C_IsDeviceReady+0x50>
 80021d4:	2302      	movs	r3, #2
 80021d6:	e0fd      	b.n	80023d4 <HAL_I2C_IsDeviceReady+0x24c>
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d007      	beq.n	80021fe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f042 0201 	orr.w	r2, r2, #1
 80021fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800220c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2224      	movs	r2, #36	; 0x24
 8002212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2200      	movs	r2, #0
 800221a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4a70      	ldr	r2, [pc, #448]	; (80023e0 <HAL_I2C_IsDeviceReady+0x258>)
 8002220:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002230:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	2200      	movs	r2, #0
 800223a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f000 f952 	bl	80024e8 <I2C_WaitOnFlagUntilTimeout>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00d      	beq.n	8002266 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002254:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002258:	d103      	bne.n	8002262 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002260:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e0b6      	b.n	80023d4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002266:	897b      	ldrh	r3, [r7, #10]
 8002268:	b2db      	uxtb	r3, r3
 800226a:	461a      	mov	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002274:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002276:	f7ff fa9b 	bl	80017b0 <HAL_GetTick>
 800227a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	2b02      	cmp	r3, #2
 8002288:	bf0c      	ite	eq
 800228a:	2301      	moveq	r3, #1
 800228c:	2300      	movne	r3, #0
 800228e:	b2db      	uxtb	r3, r3
 8002290:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	695b      	ldr	r3, [r3, #20]
 8002298:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800229c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022a0:	bf0c      	ite	eq
 80022a2:	2301      	moveq	r3, #1
 80022a4:	2300      	movne	r3, #0
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80022aa:	e025      	b.n	80022f8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80022ac:	f7ff fa80 	bl	80017b0 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	683a      	ldr	r2, [r7, #0]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d302      	bcc.n	80022c2 <HAL_I2C_IsDeviceReady+0x13a>
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d103      	bne.n	80022ca <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	22a0      	movs	r2, #160	; 0xa0
 80022c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	bf0c      	ite	eq
 80022d8:	2301      	moveq	r3, #1
 80022da:	2300      	movne	r3, #0
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022ee:	bf0c      	ite	eq
 80022f0:	2301      	moveq	r3, #1
 80022f2:	2300      	movne	r3, #0
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	2ba0      	cmp	r3, #160	; 0xa0
 8002302:	d005      	beq.n	8002310 <HAL_I2C_IsDeviceReady+0x188>
 8002304:	7dfb      	ldrb	r3, [r7, #23]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d102      	bne.n	8002310 <HAL_I2C_IsDeviceReady+0x188>
 800230a:	7dbb      	ldrb	r3, [r7, #22]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0cd      	beq.n	80022ac <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2220      	movs	r2, #32
 8002314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b02      	cmp	r3, #2
 8002324:	d129      	bne.n	800237a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002334:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	613b      	str	r3, [r7, #16]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	613b      	str	r3, [r7, #16]
 800234a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	2319      	movs	r3, #25
 8002352:	2201      	movs	r2, #1
 8002354:	4921      	ldr	r1, [pc, #132]	; (80023dc <HAL_I2C_IsDeviceReady+0x254>)
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f000 f8c6 	bl	80024e8 <I2C_WaitOnFlagUntilTimeout>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e036      	b.n	80023d4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2220      	movs	r2, #32
 800236a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	e02c      	b.n	80023d4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002388:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002392:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	2319      	movs	r3, #25
 800239a:	2201      	movs	r2, #1
 800239c:	490f      	ldr	r1, [pc, #60]	; (80023dc <HAL_I2C_IsDeviceReady+0x254>)
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 f8a2 	bl	80024e8 <I2C_WaitOnFlagUntilTimeout>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e012      	b.n	80023d4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	3301      	adds	r3, #1
 80023b2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	f4ff af32 	bcc.w	8002222 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2220      	movs	r2, #32
 80023c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e000      	b.n	80023d4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80023d2:	2302      	movs	r3, #2
  }
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3720      	adds	r7, #32
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	00100002 	.word	0x00100002
 80023e0:	ffff0000 	.word	0xffff0000

080023e4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b088      	sub	sp, #32
 80023e8:	af02      	add	r7, sp, #8
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	607a      	str	r2, [r7, #4]
 80023ee:	603b      	str	r3, [r7, #0]
 80023f0:	460b      	mov	r3, r1
 80023f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	2b08      	cmp	r3, #8
 80023fe:	d006      	beq.n	800240e <I2C_MasterRequestWrite+0x2a>
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d003      	beq.n	800240e <I2C_MasterRequestWrite+0x2a>
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800240c:	d108      	bne.n	8002420 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	e00b      	b.n	8002438 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002424:	2b12      	cmp	r3, #18
 8002426:	d107      	bne.n	8002438 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002436:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	f000 f84f 	bl	80024e8 <I2C_WaitOnFlagUntilTimeout>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d00d      	beq.n	800246c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800245a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800245e:	d103      	bne.n	8002468 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002466:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e035      	b.n	80024d8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002474:	d108      	bne.n	8002488 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002476:	897b      	ldrh	r3, [r7, #10]
 8002478:	b2db      	uxtb	r3, r3
 800247a:	461a      	mov	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002484:	611a      	str	r2, [r3, #16]
 8002486:	e01b      	b.n	80024c0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002488:	897b      	ldrh	r3, [r7, #10]
 800248a:	11db      	asrs	r3, r3, #7
 800248c:	b2db      	uxtb	r3, r3
 800248e:	f003 0306 	and.w	r3, r3, #6
 8002492:	b2db      	uxtb	r3, r3
 8002494:	f063 030f 	orn	r3, r3, #15
 8002498:	b2da      	uxtb	r2, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	490e      	ldr	r1, [pc, #56]	; (80024e0 <I2C_MasterRequestWrite+0xfc>)
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f000 f875 	bl	8002596 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e010      	b.n	80024d8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80024b6:	897b      	ldrh	r3, [r7, #10]
 80024b8:	b2da      	uxtb	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	4907      	ldr	r1, [pc, #28]	; (80024e4 <I2C_MasterRequestWrite+0x100>)
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 f865 	bl	8002596 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e000      	b.n	80024d8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	00010008 	.word	0x00010008
 80024e4:	00010002 	.word	0x00010002

080024e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	603b      	str	r3, [r7, #0]
 80024f4:	4613      	mov	r3, r2
 80024f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024f8:	e025      	b.n	8002546 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002500:	d021      	beq.n	8002546 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002502:	f7ff f955 	bl	80017b0 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d302      	bcc.n	8002518 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d116      	bne.n	8002546 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2220      	movs	r2, #32
 8002522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002532:	f043 0220 	orr.w	r2, r3, #32
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e023      	b.n	800258e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	0c1b      	lsrs	r3, r3, #16
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b01      	cmp	r3, #1
 800254e:	d10d      	bne.n	800256c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	43da      	mvns	r2, r3
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	4013      	ands	r3, r2
 800255c:	b29b      	uxth	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	bf0c      	ite	eq
 8002562:	2301      	moveq	r3, #1
 8002564:	2300      	movne	r3, #0
 8002566:	b2db      	uxtb	r3, r3
 8002568:	461a      	mov	r2, r3
 800256a:	e00c      	b.n	8002586 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	43da      	mvns	r2, r3
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	4013      	ands	r3, r2
 8002578:	b29b      	uxth	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	bf0c      	ite	eq
 800257e:	2301      	moveq	r3, #1
 8002580:	2300      	movne	r3, #0
 8002582:	b2db      	uxtb	r3, r3
 8002584:	461a      	mov	r2, r3
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	429a      	cmp	r2, r3
 800258a:	d0b6      	beq.n	80024fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b084      	sub	sp, #16
 800259a:	af00      	add	r7, sp, #0
 800259c:	60f8      	str	r0, [r7, #12]
 800259e:	60b9      	str	r1, [r7, #8]
 80025a0:	607a      	str	r2, [r7, #4]
 80025a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80025a4:	e051      	b.n	800264a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	695b      	ldr	r3, [r3, #20]
 80025ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025b4:	d123      	bne.n	80025fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80025ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2200      	movs	r2, #0
 80025d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2220      	movs	r2, #32
 80025da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ea:	f043 0204 	orr.w	r2, r3, #4
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e046      	b.n	800268c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002604:	d021      	beq.n	800264a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002606:	f7ff f8d3 	bl	80017b0 <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	429a      	cmp	r2, r3
 8002614:	d302      	bcc.n	800261c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d116      	bne.n	800264a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2220      	movs	r2, #32
 8002626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	f043 0220 	orr.w	r2, r3, #32
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e020      	b.n	800268c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	0c1b      	lsrs	r3, r3, #16
 800264e:	b2db      	uxtb	r3, r3
 8002650:	2b01      	cmp	r3, #1
 8002652:	d10c      	bne.n	800266e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	43da      	mvns	r2, r3
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	4013      	ands	r3, r2
 8002660:	b29b      	uxth	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	bf14      	ite	ne
 8002666:	2301      	movne	r3, #1
 8002668:	2300      	moveq	r3, #0
 800266a:	b2db      	uxtb	r3, r3
 800266c:	e00b      	b.n	8002686 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	43da      	mvns	r2, r3
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	4013      	ands	r3, r2
 800267a:	b29b      	uxth	r3, r3
 800267c:	2b00      	cmp	r3, #0
 800267e:	bf14      	ite	ne
 8002680:	2301      	movne	r3, #1
 8002682:	2300      	moveq	r3, #0
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d18d      	bne.n	80025a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026a0:	e02d      	b.n	80026fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 f878 	bl	8002798 <I2C_IsAcknowledgeFailed>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e02d      	b.n	800270e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026b8:	d021      	beq.n	80026fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026ba:	f7ff f879 	bl	80017b0 <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	68ba      	ldr	r2, [r7, #8]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d302      	bcc.n	80026d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d116      	bne.n	80026fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2220      	movs	r2, #32
 80026da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	f043 0220 	orr.w	r2, r3, #32
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e007      	b.n	800270e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	695b      	ldr	r3, [r3, #20]
 8002704:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002708:	2b80      	cmp	r3, #128	; 0x80
 800270a:	d1ca      	bne.n	80026a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b084      	sub	sp, #16
 800271a:	af00      	add	r7, sp, #0
 800271c:	60f8      	str	r0, [r7, #12]
 800271e:	60b9      	str	r1, [r7, #8]
 8002720:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002722:	e02d      	b.n	8002780 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 f837 	bl	8002798 <I2C_IsAcknowledgeFailed>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e02d      	b.n	8002790 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800273a:	d021      	beq.n	8002780 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800273c:	f7ff f838 	bl	80017b0 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	429a      	cmp	r2, r3
 800274a:	d302      	bcc.n	8002752 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d116      	bne.n	8002780 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2220      	movs	r2, #32
 800275c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276c:	f043 0220 	orr.w	r2, r3, #32
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e007      	b.n	8002790 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	f003 0304 	and.w	r3, r3, #4
 800278a:	2b04      	cmp	r3, #4
 800278c:	d1ca      	bne.n	8002724 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	695b      	ldr	r3, [r3, #20]
 80027a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027ae:	d11b      	bne.n	80027e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80027b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2220      	movs	r2, #32
 80027c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d4:	f043 0204 	orr.w	r2, r3, #4
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e000      	b.n	80027ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b088      	sub	sp, #32
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e31d      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002806:	4b94      	ldr	r3, [pc, #592]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f003 030c 	and.w	r3, r3, #12
 800280e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002810:	4b91      	ldr	r3, [pc, #580]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002818:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d07b      	beq.n	800291e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	2b08      	cmp	r3, #8
 800282a:	d006      	beq.n	800283a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	2b0c      	cmp	r3, #12
 8002830:	d10f      	bne.n	8002852 <HAL_RCC_OscConfig+0x5e>
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002838:	d10b      	bne.n	8002852 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800283a:	4b87      	ldr	r3, [pc, #540]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d06a      	beq.n	800291c <HAL_RCC_OscConfig+0x128>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d166      	bne.n	800291c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e2f7      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d106      	bne.n	8002868 <HAL_RCC_OscConfig+0x74>
 800285a:	4b7f      	ldr	r3, [pc, #508]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a7e      	ldr	r2, [pc, #504]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002860:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002864:	6013      	str	r3, [r2, #0]
 8002866:	e02d      	b.n	80028c4 <HAL_RCC_OscConfig+0xd0>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d10c      	bne.n	800288a <HAL_RCC_OscConfig+0x96>
 8002870:	4b79      	ldr	r3, [pc, #484]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a78      	ldr	r2, [pc, #480]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002876:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800287a:	6013      	str	r3, [r2, #0]
 800287c:	4b76      	ldr	r3, [pc, #472]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a75      	ldr	r2, [pc, #468]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002882:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002886:	6013      	str	r3, [r2, #0]
 8002888:	e01c      	b.n	80028c4 <HAL_RCC_OscConfig+0xd0>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	2b05      	cmp	r3, #5
 8002890:	d10c      	bne.n	80028ac <HAL_RCC_OscConfig+0xb8>
 8002892:	4b71      	ldr	r3, [pc, #452]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a70      	ldr	r2, [pc, #448]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002898:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800289c:	6013      	str	r3, [r2, #0]
 800289e:	4b6e      	ldr	r3, [pc, #440]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a6d      	ldr	r2, [pc, #436]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80028a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	e00b      	b.n	80028c4 <HAL_RCC_OscConfig+0xd0>
 80028ac:	4b6a      	ldr	r3, [pc, #424]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a69      	ldr	r2, [pc, #420]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80028b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028b6:	6013      	str	r3, [r2, #0]
 80028b8:	4b67      	ldr	r3, [pc, #412]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a66      	ldr	r2, [pc, #408]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80028be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d013      	beq.n	80028f4 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028cc:	f7fe ff70 	bl	80017b0 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028d4:	f7fe ff6c 	bl	80017b0 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b64      	cmp	r3, #100	; 0x64
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e2ad      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028e6:	4b5c      	ldr	r3, [pc, #368]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0f0      	beq.n	80028d4 <HAL_RCC_OscConfig+0xe0>
 80028f2:	e014      	b.n	800291e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f4:	f7fe ff5c 	bl	80017b0 <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028fc:	f7fe ff58 	bl	80017b0 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b64      	cmp	r3, #100	; 0x64
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e299      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800290e:	4b52      	ldr	r3, [pc, #328]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f0      	bne.n	80028fc <HAL_RCC_OscConfig+0x108>
 800291a:	e000      	b.n	800291e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800291c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d05a      	beq.n	80029e0 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	2b04      	cmp	r3, #4
 800292e:	d005      	beq.n	800293c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	2b0c      	cmp	r3, #12
 8002934:	d119      	bne.n	800296a <HAL_RCC_OscConfig+0x176>
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d116      	bne.n	800296a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800293c:	4b46      	ldr	r3, [pc, #280]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_RCC_OscConfig+0x160>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d001      	beq.n	8002954 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e276      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002954:	4b40      	ldr	r3, [pc, #256]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	021b      	lsls	r3, r3, #8
 8002962:	493d      	ldr	r1, [pc, #244]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002964:	4313      	orrs	r3, r2
 8002966:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002968:	e03a      	b.n	80029e0 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d020      	beq.n	80029b4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002972:	4b3a      	ldr	r3, [pc, #232]	; (8002a5c <HAL_RCC_OscConfig+0x268>)
 8002974:	2201      	movs	r2, #1
 8002976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002978:	f7fe ff1a 	bl	80017b0 <HAL_GetTick>
 800297c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800297e:	e008      	b.n	8002992 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002980:	f7fe ff16 	bl	80017b0 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b02      	cmp	r3, #2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e257      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002992:	4b31      	ldr	r3, [pc, #196]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d0f0      	beq.n	8002980 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800299e:	4b2e      	ldr	r3, [pc, #184]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	021b      	lsls	r3, r3, #8
 80029ac:	492a      	ldr	r1, [pc, #168]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	604b      	str	r3, [r1, #4]
 80029b2:	e015      	b.n	80029e0 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029b4:	4b29      	ldr	r3, [pc, #164]	; (8002a5c <HAL_RCC_OscConfig+0x268>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ba:	f7fe fef9 	bl	80017b0 <HAL_GetTick>
 80029be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80029c0:	e008      	b.n	80029d4 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029c2:	f7fe fef5 	bl	80017b0 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e236      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80029d4:	4b20      	ldr	r3, [pc, #128]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0302 	and.w	r3, r3, #2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1f0      	bne.n	80029c2 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0310 	and.w	r3, r3, #16
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	f000 80b8 	beq.w	8002b5e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d170      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029f4:	4b18      	ldr	r3, [pc, #96]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d005      	beq.n	8002a0c <HAL_RCC_OscConfig+0x218>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d101      	bne.n	8002a0c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e21a      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a1a      	ldr	r2, [r3, #32]
 8002a10:	4b11      	ldr	r3, [pc, #68]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d921      	bls.n	8002a60 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f000 fc47 	bl	80032b4 <RCC_SetFlashLatencyFromMSIRange>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e208      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a30:	4b09      	ldr	r3, [pc, #36]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	4906      	ldr	r1, [pc, #24]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a42:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	061b      	lsls	r3, r3, #24
 8002a50:	4901      	ldr	r1, [pc, #4]	; (8002a58 <HAL_RCC_OscConfig+0x264>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	604b      	str	r3, [r1, #4]
 8002a56:	e020      	b.n	8002a9a <HAL_RCC_OscConfig+0x2a6>
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a60:	4ba4      	ldr	r3, [pc, #656]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	49a1      	ldr	r1, [pc, #644]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a72:	4ba0      	ldr	r3, [pc, #640]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	061b      	lsls	r3, r3, #24
 8002a80:	499c      	ldr	r1, [pc, #624]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f000 fc12 	bl	80032b4 <RCC_SetFlashLatencyFromMSIRange>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e1d3      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
 8002a9e:	0b5b      	lsrs	r3, r3, #13
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002aaa:	4a92      	ldr	r2, [pc, #584]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002aac:	6892      	ldr	r2, [r2, #8]
 8002aae:	0912      	lsrs	r2, r2, #4
 8002ab0:	f002 020f 	and.w	r2, r2, #15
 8002ab4:	4990      	ldr	r1, [pc, #576]	; (8002cf8 <HAL_RCC_OscConfig+0x504>)
 8002ab6:	5c8a      	ldrb	r2, [r1, r2]
 8002ab8:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002aba:	4a90      	ldr	r2, [pc, #576]	; (8002cfc <HAL_RCC_OscConfig+0x508>)
 8002abc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002abe:	4b90      	ldr	r3, [pc, #576]	; (8002d00 <HAL_RCC_OscConfig+0x50c>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fe fe28 	bl	8001718 <HAL_InitTick>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d045      	beq.n	8002b5e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002ad2:	7bfb      	ldrb	r3, [r7, #15]
 8002ad4:	e1b5      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d029      	beq.n	8002b32 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ade:	4b89      	ldr	r3, [pc, #548]	; (8002d04 <HAL_RCC_OscConfig+0x510>)
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae4:	f7fe fe64 	bl	80017b0 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002aec:	f7fe fe60 	bl	80017b0 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e1a1      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002afe:	4b7d      	ldr	r3, [pc, #500]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b0a:	4b7a      	ldr	r3, [pc, #488]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	4977      	ldr	r1, [pc, #476]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b1c:	4b75      	ldr	r3, [pc, #468]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	061b      	lsls	r3, r3, #24
 8002b2a:	4972      	ldr	r1, [pc, #456]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	604b      	str	r3, [r1, #4]
 8002b30:	e015      	b.n	8002b5e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b32:	4b74      	ldr	r3, [pc, #464]	; (8002d04 <HAL_RCC_OscConfig+0x510>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b38:	f7fe fe3a 	bl	80017b0 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b40:	f7fe fe36 	bl	80017b0 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e177      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002b52:	4b68      	ldr	r3, [pc, #416]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1f0      	bne.n	8002b40 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0308 	and.w	r3, r3, #8
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d030      	beq.n	8002bcc <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d016      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b72:	4b65      	ldr	r3, [pc, #404]	; (8002d08 <HAL_RCC_OscConfig+0x514>)
 8002b74:	2201      	movs	r2, #1
 8002b76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b78:	f7fe fe1a 	bl	80017b0 <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b80:	f7fe fe16 	bl	80017b0 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e157      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002b92:	4b58      	ldr	r3, [pc, #352]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002b94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0f0      	beq.n	8002b80 <HAL_RCC_OscConfig+0x38c>
 8002b9e:	e015      	b.n	8002bcc <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ba0:	4b59      	ldr	r3, [pc, #356]	; (8002d08 <HAL_RCC_OscConfig+0x514>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba6:	f7fe fe03 	bl	80017b0 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bae:	f7fe fdff 	bl	80017b0 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e140      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002bc0:	4b4c      	ldr	r3, [pc, #304]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1f0      	bne.n	8002bae <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 80b5 	beq.w	8002d44 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bde:	4b45      	ldr	r3, [pc, #276]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d10d      	bne.n	8002c06 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bea:	4b42      	ldr	r3, [pc, #264]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bee:	4a41      	ldr	r2, [pc, #260]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf4:	6253      	str	r3, [r2, #36]	; 0x24
 8002bf6:	4b3f      	ldr	r3, [pc, #252]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfe:	60bb      	str	r3, [r7, #8]
 8002c00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c02:	2301      	movs	r3, #1
 8002c04:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c06:	4b41      	ldr	r3, [pc, #260]	; (8002d0c <HAL_RCC_OscConfig+0x518>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d118      	bne.n	8002c44 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c12:	4b3e      	ldr	r3, [pc, #248]	; (8002d0c <HAL_RCC_OscConfig+0x518>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a3d      	ldr	r2, [pc, #244]	; (8002d0c <HAL_RCC_OscConfig+0x518>)
 8002c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c1e:	f7fe fdc7 	bl	80017b0 <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c24:	e008      	b.n	8002c38 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c26:	f7fe fdc3 	bl	80017b0 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b64      	cmp	r3, #100	; 0x64
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e104      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c38:	4b34      	ldr	r3, [pc, #208]	; (8002d0c <HAL_RCC_OscConfig+0x518>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d0f0      	beq.n	8002c26 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d106      	bne.n	8002c5a <HAL_RCC_OscConfig+0x466>
 8002c4c:	4b29      	ldr	r3, [pc, #164]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c50:	4a28      	ldr	r2, [pc, #160]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c56:	6353      	str	r3, [r2, #52]	; 0x34
 8002c58:	e02d      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4c2>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10c      	bne.n	8002c7c <HAL_RCC_OscConfig+0x488>
 8002c62:	4b24      	ldr	r3, [pc, #144]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c66:	4a23      	ldr	r2, [pc, #140]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002c68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c6c:	6353      	str	r3, [r2, #52]	; 0x34
 8002c6e:	4b21      	ldr	r3, [pc, #132]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002c70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c72:	4a20      	ldr	r2, [pc, #128]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002c74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c78:	6353      	str	r3, [r2, #52]	; 0x34
 8002c7a:	e01c      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4c2>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	2b05      	cmp	r3, #5
 8002c82:	d10c      	bne.n	8002c9e <HAL_RCC_OscConfig+0x4aa>
 8002c84:	4b1b      	ldr	r3, [pc, #108]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c88:	4a1a      	ldr	r2, [pc, #104]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002c8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c8e:	6353      	str	r3, [r2, #52]	; 0x34
 8002c90:	4b18      	ldr	r3, [pc, #96]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c94:	4a17      	ldr	r2, [pc, #92]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002c96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c9a:	6353      	str	r3, [r2, #52]	; 0x34
 8002c9c:	e00b      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4c2>
 8002c9e:	4b15      	ldr	r3, [pc, #84]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ca2:	4a14      	ldr	r2, [pc, #80]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002ca4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ca8:	6353      	str	r3, [r2, #52]	; 0x34
 8002caa:	4b12      	ldr	r3, [pc, #72]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cae:	4a11      	ldr	r2, [pc, #68]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002cb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002cb4:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d015      	beq.n	8002cea <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cbe:	f7fe fd77 	bl	80017b0 <HAL_GetTick>
 8002cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002cc4:	e00a      	b.n	8002cdc <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cc6:	f7fe fd73 	bl	80017b0 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e0b2      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002cdc:	4b05      	ldr	r3, [pc, #20]	; (8002cf4 <HAL_RCC_OscConfig+0x500>)
 8002cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ce0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d0ee      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x4d2>
 8002ce8:	e023      	b.n	8002d32 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cea:	f7fe fd61 	bl	80017b0 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002cf0:	e019      	b.n	8002d26 <HAL_RCC_OscConfig+0x532>
 8002cf2:	bf00      	nop
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	080072c4 	.word	0x080072c4
 8002cfc:	20000000 	.word	0x20000000
 8002d00:	20000004 	.word	0x20000004
 8002d04:	42470020 	.word	0x42470020
 8002d08:	42470680 	.word	0x42470680
 8002d0c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d10:	f7fe fd4e 	bl	80017b0 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e08d      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d26:	4b49      	ldr	r3, [pc, #292]	; (8002e4c <HAL_RCC_OscConfig+0x658>)
 8002d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1ee      	bne.n	8002d10 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d32:	7ffb      	ldrb	r3, [r7, #31]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d105      	bne.n	8002d44 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d38:	4b44      	ldr	r3, [pc, #272]	; (8002e4c <HAL_RCC_OscConfig+0x658>)
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3c:	4a43      	ldr	r2, [pc, #268]	; (8002e4c <HAL_RCC_OscConfig+0x658>)
 8002d3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d42:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d079      	beq.n	8002e40 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	2b0c      	cmp	r3, #12
 8002d50:	d056      	beq.n	8002e00 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d13b      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d5a:	4b3d      	ldr	r3, [pc, #244]	; (8002e50 <HAL_RCC_OscConfig+0x65c>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d60:	f7fe fd26 	bl	80017b0 <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d68:	f7fe fd22 	bl	80017b0 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e063      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d7a:	4b34      	ldr	r3, [pc, #208]	; (8002e4c <HAL_RCC_OscConfig+0x658>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1f0      	bne.n	8002d68 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d86:	4b31      	ldr	r3, [pc, #196]	; (8002e4c <HAL_RCC_OscConfig+0x658>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d96:	4319      	orrs	r1, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9c:	430b      	orrs	r3, r1
 8002d9e:	492b      	ldr	r1, [pc, #172]	; (8002e4c <HAL_RCC_OscConfig+0x658>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002da4:	4b2a      	ldr	r3, [pc, #168]	; (8002e50 <HAL_RCC_OscConfig+0x65c>)
 8002da6:	2201      	movs	r2, #1
 8002da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002daa:	f7fe fd01 	bl	80017b0 <HAL_GetTick>
 8002dae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002db0:	e008      	b.n	8002dc4 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002db2:	f7fe fcfd 	bl	80017b0 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e03e      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002dc4:	4b21      	ldr	r3, [pc, #132]	; (8002e4c <HAL_RCC_OscConfig+0x658>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d0f0      	beq.n	8002db2 <HAL_RCC_OscConfig+0x5be>
 8002dd0:	e036      	b.n	8002e40 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dd2:	4b1f      	ldr	r3, [pc, #124]	; (8002e50 <HAL_RCC_OscConfig+0x65c>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd8:	f7fe fcea 	bl	80017b0 <HAL_GetTick>
 8002ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002dde:	e008      	b.n	8002df2 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002de0:	f7fe fce6 	bl	80017b0 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e027      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002df2:	4b16      	ldr	r3, [pc, #88]	; (8002e4c <HAL_RCC_OscConfig+0x658>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1f0      	bne.n	8002de0 <HAL_RCC_OscConfig+0x5ec>
 8002dfe:	e01f      	b.n	8002e40 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d101      	bne.n	8002e0c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e01a      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e0c:	4b0f      	ldr	r3, [pc, #60]	; (8002e4c <HAL_RCC_OscConfig+0x658>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d10d      	bne.n	8002e3c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d106      	bne.n	8002e3c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d001      	beq.n	8002e40 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e000      	b.n	8002e42 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3720      	adds	r7, #32
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	42470060 	.word	0x42470060

08002e54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e11a      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e68:	4b8f      	ldr	r3, [pc, #572]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d919      	bls.n	8002eaa <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d105      	bne.n	8002e88 <HAL_RCC_ClockConfig+0x34>
 8002e7c:	4b8a      	ldr	r3, [pc, #552]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a89      	ldr	r2, [pc, #548]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 8002e82:	f043 0304 	orr.w	r3, r3, #4
 8002e86:	6013      	str	r3, [r2, #0]
 8002e88:	4b87      	ldr	r3, [pc, #540]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f023 0201 	bic.w	r2, r3, #1
 8002e90:	4985      	ldr	r1, [pc, #532]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e98:	4b83      	ldr	r3, [pc, #524]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d001      	beq.n	8002eaa <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e0f9      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d008      	beq.n	8002ec8 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eb6:	4b7d      	ldr	r3, [pc, #500]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	497a      	ldr	r1, [pc, #488]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0301 	and.w	r3, r3, #1
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f000 808e 	beq.w	8002ff2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d107      	bne.n	8002eee <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ede:	4b73      	ldr	r3, [pc, #460]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d121      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e0d7      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	2b03      	cmp	r3, #3
 8002ef4:	d107      	bne.n	8002f06 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ef6:	4b6d      	ldr	r3, [pc, #436]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d115      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e0cb      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d107      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f0e:	4b67      	ldr	r3, [pc, #412]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d109      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e0bf      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002f1e:	4b63      	ldr	r3, [pc, #396]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d101      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e0b7      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f2e:	4b5f      	ldr	r3, [pc, #380]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f023 0203 	bic.w	r2, r3, #3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	495c      	ldr	r1, [pc, #368]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f40:	f7fe fc36 	bl	80017b0 <HAL_GetTick>
 8002f44:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d112      	bne.n	8002f74 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f4e:	e00a      	b.n	8002f66 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f50:	f7fe fc2e 	bl	80017b0 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e09b      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f66:	4b51      	ldr	r3, [pc, #324]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 030c 	and.w	r3, r3, #12
 8002f6e:	2b08      	cmp	r3, #8
 8002f70:	d1ee      	bne.n	8002f50 <HAL_RCC_ClockConfig+0xfc>
 8002f72:	e03e      	b.n	8002ff2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d112      	bne.n	8002fa2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f7c:	e00a      	b.n	8002f94 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f7e:	f7fe fc17 	bl	80017b0 <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e084      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f94:	4b45      	ldr	r3, [pc, #276]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f003 030c 	and.w	r3, r3, #12
 8002f9c:	2b0c      	cmp	r3, #12
 8002f9e:	d1ee      	bne.n	8002f7e <HAL_RCC_ClockConfig+0x12a>
 8002fa0:	e027      	b.n	8002ff2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d11d      	bne.n	8002fe6 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002faa:	e00a      	b.n	8002fc2 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fac:	f7fe fc00 	bl	80017b0 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e06d      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fc2:	4b3a      	ldr	r3, [pc, #232]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f003 030c 	and.w	r3, r3, #12
 8002fca:	2b04      	cmp	r3, #4
 8002fcc:	d1ee      	bne.n	8002fac <HAL_RCC_ClockConfig+0x158>
 8002fce:	e010      	b.n	8002ff2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd0:	f7fe fbee 	bl	80017b0 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e05b      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002fe6:	4b31      	ldr	r3, [pc, #196]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 030c 	and.w	r3, r3, #12
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1ee      	bne.n	8002fd0 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ff2:	4b2d      	ldr	r3, [pc, #180]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d219      	bcs.n	8003034 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d105      	bne.n	8003012 <HAL_RCC_ClockConfig+0x1be>
 8003006:	4b28      	ldr	r3, [pc, #160]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a27      	ldr	r2, [pc, #156]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 800300c:	f043 0304 	orr.w	r3, r3, #4
 8003010:	6013      	str	r3, [r2, #0]
 8003012:	4b25      	ldr	r3, [pc, #148]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f023 0201 	bic.w	r2, r3, #1
 800301a:	4923      	ldr	r1, [pc, #140]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	4313      	orrs	r3, r2
 8003020:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003022:	4b21      	ldr	r3, [pc, #132]	; (80030a8 <HAL_RCC_ClockConfig+0x254>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	429a      	cmp	r2, r3
 800302e:	d001      	beq.n	8003034 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e034      	b.n	800309e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0304 	and.w	r3, r3, #4
 800303c:	2b00      	cmp	r3, #0
 800303e:	d008      	beq.n	8003052 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003040:	4b1a      	ldr	r3, [pc, #104]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	4917      	ldr	r1, [pc, #92]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 800304e:	4313      	orrs	r3, r2
 8003050:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	2b00      	cmp	r3, #0
 800305c:	d009      	beq.n	8003072 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800305e:	4b13      	ldr	r3, [pc, #76]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	490f      	ldr	r1, [pc, #60]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 800306e:	4313      	orrs	r3, r2
 8003070:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003072:	f000 f823 	bl	80030bc <HAL_RCC_GetSysClockFreq>
 8003076:	4601      	mov	r1, r0
 8003078:	4b0c      	ldr	r3, [pc, #48]	; (80030ac <HAL_RCC_ClockConfig+0x258>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	091b      	lsrs	r3, r3, #4
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	4a0b      	ldr	r2, [pc, #44]	; (80030b0 <HAL_RCC_ClockConfig+0x25c>)
 8003084:	5cd3      	ldrb	r3, [r2, r3]
 8003086:	fa21 f303 	lsr.w	r3, r1, r3
 800308a:	4a0a      	ldr	r2, [pc, #40]	; (80030b4 <HAL_RCC_ClockConfig+0x260>)
 800308c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800308e:	4b0a      	ldr	r3, [pc, #40]	; (80030b8 <HAL_RCC_ClockConfig+0x264>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4618      	mov	r0, r3
 8003094:	f7fe fb40 	bl	8001718 <HAL_InitTick>
 8003098:	4603      	mov	r3, r0
 800309a:	72fb      	strb	r3, [r7, #11]

  return status;
 800309c:	7afb      	ldrb	r3, [r7, #11]
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3710      	adds	r7, #16
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	40023c00 	.word	0x40023c00
 80030ac:	40023800 	.word	0x40023800
 80030b0:	080072c4 	.word	0x080072c4
 80030b4:	20000000 	.word	0x20000000
 80030b8:	20000004 	.word	0x20000004

080030bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030be:	b087      	sub	sp, #28
 80030c0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80030c2:	4b5f      	ldr	r3, [pc, #380]	; (8003240 <HAL_RCC_GetSysClockFreq+0x184>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f003 030c 	and.w	r3, r3, #12
 80030ce:	2b08      	cmp	r3, #8
 80030d0:	d007      	beq.n	80030e2 <HAL_RCC_GetSysClockFreq+0x26>
 80030d2:	2b0c      	cmp	r3, #12
 80030d4:	d008      	beq.n	80030e8 <HAL_RCC_GetSysClockFreq+0x2c>
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	f040 809f 	bne.w	800321a <HAL_RCC_GetSysClockFreq+0x15e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030dc:	4b59      	ldr	r3, [pc, #356]	; (8003244 <HAL_RCC_GetSysClockFreq+0x188>)
 80030de:	613b      	str	r3, [r7, #16]
      break;
 80030e0:	e0a9      	b.n	8003236 <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030e2:	4b59      	ldr	r3, [pc, #356]	; (8003248 <HAL_RCC_GetSysClockFreq+0x18c>)
 80030e4:	613b      	str	r3, [r7, #16]
      break;
 80030e6:	e0a6      	b.n	8003236 <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	0c9b      	lsrs	r3, r3, #18
 80030ec:	f003 030f 	and.w	r3, r3, #15
 80030f0:	4a56      	ldr	r2, [pc, #344]	; (800324c <HAL_RCC_GetSysClockFreq+0x190>)
 80030f2:	5cd3      	ldrb	r3, [r2, r3]
 80030f4:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	0d9b      	lsrs	r3, r3, #22
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	3301      	adds	r3, #1
 8003100:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003102:	4b4f      	ldr	r3, [pc, #316]	; (8003240 <HAL_RCC_GetSysClockFreq+0x184>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d041      	beq.n	8003192 <HAL_RCC_GetSysClockFreq+0xd6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	461d      	mov	r5, r3
 8003112:	f04f 0600 	mov.w	r6, #0
 8003116:	4629      	mov	r1, r5
 8003118:	4632      	mov	r2, r6
 800311a:	f04f 0300 	mov.w	r3, #0
 800311e:	f04f 0400 	mov.w	r4, #0
 8003122:	0154      	lsls	r4, r2, #5
 8003124:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003128:	014b      	lsls	r3, r1, #5
 800312a:	4619      	mov	r1, r3
 800312c:	4622      	mov	r2, r4
 800312e:	1b49      	subs	r1, r1, r5
 8003130:	eb62 0206 	sbc.w	r2, r2, r6
 8003134:	f04f 0300 	mov.w	r3, #0
 8003138:	f04f 0400 	mov.w	r4, #0
 800313c:	0194      	lsls	r4, r2, #6
 800313e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003142:	018b      	lsls	r3, r1, #6
 8003144:	1a5b      	subs	r3, r3, r1
 8003146:	eb64 0402 	sbc.w	r4, r4, r2
 800314a:	f04f 0100 	mov.w	r1, #0
 800314e:	f04f 0200 	mov.w	r2, #0
 8003152:	00e2      	lsls	r2, r4, #3
 8003154:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003158:	00d9      	lsls	r1, r3, #3
 800315a:	460b      	mov	r3, r1
 800315c:	4614      	mov	r4, r2
 800315e:	195b      	adds	r3, r3, r5
 8003160:	eb44 0406 	adc.w	r4, r4, r6
 8003164:	f04f 0100 	mov.w	r1, #0
 8003168:	f04f 0200 	mov.w	r2, #0
 800316c:	0262      	lsls	r2, r4, #9
 800316e:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003172:	0259      	lsls	r1, r3, #9
 8003174:	460b      	mov	r3, r1
 8003176:	4614      	mov	r4, r2
 8003178:	4618      	mov	r0, r3
 800317a:	4621      	mov	r1, r4
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f04f 0400 	mov.w	r4, #0
 8003182:	461a      	mov	r2, r3
 8003184:	4623      	mov	r3, r4
 8003186:	f7fd fd07 	bl	8000b98 <__aeabi_uldivmod>
 800318a:	4603      	mov	r3, r0
 800318c:	460c      	mov	r4, r1
 800318e:	617b      	str	r3, [r7, #20]
 8003190:	e040      	b.n	8003214 <HAL_RCC_GetSysClockFreq+0x158>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	461d      	mov	r5, r3
 8003196:	f04f 0600 	mov.w	r6, #0
 800319a:	4629      	mov	r1, r5
 800319c:	4632      	mov	r2, r6
 800319e:	f04f 0300 	mov.w	r3, #0
 80031a2:	f04f 0400 	mov.w	r4, #0
 80031a6:	0154      	lsls	r4, r2, #5
 80031a8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80031ac:	014b      	lsls	r3, r1, #5
 80031ae:	4619      	mov	r1, r3
 80031b0:	4622      	mov	r2, r4
 80031b2:	1b49      	subs	r1, r1, r5
 80031b4:	eb62 0206 	sbc.w	r2, r2, r6
 80031b8:	f04f 0300 	mov.w	r3, #0
 80031bc:	f04f 0400 	mov.w	r4, #0
 80031c0:	0194      	lsls	r4, r2, #6
 80031c2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80031c6:	018b      	lsls	r3, r1, #6
 80031c8:	1a5b      	subs	r3, r3, r1
 80031ca:	eb64 0402 	sbc.w	r4, r4, r2
 80031ce:	f04f 0100 	mov.w	r1, #0
 80031d2:	f04f 0200 	mov.w	r2, #0
 80031d6:	00e2      	lsls	r2, r4, #3
 80031d8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80031dc:	00d9      	lsls	r1, r3, #3
 80031de:	460b      	mov	r3, r1
 80031e0:	4614      	mov	r4, r2
 80031e2:	195b      	adds	r3, r3, r5
 80031e4:	eb44 0406 	adc.w	r4, r4, r6
 80031e8:	f04f 0100 	mov.w	r1, #0
 80031ec:	f04f 0200 	mov.w	r2, #0
 80031f0:	02a2      	lsls	r2, r4, #10
 80031f2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80031f6:	0299      	lsls	r1, r3, #10
 80031f8:	460b      	mov	r3, r1
 80031fa:	4614      	mov	r4, r2
 80031fc:	4618      	mov	r0, r3
 80031fe:	4621      	mov	r1, r4
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f04f 0400 	mov.w	r4, #0
 8003206:	461a      	mov	r2, r3
 8003208:	4623      	mov	r3, r4
 800320a:	f7fd fcc5 	bl	8000b98 <__aeabi_uldivmod>
 800320e:	4603      	mov	r3, r0
 8003210:	460c      	mov	r4, r1
 8003212:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	613b      	str	r3, [r7, #16]
      break;
 8003218:	e00d      	b.n	8003236 <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800321a:	4b09      	ldr	r3, [pc, #36]	; (8003240 <HAL_RCC_GetSysClockFreq+0x184>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	0b5b      	lsrs	r3, r3, #13
 8003220:	f003 0307 	and.w	r3, r3, #7
 8003224:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	3301      	adds	r3, #1
 800322a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	613b      	str	r3, [r7, #16]
      break;
 8003234:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003236:	693b      	ldr	r3, [r7, #16]
}
 8003238:	4618      	mov	r0, r3
 800323a:	371c      	adds	r7, #28
 800323c:	46bd      	mov	sp, r7
 800323e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003240:	40023800 	.word	0x40023800
 8003244:	00f42400 	.word	0x00f42400
 8003248:	007a1200 	.word	0x007a1200
 800324c:	080072b8 	.word	0x080072b8

08003250 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003254:	4b02      	ldr	r3, [pc, #8]	; (8003260 <HAL_RCC_GetHCLKFreq+0x10>)
 8003256:	681b      	ldr	r3, [r3, #0]
}
 8003258:	4618      	mov	r0, r3
 800325a:	46bd      	mov	sp, r7
 800325c:	bc80      	pop	{r7}
 800325e:	4770      	bx	lr
 8003260:	20000000 	.word	0x20000000

08003264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003268:	f7ff fff2 	bl	8003250 <HAL_RCC_GetHCLKFreq>
 800326c:	4601      	mov	r1, r0
 800326e:	4b05      	ldr	r3, [pc, #20]	; (8003284 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	0a1b      	lsrs	r3, r3, #8
 8003274:	f003 0307 	and.w	r3, r3, #7
 8003278:	4a03      	ldr	r2, [pc, #12]	; (8003288 <HAL_RCC_GetPCLK1Freq+0x24>)
 800327a:	5cd3      	ldrb	r3, [r2, r3]
 800327c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003280:	4618      	mov	r0, r3
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40023800 	.word	0x40023800
 8003288:	080072d4 	.word	0x080072d4

0800328c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003290:	f7ff ffde 	bl	8003250 <HAL_RCC_GetHCLKFreq>
 8003294:	4601      	mov	r1, r0
 8003296:	4b05      	ldr	r3, [pc, #20]	; (80032ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	0adb      	lsrs	r3, r3, #11
 800329c:	f003 0307 	and.w	r3, r3, #7
 80032a0:	4a03      	ldr	r2, [pc, #12]	; (80032b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032a2:	5cd3      	ldrb	r3, [r2, r3]
 80032a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	40023800 	.word	0x40023800
 80032b0:	080072d4 	.word	0x080072d4

080032b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b087      	sub	sp, #28
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80032bc:	2300      	movs	r3, #0
 80032be:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80032c0:	4b29      	ldr	r3, [pc, #164]	; (8003368 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d12c      	bne.n	8003326 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032cc:	4b26      	ldr	r3, [pc, #152]	; (8003368 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80032ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d005      	beq.n	80032e4 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80032d8:	4b24      	ldr	r3, [pc, #144]	; (800336c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80032e0:	617b      	str	r3, [r7, #20]
 80032e2:	e016      	b.n	8003312 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032e4:	4b20      	ldr	r3, [pc, #128]	; (8003368 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80032e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e8:	4a1f      	ldr	r2, [pc, #124]	; (8003368 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80032ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032ee:	6253      	str	r3, [r2, #36]	; 0x24
 80032f0:	4b1d      	ldr	r3, [pc, #116]	; (8003368 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80032f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f8:	60fb      	str	r3, [r7, #12]
 80032fa:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80032fc:	4b1b      	ldr	r3, [pc, #108]	; (800336c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003304:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8003306:	4b18      	ldr	r3, [pc, #96]	; (8003368 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330a:	4a17      	ldr	r2, [pc, #92]	; (8003368 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800330c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003310:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003318:	d105      	bne.n	8003326 <RCC_SetFlashLatencyFromMSIRange+0x72>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003320:	d101      	bne.n	8003326 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8003322:	2301      	movs	r3, #1
 8003324:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d105      	bne.n	8003338 <RCC_SetFlashLatencyFromMSIRange+0x84>
 800332c:	4b10      	ldr	r3, [pc, #64]	; (8003370 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a0f      	ldr	r2, [pc, #60]	; (8003370 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003332:	f043 0304 	orr.w	r3, r3, #4
 8003336:	6013      	str	r3, [r2, #0]
 8003338:	4b0d      	ldr	r3, [pc, #52]	; (8003370 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f023 0201 	bic.w	r2, r3, #1
 8003340:	490b      	ldr	r1, [pc, #44]	; (8003370 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003348:	4b09      	ldr	r3, [pc, #36]	; (8003370 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	429a      	cmp	r2, r3
 8003354:	d001      	beq.n	800335a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e000      	b.n	800335c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800335a:	2300      	movs	r3, #0
}
 800335c:	4618      	mov	r0, r3
 800335e:	371c      	adds	r7, #28
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	40023800 	.word	0x40023800
 800336c:	40007000 	.word	0x40007000
 8003370:	40023c00 	.word	0x40023c00

08003374 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e03f      	b.n	8003406 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d106      	bne.n	80033a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7fe f93a 	bl	8001614 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2224      	movs	r2, #36	; 0x24
 80033a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68da      	ldr	r2, [r3, #12]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f000 f90b 	bl	80035d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	691a      	ldr	r2, [r3, #16]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	695a      	ldr	r2, [r3, #20]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	68da      	ldr	r2, [r3, #12]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2220      	movs	r2, #32
 80033f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b088      	sub	sp, #32
 8003412:	af02      	add	r7, sp, #8
 8003414:	60f8      	str	r0, [r7, #12]
 8003416:	60b9      	str	r1, [r7, #8]
 8003418:	603b      	str	r3, [r7, #0]
 800341a:	4613      	mov	r3, r2
 800341c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800341e:	2300      	movs	r3, #0
 8003420:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b20      	cmp	r3, #32
 800342c:	f040 8083 	bne.w	8003536 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d002      	beq.n	800343c <HAL_UART_Transmit+0x2e>
 8003436:	88fb      	ldrh	r3, [r7, #6]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d101      	bne.n	8003440 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e07b      	b.n	8003538 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003446:	2b01      	cmp	r3, #1
 8003448:	d101      	bne.n	800344e <HAL_UART_Transmit+0x40>
 800344a:	2302      	movs	r3, #2
 800344c:	e074      	b.n	8003538 <HAL_UART_Transmit+0x12a>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2201      	movs	r2, #1
 8003452:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2200      	movs	r2, #0
 800345a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2221      	movs	r2, #33	; 0x21
 8003460:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003464:	f7fe f9a4 	bl	80017b0 <HAL_GetTick>
 8003468:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	88fa      	ldrh	r2, [r7, #6]
 800346e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	88fa      	ldrh	r2, [r7, #6]
 8003474:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800347e:	e042      	b.n	8003506 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003484:	b29b      	uxth	r3, r3
 8003486:	3b01      	subs	r3, #1
 8003488:	b29a      	uxth	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003496:	d122      	bne.n	80034de <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	9300      	str	r3, [sp, #0]
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	2200      	movs	r2, #0
 80034a0:	2180      	movs	r1, #128	; 0x80
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f000 f84c 	bl	8003540 <UART_WaitOnFlagUntilTimeout>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e042      	b.n	8003538 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	881b      	ldrh	r3, [r3, #0]
 80034ba:	461a      	mov	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034c4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d103      	bne.n	80034d6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	3302      	adds	r3, #2
 80034d2:	60bb      	str	r3, [r7, #8]
 80034d4:	e017      	b.n	8003506 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	3301      	adds	r3, #1
 80034da:	60bb      	str	r3, [r7, #8]
 80034dc:	e013      	b.n	8003506 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	2200      	movs	r2, #0
 80034e6:	2180      	movs	r1, #128	; 0x80
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f000 f829 	bl	8003540 <UART_WaitOnFlagUntilTimeout>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e01f      	b.n	8003538 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	1c5a      	adds	r2, r3, #1
 80034fc:	60ba      	str	r2, [r7, #8]
 80034fe:	781a      	ldrb	r2, [r3, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800350a:	b29b      	uxth	r3, r3
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1b7      	bne.n	8003480 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	2200      	movs	r2, #0
 8003518:	2140      	movs	r1, #64	; 0x40
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 f810 	bl	8003540 <UART_WaitOnFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e006      	b.n	8003538 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003532:	2300      	movs	r3, #0
 8003534:	e000      	b.n	8003538 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003536:	2302      	movs	r3, #2
  }
}
 8003538:	4618      	mov	r0, r3
 800353a:	3718      	adds	r7, #24
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	603b      	str	r3, [r7, #0]
 800354c:	4613      	mov	r3, r2
 800354e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003550:	e02c      	b.n	80035ac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003558:	d028      	beq.n	80035ac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d007      	beq.n	8003570 <UART_WaitOnFlagUntilTimeout+0x30>
 8003560:	f7fe f926 	bl	80017b0 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	429a      	cmp	r2, r3
 800356e:	d21d      	bcs.n	80035ac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68da      	ldr	r2, [r3, #12]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800357e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	695a      	ldr	r2, [r3, #20]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0201 	bic.w	r2, r2, #1
 800358e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2220      	movs	r2, #32
 8003594:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2220      	movs	r2, #32
 800359c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e00f      	b.n	80035cc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	4013      	ands	r3, r2
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	bf0c      	ite	eq
 80035bc:	2301      	moveq	r3, #1
 80035be:	2300      	movne	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	461a      	mov	r2, r3
 80035c4:	79fb      	ldrb	r3, [r7, #7]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d0c3      	beq.n	8003552 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689a      	ldr	r2, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	431a      	orrs	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	431a      	orrs	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	4313      	orrs	r3, r2
 8003608:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003614:	f023 030c 	bic.w	r3, r3, #12
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6812      	ldr	r2, [r2, #0]
 800361c:	68b9      	ldr	r1, [r7, #8]
 800361e:	430b      	orrs	r3, r1
 8003620:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	699a      	ldr	r2, [r3, #24]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	430a      	orrs	r2, r1
 8003636:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a55      	ldr	r2, [pc, #340]	; (8003794 <UART_SetConfig+0x1c0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d103      	bne.n	800364a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003642:	f7ff fe23 	bl	800328c <HAL_RCC_GetPCLK2Freq>
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	e002      	b.n	8003650 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800364a:	f7ff fe0b 	bl	8003264 <HAL_RCC_GetPCLK1Freq>
 800364e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	69db      	ldr	r3, [r3, #28]
 8003654:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003658:	d14c      	bne.n	80036f4 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	4613      	mov	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4413      	add	r3, r2
 8003662:	009a      	lsls	r2, r3, #2
 8003664:	441a      	add	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003670:	4a49      	ldr	r2, [pc, #292]	; (8003798 <UART_SetConfig+0x1c4>)
 8003672:	fba2 2303 	umull	r2, r3, r2, r3
 8003676:	095b      	lsrs	r3, r3, #5
 8003678:	0119      	lsls	r1, r3, #4
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	4613      	mov	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	4413      	add	r3, r2
 8003682:	009a      	lsls	r2, r3, #2
 8003684:	441a      	add	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	005b      	lsls	r3, r3, #1
 800368c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003690:	4b41      	ldr	r3, [pc, #260]	; (8003798 <UART_SetConfig+0x1c4>)
 8003692:	fba3 0302 	umull	r0, r3, r3, r2
 8003696:	095b      	lsrs	r3, r3, #5
 8003698:	2064      	movs	r0, #100	; 0x64
 800369a:	fb00 f303 	mul.w	r3, r0, r3
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	00db      	lsls	r3, r3, #3
 80036a2:	3332      	adds	r3, #50	; 0x32
 80036a4:	4a3c      	ldr	r2, [pc, #240]	; (8003798 <UART_SetConfig+0x1c4>)
 80036a6:	fba2 2303 	umull	r2, r3, r2, r3
 80036aa:	095b      	lsrs	r3, r3, #5
 80036ac:	005b      	lsls	r3, r3, #1
 80036ae:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80036b2:	4419      	add	r1, r3
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	4613      	mov	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4413      	add	r3, r2
 80036bc:	009a      	lsls	r2, r3, #2
 80036be:	441a      	add	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80036ca:	4b33      	ldr	r3, [pc, #204]	; (8003798 <UART_SetConfig+0x1c4>)
 80036cc:	fba3 0302 	umull	r0, r3, r3, r2
 80036d0:	095b      	lsrs	r3, r3, #5
 80036d2:	2064      	movs	r0, #100	; 0x64
 80036d4:	fb00 f303 	mul.w	r3, r0, r3
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	00db      	lsls	r3, r3, #3
 80036dc:	3332      	adds	r3, #50	; 0x32
 80036de:	4a2e      	ldr	r2, [pc, #184]	; (8003798 <UART_SetConfig+0x1c4>)
 80036e0:	fba2 2303 	umull	r2, r3, r2, r3
 80036e4:	095b      	lsrs	r3, r3, #5
 80036e6:	f003 0207 	and.w	r2, r3, #7
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	440a      	add	r2, r1
 80036f0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80036f2:	e04a      	b.n	800378a <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	009a      	lsls	r2, r3, #2
 80036fe:	441a      	add	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	fbb2 f3f3 	udiv	r3, r2, r3
 800370a:	4a23      	ldr	r2, [pc, #140]	; (8003798 <UART_SetConfig+0x1c4>)
 800370c:	fba2 2303 	umull	r2, r3, r2, r3
 8003710:	095b      	lsrs	r3, r3, #5
 8003712:	0119      	lsls	r1, r3, #4
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	4613      	mov	r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	4413      	add	r3, r2
 800371c:	009a      	lsls	r2, r3, #2
 800371e:	441a      	add	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	fbb2 f2f3 	udiv	r2, r2, r3
 800372a:	4b1b      	ldr	r3, [pc, #108]	; (8003798 <UART_SetConfig+0x1c4>)
 800372c:	fba3 0302 	umull	r0, r3, r3, r2
 8003730:	095b      	lsrs	r3, r3, #5
 8003732:	2064      	movs	r0, #100	; 0x64
 8003734:	fb00 f303 	mul.w	r3, r0, r3
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	011b      	lsls	r3, r3, #4
 800373c:	3332      	adds	r3, #50	; 0x32
 800373e:	4a16      	ldr	r2, [pc, #88]	; (8003798 <UART_SetConfig+0x1c4>)
 8003740:	fba2 2303 	umull	r2, r3, r2, r3
 8003744:	095b      	lsrs	r3, r3, #5
 8003746:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800374a:	4419      	add	r1, r3
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	4613      	mov	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4413      	add	r3, r2
 8003754:	009a      	lsls	r2, r3, #2
 8003756:	441a      	add	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003762:	4b0d      	ldr	r3, [pc, #52]	; (8003798 <UART_SetConfig+0x1c4>)
 8003764:	fba3 0302 	umull	r0, r3, r3, r2
 8003768:	095b      	lsrs	r3, r3, #5
 800376a:	2064      	movs	r0, #100	; 0x64
 800376c:	fb00 f303 	mul.w	r3, r0, r3
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	3332      	adds	r3, #50	; 0x32
 8003776:	4a08      	ldr	r2, [pc, #32]	; (8003798 <UART_SetConfig+0x1c4>)
 8003778:	fba2 2303 	umull	r2, r3, r2, r3
 800377c:	095b      	lsrs	r3, r3, #5
 800377e:	f003 020f 	and.w	r2, r3, #15
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	440a      	add	r2, r1
 8003788:	609a      	str	r2, [r3, #8]
}
 800378a:	bf00      	nop
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	40013800 	.word	0x40013800
 8003798:	51eb851f 	.word	0x51eb851f

0800379c <__errno>:
 800379c:	4b01      	ldr	r3, [pc, #4]	; (80037a4 <__errno+0x8>)
 800379e:	6818      	ldr	r0, [r3, #0]
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	2000000c 	.word	0x2000000c

080037a8 <__libc_init_array>:
 80037a8:	b570      	push	{r4, r5, r6, lr}
 80037aa:	2500      	movs	r5, #0
 80037ac:	4e0c      	ldr	r6, [pc, #48]	; (80037e0 <__libc_init_array+0x38>)
 80037ae:	4c0d      	ldr	r4, [pc, #52]	; (80037e4 <__libc_init_array+0x3c>)
 80037b0:	1ba4      	subs	r4, r4, r6
 80037b2:	10a4      	asrs	r4, r4, #2
 80037b4:	42a5      	cmp	r5, r4
 80037b6:	d109      	bne.n	80037cc <__libc_init_array+0x24>
 80037b8:	f003 fd60 	bl	800727c <_init>
 80037bc:	2500      	movs	r5, #0
 80037be:	4e0a      	ldr	r6, [pc, #40]	; (80037e8 <__libc_init_array+0x40>)
 80037c0:	4c0a      	ldr	r4, [pc, #40]	; (80037ec <__libc_init_array+0x44>)
 80037c2:	1ba4      	subs	r4, r4, r6
 80037c4:	10a4      	asrs	r4, r4, #2
 80037c6:	42a5      	cmp	r5, r4
 80037c8:	d105      	bne.n	80037d6 <__libc_init_array+0x2e>
 80037ca:	bd70      	pop	{r4, r5, r6, pc}
 80037cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80037d0:	4798      	blx	r3
 80037d2:	3501      	adds	r5, #1
 80037d4:	e7ee      	b.n	80037b4 <__libc_init_array+0xc>
 80037d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80037da:	4798      	blx	r3
 80037dc:	3501      	adds	r5, #1
 80037de:	e7f2      	b.n	80037c6 <__libc_init_array+0x1e>
 80037e0:	08007598 	.word	0x08007598
 80037e4:	08007598 	.word	0x08007598
 80037e8:	08007598 	.word	0x08007598
 80037ec:	0800759c 	.word	0x0800759c

080037f0 <memset>:
 80037f0:	4603      	mov	r3, r0
 80037f2:	4402      	add	r2, r0
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d100      	bne.n	80037fa <memset+0xa>
 80037f8:	4770      	bx	lr
 80037fa:	f803 1b01 	strb.w	r1, [r3], #1
 80037fe:	e7f9      	b.n	80037f4 <memset+0x4>

08003800 <__cvt>:
 8003800:	2b00      	cmp	r3, #0
 8003802:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003806:	461e      	mov	r6, r3
 8003808:	bfbb      	ittet	lt
 800380a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800380e:	461e      	movlt	r6, r3
 8003810:	2300      	movge	r3, #0
 8003812:	232d      	movlt	r3, #45	; 0x2d
 8003814:	b088      	sub	sp, #32
 8003816:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003818:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800381c:	f027 0720 	bic.w	r7, r7, #32
 8003820:	2f46      	cmp	r7, #70	; 0x46
 8003822:	4614      	mov	r4, r2
 8003824:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003826:	700b      	strb	r3, [r1, #0]
 8003828:	d004      	beq.n	8003834 <__cvt+0x34>
 800382a:	2f45      	cmp	r7, #69	; 0x45
 800382c:	d100      	bne.n	8003830 <__cvt+0x30>
 800382e:	3501      	adds	r5, #1
 8003830:	2302      	movs	r3, #2
 8003832:	e000      	b.n	8003836 <__cvt+0x36>
 8003834:	2303      	movs	r3, #3
 8003836:	aa07      	add	r2, sp, #28
 8003838:	9204      	str	r2, [sp, #16]
 800383a:	aa06      	add	r2, sp, #24
 800383c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003840:	e9cd 3500 	strd	r3, r5, [sp]
 8003844:	4622      	mov	r2, r4
 8003846:	4633      	mov	r3, r6
 8003848:	f001 fd7e 	bl	8005348 <_dtoa_r>
 800384c:	2f47      	cmp	r7, #71	; 0x47
 800384e:	4680      	mov	r8, r0
 8003850:	d102      	bne.n	8003858 <__cvt+0x58>
 8003852:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003854:	07db      	lsls	r3, r3, #31
 8003856:	d526      	bpl.n	80038a6 <__cvt+0xa6>
 8003858:	2f46      	cmp	r7, #70	; 0x46
 800385a:	eb08 0905 	add.w	r9, r8, r5
 800385e:	d111      	bne.n	8003884 <__cvt+0x84>
 8003860:	f898 3000 	ldrb.w	r3, [r8]
 8003864:	2b30      	cmp	r3, #48	; 0x30
 8003866:	d10a      	bne.n	800387e <__cvt+0x7e>
 8003868:	2200      	movs	r2, #0
 800386a:	2300      	movs	r3, #0
 800386c:	4620      	mov	r0, r4
 800386e:	4631      	mov	r1, r6
 8003870:	f7fd f8b2 	bl	80009d8 <__aeabi_dcmpeq>
 8003874:	b918      	cbnz	r0, 800387e <__cvt+0x7e>
 8003876:	f1c5 0501 	rsb	r5, r5, #1
 800387a:	f8ca 5000 	str.w	r5, [sl]
 800387e:	f8da 3000 	ldr.w	r3, [sl]
 8003882:	4499      	add	r9, r3
 8003884:	2200      	movs	r2, #0
 8003886:	2300      	movs	r3, #0
 8003888:	4620      	mov	r0, r4
 800388a:	4631      	mov	r1, r6
 800388c:	f7fd f8a4 	bl	80009d8 <__aeabi_dcmpeq>
 8003890:	b938      	cbnz	r0, 80038a2 <__cvt+0xa2>
 8003892:	2230      	movs	r2, #48	; 0x30
 8003894:	9b07      	ldr	r3, [sp, #28]
 8003896:	454b      	cmp	r3, r9
 8003898:	d205      	bcs.n	80038a6 <__cvt+0xa6>
 800389a:	1c59      	adds	r1, r3, #1
 800389c:	9107      	str	r1, [sp, #28]
 800389e:	701a      	strb	r2, [r3, #0]
 80038a0:	e7f8      	b.n	8003894 <__cvt+0x94>
 80038a2:	f8cd 901c 	str.w	r9, [sp, #28]
 80038a6:	4640      	mov	r0, r8
 80038a8:	9b07      	ldr	r3, [sp, #28]
 80038aa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80038ac:	eba3 0308 	sub.w	r3, r3, r8
 80038b0:	6013      	str	r3, [r2, #0]
 80038b2:	b008      	add	sp, #32
 80038b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080038b8 <__exponent>:
 80038b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038ba:	2900      	cmp	r1, #0
 80038bc:	bfb4      	ite	lt
 80038be:	232d      	movlt	r3, #45	; 0x2d
 80038c0:	232b      	movge	r3, #43	; 0x2b
 80038c2:	4604      	mov	r4, r0
 80038c4:	bfb8      	it	lt
 80038c6:	4249      	neglt	r1, r1
 80038c8:	2909      	cmp	r1, #9
 80038ca:	f804 2b02 	strb.w	r2, [r4], #2
 80038ce:	7043      	strb	r3, [r0, #1]
 80038d0:	dd21      	ble.n	8003916 <__exponent+0x5e>
 80038d2:	f10d 0307 	add.w	r3, sp, #7
 80038d6:	461f      	mov	r7, r3
 80038d8:	260a      	movs	r6, #10
 80038da:	fb91 f5f6 	sdiv	r5, r1, r6
 80038de:	fb06 1115 	mls	r1, r6, r5, r1
 80038e2:	2d09      	cmp	r5, #9
 80038e4:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80038e8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80038ec:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80038f0:	4629      	mov	r1, r5
 80038f2:	dc09      	bgt.n	8003908 <__exponent+0x50>
 80038f4:	3130      	adds	r1, #48	; 0x30
 80038f6:	3b02      	subs	r3, #2
 80038f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80038fc:	42bb      	cmp	r3, r7
 80038fe:	4622      	mov	r2, r4
 8003900:	d304      	bcc.n	800390c <__exponent+0x54>
 8003902:	1a10      	subs	r0, r2, r0
 8003904:	b003      	add	sp, #12
 8003906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003908:	4613      	mov	r3, r2
 800390a:	e7e6      	b.n	80038da <__exponent+0x22>
 800390c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003910:	f804 2b01 	strb.w	r2, [r4], #1
 8003914:	e7f2      	b.n	80038fc <__exponent+0x44>
 8003916:	2330      	movs	r3, #48	; 0x30
 8003918:	4419      	add	r1, r3
 800391a:	7083      	strb	r3, [r0, #2]
 800391c:	1d02      	adds	r2, r0, #4
 800391e:	70c1      	strb	r1, [r0, #3]
 8003920:	e7ef      	b.n	8003902 <__exponent+0x4a>
	...

08003924 <_printf_float>:
 8003924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003928:	b091      	sub	sp, #68	; 0x44
 800392a:	460c      	mov	r4, r1
 800392c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800392e:	4693      	mov	fp, r2
 8003930:	461e      	mov	r6, r3
 8003932:	4605      	mov	r5, r0
 8003934:	f002 fdea 	bl	800650c <_localeconv_r>
 8003938:	6803      	ldr	r3, [r0, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	9309      	str	r3, [sp, #36]	; 0x24
 800393e:	f7fc fc1f 	bl	8000180 <strlen>
 8003942:	2300      	movs	r3, #0
 8003944:	930e      	str	r3, [sp, #56]	; 0x38
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	900a      	str	r0, [sp, #40]	; 0x28
 800394a:	3307      	adds	r3, #7
 800394c:	f023 0307 	bic.w	r3, r3, #7
 8003950:	f103 0208 	add.w	r2, r3, #8
 8003954:	f894 8018 	ldrb.w	r8, [r4, #24]
 8003958:	f8d4 a000 	ldr.w	sl, [r4]
 800395c:	603a      	str	r2, [r7, #0]
 800395e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003962:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003966:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800396a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800396e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003970:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003974:	4ba6      	ldr	r3, [pc, #664]	; (8003c10 <_printf_float+0x2ec>)
 8003976:	4638      	mov	r0, r7
 8003978:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800397a:	f7fd f85f 	bl	8000a3c <__aeabi_dcmpun>
 800397e:	bb68      	cbnz	r0, 80039dc <_printf_float+0xb8>
 8003980:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003984:	4ba2      	ldr	r3, [pc, #648]	; (8003c10 <_printf_float+0x2ec>)
 8003986:	4638      	mov	r0, r7
 8003988:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800398a:	f7fd f839 	bl	8000a00 <__aeabi_dcmple>
 800398e:	bb28      	cbnz	r0, 80039dc <_printf_float+0xb8>
 8003990:	2200      	movs	r2, #0
 8003992:	2300      	movs	r3, #0
 8003994:	4638      	mov	r0, r7
 8003996:	4649      	mov	r1, r9
 8003998:	f7fd f828 	bl	80009ec <__aeabi_dcmplt>
 800399c:	b110      	cbz	r0, 80039a4 <_printf_float+0x80>
 800399e:	232d      	movs	r3, #45	; 0x2d
 80039a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039a4:	4f9b      	ldr	r7, [pc, #620]	; (8003c14 <_printf_float+0x2f0>)
 80039a6:	4b9c      	ldr	r3, [pc, #624]	; (8003c18 <_printf_float+0x2f4>)
 80039a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80039ac:	bf98      	it	ls
 80039ae:	461f      	movls	r7, r3
 80039b0:	2303      	movs	r3, #3
 80039b2:	f04f 0900 	mov.w	r9, #0
 80039b6:	6123      	str	r3, [r4, #16]
 80039b8:	f02a 0304 	bic.w	r3, sl, #4
 80039bc:	6023      	str	r3, [r4, #0]
 80039be:	9600      	str	r6, [sp, #0]
 80039c0:	465b      	mov	r3, fp
 80039c2:	aa0f      	add	r2, sp, #60	; 0x3c
 80039c4:	4621      	mov	r1, r4
 80039c6:	4628      	mov	r0, r5
 80039c8:	f000 f9e2 	bl	8003d90 <_printf_common>
 80039cc:	3001      	adds	r0, #1
 80039ce:	f040 8090 	bne.w	8003af2 <_printf_float+0x1ce>
 80039d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80039d6:	b011      	add	sp, #68	; 0x44
 80039d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039dc:	463a      	mov	r2, r7
 80039de:	464b      	mov	r3, r9
 80039e0:	4638      	mov	r0, r7
 80039e2:	4649      	mov	r1, r9
 80039e4:	f7fd f82a 	bl	8000a3c <__aeabi_dcmpun>
 80039e8:	b110      	cbz	r0, 80039f0 <_printf_float+0xcc>
 80039ea:	4f8c      	ldr	r7, [pc, #560]	; (8003c1c <_printf_float+0x2f8>)
 80039ec:	4b8c      	ldr	r3, [pc, #560]	; (8003c20 <_printf_float+0x2fc>)
 80039ee:	e7db      	b.n	80039a8 <_printf_float+0x84>
 80039f0:	6863      	ldr	r3, [r4, #4]
 80039f2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80039f6:	1c59      	adds	r1, r3, #1
 80039f8:	a80d      	add	r0, sp, #52	; 0x34
 80039fa:	a90e      	add	r1, sp, #56	; 0x38
 80039fc:	d140      	bne.n	8003a80 <_printf_float+0x15c>
 80039fe:	2306      	movs	r3, #6
 8003a00:	6063      	str	r3, [r4, #4]
 8003a02:	f04f 0c00 	mov.w	ip, #0
 8003a06:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8003a0a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8003a0e:	6863      	ldr	r3, [r4, #4]
 8003a10:	6022      	str	r2, [r4, #0]
 8003a12:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003a16:	9300      	str	r3, [sp, #0]
 8003a18:	463a      	mov	r2, r7
 8003a1a:	464b      	mov	r3, r9
 8003a1c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003a20:	4628      	mov	r0, r5
 8003a22:	f7ff feed 	bl	8003800 <__cvt>
 8003a26:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8003a2a:	2b47      	cmp	r3, #71	; 0x47
 8003a2c:	4607      	mov	r7, r0
 8003a2e:	d109      	bne.n	8003a44 <_printf_float+0x120>
 8003a30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a32:	1cd8      	adds	r0, r3, #3
 8003a34:	db02      	blt.n	8003a3c <_printf_float+0x118>
 8003a36:	6862      	ldr	r2, [r4, #4]
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	dd47      	ble.n	8003acc <_printf_float+0x1a8>
 8003a3c:	f1a8 0802 	sub.w	r8, r8, #2
 8003a40:	fa5f f888 	uxtb.w	r8, r8
 8003a44:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003a48:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003a4a:	d824      	bhi.n	8003a96 <_printf_float+0x172>
 8003a4c:	3901      	subs	r1, #1
 8003a4e:	4642      	mov	r2, r8
 8003a50:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003a54:	910d      	str	r1, [sp, #52]	; 0x34
 8003a56:	f7ff ff2f 	bl	80038b8 <__exponent>
 8003a5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a5c:	4681      	mov	r9, r0
 8003a5e:	1813      	adds	r3, r2, r0
 8003a60:	2a01      	cmp	r2, #1
 8003a62:	6123      	str	r3, [r4, #16]
 8003a64:	dc02      	bgt.n	8003a6c <_printf_float+0x148>
 8003a66:	6822      	ldr	r2, [r4, #0]
 8003a68:	07d1      	lsls	r1, r2, #31
 8003a6a:	d501      	bpl.n	8003a70 <_printf_float+0x14c>
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	6123      	str	r3, [r4, #16]
 8003a70:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d0a2      	beq.n	80039be <_printf_float+0x9a>
 8003a78:	232d      	movs	r3, #45	; 0x2d
 8003a7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a7e:	e79e      	b.n	80039be <_printf_float+0x9a>
 8003a80:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8003a84:	f000 816e 	beq.w	8003d64 <_printf_float+0x440>
 8003a88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003a8c:	d1b9      	bne.n	8003a02 <_printf_float+0xde>
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1b7      	bne.n	8003a02 <_printf_float+0xde>
 8003a92:	2301      	movs	r3, #1
 8003a94:	e7b4      	b.n	8003a00 <_printf_float+0xdc>
 8003a96:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8003a9a:	d119      	bne.n	8003ad0 <_printf_float+0x1ac>
 8003a9c:	2900      	cmp	r1, #0
 8003a9e:	6863      	ldr	r3, [r4, #4]
 8003aa0:	dd0c      	ble.n	8003abc <_printf_float+0x198>
 8003aa2:	6121      	str	r1, [r4, #16]
 8003aa4:	b913      	cbnz	r3, 8003aac <_printf_float+0x188>
 8003aa6:	6822      	ldr	r2, [r4, #0]
 8003aa8:	07d2      	lsls	r2, r2, #31
 8003aaa:	d502      	bpl.n	8003ab2 <_printf_float+0x18e>
 8003aac:	3301      	adds	r3, #1
 8003aae:	440b      	add	r3, r1
 8003ab0:	6123      	str	r3, [r4, #16]
 8003ab2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ab4:	f04f 0900 	mov.w	r9, #0
 8003ab8:	65a3      	str	r3, [r4, #88]	; 0x58
 8003aba:	e7d9      	b.n	8003a70 <_printf_float+0x14c>
 8003abc:	b913      	cbnz	r3, 8003ac4 <_printf_float+0x1a0>
 8003abe:	6822      	ldr	r2, [r4, #0]
 8003ac0:	07d0      	lsls	r0, r2, #31
 8003ac2:	d501      	bpl.n	8003ac8 <_printf_float+0x1a4>
 8003ac4:	3302      	adds	r3, #2
 8003ac6:	e7f3      	b.n	8003ab0 <_printf_float+0x18c>
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e7f1      	b.n	8003ab0 <_printf_float+0x18c>
 8003acc:	f04f 0867 	mov.w	r8, #103	; 0x67
 8003ad0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	db05      	blt.n	8003ae4 <_printf_float+0x1c0>
 8003ad8:	6822      	ldr	r2, [r4, #0]
 8003ada:	6123      	str	r3, [r4, #16]
 8003adc:	07d1      	lsls	r1, r2, #31
 8003ade:	d5e8      	bpl.n	8003ab2 <_printf_float+0x18e>
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	e7e5      	b.n	8003ab0 <_printf_float+0x18c>
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	bfcc      	ite	gt
 8003ae8:	2301      	movgt	r3, #1
 8003aea:	f1c3 0302 	rsble	r3, r3, #2
 8003aee:	4413      	add	r3, r2
 8003af0:	e7de      	b.n	8003ab0 <_printf_float+0x18c>
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	055a      	lsls	r2, r3, #21
 8003af6:	d407      	bmi.n	8003b08 <_printf_float+0x1e4>
 8003af8:	6923      	ldr	r3, [r4, #16]
 8003afa:	463a      	mov	r2, r7
 8003afc:	4659      	mov	r1, fp
 8003afe:	4628      	mov	r0, r5
 8003b00:	47b0      	blx	r6
 8003b02:	3001      	adds	r0, #1
 8003b04:	d129      	bne.n	8003b5a <_printf_float+0x236>
 8003b06:	e764      	b.n	80039d2 <_printf_float+0xae>
 8003b08:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003b0c:	f240 80d7 	bls.w	8003cbe <_printf_float+0x39a>
 8003b10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003b14:	2200      	movs	r2, #0
 8003b16:	2300      	movs	r3, #0
 8003b18:	f7fc ff5e 	bl	80009d8 <__aeabi_dcmpeq>
 8003b1c:	b388      	cbz	r0, 8003b82 <_printf_float+0x25e>
 8003b1e:	2301      	movs	r3, #1
 8003b20:	4a40      	ldr	r2, [pc, #256]	; (8003c24 <_printf_float+0x300>)
 8003b22:	4659      	mov	r1, fp
 8003b24:	4628      	mov	r0, r5
 8003b26:	47b0      	blx	r6
 8003b28:	3001      	adds	r0, #1
 8003b2a:	f43f af52 	beq.w	80039d2 <_printf_float+0xae>
 8003b2e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b32:	429a      	cmp	r2, r3
 8003b34:	db02      	blt.n	8003b3c <_printf_float+0x218>
 8003b36:	6823      	ldr	r3, [r4, #0]
 8003b38:	07d8      	lsls	r0, r3, #31
 8003b3a:	d50e      	bpl.n	8003b5a <_printf_float+0x236>
 8003b3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b40:	4659      	mov	r1, fp
 8003b42:	4628      	mov	r0, r5
 8003b44:	47b0      	blx	r6
 8003b46:	3001      	adds	r0, #1
 8003b48:	f43f af43 	beq.w	80039d2 <_printf_float+0xae>
 8003b4c:	2700      	movs	r7, #0
 8003b4e:	f104 081a 	add.w	r8, r4, #26
 8003b52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b54:	3b01      	subs	r3, #1
 8003b56:	42bb      	cmp	r3, r7
 8003b58:	dc09      	bgt.n	8003b6e <_printf_float+0x24a>
 8003b5a:	6823      	ldr	r3, [r4, #0]
 8003b5c:	079f      	lsls	r7, r3, #30
 8003b5e:	f100 80fd 	bmi.w	8003d5c <_printf_float+0x438>
 8003b62:	68e0      	ldr	r0, [r4, #12]
 8003b64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b66:	4298      	cmp	r0, r3
 8003b68:	bfb8      	it	lt
 8003b6a:	4618      	movlt	r0, r3
 8003b6c:	e733      	b.n	80039d6 <_printf_float+0xb2>
 8003b6e:	2301      	movs	r3, #1
 8003b70:	4642      	mov	r2, r8
 8003b72:	4659      	mov	r1, fp
 8003b74:	4628      	mov	r0, r5
 8003b76:	47b0      	blx	r6
 8003b78:	3001      	adds	r0, #1
 8003b7a:	f43f af2a 	beq.w	80039d2 <_printf_float+0xae>
 8003b7e:	3701      	adds	r7, #1
 8003b80:	e7e7      	b.n	8003b52 <_printf_float+0x22e>
 8003b82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	dc2b      	bgt.n	8003be0 <_printf_float+0x2bc>
 8003b88:	2301      	movs	r3, #1
 8003b8a:	4a26      	ldr	r2, [pc, #152]	; (8003c24 <_printf_float+0x300>)
 8003b8c:	4659      	mov	r1, fp
 8003b8e:	4628      	mov	r0, r5
 8003b90:	47b0      	blx	r6
 8003b92:	3001      	adds	r0, #1
 8003b94:	f43f af1d 	beq.w	80039d2 <_printf_float+0xae>
 8003b98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b9a:	b923      	cbnz	r3, 8003ba6 <_printf_float+0x282>
 8003b9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b9e:	b913      	cbnz	r3, 8003ba6 <_printf_float+0x282>
 8003ba0:	6823      	ldr	r3, [r4, #0]
 8003ba2:	07d9      	lsls	r1, r3, #31
 8003ba4:	d5d9      	bpl.n	8003b5a <_printf_float+0x236>
 8003ba6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003baa:	4659      	mov	r1, fp
 8003bac:	4628      	mov	r0, r5
 8003bae:	47b0      	blx	r6
 8003bb0:	3001      	adds	r0, #1
 8003bb2:	f43f af0e 	beq.w	80039d2 <_printf_float+0xae>
 8003bb6:	f04f 0800 	mov.w	r8, #0
 8003bba:	f104 091a 	add.w	r9, r4, #26
 8003bbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003bc0:	425b      	negs	r3, r3
 8003bc2:	4543      	cmp	r3, r8
 8003bc4:	dc01      	bgt.n	8003bca <_printf_float+0x2a6>
 8003bc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003bc8:	e797      	b.n	8003afa <_printf_float+0x1d6>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	464a      	mov	r2, r9
 8003bce:	4659      	mov	r1, fp
 8003bd0:	4628      	mov	r0, r5
 8003bd2:	47b0      	blx	r6
 8003bd4:	3001      	adds	r0, #1
 8003bd6:	f43f aefc 	beq.w	80039d2 <_printf_float+0xae>
 8003bda:	f108 0801 	add.w	r8, r8, #1
 8003bde:	e7ee      	b.n	8003bbe <_printf_float+0x29a>
 8003be0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003be2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003be4:	429a      	cmp	r2, r3
 8003be6:	bfa8      	it	ge
 8003be8:	461a      	movge	r2, r3
 8003bea:	2a00      	cmp	r2, #0
 8003bec:	4690      	mov	r8, r2
 8003bee:	dd07      	ble.n	8003c00 <_printf_float+0x2dc>
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	4659      	mov	r1, fp
 8003bf4:	463a      	mov	r2, r7
 8003bf6:	4628      	mov	r0, r5
 8003bf8:	47b0      	blx	r6
 8003bfa:	3001      	adds	r0, #1
 8003bfc:	f43f aee9 	beq.w	80039d2 <_printf_float+0xae>
 8003c00:	f104 031a 	add.w	r3, r4, #26
 8003c04:	f04f 0a00 	mov.w	sl, #0
 8003c08:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8003c0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c0e:	e015      	b.n	8003c3c <_printf_float+0x318>
 8003c10:	7fefffff 	.word	0x7fefffff
 8003c14:	080072e0 	.word	0x080072e0
 8003c18:	080072dc 	.word	0x080072dc
 8003c1c:	080072e8 	.word	0x080072e8
 8003c20:	080072e4 	.word	0x080072e4
 8003c24:	080072ec 	.word	0x080072ec
 8003c28:	2301      	movs	r3, #1
 8003c2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c2c:	4659      	mov	r1, fp
 8003c2e:	4628      	mov	r0, r5
 8003c30:	47b0      	blx	r6
 8003c32:	3001      	adds	r0, #1
 8003c34:	f43f aecd 	beq.w	80039d2 <_printf_float+0xae>
 8003c38:	f10a 0a01 	add.w	sl, sl, #1
 8003c3c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8003c40:	eba9 0308 	sub.w	r3, r9, r8
 8003c44:	4553      	cmp	r3, sl
 8003c46:	dcef      	bgt.n	8003c28 <_printf_float+0x304>
 8003c48:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	444f      	add	r7, r9
 8003c50:	db14      	blt.n	8003c7c <_printf_float+0x358>
 8003c52:	6823      	ldr	r3, [r4, #0]
 8003c54:	07da      	lsls	r2, r3, #31
 8003c56:	d411      	bmi.n	8003c7c <_printf_float+0x358>
 8003c58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c5a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c5c:	eba3 0209 	sub.w	r2, r3, r9
 8003c60:	eba3 0901 	sub.w	r9, r3, r1
 8003c64:	4591      	cmp	r9, r2
 8003c66:	bfa8      	it	ge
 8003c68:	4691      	movge	r9, r2
 8003c6a:	f1b9 0f00 	cmp.w	r9, #0
 8003c6e:	dc0d      	bgt.n	8003c8c <_printf_float+0x368>
 8003c70:	2700      	movs	r7, #0
 8003c72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c76:	f104 081a 	add.w	r8, r4, #26
 8003c7a:	e018      	b.n	8003cae <_printf_float+0x38a>
 8003c7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c80:	4659      	mov	r1, fp
 8003c82:	4628      	mov	r0, r5
 8003c84:	47b0      	blx	r6
 8003c86:	3001      	adds	r0, #1
 8003c88:	d1e6      	bne.n	8003c58 <_printf_float+0x334>
 8003c8a:	e6a2      	b.n	80039d2 <_printf_float+0xae>
 8003c8c:	464b      	mov	r3, r9
 8003c8e:	463a      	mov	r2, r7
 8003c90:	4659      	mov	r1, fp
 8003c92:	4628      	mov	r0, r5
 8003c94:	47b0      	blx	r6
 8003c96:	3001      	adds	r0, #1
 8003c98:	d1ea      	bne.n	8003c70 <_printf_float+0x34c>
 8003c9a:	e69a      	b.n	80039d2 <_printf_float+0xae>
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	4642      	mov	r2, r8
 8003ca0:	4659      	mov	r1, fp
 8003ca2:	4628      	mov	r0, r5
 8003ca4:	47b0      	blx	r6
 8003ca6:	3001      	adds	r0, #1
 8003ca8:	f43f ae93 	beq.w	80039d2 <_printf_float+0xae>
 8003cac:	3701      	adds	r7, #1
 8003cae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003cb2:	1a9b      	subs	r3, r3, r2
 8003cb4:	eba3 0309 	sub.w	r3, r3, r9
 8003cb8:	42bb      	cmp	r3, r7
 8003cba:	dcef      	bgt.n	8003c9c <_printf_float+0x378>
 8003cbc:	e74d      	b.n	8003b5a <_printf_float+0x236>
 8003cbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003cc0:	2a01      	cmp	r2, #1
 8003cc2:	dc01      	bgt.n	8003cc8 <_printf_float+0x3a4>
 8003cc4:	07db      	lsls	r3, r3, #31
 8003cc6:	d538      	bpl.n	8003d3a <_printf_float+0x416>
 8003cc8:	2301      	movs	r3, #1
 8003cca:	463a      	mov	r2, r7
 8003ccc:	4659      	mov	r1, fp
 8003cce:	4628      	mov	r0, r5
 8003cd0:	47b0      	blx	r6
 8003cd2:	3001      	adds	r0, #1
 8003cd4:	f43f ae7d 	beq.w	80039d2 <_printf_float+0xae>
 8003cd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003cdc:	4659      	mov	r1, fp
 8003cde:	4628      	mov	r0, r5
 8003ce0:	47b0      	blx	r6
 8003ce2:	3001      	adds	r0, #1
 8003ce4:	f107 0701 	add.w	r7, r7, #1
 8003ce8:	f43f ae73 	beq.w	80039d2 <_printf_float+0xae>
 8003cec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003cf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	f7fc fe6d 	bl	80009d8 <__aeabi_dcmpeq>
 8003cfe:	b9c0      	cbnz	r0, 8003d32 <_printf_float+0x40e>
 8003d00:	4643      	mov	r3, r8
 8003d02:	463a      	mov	r2, r7
 8003d04:	4659      	mov	r1, fp
 8003d06:	4628      	mov	r0, r5
 8003d08:	47b0      	blx	r6
 8003d0a:	3001      	adds	r0, #1
 8003d0c:	d10d      	bne.n	8003d2a <_printf_float+0x406>
 8003d0e:	e660      	b.n	80039d2 <_printf_float+0xae>
 8003d10:	2301      	movs	r3, #1
 8003d12:	4642      	mov	r2, r8
 8003d14:	4659      	mov	r1, fp
 8003d16:	4628      	mov	r0, r5
 8003d18:	47b0      	blx	r6
 8003d1a:	3001      	adds	r0, #1
 8003d1c:	f43f ae59 	beq.w	80039d2 <_printf_float+0xae>
 8003d20:	3701      	adds	r7, #1
 8003d22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d24:	3b01      	subs	r3, #1
 8003d26:	42bb      	cmp	r3, r7
 8003d28:	dcf2      	bgt.n	8003d10 <_printf_float+0x3ec>
 8003d2a:	464b      	mov	r3, r9
 8003d2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003d30:	e6e4      	b.n	8003afc <_printf_float+0x1d8>
 8003d32:	2700      	movs	r7, #0
 8003d34:	f104 081a 	add.w	r8, r4, #26
 8003d38:	e7f3      	b.n	8003d22 <_printf_float+0x3fe>
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e7e1      	b.n	8003d02 <_printf_float+0x3de>
 8003d3e:	2301      	movs	r3, #1
 8003d40:	4642      	mov	r2, r8
 8003d42:	4659      	mov	r1, fp
 8003d44:	4628      	mov	r0, r5
 8003d46:	47b0      	blx	r6
 8003d48:	3001      	adds	r0, #1
 8003d4a:	f43f ae42 	beq.w	80039d2 <_printf_float+0xae>
 8003d4e:	3701      	adds	r7, #1
 8003d50:	68e3      	ldr	r3, [r4, #12]
 8003d52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	42bb      	cmp	r3, r7
 8003d58:	dcf1      	bgt.n	8003d3e <_printf_float+0x41a>
 8003d5a:	e702      	b.n	8003b62 <_printf_float+0x23e>
 8003d5c:	2700      	movs	r7, #0
 8003d5e:	f104 0819 	add.w	r8, r4, #25
 8003d62:	e7f5      	b.n	8003d50 <_printf_float+0x42c>
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f43f ae94 	beq.w	8003a92 <_printf_float+0x16e>
 8003d6a:	f04f 0c00 	mov.w	ip, #0
 8003d6e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003d72:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8003d76:	6022      	str	r2, [r4, #0]
 8003d78:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003d7c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	463a      	mov	r2, r7
 8003d84:	464b      	mov	r3, r9
 8003d86:	4628      	mov	r0, r5
 8003d88:	f7ff fd3a 	bl	8003800 <__cvt>
 8003d8c:	4607      	mov	r7, r0
 8003d8e:	e64f      	b.n	8003a30 <_printf_float+0x10c>

08003d90 <_printf_common>:
 8003d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d94:	4691      	mov	r9, r2
 8003d96:	461f      	mov	r7, r3
 8003d98:	688a      	ldr	r2, [r1, #8]
 8003d9a:	690b      	ldr	r3, [r1, #16]
 8003d9c:	4606      	mov	r6, r0
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	bfb8      	it	lt
 8003da2:	4613      	movlt	r3, r2
 8003da4:	f8c9 3000 	str.w	r3, [r9]
 8003da8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003dac:	460c      	mov	r4, r1
 8003dae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003db2:	b112      	cbz	r2, 8003dba <_printf_common+0x2a>
 8003db4:	3301      	adds	r3, #1
 8003db6:	f8c9 3000 	str.w	r3, [r9]
 8003dba:	6823      	ldr	r3, [r4, #0]
 8003dbc:	0699      	lsls	r1, r3, #26
 8003dbe:	bf42      	ittt	mi
 8003dc0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003dc4:	3302      	addmi	r3, #2
 8003dc6:	f8c9 3000 	strmi.w	r3, [r9]
 8003dca:	6825      	ldr	r5, [r4, #0]
 8003dcc:	f015 0506 	ands.w	r5, r5, #6
 8003dd0:	d107      	bne.n	8003de2 <_printf_common+0x52>
 8003dd2:	f104 0a19 	add.w	sl, r4, #25
 8003dd6:	68e3      	ldr	r3, [r4, #12]
 8003dd8:	f8d9 2000 	ldr.w	r2, [r9]
 8003ddc:	1a9b      	subs	r3, r3, r2
 8003dde:	42ab      	cmp	r3, r5
 8003de0:	dc29      	bgt.n	8003e36 <_printf_common+0xa6>
 8003de2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003de6:	6822      	ldr	r2, [r4, #0]
 8003de8:	3300      	adds	r3, #0
 8003dea:	bf18      	it	ne
 8003dec:	2301      	movne	r3, #1
 8003dee:	0692      	lsls	r2, r2, #26
 8003df0:	d42e      	bmi.n	8003e50 <_printf_common+0xc0>
 8003df2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003df6:	4639      	mov	r1, r7
 8003df8:	4630      	mov	r0, r6
 8003dfa:	47c0      	blx	r8
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	d021      	beq.n	8003e44 <_printf_common+0xb4>
 8003e00:	6823      	ldr	r3, [r4, #0]
 8003e02:	68e5      	ldr	r5, [r4, #12]
 8003e04:	f003 0306 	and.w	r3, r3, #6
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	bf18      	it	ne
 8003e0c:	2500      	movne	r5, #0
 8003e0e:	f8d9 2000 	ldr.w	r2, [r9]
 8003e12:	f04f 0900 	mov.w	r9, #0
 8003e16:	bf08      	it	eq
 8003e18:	1aad      	subeq	r5, r5, r2
 8003e1a:	68a3      	ldr	r3, [r4, #8]
 8003e1c:	6922      	ldr	r2, [r4, #16]
 8003e1e:	bf08      	it	eq
 8003e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e24:	4293      	cmp	r3, r2
 8003e26:	bfc4      	itt	gt
 8003e28:	1a9b      	subgt	r3, r3, r2
 8003e2a:	18ed      	addgt	r5, r5, r3
 8003e2c:	341a      	adds	r4, #26
 8003e2e:	454d      	cmp	r5, r9
 8003e30:	d11a      	bne.n	8003e68 <_printf_common+0xd8>
 8003e32:	2000      	movs	r0, #0
 8003e34:	e008      	b.n	8003e48 <_printf_common+0xb8>
 8003e36:	2301      	movs	r3, #1
 8003e38:	4652      	mov	r2, sl
 8003e3a:	4639      	mov	r1, r7
 8003e3c:	4630      	mov	r0, r6
 8003e3e:	47c0      	blx	r8
 8003e40:	3001      	adds	r0, #1
 8003e42:	d103      	bne.n	8003e4c <_printf_common+0xbc>
 8003e44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e4c:	3501      	adds	r5, #1
 8003e4e:	e7c2      	b.n	8003dd6 <_printf_common+0x46>
 8003e50:	2030      	movs	r0, #48	; 0x30
 8003e52:	18e1      	adds	r1, r4, r3
 8003e54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e58:	1c5a      	adds	r2, r3, #1
 8003e5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e5e:	4422      	add	r2, r4
 8003e60:	3302      	adds	r3, #2
 8003e62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e66:	e7c4      	b.n	8003df2 <_printf_common+0x62>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	4622      	mov	r2, r4
 8003e6c:	4639      	mov	r1, r7
 8003e6e:	4630      	mov	r0, r6
 8003e70:	47c0      	blx	r8
 8003e72:	3001      	adds	r0, #1
 8003e74:	d0e6      	beq.n	8003e44 <_printf_common+0xb4>
 8003e76:	f109 0901 	add.w	r9, r9, #1
 8003e7a:	e7d8      	b.n	8003e2e <_printf_common+0x9e>

08003e7c <_printf_i>:
 8003e7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e80:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003e84:	460c      	mov	r4, r1
 8003e86:	7e09      	ldrb	r1, [r1, #24]
 8003e88:	b085      	sub	sp, #20
 8003e8a:	296e      	cmp	r1, #110	; 0x6e
 8003e8c:	4617      	mov	r7, r2
 8003e8e:	4606      	mov	r6, r0
 8003e90:	4698      	mov	r8, r3
 8003e92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003e94:	f000 80b3 	beq.w	8003ffe <_printf_i+0x182>
 8003e98:	d822      	bhi.n	8003ee0 <_printf_i+0x64>
 8003e9a:	2963      	cmp	r1, #99	; 0x63
 8003e9c:	d036      	beq.n	8003f0c <_printf_i+0x90>
 8003e9e:	d80a      	bhi.n	8003eb6 <_printf_i+0x3a>
 8003ea0:	2900      	cmp	r1, #0
 8003ea2:	f000 80b9 	beq.w	8004018 <_printf_i+0x19c>
 8003ea6:	2958      	cmp	r1, #88	; 0x58
 8003ea8:	f000 8083 	beq.w	8003fb2 <_printf_i+0x136>
 8003eac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003eb0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003eb4:	e032      	b.n	8003f1c <_printf_i+0xa0>
 8003eb6:	2964      	cmp	r1, #100	; 0x64
 8003eb8:	d001      	beq.n	8003ebe <_printf_i+0x42>
 8003eba:	2969      	cmp	r1, #105	; 0x69
 8003ebc:	d1f6      	bne.n	8003eac <_printf_i+0x30>
 8003ebe:	6820      	ldr	r0, [r4, #0]
 8003ec0:	6813      	ldr	r3, [r2, #0]
 8003ec2:	0605      	lsls	r5, r0, #24
 8003ec4:	f103 0104 	add.w	r1, r3, #4
 8003ec8:	d52a      	bpl.n	8003f20 <_printf_i+0xa4>
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6011      	str	r1, [r2, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	da03      	bge.n	8003eda <_printf_i+0x5e>
 8003ed2:	222d      	movs	r2, #45	; 0x2d
 8003ed4:	425b      	negs	r3, r3
 8003ed6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003eda:	486f      	ldr	r0, [pc, #444]	; (8004098 <_printf_i+0x21c>)
 8003edc:	220a      	movs	r2, #10
 8003ede:	e039      	b.n	8003f54 <_printf_i+0xd8>
 8003ee0:	2973      	cmp	r1, #115	; 0x73
 8003ee2:	f000 809d 	beq.w	8004020 <_printf_i+0x1a4>
 8003ee6:	d808      	bhi.n	8003efa <_printf_i+0x7e>
 8003ee8:	296f      	cmp	r1, #111	; 0x6f
 8003eea:	d020      	beq.n	8003f2e <_printf_i+0xb2>
 8003eec:	2970      	cmp	r1, #112	; 0x70
 8003eee:	d1dd      	bne.n	8003eac <_printf_i+0x30>
 8003ef0:	6823      	ldr	r3, [r4, #0]
 8003ef2:	f043 0320 	orr.w	r3, r3, #32
 8003ef6:	6023      	str	r3, [r4, #0]
 8003ef8:	e003      	b.n	8003f02 <_printf_i+0x86>
 8003efa:	2975      	cmp	r1, #117	; 0x75
 8003efc:	d017      	beq.n	8003f2e <_printf_i+0xb2>
 8003efe:	2978      	cmp	r1, #120	; 0x78
 8003f00:	d1d4      	bne.n	8003eac <_printf_i+0x30>
 8003f02:	2378      	movs	r3, #120	; 0x78
 8003f04:	4865      	ldr	r0, [pc, #404]	; (800409c <_printf_i+0x220>)
 8003f06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f0a:	e055      	b.n	8003fb8 <_printf_i+0x13c>
 8003f0c:	6813      	ldr	r3, [r2, #0]
 8003f0e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f12:	1d19      	adds	r1, r3, #4
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6011      	str	r1, [r2, #0]
 8003f18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e08c      	b.n	800403a <_printf_i+0x1be>
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003f26:	6011      	str	r1, [r2, #0]
 8003f28:	bf18      	it	ne
 8003f2a:	b21b      	sxthne	r3, r3
 8003f2c:	e7cf      	b.n	8003ece <_printf_i+0x52>
 8003f2e:	6813      	ldr	r3, [r2, #0]
 8003f30:	6825      	ldr	r5, [r4, #0]
 8003f32:	1d18      	adds	r0, r3, #4
 8003f34:	6010      	str	r0, [r2, #0]
 8003f36:	0628      	lsls	r0, r5, #24
 8003f38:	d501      	bpl.n	8003f3e <_printf_i+0xc2>
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	e002      	b.n	8003f44 <_printf_i+0xc8>
 8003f3e:	0668      	lsls	r0, r5, #25
 8003f40:	d5fb      	bpl.n	8003f3a <_printf_i+0xbe>
 8003f42:	881b      	ldrh	r3, [r3, #0]
 8003f44:	296f      	cmp	r1, #111	; 0x6f
 8003f46:	bf14      	ite	ne
 8003f48:	220a      	movne	r2, #10
 8003f4a:	2208      	moveq	r2, #8
 8003f4c:	4852      	ldr	r0, [pc, #328]	; (8004098 <_printf_i+0x21c>)
 8003f4e:	2100      	movs	r1, #0
 8003f50:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f54:	6865      	ldr	r5, [r4, #4]
 8003f56:	2d00      	cmp	r5, #0
 8003f58:	60a5      	str	r5, [r4, #8]
 8003f5a:	f2c0 8095 	blt.w	8004088 <_printf_i+0x20c>
 8003f5e:	6821      	ldr	r1, [r4, #0]
 8003f60:	f021 0104 	bic.w	r1, r1, #4
 8003f64:	6021      	str	r1, [r4, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d13d      	bne.n	8003fe6 <_printf_i+0x16a>
 8003f6a:	2d00      	cmp	r5, #0
 8003f6c:	f040 808e 	bne.w	800408c <_printf_i+0x210>
 8003f70:	4665      	mov	r5, ip
 8003f72:	2a08      	cmp	r2, #8
 8003f74:	d10b      	bne.n	8003f8e <_printf_i+0x112>
 8003f76:	6823      	ldr	r3, [r4, #0]
 8003f78:	07db      	lsls	r3, r3, #31
 8003f7a:	d508      	bpl.n	8003f8e <_printf_i+0x112>
 8003f7c:	6923      	ldr	r3, [r4, #16]
 8003f7e:	6862      	ldr	r2, [r4, #4]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	bfde      	ittt	le
 8003f84:	2330      	movle	r3, #48	; 0x30
 8003f86:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f8a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003f8e:	ebac 0305 	sub.w	r3, ip, r5
 8003f92:	6123      	str	r3, [r4, #16]
 8003f94:	f8cd 8000 	str.w	r8, [sp]
 8003f98:	463b      	mov	r3, r7
 8003f9a:	aa03      	add	r2, sp, #12
 8003f9c:	4621      	mov	r1, r4
 8003f9e:	4630      	mov	r0, r6
 8003fa0:	f7ff fef6 	bl	8003d90 <_printf_common>
 8003fa4:	3001      	adds	r0, #1
 8003fa6:	d14d      	bne.n	8004044 <_printf_i+0x1c8>
 8003fa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003fac:	b005      	add	sp, #20
 8003fae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003fb2:	4839      	ldr	r0, [pc, #228]	; (8004098 <_printf_i+0x21c>)
 8003fb4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003fb8:	6813      	ldr	r3, [r2, #0]
 8003fba:	6821      	ldr	r1, [r4, #0]
 8003fbc:	1d1d      	adds	r5, r3, #4
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6015      	str	r5, [r2, #0]
 8003fc2:	060a      	lsls	r2, r1, #24
 8003fc4:	d50b      	bpl.n	8003fde <_printf_i+0x162>
 8003fc6:	07ca      	lsls	r2, r1, #31
 8003fc8:	bf44      	itt	mi
 8003fca:	f041 0120 	orrmi.w	r1, r1, #32
 8003fce:	6021      	strmi	r1, [r4, #0]
 8003fd0:	b91b      	cbnz	r3, 8003fda <_printf_i+0x15e>
 8003fd2:	6822      	ldr	r2, [r4, #0]
 8003fd4:	f022 0220 	bic.w	r2, r2, #32
 8003fd8:	6022      	str	r2, [r4, #0]
 8003fda:	2210      	movs	r2, #16
 8003fdc:	e7b7      	b.n	8003f4e <_printf_i+0xd2>
 8003fde:	064d      	lsls	r5, r1, #25
 8003fe0:	bf48      	it	mi
 8003fe2:	b29b      	uxthmi	r3, r3
 8003fe4:	e7ef      	b.n	8003fc6 <_printf_i+0x14a>
 8003fe6:	4665      	mov	r5, ip
 8003fe8:	fbb3 f1f2 	udiv	r1, r3, r2
 8003fec:	fb02 3311 	mls	r3, r2, r1, r3
 8003ff0:	5cc3      	ldrb	r3, [r0, r3]
 8003ff2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	2900      	cmp	r1, #0
 8003ffa:	d1f5      	bne.n	8003fe8 <_printf_i+0x16c>
 8003ffc:	e7b9      	b.n	8003f72 <_printf_i+0xf6>
 8003ffe:	6813      	ldr	r3, [r2, #0]
 8004000:	6825      	ldr	r5, [r4, #0]
 8004002:	1d18      	adds	r0, r3, #4
 8004004:	6961      	ldr	r1, [r4, #20]
 8004006:	6010      	str	r0, [r2, #0]
 8004008:	0628      	lsls	r0, r5, #24
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	d501      	bpl.n	8004012 <_printf_i+0x196>
 800400e:	6019      	str	r1, [r3, #0]
 8004010:	e002      	b.n	8004018 <_printf_i+0x19c>
 8004012:	066a      	lsls	r2, r5, #25
 8004014:	d5fb      	bpl.n	800400e <_printf_i+0x192>
 8004016:	8019      	strh	r1, [r3, #0]
 8004018:	2300      	movs	r3, #0
 800401a:	4665      	mov	r5, ip
 800401c:	6123      	str	r3, [r4, #16]
 800401e:	e7b9      	b.n	8003f94 <_printf_i+0x118>
 8004020:	6813      	ldr	r3, [r2, #0]
 8004022:	1d19      	adds	r1, r3, #4
 8004024:	6011      	str	r1, [r2, #0]
 8004026:	681d      	ldr	r5, [r3, #0]
 8004028:	6862      	ldr	r2, [r4, #4]
 800402a:	2100      	movs	r1, #0
 800402c:	4628      	mov	r0, r5
 800402e:	f002 fa95 	bl	800655c <memchr>
 8004032:	b108      	cbz	r0, 8004038 <_printf_i+0x1bc>
 8004034:	1b40      	subs	r0, r0, r5
 8004036:	6060      	str	r0, [r4, #4]
 8004038:	6863      	ldr	r3, [r4, #4]
 800403a:	6123      	str	r3, [r4, #16]
 800403c:	2300      	movs	r3, #0
 800403e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004042:	e7a7      	b.n	8003f94 <_printf_i+0x118>
 8004044:	6923      	ldr	r3, [r4, #16]
 8004046:	462a      	mov	r2, r5
 8004048:	4639      	mov	r1, r7
 800404a:	4630      	mov	r0, r6
 800404c:	47c0      	blx	r8
 800404e:	3001      	adds	r0, #1
 8004050:	d0aa      	beq.n	8003fa8 <_printf_i+0x12c>
 8004052:	6823      	ldr	r3, [r4, #0]
 8004054:	079b      	lsls	r3, r3, #30
 8004056:	d413      	bmi.n	8004080 <_printf_i+0x204>
 8004058:	68e0      	ldr	r0, [r4, #12]
 800405a:	9b03      	ldr	r3, [sp, #12]
 800405c:	4298      	cmp	r0, r3
 800405e:	bfb8      	it	lt
 8004060:	4618      	movlt	r0, r3
 8004062:	e7a3      	b.n	8003fac <_printf_i+0x130>
 8004064:	2301      	movs	r3, #1
 8004066:	464a      	mov	r2, r9
 8004068:	4639      	mov	r1, r7
 800406a:	4630      	mov	r0, r6
 800406c:	47c0      	blx	r8
 800406e:	3001      	adds	r0, #1
 8004070:	d09a      	beq.n	8003fa8 <_printf_i+0x12c>
 8004072:	3501      	adds	r5, #1
 8004074:	68e3      	ldr	r3, [r4, #12]
 8004076:	9a03      	ldr	r2, [sp, #12]
 8004078:	1a9b      	subs	r3, r3, r2
 800407a:	42ab      	cmp	r3, r5
 800407c:	dcf2      	bgt.n	8004064 <_printf_i+0x1e8>
 800407e:	e7eb      	b.n	8004058 <_printf_i+0x1dc>
 8004080:	2500      	movs	r5, #0
 8004082:	f104 0919 	add.w	r9, r4, #25
 8004086:	e7f5      	b.n	8004074 <_printf_i+0x1f8>
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1ac      	bne.n	8003fe6 <_printf_i+0x16a>
 800408c:	7803      	ldrb	r3, [r0, #0]
 800408e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004092:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004096:	e76c      	b.n	8003f72 <_printf_i+0xf6>
 8004098:	080072ee 	.word	0x080072ee
 800409c:	080072ff 	.word	0x080072ff

080040a0 <_scanf_float>:
 80040a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040a4:	469a      	mov	sl, r3
 80040a6:	688b      	ldr	r3, [r1, #8]
 80040a8:	4616      	mov	r6, r2
 80040aa:	1e5a      	subs	r2, r3, #1
 80040ac:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80040b0:	bf88      	it	hi
 80040b2:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80040b6:	b087      	sub	sp, #28
 80040b8:	bf85      	ittet	hi
 80040ba:	189b      	addhi	r3, r3, r2
 80040bc:	9301      	strhi	r3, [sp, #4]
 80040be:	2300      	movls	r3, #0
 80040c0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80040c4:	4688      	mov	r8, r1
 80040c6:	f04f 0b00 	mov.w	fp, #0
 80040ca:	bf8c      	ite	hi
 80040cc:	608b      	strhi	r3, [r1, #8]
 80040ce:	9301      	strls	r3, [sp, #4]
 80040d0:	680b      	ldr	r3, [r1, #0]
 80040d2:	4607      	mov	r7, r0
 80040d4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80040d8:	f848 3b1c 	str.w	r3, [r8], #28
 80040dc:	460c      	mov	r4, r1
 80040de:	4645      	mov	r5, r8
 80040e0:	465a      	mov	r2, fp
 80040e2:	46d9      	mov	r9, fp
 80040e4:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80040e8:	f8cd b008 	str.w	fp, [sp, #8]
 80040ec:	68a1      	ldr	r1, [r4, #8]
 80040ee:	b181      	cbz	r1, 8004112 <_scanf_float+0x72>
 80040f0:	6833      	ldr	r3, [r6, #0]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	2b49      	cmp	r3, #73	; 0x49
 80040f6:	d071      	beq.n	80041dc <_scanf_float+0x13c>
 80040f8:	d84d      	bhi.n	8004196 <_scanf_float+0xf6>
 80040fa:	2b39      	cmp	r3, #57	; 0x39
 80040fc:	d840      	bhi.n	8004180 <_scanf_float+0xe0>
 80040fe:	2b31      	cmp	r3, #49	; 0x31
 8004100:	f080 8088 	bcs.w	8004214 <_scanf_float+0x174>
 8004104:	2b2d      	cmp	r3, #45	; 0x2d
 8004106:	f000 8090 	beq.w	800422a <_scanf_float+0x18a>
 800410a:	d815      	bhi.n	8004138 <_scanf_float+0x98>
 800410c:	2b2b      	cmp	r3, #43	; 0x2b
 800410e:	f000 808c 	beq.w	800422a <_scanf_float+0x18a>
 8004112:	f1b9 0f00 	cmp.w	r9, #0
 8004116:	d003      	beq.n	8004120 <_scanf_float+0x80>
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800411e:	6023      	str	r3, [r4, #0]
 8004120:	3a01      	subs	r2, #1
 8004122:	2a01      	cmp	r2, #1
 8004124:	f200 80ea 	bhi.w	80042fc <_scanf_float+0x25c>
 8004128:	4545      	cmp	r5, r8
 800412a:	f200 80dc 	bhi.w	80042e6 <_scanf_float+0x246>
 800412e:	2601      	movs	r6, #1
 8004130:	4630      	mov	r0, r6
 8004132:	b007      	add	sp, #28
 8004134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004138:	2b2e      	cmp	r3, #46	; 0x2e
 800413a:	f000 809f 	beq.w	800427c <_scanf_float+0x1dc>
 800413e:	2b30      	cmp	r3, #48	; 0x30
 8004140:	d1e7      	bne.n	8004112 <_scanf_float+0x72>
 8004142:	6820      	ldr	r0, [r4, #0]
 8004144:	f410 7f80 	tst.w	r0, #256	; 0x100
 8004148:	d064      	beq.n	8004214 <_scanf_float+0x174>
 800414a:	9b01      	ldr	r3, [sp, #4]
 800414c:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8004150:	6020      	str	r0, [r4, #0]
 8004152:	f109 0901 	add.w	r9, r9, #1
 8004156:	b11b      	cbz	r3, 8004160 <_scanf_float+0xc0>
 8004158:	3b01      	subs	r3, #1
 800415a:	3101      	adds	r1, #1
 800415c:	9301      	str	r3, [sp, #4]
 800415e:	60a1      	str	r1, [r4, #8]
 8004160:	68a3      	ldr	r3, [r4, #8]
 8004162:	3b01      	subs	r3, #1
 8004164:	60a3      	str	r3, [r4, #8]
 8004166:	6923      	ldr	r3, [r4, #16]
 8004168:	3301      	adds	r3, #1
 800416a:	6123      	str	r3, [r4, #16]
 800416c:	6873      	ldr	r3, [r6, #4]
 800416e:	3b01      	subs	r3, #1
 8004170:	2b00      	cmp	r3, #0
 8004172:	6073      	str	r3, [r6, #4]
 8004174:	f340 80ac 	ble.w	80042d0 <_scanf_float+0x230>
 8004178:	6833      	ldr	r3, [r6, #0]
 800417a:	3301      	adds	r3, #1
 800417c:	6033      	str	r3, [r6, #0]
 800417e:	e7b5      	b.n	80040ec <_scanf_float+0x4c>
 8004180:	2b45      	cmp	r3, #69	; 0x45
 8004182:	f000 8085 	beq.w	8004290 <_scanf_float+0x1f0>
 8004186:	2b46      	cmp	r3, #70	; 0x46
 8004188:	d06a      	beq.n	8004260 <_scanf_float+0x1c0>
 800418a:	2b41      	cmp	r3, #65	; 0x41
 800418c:	d1c1      	bne.n	8004112 <_scanf_float+0x72>
 800418e:	2a01      	cmp	r2, #1
 8004190:	d1bf      	bne.n	8004112 <_scanf_float+0x72>
 8004192:	2202      	movs	r2, #2
 8004194:	e046      	b.n	8004224 <_scanf_float+0x184>
 8004196:	2b65      	cmp	r3, #101	; 0x65
 8004198:	d07a      	beq.n	8004290 <_scanf_float+0x1f0>
 800419a:	d818      	bhi.n	80041ce <_scanf_float+0x12e>
 800419c:	2b54      	cmp	r3, #84	; 0x54
 800419e:	d066      	beq.n	800426e <_scanf_float+0x1ce>
 80041a0:	d811      	bhi.n	80041c6 <_scanf_float+0x126>
 80041a2:	2b4e      	cmp	r3, #78	; 0x4e
 80041a4:	d1b5      	bne.n	8004112 <_scanf_float+0x72>
 80041a6:	2a00      	cmp	r2, #0
 80041a8:	d146      	bne.n	8004238 <_scanf_float+0x198>
 80041aa:	f1b9 0f00 	cmp.w	r9, #0
 80041ae:	d145      	bne.n	800423c <_scanf_float+0x19c>
 80041b0:	6821      	ldr	r1, [r4, #0]
 80041b2:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80041b6:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80041ba:	d13f      	bne.n	800423c <_scanf_float+0x19c>
 80041bc:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80041c0:	6021      	str	r1, [r4, #0]
 80041c2:	2201      	movs	r2, #1
 80041c4:	e02e      	b.n	8004224 <_scanf_float+0x184>
 80041c6:	2b59      	cmp	r3, #89	; 0x59
 80041c8:	d01e      	beq.n	8004208 <_scanf_float+0x168>
 80041ca:	2b61      	cmp	r3, #97	; 0x61
 80041cc:	e7de      	b.n	800418c <_scanf_float+0xec>
 80041ce:	2b6e      	cmp	r3, #110	; 0x6e
 80041d0:	d0e9      	beq.n	80041a6 <_scanf_float+0x106>
 80041d2:	d815      	bhi.n	8004200 <_scanf_float+0x160>
 80041d4:	2b66      	cmp	r3, #102	; 0x66
 80041d6:	d043      	beq.n	8004260 <_scanf_float+0x1c0>
 80041d8:	2b69      	cmp	r3, #105	; 0x69
 80041da:	d19a      	bne.n	8004112 <_scanf_float+0x72>
 80041dc:	f1bb 0f00 	cmp.w	fp, #0
 80041e0:	d138      	bne.n	8004254 <_scanf_float+0x1b4>
 80041e2:	f1b9 0f00 	cmp.w	r9, #0
 80041e6:	d197      	bne.n	8004118 <_scanf_float+0x78>
 80041e8:	6821      	ldr	r1, [r4, #0]
 80041ea:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80041ee:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80041f2:	d195      	bne.n	8004120 <_scanf_float+0x80>
 80041f4:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80041f8:	6021      	str	r1, [r4, #0]
 80041fa:	f04f 0b01 	mov.w	fp, #1
 80041fe:	e011      	b.n	8004224 <_scanf_float+0x184>
 8004200:	2b74      	cmp	r3, #116	; 0x74
 8004202:	d034      	beq.n	800426e <_scanf_float+0x1ce>
 8004204:	2b79      	cmp	r3, #121	; 0x79
 8004206:	d184      	bne.n	8004112 <_scanf_float+0x72>
 8004208:	f1bb 0f07 	cmp.w	fp, #7
 800420c:	d181      	bne.n	8004112 <_scanf_float+0x72>
 800420e:	f04f 0b08 	mov.w	fp, #8
 8004212:	e007      	b.n	8004224 <_scanf_float+0x184>
 8004214:	eb12 0f0b 	cmn.w	r2, fp
 8004218:	f47f af7b 	bne.w	8004112 <_scanf_float+0x72>
 800421c:	6821      	ldr	r1, [r4, #0]
 800421e:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8004222:	6021      	str	r1, [r4, #0]
 8004224:	702b      	strb	r3, [r5, #0]
 8004226:	3501      	adds	r5, #1
 8004228:	e79a      	b.n	8004160 <_scanf_float+0xc0>
 800422a:	6821      	ldr	r1, [r4, #0]
 800422c:	0608      	lsls	r0, r1, #24
 800422e:	f57f af70 	bpl.w	8004112 <_scanf_float+0x72>
 8004232:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004236:	e7f4      	b.n	8004222 <_scanf_float+0x182>
 8004238:	2a02      	cmp	r2, #2
 800423a:	d047      	beq.n	80042cc <_scanf_float+0x22c>
 800423c:	f1bb 0f01 	cmp.w	fp, #1
 8004240:	d003      	beq.n	800424a <_scanf_float+0x1aa>
 8004242:	f1bb 0f04 	cmp.w	fp, #4
 8004246:	f47f af64 	bne.w	8004112 <_scanf_float+0x72>
 800424a:	f10b 0b01 	add.w	fp, fp, #1
 800424e:	fa5f fb8b 	uxtb.w	fp, fp
 8004252:	e7e7      	b.n	8004224 <_scanf_float+0x184>
 8004254:	f1bb 0f03 	cmp.w	fp, #3
 8004258:	d0f7      	beq.n	800424a <_scanf_float+0x1aa>
 800425a:	f1bb 0f05 	cmp.w	fp, #5
 800425e:	e7f2      	b.n	8004246 <_scanf_float+0x1a6>
 8004260:	f1bb 0f02 	cmp.w	fp, #2
 8004264:	f47f af55 	bne.w	8004112 <_scanf_float+0x72>
 8004268:	f04f 0b03 	mov.w	fp, #3
 800426c:	e7da      	b.n	8004224 <_scanf_float+0x184>
 800426e:	f1bb 0f06 	cmp.w	fp, #6
 8004272:	f47f af4e 	bne.w	8004112 <_scanf_float+0x72>
 8004276:	f04f 0b07 	mov.w	fp, #7
 800427a:	e7d3      	b.n	8004224 <_scanf_float+0x184>
 800427c:	6821      	ldr	r1, [r4, #0]
 800427e:	0588      	lsls	r0, r1, #22
 8004280:	f57f af47 	bpl.w	8004112 <_scanf_float+0x72>
 8004284:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8004288:	6021      	str	r1, [r4, #0]
 800428a:	f8cd 9008 	str.w	r9, [sp, #8]
 800428e:	e7c9      	b.n	8004224 <_scanf_float+0x184>
 8004290:	6821      	ldr	r1, [r4, #0]
 8004292:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8004296:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800429a:	d006      	beq.n	80042aa <_scanf_float+0x20a>
 800429c:	0548      	lsls	r0, r1, #21
 800429e:	f57f af38 	bpl.w	8004112 <_scanf_float+0x72>
 80042a2:	f1b9 0f00 	cmp.w	r9, #0
 80042a6:	f43f af3b 	beq.w	8004120 <_scanf_float+0x80>
 80042aa:	0588      	lsls	r0, r1, #22
 80042ac:	bf58      	it	pl
 80042ae:	9802      	ldrpl	r0, [sp, #8]
 80042b0:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80042b4:	bf58      	it	pl
 80042b6:	eba9 0000 	subpl.w	r0, r9, r0
 80042ba:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80042be:	bf58      	it	pl
 80042c0:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80042c4:	6021      	str	r1, [r4, #0]
 80042c6:	f04f 0900 	mov.w	r9, #0
 80042ca:	e7ab      	b.n	8004224 <_scanf_float+0x184>
 80042cc:	2203      	movs	r2, #3
 80042ce:	e7a9      	b.n	8004224 <_scanf_float+0x184>
 80042d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80042d4:	4631      	mov	r1, r6
 80042d6:	4638      	mov	r0, r7
 80042d8:	9205      	str	r2, [sp, #20]
 80042da:	4798      	blx	r3
 80042dc:	9a05      	ldr	r2, [sp, #20]
 80042de:	2800      	cmp	r0, #0
 80042e0:	f43f af04 	beq.w	80040ec <_scanf_float+0x4c>
 80042e4:	e715      	b.n	8004112 <_scanf_float+0x72>
 80042e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80042ea:	4632      	mov	r2, r6
 80042ec:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80042f0:	4638      	mov	r0, r7
 80042f2:	4798      	blx	r3
 80042f4:	6923      	ldr	r3, [r4, #16]
 80042f6:	3b01      	subs	r3, #1
 80042f8:	6123      	str	r3, [r4, #16]
 80042fa:	e715      	b.n	8004128 <_scanf_float+0x88>
 80042fc:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8004300:	2b06      	cmp	r3, #6
 8004302:	d80a      	bhi.n	800431a <_scanf_float+0x27a>
 8004304:	f1bb 0f02 	cmp.w	fp, #2
 8004308:	d967      	bls.n	80043da <_scanf_float+0x33a>
 800430a:	f1ab 0b03 	sub.w	fp, fp, #3
 800430e:	fa5f fb8b 	uxtb.w	fp, fp
 8004312:	eba5 0b0b 	sub.w	fp, r5, fp
 8004316:	455d      	cmp	r5, fp
 8004318:	d14a      	bne.n	80043b0 <_scanf_float+0x310>
 800431a:	6823      	ldr	r3, [r4, #0]
 800431c:	05da      	lsls	r2, r3, #23
 800431e:	d51f      	bpl.n	8004360 <_scanf_float+0x2c0>
 8004320:	055b      	lsls	r3, r3, #21
 8004322:	d467      	bmi.n	80043f4 <_scanf_float+0x354>
 8004324:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004328:	6923      	ldr	r3, [r4, #16]
 800432a:	2965      	cmp	r1, #101	; 0x65
 800432c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8004330:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8004334:	6123      	str	r3, [r4, #16]
 8004336:	d00d      	beq.n	8004354 <_scanf_float+0x2b4>
 8004338:	2945      	cmp	r1, #69	; 0x45
 800433a:	d00b      	beq.n	8004354 <_scanf_float+0x2b4>
 800433c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004340:	4632      	mov	r2, r6
 8004342:	4638      	mov	r0, r7
 8004344:	4798      	blx	r3
 8004346:	6923      	ldr	r3, [r4, #16]
 8004348:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800434c:	3b01      	subs	r3, #1
 800434e:	f1a5 0b02 	sub.w	fp, r5, #2
 8004352:	6123      	str	r3, [r4, #16]
 8004354:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004358:	4632      	mov	r2, r6
 800435a:	4638      	mov	r0, r7
 800435c:	4798      	blx	r3
 800435e:	465d      	mov	r5, fp
 8004360:	6826      	ldr	r6, [r4, #0]
 8004362:	f016 0610 	ands.w	r6, r6, #16
 8004366:	d176      	bne.n	8004456 <_scanf_float+0x3b6>
 8004368:	702e      	strb	r6, [r5, #0]
 800436a:	6823      	ldr	r3, [r4, #0]
 800436c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004370:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004374:	d141      	bne.n	80043fa <_scanf_float+0x35a>
 8004376:	9b02      	ldr	r3, [sp, #8]
 8004378:	eba9 0303 	sub.w	r3, r9, r3
 800437c:	425a      	negs	r2, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d148      	bne.n	8004414 <_scanf_float+0x374>
 8004382:	4641      	mov	r1, r8
 8004384:	2200      	movs	r2, #0
 8004386:	4638      	mov	r0, r7
 8004388:	f000 feb2 	bl	80050f0 <_strtod_r>
 800438c:	6825      	ldr	r5, [r4, #0]
 800438e:	4680      	mov	r8, r0
 8004390:	f015 0f02 	tst.w	r5, #2
 8004394:	4689      	mov	r9, r1
 8004396:	f8da 3000 	ldr.w	r3, [sl]
 800439a:	d046      	beq.n	800442a <_scanf_float+0x38a>
 800439c:	1d1a      	adds	r2, r3, #4
 800439e:	f8ca 2000 	str.w	r2, [sl]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	e9c3 8900 	strd	r8, r9, [r3]
 80043a8:	68e3      	ldr	r3, [r4, #12]
 80043aa:	3301      	adds	r3, #1
 80043ac:	60e3      	str	r3, [r4, #12]
 80043ae:	e6bf      	b.n	8004130 <_scanf_float+0x90>
 80043b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80043b4:	4632      	mov	r2, r6
 80043b6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80043ba:	4638      	mov	r0, r7
 80043bc:	4798      	blx	r3
 80043be:	6923      	ldr	r3, [r4, #16]
 80043c0:	3b01      	subs	r3, #1
 80043c2:	6123      	str	r3, [r4, #16]
 80043c4:	e7a7      	b.n	8004316 <_scanf_float+0x276>
 80043c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80043ca:	4632      	mov	r2, r6
 80043cc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80043d0:	4638      	mov	r0, r7
 80043d2:	4798      	blx	r3
 80043d4:	6923      	ldr	r3, [r4, #16]
 80043d6:	3b01      	subs	r3, #1
 80043d8:	6123      	str	r3, [r4, #16]
 80043da:	4545      	cmp	r5, r8
 80043dc:	d8f3      	bhi.n	80043c6 <_scanf_float+0x326>
 80043de:	e6a6      	b.n	800412e <_scanf_float+0x8e>
 80043e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80043e4:	4632      	mov	r2, r6
 80043e6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80043ea:	4638      	mov	r0, r7
 80043ec:	4798      	blx	r3
 80043ee:	6923      	ldr	r3, [r4, #16]
 80043f0:	3b01      	subs	r3, #1
 80043f2:	6123      	str	r3, [r4, #16]
 80043f4:	4545      	cmp	r5, r8
 80043f6:	d8f3      	bhi.n	80043e0 <_scanf_float+0x340>
 80043f8:	e699      	b.n	800412e <_scanf_float+0x8e>
 80043fa:	9b03      	ldr	r3, [sp, #12]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d0c0      	beq.n	8004382 <_scanf_float+0x2e2>
 8004400:	9904      	ldr	r1, [sp, #16]
 8004402:	230a      	movs	r3, #10
 8004404:	4632      	mov	r2, r6
 8004406:	3101      	adds	r1, #1
 8004408:	4638      	mov	r0, r7
 800440a:	f000 fefd 	bl	8005208 <_strtol_r>
 800440e:	9b03      	ldr	r3, [sp, #12]
 8004410:	9d04      	ldr	r5, [sp, #16]
 8004412:	1ac2      	subs	r2, r0, r3
 8004414:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004418:	429d      	cmp	r5, r3
 800441a:	bf28      	it	cs
 800441c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8004420:	490e      	ldr	r1, [pc, #56]	; (800445c <_scanf_float+0x3bc>)
 8004422:	4628      	mov	r0, r5
 8004424:	f000 f820 	bl	8004468 <siprintf>
 8004428:	e7ab      	b.n	8004382 <_scanf_float+0x2e2>
 800442a:	1d1f      	adds	r7, r3, #4
 800442c:	f015 0504 	ands.w	r5, r5, #4
 8004430:	f8ca 7000 	str.w	r7, [sl]
 8004434:	d1b5      	bne.n	80043a2 <_scanf_float+0x302>
 8004436:	681f      	ldr	r7, [r3, #0]
 8004438:	4602      	mov	r2, r0
 800443a:	460b      	mov	r3, r1
 800443c:	f7fc fafe 	bl	8000a3c <__aeabi_dcmpun>
 8004440:	b120      	cbz	r0, 800444c <_scanf_float+0x3ac>
 8004442:	4628      	mov	r0, r5
 8004444:	f000 f80c 	bl	8004460 <nanf>
 8004448:	6038      	str	r0, [r7, #0]
 800444a:	e7ad      	b.n	80043a8 <_scanf_float+0x308>
 800444c:	4640      	mov	r0, r8
 800444e:	4649      	mov	r1, r9
 8004450:	f7fc fb52 	bl	8000af8 <__aeabi_d2f>
 8004454:	e7f8      	b.n	8004448 <_scanf_float+0x3a8>
 8004456:	2600      	movs	r6, #0
 8004458:	e66a      	b.n	8004130 <_scanf_float+0x90>
 800445a:	bf00      	nop
 800445c:	08007310 	.word	0x08007310

08004460 <nanf>:
 8004460:	4800      	ldr	r0, [pc, #0]	; (8004464 <nanf+0x4>)
 8004462:	4770      	bx	lr
 8004464:	7fc00000 	.word	0x7fc00000

08004468 <siprintf>:
 8004468:	b40e      	push	{r1, r2, r3}
 800446a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800446e:	b500      	push	{lr}
 8004470:	b09c      	sub	sp, #112	; 0x70
 8004472:	ab1d      	add	r3, sp, #116	; 0x74
 8004474:	9002      	str	r0, [sp, #8]
 8004476:	9006      	str	r0, [sp, #24]
 8004478:	9107      	str	r1, [sp, #28]
 800447a:	9104      	str	r1, [sp, #16]
 800447c:	4808      	ldr	r0, [pc, #32]	; (80044a0 <siprintf+0x38>)
 800447e:	4909      	ldr	r1, [pc, #36]	; (80044a4 <siprintf+0x3c>)
 8004480:	f853 2b04 	ldr.w	r2, [r3], #4
 8004484:	9105      	str	r1, [sp, #20]
 8004486:	6800      	ldr	r0, [r0, #0]
 8004488:	a902      	add	r1, sp, #8
 800448a:	9301      	str	r3, [sp, #4]
 800448c:	f002 fd86 	bl	8006f9c <_svfiprintf_r>
 8004490:	2200      	movs	r2, #0
 8004492:	9b02      	ldr	r3, [sp, #8]
 8004494:	701a      	strb	r2, [r3, #0]
 8004496:	b01c      	add	sp, #112	; 0x70
 8004498:	f85d eb04 	ldr.w	lr, [sp], #4
 800449c:	b003      	add	sp, #12
 800449e:	4770      	bx	lr
 80044a0:	2000000c 	.word	0x2000000c
 80044a4:	ffff0208 	.word	0xffff0208

080044a8 <sulp>:
 80044a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044ac:	460f      	mov	r7, r1
 80044ae:	4690      	mov	r8, r2
 80044b0:	f002 fb38 	bl	8006b24 <__ulp>
 80044b4:	4604      	mov	r4, r0
 80044b6:	460d      	mov	r5, r1
 80044b8:	f1b8 0f00 	cmp.w	r8, #0
 80044bc:	d011      	beq.n	80044e2 <sulp+0x3a>
 80044be:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80044c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	dd0b      	ble.n	80044e2 <sulp+0x3a>
 80044ca:	2400      	movs	r4, #0
 80044cc:	051b      	lsls	r3, r3, #20
 80044ce:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80044d2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80044d6:	4622      	mov	r2, r4
 80044d8:	462b      	mov	r3, r5
 80044da:	f7fc f815 	bl	8000508 <__aeabi_dmul>
 80044de:	4604      	mov	r4, r0
 80044e0:	460d      	mov	r5, r1
 80044e2:	4620      	mov	r0, r4
 80044e4:	4629      	mov	r1, r5
 80044e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044ea:	0000      	movs	r0, r0
 80044ec:	0000      	movs	r0, r0
	...

080044f0 <_strtod_l>:
 80044f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044f4:	461f      	mov	r7, r3
 80044f6:	2300      	movs	r3, #0
 80044f8:	b0a1      	sub	sp, #132	; 0x84
 80044fa:	4683      	mov	fp, r0
 80044fc:	4638      	mov	r0, r7
 80044fe:	460e      	mov	r6, r1
 8004500:	9217      	str	r2, [sp, #92]	; 0x5c
 8004502:	931c      	str	r3, [sp, #112]	; 0x70
 8004504:	f001 ffff 	bl	8006506 <__localeconv_l>
 8004508:	4680      	mov	r8, r0
 800450a:	6800      	ldr	r0, [r0, #0]
 800450c:	f7fb fe38 	bl	8000180 <strlen>
 8004510:	f04f 0900 	mov.w	r9, #0
 8004514:	4604      	mov	r4, r0
 8004516:	f04f 0a00 	mov.w	sl, #0
 800451a:	961b      	str	r6, [sp, #108]	; 0x6c
 800451c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800451e:	781a      	ldrb	r2, [r3, #0]
 8004520:	2a0d      	cmp	r2, #13
 8004522:	d832      	bhi.n	800458a <_strtod_l+0x9a>
 8004524:	2a09      	cmp	r2, #9
 8004526:	d236      	bcs.n	8004596 <_strtod_l+0xa6>
 8004528:	2a00      	cmp	r2, #0
 800452a:	d03e      	beq.n	80045aa <_strtod_l+0xba>
 800452c:	2300      	movs	r3, #0
 800452e:	930d      	str	r3, [sp, #52]	; 0x34
 8004530:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004532:	782b      	ldrb	r3, [r5, #0]
 8004534:	2b30      	cmp	r3, #48	; 0x30
 8004536:	f040 80ac 	bne.w	8004692 <_strtod_l+0x1a2>
 800453a:	786b      	ldrb	r3, [r5, #1]
 800453c:	2b58      	cmp	r3, #88	; 0x58
 800453e:	d001      	beq.n	8004544 <_strtod_l+0x54>
 8004540:	2b78      	cmp	r3, #120	; 0x78
 8004542:	d167      	bne.n	8004614 <_strtod_l+0x124>
 8004544:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004546:	9702      	str	r7, [sp, #8]
 8004548:	9301      	str	r3, [sp, #4]
 800454a:	ab1c      	add	r3, sp, #112	; 0x70
 800454c:	9300      	str	r3, [sp, #0]
 800454e:	4a89      	ldr	r2, [pc, #548]	; (8004774 <_strtod_l+0x284>)
 8004550:	ab1d      	add	r3, sp, #116	; 0x74
 8004552:	a91b      	add	r1, sp, #108	; 0x6c
 8004554:	4658      	mov	r0, fp
 8004556:	f001 fcfb 	bl	8005f50 <__gethex>
 800455a:	f010 0407 	ands.w	r4, r0, #7
 800455e:	4606      	mov	r6, r0
 8004560:	d005      	beq.n	800456e <_strtod_l+0x7e>
 8004562:	2c06      	cmp	r4, #6
 8004564:	d12b      	bne.n	80045be <_strtod_l+0xce>
 8004566:	2300      	movs	r3, #0
 8004568:	3501      	adds	r5, #1
 800456a:	951b      	str	r5, [sp, #108]	; 0x6c
 800456c:	930d      	str	r3, [sp, #52]	; 0x34
 800456e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004570:	2b00      	cmp	r3, #0
 8004572:	f040 85a6 	bne.w	80050c2 <_strtod_l+0xbd2>
 8004576:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004578:	b1e3      	cbz	r3, 80045b4 <_strtod_l+0xc4>
 800457a:	464a      	mov	r2, r9
 800457c:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8004580:	4610      	mov	r0, r2
 8004582:	4619      	mov	r1, r3
 8004584:	b021      	add	sp, #132	; 0x84
 8004586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800458a:	2a2b      	cmp	r2, #43	; 0x2b
 800458c:	d015      	beq.n	80045ba <_strtod_l+0xca>
 800458e:	2a2d      	cmp	r2, #45	; 0x2d
 8004590:	d004      	beq.n	800459c <_strtod_l+0xac>
 8004592:	2a20      	cmp	r2, #32
 8004594:	d1ca      	bne.n	800452c <_strtod_l+0x3c>
 8004596:	3301      	adds	r3, #1
 8004598:	931b      	str	r3, [sp, #108]	; 0x6c
 800459a:	e7bf      	b.n	800451c <_strtod_l+0x2c>
 800459c:	2201      	movs	r2, #1
 800459e:	920d      	str	r2, [sp, #52]	; 0x34
 80045a0:	1c5a      	adds	r2, r3, #1
 80045a2:	921b      	str	r2, [sp, #108]	; 0x6c
 80045a4:	785b      	ldrb	r3, [r3, #1]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d1c2      	bne.n	8004530 <_strtod_l+0x40>
 80045aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80045ac:	961b      	str	r6, [sp, #108]	; 0x6c
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f040 8585 	bne.w	80050be <_strtod_l+0xbce>
 80045b4:	464a      	mov	r2, r9
 80045b6:	4653      	mov	r3, sl
 80045b8:	e7e2      	b.n	8004580 <_strtod_l+0x90>
 80045ba:	2200      	movs	r2, #0
 80045bc:	e7ef      	b.n	800459e <_strtod_l+0xae>
 80045be:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80045c0:	b13a      	cbz	r2, 80045d2 <_strtod_l+0xe2>
 80045c2:	2135      	movs	r1, #53	; 0x35
 80045c4:	a81e      	add	r0, sp, #120	; 0x78
 80045c6:	f002 fba0 	bl	8006d0a <__copybits>
 80045ca:	991c      	ldr	r1, [sp, #112]	; 0x70
 80045cc:	4658      	mov	r0, fp
 80045ce:	f002 f812 	bl	80065f6 <_Bfree>
 80045d2:	3c01      	subs	r4, #1
 80045d4:	2c04      	cmp	r4, #4
 80045d6:	d806      	bhi.n	80045e6 <_strtod_l+0xf6>
 80045d8:	e8df f004 	tbb	[pc, r4]
 80045dc:	1714030a 	.word	0x1714030a
 80045e0:	0a          	.byte	0x0a
 80045e1:	00          	.byte	0x00
 80045e2:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 80045e6:	0731      	lsls	r1, r6, #28
 80045e8:	d5c1      	bpl.n	800456e <_strtod_l+0x7e>
 80045ea:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 80045ee:	e7be      	b.n	800456e <_strtod_l+0x7e>
 80045f0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80045f2:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 80045f6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80045fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80045fe:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8004602:	e7f0      	b.n	80045e6 <_strtod_l+0xf6>
 8004604:	f8df a170 	ldr.w	sl, [pc, #368]	; 8004778 <_strtod_l+0x288>
 8004608:	e7ed      	b.n	80045e6 <_strtod_l+0xf6>
 800460a:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 800460e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8004612:	e7e8      	b.n	80045e6 <_strtod_l+0xf6>
 8004614:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004616:	1c5a      	adds	r2, r3, #1
 8004618:	921b      	str	r2, [sp, #108]	; 0x6c
 800461a:	785b      	ldrb	r3, [r3, #1]
 800461c:	2b30      	cmp	r3, #48	; 0x30
 800461e:	d0f9      	beq.n	8004614 <_strtod_l+0x124>
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0a4      	beq.n	800456e <_strtod_l+0x7e>
 8004624:	2301      	movs	r3, #1
 8004626:	2500      	movs	r5, #0
 8004628:	220a      	movs	r2, #10
 800462a:	9307      	str	r3, [sp, #28]
 800462c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800462e:	9506      	str	r5, [sp, #24]
 8004630:	9308      	str	r3, [sp, #32]
 8004632:	9504      	str	r5, [sp, #16]
 8004634:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004636:	7807      	ldrb	r7, [r0, #0]
 8004638:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800463c:	b2d9      	uxtb	r1, r3
 800463e:	2909      	cmp	r1, #9
 8004640:	d929      	bls.n	8004696 <_strtod_l+0x1a6>
 8004642:	4622      	mov	r2, r4
 8004644:	f8d8 1000 	ldr.w	r1, [r8]
 8004648:	f002 fdb0 	bl	80071ac <strncmp>
 800464c:	2800      	cmp	r0, #0
 800464e:	d031      	beq.n	80046b4 <_strtod_l+0x1c4>
 8004650:	2000      	movs	r0, #0
 8004652:	463b      	mov	r3, r7
 8004654:	4602      	mov	r2, r0
 8004656:	9c04      	ldr	r4, [sp, #16]
 8004658:	9005      	str	r0, [sp, #20]
 800465a:	2b65      	cmp	r3, #101	; 0x65
 800465c:	d001      	beq.n	8004662 <_strtod_l+0x172>
 800465e:	2b45      	cmp	r3, #69	; 0x45
 8004660:	d114      	bne.n	800468c <_strtod_l+0x19c>
 8004662:	b924      	cbnz	r4, 800466e <_strtod_l+0x17e>
 8004664:	b910      	cbnz	r0, 800466c <_strtod_l+0x17c>
 8004666:	9b07      	ldr	r3, [sp, #28]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d09e      	beq.n	80045aa <_strtod_l+0xba>
 800466c:	2400      	movs	r4, #0
 800466e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004670:	1c73      	adds	r3, r6, #1
 8004672:	931b      	str	r3, [sp, #108]	; 0x6c
 8004674:	7873      	ldrb	r3, [r6, #1]
 8004676:	2b2b      	cmp	r3, #43	; 0x2b
 8004678:	d078      	beq.n	800476c <_strtod_l+0x27c>
 800467a:	2b2d      	cmp	r3, #45	; 0x2d
 800467c:	d070      	beq.n	8004760 <_strtod_l+0x270>
 800467e:	f04f 0c00 	mov.w	ip, #0
 8004682:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8004686:	2f09      	cmp	r7, #9
 8004688:	d97c      	bls.n	8004784 <_strtod_l+0x294>
 800468a:	961b      	str	r6, [sp, #108]	; 0x6c
 800468c:	f04f 0e00 	mov.w	lr, #0
 8004690:	e09a      	b.n	80047c8 <_strtod_l+0x2d8>
 8004692:	2300      	movs	r3, #0
 8004694:	e7c7      	b.n	8004626 <_strtod_l+0x136>
 8004696:	9904      	ldr	r1, [sp, #16]
 8004698:	3001      	adds	r0, #1
 800469a:	2908      	cmp	r1, #8
 800469c:	bfd7      	itett	le
 800469e:	9906      	ldrle	r1, [sp, #24]
 80046a0:	fb02 3505 	mlagt	r5, r2, r5, r3
 80046a4:	fb02 3301 	mlale	r3, r2, r1, r3
 80046a8:	9306      	strle	r3, [sp, #24]
 80046aa:	9b04      	ldr	r3, [sp, #16]
 80046ac:	901b      	str	r0, [sp, #108]	; 0x6c
 80046ae:	3301      	adds	r3, #1
 80046b0:	9304      	str	r3, [sp, #16]
 80046b2:	e7bf      	b.n	8004634 <_strtod_l+0x144>
 80046b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80046b6:	191a      	adds	r2, r3, r4
 80046b8:	921b      	str	r2, [sp, #108]	; 0x6c
 80046ba:	9a04      	ldr	r2, [sp, #16]
 80046bc:	5d1b      	ldrb	r3, [r3, r4]
 80046be:	2a00      	cmp	r2, #0
 80046c0:	d037      	beq.n	8004732 <_strtod_l+0x242>
 80046c2:	4602      	mov	r2, r0
 80046c4:	9c04      	ldr	r4, [sp, #16]
 80046c6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80046ca:	2909      	cmp	r1, #9
 80046cc:	d913      	bls.n	80046f6 <_strtod_l+0x206>
 80046ce:	2101      	movs	r1, #1
 80046d0:	9105      	str	r1, [sp, #20]
 80046d2:	e7c2      	b.n	800465a <_strtod_l+0x16a>
 80046d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80046d6:	3001      	adds	r0, #1
 80046d8:	1c5a      	adds	r2, r3, #1
 80046da:	921b      	str	r2, [sp, #108]	; 0x6c
 80046dc:	785b      	ldrb	r3, [r3, #1]
 80046de:	2b30      	cmp	r3, #48	; 0x30
 80046e0:	d0f8      	beq.n	80046d4 <_strtod_l+0x1e4>
 80046e2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80046e6:	2a08      	cmp	r2, #8
 80046e8:	f200 84f0 	bhi.w	80050cc <_strtod_l+0xbdc>
 80046ec:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80046ee:	9208      	str	r2, [sp, #32]
 80046f0:	4602      	mov	r2, r0
 80046f2:	2000      	movs	r0, #0
 80046f4:	4604      	mov	r4, r0
 80046f6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80046fa:	f100 0101 	add.w	r1, r0, #1
 80046fe:	d012      	beq.n	8004726 <_strtod_l+0x236>
 8004700:	440a      	add	r2, r1
 8004702:	270a      	movs	r7, #10
 8004704:	4621      	mov	r1, r4
 8004706:	eb00 0c04 	add.w	ip, r0, r4
 800470a:	458c      	cmp	ip, r1
 800470c:	d113      	bne.n	8004736 <_strtod_l+0x246>
 800470e:	1821      	adds	r1, r4, r0
 8004710:	2908      	cmp	r1, #8
 8004712:	f104 0401 	add.w	r4, r4, #1
 8004716:	4404      	add	r4, r0
 8004718:	dc19      	bgt.n	800474e <_strtod_l+0x25e>
 800471a:	210a      	movs	r1, #10
 800471c:	9b06      	ldr	r3, [sp, #24]
 800471e:	fb01 e303 	mla	r3, r1, r3, lr
 8004722:	9306      	str	r3, [sp, #24]
 8004724:	2100      	movs	r1, #0
 8004726:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004728:	1c58      	adds	r0, r3, #1
 800472a:	901b      	str	r0, [sp, #108]	; 0x6c
 800472c:	785b      	ldrb	r3, [r3, #1]
 800472e:	4608      	mov	r0, r1
 8004730:	e7c9      	b.n	80046c6 <_strtod_l+0x1d6>
 8004732:	9804      	ldr	r0, [sp, #16]
 8004734:	e7d3      	b.n	80046de <_strtod_l+0x1ee>
 8004736:	2908      	cmp	r1, #8
 8004738:	f101 0101 	add.w	r1, r1, #1
 800473c:	dc03      	bgt.n	8004746 <_strtod_l+0x256>
 800473e:	9b06      	ldr	r3, [sp, #24]
 8004740:	437b      	muls	r3, r7
 8004742:	9306      	str	r3, [sp, #24]
 8004744:	e7e1      	b.n	800470a <_strtod_l+0x21a>
 8004746:	2910      	cmp	r1, #16
 8004748:	bfd8      	it	le
 800474a:	437d      	mulle	r5, r7
 800474c:	e7dd      	b.n	800470a <_strtod_l+0x21a>
 800474e:	2c10      	cmp	r4, #16
 8004750:	bfdc      	itt	le
 8004752:	210a      	movle	r1, #10
 8004754:	fb01 e505 	mlale	r5, r1, r5, lr
 8004758:	e7e4      	b.n	8004724 <_strtod_l+0x234>
 800475a:	2301      	movs	r3, #1
 800475c:	9305      	str	r3, [sp, #20]
 800475e:	e781      	b.n	8004664 <_strtod_l+0x174>
 8004760:	f04f 0c01 	mov.w	ip, #1
 8004764:	1cb3      	adds	r3, r6, #2
 8004766:	931b      	str	r3, [sp, #108]	; 0x6c
 8004768:	78b3      	ldrb	r3, [r6, #2]
 800476a:	e78a      	b.n	8004682 <_strtod_l+0x192>
 800476c:	f04f 0c00 	mov.w	ip, #0
 8004770:	e7f8      	b.n	8004764 <_strtod_l+0x274>
 8004772:	bf00      	nop
 8004774:	08007318 	.word	0x08007318
 8004778:	7ff00000 	.word	0x7ff00000
 800477c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800477e:	1c5f      	adds	r7, r3, #1
 8004780:	971b      	str	r7, [sp, #108]	; 0x6c
 8004782:	785b      	ldrb	r3, [r3, #1]
 8004784:	2b30      	cmp	r3, #48	; 0x30
 8004786:	d0f9      	beq.n	800477c <_strtod_l+0x28c>
 8004788:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800478c:	2f08      	cmp	r7, #8
 800478e:	f63f af7d 	bhi.w	800468c <_strtod_l+0x19c>
 8004792:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004796:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004798:	9309      	str	r3, [sp, #36]	; 0x24
 800479a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800479c:	1c5f      	adds	r7, r3, #1
 800479e:	971b      	str	r7, [sp, #108]	; 0x6c
 80047a0:	785b      	ldrb	r3, [r3, #1]
 80047a2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80047a6:	f1b8 0f09 	cmp.w	r8, #9
 80047aa:	d937      	bls.n	800481c <_strtod_l+0x32c>
 80047ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80047ae:	1a7f      	subs	r7, r7, r1
 80047b0:	2f08      	cmp	r7, #8
 80047b2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80047b6:	dc37      	bgt.n	8004828 <_strtod_l+0x338>
 80047b8:	45be      	cmp	lr, r7
 80047ba:	bfa8      	it	ge
 80047bc:	46be      	movge	lr, r7
 80047be:	f1bc 0f00 	cmp.w	ip, #0
 80047c2:	d001      	beq.n	80047c8 <_strtod_l+0x2d8>
 80047c4:	f1ce 0e00 	rsb	lr, lr, #0
 80047c8:	2c00      	cmp	r4, #0
 80047ca:	d151      	bne.n	8004870 <_strtod_l+0x380>
 80047cc:	2800      	cmp	r0, #0
 80047ce:	f47f aece 	bne.w	800456e <_strtod_l+0x7e>
 80047d2:	9a07      	ldr	r2, [sp, #28]
 80047d4:	2a00      	cmp	r2, #0
 80047d6:	f47f aeca 	bne.w	800456e <_strtod_l+0x7e>
 80047da:	9a05      	ldr	r2, [sp, #20]
 80047dc:	2a00      	cmp	r2, #0
 80047de:	f47f aee4 	bne.w	80045aa <_strtod_l+0xba>
 80047e2:	2b4e      	cmp	r3, #78	; 0x4e
 80047e4:	d027      	beq.n	8004836 <_strtod_l+0x346>
 80047e6:	dc21      	bgt.n	800482c <_strtod_l+0x33c>
 80047e8:	2b49      	cmp	r3, #73	; 0x49
 80047ea:	f47f aede 	bne.w	80045aa <_strtod_l+0xba>
 80047ee:	49a4      	ldr	r1, [pc, #656]	; (8004a80 <_strtod_l+0x590>)
 80047f0:	a81b      	add	r0, sp, #108	; 0x6c
 80047f2:	f001 fde1 	bl	80063b8 <__match>
 80047f6:	2800      	cmp	r0, #0
 80047f8:	f43f aed7 	beq.w	80045aa <_strtod_l+0xba>
 80047fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80047fe:	49a1      	ldr	r1, [pc, #644]	; (8004a84 <_strtod_l+0x594>)
 8004800:	3b01      	subs	r3, #1
 8004802:	a81b      	add	r0, sp, #108	; 0x6c
 8004804:	931b      	str	r3, [sp, #108]	; 0x6c
 8004806:	f001 fdd7 	bl	80063b8 <__match>
 800480a:	b910      	cbnz	r0, 8004812 <_strtod_l+0x322>
 800480c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800480e:	3301      	adds	r3, #1
 8004810:	931b      	str	r3, [sp, #108]	; 0x6c
 8004812:	f8df a284 	ldr.w	sl, [pc, #644]	; 8004a98 <_strtod_l+0x5a8>
 8004816:	f04f 0900 	mov.w	r9, #0
 800481a:	e6a8      	b.n	800456e <_strtod_l+0x7e>
 800481c:	210a      	movs	r1, #10
 800481e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8004822:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004826:	e7b8      	b.n	800479a <_strtod_l+0x2aa>
 8004828:	46be      	mov	lr, r7
 800482a:	e7c8      	b.n	80047be <_strtod_l+0x2ce>
 800482c:	2b69      	cmp	r3, #105	; 0x69
 800482e:	d0de      	beq.n	80047ee <_strtod_l+0x2fe>
 8004830:	2b6e      	cmp	r3, #110	; 0x6e
 8004832:	f47f aeba 	bne.w	80045aa <_strtod_l+0xba>
 8004836:	4994      	ldr	r1, [pc, #592]	; (8004a88 <_strtod_l+0x598>)
 8004838:	a81b      	add	r0, sp, #108	; 0x6c
 800483a:	f001 fdbd 	bl	80063b8 <__match>
 800483e:	2800      	cmp	r0, #0
 8004840:	f43f aeb3 	beq.w	80045aa <_strtod_l+0xba>
 8004844:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	2b28      	cmp	r3, #40	; 0x28
 800484a:	d10e      	bne.n	800486a <_strtod_l+0x37a>
 800484c:	aa1e      	add	r2, sp, #120	; 0x78
 800484e:	498f      	ldr	r1, [pc, #572]	; (8004a8c <_strtod_l+0x59c>)
 8004850:	a81b      	add	r0, sp, #108	; 0x6c
 8004852:	f001 fdc5 	bl	80063e0 <__hexnan>
 8004856:	2805      	cmp	r0, #5
 8004858:	d107      	bne.n	800486a <_strtod_l+0x37a>
 800485a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800485c:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8004860:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8004864:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8004868:	e681      	b.n	800456e <_strtod_l+0x7e>
 800486a:	f8df a234 	ldr.w	sl, [pc, #564]	; 8004aa0 <_strtod_l+0x5b0>
 800486e:	e7d2      	b.n	8004816 <_strtod_l+0x326>
 8004870:	ebae 0302 	sub.w	r3, lr, r2
 8004874:	9307      	str	r3, [sp, #28]
 8004876:	9b04      	ldr	r3, [sp, #16]
 8004878:	9806      	ldr	r0, [sp, #24]
 800487a:	2b00      	cmp	r3, #0
 800487c:	bf08      	it	eq
 800487e:	4623      	moveq	r3, r4
 8004880:	2c10      	cmp	r4, #16
 8004882:	9304      	str	r3, [sp, #16]
 8004884:	46a0      	mov	r8, r4
 8004886:	bfa8      	it	ge
 8004888:	f04f 0810 	movge.w	r8, #16
 800488c:	f7fb fdc2 	bl	8000414 <__aeabi_ui2d>
 8004890:	2c09      	cmp	r4, #9
 8004892:	4681      	mov	r9, r0
 8004894:	468a      	mov	sl, r1
 8004896:	dc13      	bgt.n	80048c0 <_strtod_l+0x3d0>
 8004898:	9b07      	ldr	r3, [sp, #28]
 800489a:	2b00      	cmp	r3, #0
 800489c:	f43f ae67 	beq.w	800456e <_strtod_l+0x7e>
 80048a0:	9b07      	ldr	r3, [sp, #28]
 80048a2:	dd7e      	ble.n	80049a2 <_strtod_l+0x4b2>
 80048a4:	2b16      	cmp	r3, #22
 80048a6:	dc65      	bgt.n	8004974 <_strtod_l+0x484>
 80048a8:	4a79      	ldr	r2, [pc, #484]	; (8004a90 <_strtod_l+0x5a0>)
 80048aa:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80048ae:	464a      	mov	r2, r9
 80048b0:	e9de 0100 	ldrd	r0, r1, [lr]
 80048b4:	4653      	mov	r3, sl
 80048b6:	f7fb fe27 	bl	8000508 <__aeabi_dmul>
 80048ba:	4681      	mov	r9, r0
 80048bc:	468a      	mov	sl, r1
 80048be:	e656      	b.n	800456e <_strtod_l+0x7e>
 80048c0:	4b73      	ldr	r3, [pc, #460]	; (8004a90 <_strtod_l+0x5a0>)
 80048c2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80048c6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80048ca:	f7fb fe1d 	bl	8000508 <__aeabi_dmul>
 80048ce:	4606      	mov	r6, r0
 80048d0:	4628      	mov	r0, r5
 80048d2:	460f      	mov	r7, r1
 80048d4:	f7fb fd9e 	bl	8000414 <__aeabi_ui2d>
 80048d8:	4602      	mov	r2, r0
 80048da:	460b      	mov	r3, r1
 80048dc:	4630      	mov	r0, r6
 80048de:	4639      	mov	r1, r7
 80048e0:	f7fb fc5c 	bl	800019c <__adddf3>
 80048e4:	2c0f      	cmp	r4, #15
 80048e6:	4681      	mov	r9, r0
 80048e8:	468a      	mov	sl, r1
 80048ea:	ddd5      	ble.n	8004898 <_strtod_l+0x3a8>
 80048ec:	9b07      	ldr	r3, [sp, #28]
 80048ee:	eba4 0808 	sub.w	r8, r4, r8
 80048f2:	4498      	add	r8, r3
 80048f4:	f1b8 0f00 	cmp.w	r8, #0
 80048f8:	f340 809a 	ble.w	8004a30 <_strtod_l+0x540>
 80048fc:	f018 030f 	ands.w	r3, r8, #15
 8004900:	d00a      	beq.n	8004918 <_strtod_l+0x428>
 8004902:	4963      	ldr	r1, [pc, #396]	; (8004a90 <_strtod_l+0x5a0>)
 8004904:	464a      	mov	r2, r9
 8004906:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800490a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800490e:	4653      	mov	r3, sl
 8004910:	f7fb fdfa 	bl	8000508 <__aeabi_dmul>
 8004914:	4681      	mov	r9, r0
 8004916:	468a      	mov	sl, r1
 8004918:	f038 080f 	bics.w	r8, r8, #15
 800491c:	d077      	beq.n	8004a0e <_strtod_l+0x51e>
 800491e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8004922:	dd4b      	ble.n	80049bc <_strtod_l+0x4cc>
 8004924:	f04f 0800 	mov.w	r8, #0
 8004928:	f8cd 8010 	str.w	r8, [sp, #16]
 800492c:	f8cd 8020 	str.w	r8, [sp, #32]
 8004930:	f8cd 8018 	str.w	r8, [sp, #24]
 8004934:	2322      	movs	r3, #34	; 0x22
 8004936:	f04f 0900 	mov.w	r9, #0
 800493a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8004a98 <_strtod_l+0x5a8>
 800493e:	f8cb 3000 	str.w	r3, [fp]
 8004942:	9b08      	ldr	r3, [sp, #32]
 8004944:	2b00      	cmp	r3, #0
 8004946:	f43f ae12 	beq.w	800456e <_strtod_l+0x7e>
 800494a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800494c:	4658      	mov	r0, fp
 800494e:	f001 fe52 	bl	80065f6 <_Bfree>
 8004952:	9906      	ldr	r1, [sp, #24]
 8004954:	4658      	mov	r0, fp
 8004956:	f001 fe4e 	bl	80065f6 <_Bfree>
 800495a:	9904      	ldr	r1, [sp, #16]
 800495c:	4658      	mov	r0, fp
 800495e:	f001 fe4a 	bl	80065f6 <_Bfree>
 8004962:	9908      	ldr	r1, [sp, #32]
 8004964:	4658      	mov	r0, fp
 8004966:	f001 fe46 	bl	80065f6 <_Bfree>
 800496a:	4641      	mov	r1, r8
 800496c:	4658      	mov	r0, fp
 800496e:	f001 fe42 	bl	80065f6 <_Bfree>
 8004972:	e5fc      	b.n	800456e <_strtod_l+0x7e>
 8004974:	9a07      	ldr	r2, [sp, #28]
 8004976:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800497a:	4293      	cmp	r3, r2
 800497c:	dbb6      	blt.n	80048ec <_strtod_l+0x3fc>
 800497e:	4d44      	ldr	r5, [pc, #272]	; (8004a90 <_strtod_l+0x5a0>)
 8004980:	f1c4 040f 	rsb	r4, r4, #15
 8004984:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8004988:	464a      	mov	r2, r9
 800498a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800498e:	4653      	mov	r3, sl
 8004990:	f7fb fdba 	bl	8000508 <__aeabi_dmul>
 8004994:	9b07      	ldr	r3, [sp, #28]
 8004996:	1b1c      	subs	r4, r3, r4
 8004998:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800499c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80049a0:	e789      	b.n	80048b6 <_strtod_l+0x3c6>
 80049a2:	f113 0f16 	cmn.w	r3, #22
 80049a6:	dba1      	blt.n	80048ec <_strtod_l+0x3fc>
 80049a8:	4a39      	ldr	r2, [pc, #228]	; (8004a90 <_strtod_l+0x5a0>)
 80049aa:	4648      	mov	r0, r9
 80049ac:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80049b0:	e9d2 2300 	ldrd	r2, r3, [r2]
 80049b4:	4651      	mov	r1, sl
 80049b6:	f7fb fed1 	bl	800075c <__aeabi_ddiv>
 80049ba:	e77e      	b.n	80048ba <_strtod_l+0x3ca>
 80049bc:	2300      	movs	r3, #0
 80049be:	4648      	mov	r0, r9
 80049c0:	4651      	mov	r1, sl
 80049c2:	461d      	mov	r5, r3
 80049c4:	4e33      	ldr	r6, [pc, #204]	; (8004a94 <_strtod_l+0x5a4>)
 80049c6:	ea4f 1828 	mov.w	r8, r8, asr #4
 80049ca:	f1b8 0f01 	cmp.w	r8, #1
 80049ce:	dc21      	bgt.n	8004a14 <_strtod_l+0x524>
 80049d0:	b10b      	cbz	r3, 80049d6 <_strtod_l+0x4e6>
 80049d2:	4681      	mov	r9, r0
 80049d4:	468a      	mov	sl, r1
 80049d6:	4b2f      	ldr	r3, [pc, #188]	; (8004a94 <_strtod_l+0x5a4>)
 80049d8:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 80049dc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80049e0:	464a      	mov	r2, r9
 80049e2:	e9d5 0100 	ldrd	r0, r1, [r5]
 80049e6:	4653      	mov	r3, sl
 80049e8:	f7fb fd8e 	bl	8000508 <__aeabi_dmul>
 80049ec:	4b2a      	ldr	r3, [pc, #168]	; (8004a98 <_strtod_l+0x5a8>)
 80049ee:	460a      	mov	r2, r1
 80049f0:	400b      	ands	r3, r1
 80049f2:	492a      	ldr	r1, [pc, #168]	; (8004a9c <_strtod_l+0x5ac>)
 80049f4:	4681      	mov	r9, r0
 80049f6:	428b      	cmp	r3, r1
 80049f8:	d894      	bhi.n	8004924 <_strtod_l+0x434>
 80049fa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80049fe:	428b      	cmp	r3, r1
 8004a00:	bf86      	itte	hi
 8004a02:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 8004a06:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8004aa4 <_strtod_l+0x5b4>
 8004a0a:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8004a0e:	2300      	movs	r3, #0
 8004a10:	9305      	str	r3, [sp, #20]
 8004a12:	e07b      	b.n	8004b0c <_strtod_l+0x61c>
 8004a14:	f018 0f01 	tst.w	r8, #1
 8004a18:	d006      	beq.n	8004a28 <_strtod_l+0x538>
 8004a1a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8004a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a22:	f7fb fd71 	bl	8000508 <__aeabi_dmul>
 8004a26:	2301      	movs	r3, #1
 8004a28:	3501      	adds	r5, #1
 8004a2a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004a2e:	e7cc      	b.n	80049ca <_strtod_l+0x4da>
 8004a30:	d0ed      	beq.n	8004a0e <_strtod_l+0x51e>
 8004a32:	f1c8 0800 	rsb	r8, r8, #0
 8004a36:	f018 020f 	ands.w	r2, r8, #15
 8004a3a:	d00a      	beq.n	8004a52 <_strtod_l+0x562>
 8004a3c:	4b14      	ldr	r3, [pc, #80]	; (8004a90 <_strtod_l+0x5a0>)
 8004a3e:	4648      	mov	r0, r9
 8004a40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a44:	4651      	mov	r1, sl
 8004a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4a:	f7fb fe87 	bl	800075c <__aeabi_ddiv>
 8004a4e:	4681      	mov	r9, r0
 8004a50:	468a      	mov	sl, r1
 8004a52:	ea5f 1828 	movs.w	r8, r8, asr #4
 8004a56:	d0da      	beq.n	8004a0e <_strtod_l+0x51e>
 8004a58:	f1b8 0f1f 	cmp.w	r8, #31
 8004a5c:	dd24      	ble.n	8004aa8 <_strtod_l+0x5b8>
 8004a5e:	f04f 0800 	mov.w	r8, #0
 8004a62:	f8cd 8010 	str.w	r8, [sp, #16]
 8004a66:	f8cd 8020 	str.w	r8, [sp, #32]
 8004a6a:	f8cd 8018 	str.w	r8, [sp, #24]
 8004a6e:	2322      	movs	r3, #34	; 0x22
 8004a70:	f04f 0900 	mov.w	r9, #0
 8004a74:	f04f 0a00 	mov.w	sl, #0
 8004a78:	f8cb 3000 	str.w	r3, [fp]
 8004a7c:	e761      	b.n	8004942 <_strtod_l+0x452>
 8004a7e:	bf00      	nop
 8004a80:	080072e1 	.word	0x080072e1
 8004a84:	0800736b 	.word	0x0800736b
 8004a88:	080072e9 	.word	0x080072e9
 8004a8c:	0800732c 	.word	0x0800732c
 8004a90:	080073a8 	.word	0x080073a8
 8004a94:	08007380 	.word	0x08007380
 8004a98:	7ff00000 	.word	0x7ff00000
 8004a9c:	7ca00000 	.word	0x7ca00000
 8004aa0:	fff80000 	.word	0xfff80000
 8004aa4:	7fefffff 	.word	0x7fefffff
 8004aa8:	f018 0310 	ands.w	r3, r8, #16
 8004aac:	bf18      	it	ne
 8004aae:	236a      	movne	r3, #106	; 0x6a
 8004ab0:	4648      	mov	r0, r9
 8004ab2:	9305      	str	r3, [sp, #20]
 8004ab4:	4651      	mov	r1, sl
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	4da1      	ldr	r5, [pc, #644]	; (8004d40 <_strtod_l+0x850>)
 8004aba:	f1b8 0f00 	cmp.w	r8, #0
 8004abe:	f300 8113 	bgt.w	8004ce8 <_strtod_l+0x7f8>
 8004ac2:	b10b      	cbz	r3, 8004ac8 <_strtod_l+0x5d8>
 8004ac4:	4681      	mov	r9, r0
 8004ac6:	468a      	mov	sl, r1
 8004ac8:	9b05      	ldr	r3, [sp, #20]
 8004aca:	b1bb      	cbz	r3, 8004afc <_strtod_l+0x60c>
 8004acc:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8004ad0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	4651      	mov	r1, sl
 8004ad8:	dd10      	ble.n	8004afc <_strtod_l+0x60c>
 8004ada:	2b1f      	cmp	r3, #31
 8004adc:	f340 8110 	ble.w	8004d00 <_strtod_l+0x810>
 8004ae0:	2b34      	cmp	r3, #52	; 0x34
 8004ae2:	bfd8      	it	le
 8004ae4:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8004ae8:	f04f 0900 	mov.w	r9, #0
 8004aec:	bfcf      	iteee	gt
 8004aee:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 8004af2:	3b20      	suble	r3, #32
 8004af4:	fa02 f303 	lslle.w	r3, r2, r3
 8004af8:	ea03 0a01 	andle.w	sl, r3, r1
 8004afc:	2200      	movs	r2, #0
 8004afe:	2300      	movs	r3, #0
 8004b00:	4648      	mov	r0, r9
 8004b02:	4651      	mov	r1, sl
 8004b04:	f7fb ff68 	bl	80009d8 <__aeabi_dcmpeq>
 8004b08:	2800      	cmp	r0, #0
 8004b0a:	d1a8      	bne.n	8004a5e <_strtod_l+0x56e>
 8004b0c:	9b06      	ldr	r3, [sp, #24]
 8004b0e:	9a04      	ldr	r2, [sp, #16]
 8004b10:	9300      	str	r3, [sp, #0]
 8004b12:	9908      	ldr	r1, [sp, #32]
 8004b14:	4623      	mov	r3, r4
 8004b16:	4658      	mov	r0, fp
 8004b18:	f001 fdbf 	bl	800669a <__s2b>
 8004b1c:	9008      	str	r0, [sp, #32]
 8004b1e:	2800      	cmp	r0, #0
 8004b20:	f43f af00 	beq.w	8004924 <_strtod_l+0x434>
 8004b24:	9a07      	ldr	r2, [sp, #28]
 8004b26:	9b07      	ldr	r3, [sp, #28]
 8004b28:	2a00      	cmp	r2, #0
 8004b2a:	f1c3 0300 	rsb	r3, r3, #0
 8004b2e:	bfa8      	it	ge
 8004b30:	2300      	movge	r3, #0
 8004b32:	f04f 0800 	mov.w	r8, #0
 8004b36:	930e      	str	r3, [sp, #56]	; 0x38
 8004b38:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004b3c:	9316      	str	r3, [sp, #88]	; 0x58
 8004b3e:	f8cd 8010 	str.w	r8, [sp, #16]
 8004b42:	9b08      	ldr	r3, [sp, #32]
 8004b44:	4658      	mov	r0, fp
 8004b46:	6859      	ldr	r1, [r3, #4]
 8004b48:	f001 fd21 	bl	800658e <_Balloc>
 8004b4c:	9006      	str	r0, [sp, #24]
 8004b4e:	2800      	cmp	r0, #0
 8004b50:	f43f aef0 	beq.w	8004934 <_strtod_l+0x444>
 8004b54:	9b08      	ldr	r3, [sp, #32]
 8004b56:	300c      	adds	r0, #12
 8004b58:	691a      	ldr	r2, [r3, #16]
 8004b5a:	f103 010c 	add.w	r1, r3, #12
 8004b5e:	3202      	adds	r2, #2
 8004b60:	0092      	lsls	r2, r2, #2
 8004b62:	f001 fd09 	bl	8006578 <memcpy>
 8004b66:	ab1e      	add	r3, sp, #120	; 0x78
 8004b68:	9301      	str	r3, [sp, #4]
 8004b6a:	ab1d      	add	r3, sp, #116	; 0x74
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	464a      	mov	r2, r9
 8004b70:	4653      	mov	r3, sl
 8004b72:	4658      	mov	r0, fp
 8004b74:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8004b78:	f002 f84a 	bl	8006c10 <__d2b>
 8004b7c:	901c      	str	r0, [sp, #112]	; 0x70
 8004b7e:	2800      	cmp	r0, #0
 8004b80:	f43f aed8 	beq.w	8004934 <_strtod_l+0x444>
 8004b84:	2101      	movs	r1, #1
 8004b86:	4658      	mov	r0, fp
 8004b88:	f001 fe13 	bl	80067b2 <__i2b>
 8004b8c:	9004      	str	r0, [sp, #16]
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2800      	cmp	r0, #0
 8004b92:	f43f aecf 	beq.w	8004934 <_strtod_l+0x444>
 8004b96:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004b98:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004b9a:	2d00      	cmp	r5, #0
 8004b9c:	bfab      	itete	ge
 8004b9e:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004ba0:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8004ba2:	18ee      	addge	r6, r5, r3
 8004ba4:	1b5c      	sublt	r4, r3, r5
 8004ba6:	9b05      	ldr	r3, [sp, #20]
 8004ba8:	bfa8      	it	ge
 8004baa:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8004bac:	eba5 0503 	sub.w	r5, r5, r3
 8004bb0:	4415      	add	r5, r2
 8004bb2:	4b64      	ldr	r3, [pc, #400]	; (8004d44 <_strtod_l+0x854>)
 8004bb4:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8004bb8:	bfb8      	it	lt
 8004bba:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004bbc:	429d      	cmp	r5, r3
 8004bbe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004bc2:	f280 80af 	bge.w	8004d24 <_strtod_l+0x834>
 8004bc6:	1b5b      	subs	r3, r3, r5
 8004bc8:	2b1f      	cmp	r3, #31
 8004bca:	eba2 0203 	sub.w	r2, r2, r3
 8004bce:	f04f 0701 	mov.w	r7, #1
 8004bd2:	f300 809c 	bgt.w	8004d0e <_strtod_l+0x81e>
 8004bd6:	2500      	movs	r5, #0
 8004bd8:	fa07 f303 	lsl.w	r3, r7, r3
 8004bdc:	930f      	str	r3, [sp, #60]	; 0x3c
 8004bde:	18b7      	adds	r7, r6, r2
 8004be0:	9b05      	ldr	r3, [sp, #20]
 8004be2:	42be      	cmp	r6, r7
 8004be4:	4414      	add	r4, r2
 8004be6:	441c      	add	r4, r3
 8004be8:	4633      	mov	r3, r6
 8004bea:	bfa8      	it	ge
 8004bec:	463b      	movge	r3, r7
 8004bee:	42a3      	cmp	r3, r4
 8004bf0:	bfa8      	it	ge
 8004bf2:	4623      	movge	r3, r4
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	bfc2      	ittt	gt
 8004bf8:	1aff      	subgt	r7, r7, r3
 8004bfa:	1ae4      	subgt	r4, r4, r3
 8004bfc:	1af6      	subgt	r6, r6, r3
 8004bfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c00:	b1bb      	cbz	r3, 8004c32 <_strtod_l+0x742>
 8004c02:	461a      	mov	r2, r3
 8004c04:	9904      	ldr	r1, [sp, #16]
 8004c06:	4658      	mov	r0, fp
 8004c08:	f001 fe72 	bl	80068f0 <__pow5mult>
 8004c0c:	9004      	str	r0, [sp, #16]
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	f43f ae90 	beq.w	8004934 <_strtod_l+0x444>
 8004c14:	4601      	mov	r1, r0
 8004c16:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004c18:	4658      	mov	r0, fp
 8004c1a:	f001 fdd3 	bl	80067c4 <__multiply>
 8004c1e:	9009      	str	r0, [sp, #36]	; 0x24
 8004c20:	2800      	cmp	r0, #0
 8004c22:	f43f ae87 	beq.w	8004934 <_strtod_l+0x444>
 8004c26:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004c28:	4658      	mov	r0, fp
 8004c2a:	f001 fce4 	bl	80065f6 <_Bfree>
 8004c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c30:	931c      	str	r3, [sp, #112]	; 0x70
 8004c32:	2f00      	cmp	r7, #0
 8004c34:	dc7a      	bgt.n	8004d2c <_strtod_l+0x83c>
 8004c36:	9b07      	ldr	r3, [sp, #28]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	dd08      	ble.n	8004c4e <_strtod_l+0x75e>
 8004c3c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004c3e:	9906      	ldr	r1, [sp, #24]
 8004c40:	4658      	mov	r0, fp
 8004c42:	f001 fe55 	bl	80068f0 <__pow5mult>
 8004c46:	9006      	str	r0, [sp, #24]
 8004c48:	2800      	cmp	r0, #0
 8004c4a:	f43f ae73 	beq.w	8004934 <_strtod_l+0x444>
 8004c4e:	2c00      	cmp	r4, #0
 8004c50:	dd08      	ble.n	8004c64 <_strtod_l+0x774>
 8004c52:	4622      	mov	r2, r4
 8004c54:	9906      	ldr	r1, [sp, #24]
 8004c56:	4658      	mov	r0, fp
 8004c58:	f001 fe98 	bl	800698c <__lshift>
 8004c5c:	9006      	str	r0, [sp, #24]
 8004c5e:	2800      	cmp	r0, #0
 8004c60:	f43f ae68 	beq.w	8004934 <_strtod_l+0x444>
 8004c64:	2e00      	cmp	r6, #0
 8004c66:	dd08      	ble.n	8004c7a <_strtod_l+0x78a>
 8004c68:	4632      	mov	r2, r6
 8004c6a:	9904      	ldr	r1, [sp, #16]
 8004c6c:	4658      	mov	r0, fp
 8004c6e:	f001 fe8d 	bl	800698c <__lshift>
 8004c72:	9004      	str	r0, [sp, #16]
 8004c74:	2800      	cmp	r0, #0
 8004c76:	f43f ae5d 	beq.w	8004934 <_strtod_l+0x444>
 8004c7a:	9a06      	ldr	r2, [sp, #24]
 8004c7c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004c7e:	4658      	mov	r0, fp
 8004c80:	f001 fef2 	bl	8006a68 <__mdiff>
 8004c84:	4680      	mov	r8, r0
 8004c86:	2800      	cmp	r0, #0
 8004c88:	f43f ae54 	beq.w	8004934 <_strtod_l+0x444>
 8004c8c:	2400      	movs	r4, #0
 8004c8e:	68c3      	ldr	r3, [r0, #12]
 8004c90:	9904      	ldr	r1, [sp, #16]
 8004c92:	60c4      	str	r4, [r0, #12]
 8004c94:	930c      	str	r3, [sp, #48]	; 0x30
 8004c96:	f001 fecd 	bl	8006a34 <__mcmp>
 8004c9a:	42a0      	cmp	r0, r4
 8004c9c:	da54      	bge.n	8004d48 <_strtod_l+0x858>
 8004c9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ca0:	b9f3      	cbnz	r3, 8004ce0 <_strtod_l+0x7f0>
 8004ca2:	f1b9 0f00 	cmp.w	r9, #0
 8004ca6:	d11b      	bne.n	8004ce0 <_strtod_l+0x7f0>
 8004ca8:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8004cac:	b9c3      	cbnz	r3, 8004ce0 <_strtod_l+0x7f0>
 8004cae:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004cb2:	0d1b      	lsrs	r3, r3, #20
 8004cb4:	051b      	lsls	r3, r3, #20
 8004cb6:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004cba:	d911      	bls.n	8004ce0 <_strtod_l+0x7f0>
 8004cbc:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8004cc0:	b91b      	cbnz	r3, 8004cca <_strtod_l+0x7da>
 8004cc2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	dd0a      	ble.n	8004ce0 <_strtod_l+0x7f0>
 8004cca:	4641      	mov	r1, r8
 8004ccc:	2201      	movs	r2, #1
 8004cce:	4658      	mov	r0, fp
 8004cd0:	f001 fe5c 	bl	800698c <__lshift>
 8004cd4:	9904      	ldr	r1, [sp, #16]
 8004cd6:	4680      	mov	r8, r0
 8004cd8:	f001 feac 	bl	8006a34 <__mcmp>
 8004cdc:	2800      	cmp	r0, #0
 8004cde:	dc68      	bgt.n	8004db2 <_strtod_l+0x8c2>
 8004ce0:	9b05      	ldr	r3, [sp, #20]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d172      	bne.n	8004dcc <_strtod_l+0x8dc>
 8004ce6:	e630      	b.n	800494a <_strtod_l+0x45a>
 8004ce8:	f018 0f01 	tst.w	r8, #1
 8004cec:	d004      	beq.n	8004cf8 <_strtod_l+0x808>
 8004cee:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004cf2:	f7fb fc09 	bl	8000508 <__aeabi_dmul>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004cfc:	3508      	adds	r5, #8
 8004cfe:	e6dc      	b.n	8004aba <_strtod_l+0x5ca>
 8004d00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d04:	fa02 f303 	lsl.w	r3, r2, r3
 8004d08:	ea03 0909 	and.w	r9, r3, r9
 8004d0c:	e6f6      	b.n	8004afc <_strtod_l+0x60c>
 8004d0e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8004d12:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8004d16:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8004d1a:	35e2      	adds	r5, #226	; 0xe2
 8004d1c:	fa07 f505 	lsl.w	r5, r7, r5
 8004d20:	970f      	str	r7, [sp, #60]	; 0x3c
 8004d22:	e75c      	b.n	8004bde <_strtod_l+0x6ee>
 8004d24:	2301      	movs	r3, #1
 8004d26:	2500      	movs	r5, #0
 8004d28:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d2a:	e758      	b.n	8004bde <_strtod_l+0x6ee>
 8004d2c:	463a      	mov	r2, r7
 8004d2e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004d30:	4658      	mov	r0, fp
 8004d32:	f001 fe2b 	bl	800698c <__lshift>
 8004d36:	901c      	str	r0, [sp, #112]	; 0x70
 8004d38:	2800      	cmp	r0, #0
 8004d3a:	f47f af7c 	bne.w	8004c36 <_strtod_l+0x746>
 8004d3e:	e5f9      	b.n	8004934 <_strtod_l+0x444>
 8004d40:	08007340 	.word	0x08007340
 8004d44:	fffffc02 	.word	0xfffffc02
 8004d48:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8004d4c:	f040 8089 	bne.w	8004e62 <_strtod_l+0x972>
 8004d50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d52:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8004d56:	b342      	cbz	r2, 8004daa <_strtod_l+0x8ba>
 8004d58:	4aaf      	ldr	r2, [pc, #700]	; (8005018 <_strtod_l+0xb28>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d156      	bne.n	8004e0c <_strtod_l+0x91c>
 8004d5e:	9b05      	ldr	r3, [sp, #20]
 8004d60:	4648      	mov	r0, r9
 8004d62:	b1eb      	cbz	r3, 8004da0 <_strtod_l+0x8b0>
 8004d64:	4653      	mov	r3, sl
 8004d66:	4aad      	ldr	r2, [pc, #692]	; (800501c <_strtod_l+0xb2c>)
 8004d68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004d6c:	401a      	ands	r2, r3
 8004d6e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004d72:	d818      	bhi.n	8004da6 <_strtod_l+0x8b6>
 8004d74:	0d12      	lsrs	r2, r2, #20
 8004d76:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d7e:	4298      	cmp	r0, r3
 8004d80:	d144      	bne.n	8004e0c <_strtod_l+0x91c>
 8004d82:	4ba7      	ldr	r3, [pc, #668]	; (8005020 <_strtod_l+0xb30>)
 8004d84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d102      	bne.n	8004d90 <_strtod_l+0x8a0>
 8004d8a:	3001      	adds	r0, #1
 8004d8c:	f43f add2 	beq.w	8004934 <_strtod_l+0x444>
 8004d90:	4ba2      	ldr	r3, [pc, #648]	; (800501c <_strtod_l+0xb2c>)
 8004d92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d94:	f04f 0900 	mov.w	r9, #0
 8004d98:	401a      	ands	r2, r3
 8004d9a:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8004d9e:	e79f      	b.n	8004ce0 <_strtod_l+0x7f0>
 8004da0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004da4:	e7eb      	b.n	8004d7e <_strtod_l+0x88e>
 8004da6:	460b      	mov	r3, r1
 8004da8:	e7e9      	b.n	8004d7e <_strtod_l+0x88e>
 8004daa:	bb7b      	cbnz	r3, 8004e0c <_strtod_l+0x91c>
 8004dac:	f1b9 0f00 	cmp.w	r9, #0
 8004db0:	d12c      	bne.n	8004e0c <_strtod_l+0x91c>
 8004db2:	9905      	ldr	r1, [sp, #20]
 8004db4:	4653      	mov	r3, sl
 8004db6:	4a99      	ldr	r2, [pc, #612]	; (800501c <_strtod_l+0xb2c>)
 8004db8:	b1f1      	cbz	r1, 8004df8 <_strtod_l+0x908>
 8004dba:	ea02 010a 	and.w	r1, r2, sl
 8004dbe:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004dc2:	dc19      	bgt.n	8004df8 <_strtod_l+0x908>
 8004dc4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004dc8:	f77f ae51 	ble.w	8004a6e <_strtod_l+0x57e>
 8004dcc:	2300      	movs	r3, #0
 8004dce:	4a95      	ldr	r2, [pc, #596]	; (8005024 <_strtod_l+0xb34>)
 8004dd0:	4648      	mov	r0, r9
 8004dd2:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8004dd6:	4651      	mov	r1, sl
 8004dd8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8004ddc:	f7fb fb94 	bl	8000508 <__aeabi_dmul>
 8004de0:	4681      	mov	r9, r0
 8004de2:	468a      	mov	sl, r1
 8004de4:	2900      	cmp	r1, #0
 8004de6:	f47f adb0 	bne.w	800494a <_strtod_l+0x45a>
 8004dea:	2800      	cmp	r0, #0
 8004dec:	f47f adad 	bne.w	800494a <_strtod_l+0x45a>
 8004df0:	2322      	movs	r3, #34	; 0x22
 8004df2:	f8cb 3000 	str.w	r3, [fp]
 8004df6:	e5a8      	b.n	800494a <_strtod_l+0x45a>
 8004df8:	4013      	ands	r3, r2
 8004dfa:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004dfe:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 8004e02:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8004e06:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8004e0a:	e769      	b.n	8004ce0 <_strtod_l+0x7f0>
 8004e0c:	b19d      	cbz	r5, 8004e36 <_strtod_l+0x946>
 8004e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e10:	421d      	tst	r5, r3
 8004e12:	f43f af65 	beq.w	8004ce0 <_strtod_l+0x7f0>
 8004e16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e18:	9a05      	ldr	r2, [sp, #20]
 8004e1a:	4648      	mov	r0, r9
 8004e1c:	4651      	mov	r1, sl
 8004e1e:	b173      	cbz	r3, 8004e3e <_strtod_l+0x94e>
 8004e20:	f7ff fb42 	bl	80044a8 <sulp>
 8004e24:	4602      	mov	r2, r0
 8004e26:	460b      	mov	r3, r1
 8004e28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004e2c:	f7fb f9b6 	bl	800019c <__adddf3>
 8004e30:	4681      	mov	r9, r0
 8004e32:	468a      	mov	sl, r1
 8004e34:	e754      	b.n	8004ce0 <_strtod_l+0x7f0>
 8004e36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e38:	ea13 0f09 	tst.w	r3, r9
 8004e3c:	e7e9      	b.n	8004e12 <_strtod_l+0x922>
 8004e3e:	f7ff fb33 	bl	80044a8 <sulp>
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004e4a:	f7fb f9a5 	bl	8000198 <__aeabi_dsub>
 8004e4e:	2200      	movs	r2, #0
 8004e50:	2300      	movs	r3, #0
 8004e52:	4681      	mov	r9, r0
 8004e54:	468a      	mov	sl, r1
 8004e56:	f7fb fdbf 	bl	80009d8 <__aeabi_dcmpeq>
 8004e5a:	2800      	cmp	r0, #0
 8004e5c:	f47f ae07 	bne.w	8004a6e <_strtod_l+0x57e>
 8004e60:	e73e      	b.n	8004ce0 <_strtod_l+0x7f0>
 8004e62:	9904      	ldr	r1, [sp, #16]
 8004e64:	4640      	mov	r0, r8
 8004e66:	f001 ff22 	bl	8006cae <__ratio>
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004e70:	4606      	mov	r6, r0
 8004e72:	460f      	mov	r7, r1
 8004e74:	f7fb fdc4 	bl	8000a00 <__aeabi_dcmple>
 8004e78:	2800      	cmp	r0, #0
 8004e7a:	d075      	beq.n	8004f68 <_strtod_l+0xa78>
 8004e7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d047      	beq.n	8004f12 <_strtod_l+0xa22>
 8004e82:	2600      	movs	r6, #0
 8004e84:	4f68      	ldr	r7, [pc, #416]	; (8005028 <_strtod_l+0xb38>)
 8004e86:	4d68      	ldr	r5, [pc, #416]	; (8005028 <_strtod_l+0xb38>)
 8004e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e8a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e8e:	0d1b      	lsrs	r3, r3, #20
 8004e90:	051b      	lsls	r3, r3, #20
 8004e92:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004e96:	4b65      	ldr	r3, [pc, #404]	; (800502c <_strtod_l+0xb3c>)
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	f040 80cf 	bne.w	800503c <_strtod_l+0xb4c>
 8004e9e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004ea2:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8004ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ea8:	4648      	mov	r0, r9
 8004eaa:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8004eae:	4651      	mov	r1, sl
 8004eb0:	f001 fe38 	bl	8006b24 <__ulp>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	4630      	mov	r0, r6
 8004eba:	4639      	mov	r1, r7
 8004ebc:	f7fb fb24 	bl	8000508 <__aeabi_dmul>
 8004ec0:	464a      	mov	r2, r9
 8004ec2:	4653      	mov	r3, sl
 8004ec4:	f7fb f96a 	bl	800019c <__adddf3>
 8004ec8:	460b      	mov	r3, r1
 8004eca:	4954      	ldr	r1, [pc, #336]	; (800501c <_strtod_l+0xb2c>)
 8004ecc:	4a58      	ldr	r2, [pc, #352]	; (8005030 <_strtod_l+0xb40>)
 8004ece:	4019      	ands	r1, r3
 8004ed0:	4291      	cmp	r1, r2
 8004ed2:	4681      	mov	r9, r0
 8004ed4:	d95e      	bls.n	8004f94 <_strtod_l+0xaa4>
 8004ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ed8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d103      	bne.n	8004ee8 <_strtod_l+0x9f8>
 8004ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	f43f ad26 	beq.w	8004934 <_strtod_l+0x444>
 8004ee8:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8004eec:	f8df a130 	ldr.w	sl, [pc, #304]	; 8005020 <_strtod_l+0xb30>
 8004ef0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004ef2:	4658      	mov	r0, fp
 8004ef4:	f001 fb7f 	bl	80065f6 <_Bfree>
 8004ef8:	9906      	ldr	r1, [sp, #24]
 8004efa:	4658      	mov	r0, fp
 8004efc:	f001 fb7b 	bl	80065f6 <_Bfree>
 8004f00:	9904      	ldr	r1, [sp, #16]
 8004f02:	4658      	mov	r0, fp
 8004f04:	f001 fb77 	bl	80065f6 <_Bfree>
 8004f08:	4641      	mov	r1, r8
 8004f0a:	4658      	mov	r0, fp
 8004f0c:	f001 fb73 	bl	80065f6 <_Bfree>
 8004f10:	e617      	b.n	8004b42 <_strtod_l+0x652>
 8004f12:	f1b9 0f00 	cmp.w	r9, #0
 8004f16:	d119      	bne.n	8004f4c <_strtod_l+0xa5c>
 8004f18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f1e:	b9e3      	cbnz	r3, 8004f5a <_strtod_l+0xa6a>
 8004f20:	2200      	movs	r2, #0
 8004f22:	4b41      	ldr	r3, [pc, #260]	; (8005028 <_strtod_l+0xb38>)
 8004f24:	4630      	mov	r0, r6
 8004f26:	4639      	mov	r1, r7
 8004f28:	f7fb fd60 	bl	80009ec <__aeabi_dcmplt>
 8004f2c:	b9c8      	cbnz	r0, 8004f62 <_strtod_l+0xa72>
 8004f2e:	2200      	movs	r2, #0
 8004f30:	4b40      	ldr	r3, [pc, #256]	; (8005034 <_strtod_l+0xb44>)
 8004f32:	4630      	mov	r0, r6
 8004f34:	4639      	mov	r1, r7
 8004f36:	f7fb fae7 	bl	8000508 <__aeabi_dmul>
 8004f3a:	4604      	mov	r4, r0
 8004f3c:	460d      	mov	r5, r1
 8004f3e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004f42:	9418      	str	r4, [sp, #96]	; 0x60
 8004f44:	9319      	str	r3, [sp, #100]	; 0x64
 8004f46:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8004f4a:	e79d      	b.n	8004e88 <_strtod_l+0x998>
 8004f4c:	f1b9 0f01 	cmp.w	r9, #1
 8004f50:	d103      	bne.n	8004f5a <_strtod_l+0xa6a>
 8004f52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f43f ad8a 	beq.w	8004a6e <_strtod_l+0x57e>
 8004f5a:	2600      	movs	r6, #0
 8004f5c:	4f36      	ldr	r7, [pc, #216]	; (8005038 <_strtod_l+0xb48>)
 8004f5e:	2400      	movs	r4, #0
 8004f60:	e791      	b.n	8004e86 <_strtod_l+0x996>
 8004f62:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004f64:	4d33      	ldr	r5, [pc, #204]	; (8005034 <_strtod_l+0xb44>)
 8004f66:	e7ea      	b.n	8004f3e <_strtod_l+0xa4e>
 8004f68:	4b32      	ldr	r3, [pc, #200]	; (8005034 <_strtod_l+0xb44>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	4639      	mov	r1, r7
 8004f70:	f7fb faca 	bl	8000508 <__aeabi_dmul>
 8004f74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f76:	4604      	mov	r4, r0
 8004f78:	460d      	mov	r5, r1
 8004f7a:	b933      	cbnz	r3, 8004f8a <_strtod_l+0xa9a>
 8004f7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004f80:	9010      	str	r0, [sp, #64]	; 0x40
 8004f82:	9311      	str	r3, [sp, #68]	; 0x44
 8004f84:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004f88:	e77e      	b.n	8004e88 <_strtod_l+0x998>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004f92:	e7f7      	b.n	8004f84 <_strtod_l+0xa94>
 8004f94:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8004f98:	9b05      	ldr	r3, [sp, #20]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1a8      	bne.n	8004ef0 <_strtod_l+0xa00>
 8004f9e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004fa2:	0d1b      	lsrs	r3, r3, #20
 8004fa4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004fa6:	051b      	lsls	r3, r3, #20
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	4656      	mov	r6, sl
 8004fac:	d1a0      	bne.n	8004ef0 <_strtod_l+0xa00>
 8004fae:	4629      	mov	r1, r5
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	f7fb fd59 	bl	8000a68 <__aeabi_d2iz>
 8004fb6:	f7fb fa3d 	bl	8000434 <__aeabi_i2d>
 8004fba:	460b      	mov	r3, r1
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	4629      	mov	r1, r5
 8004fc0:	4620      	mov	r0, r4
 8004fc2:	f7fb f8e9 	bl	8000198 <__aeabi_dsub>
 8004fc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004fc8:	4604      	mov	r4, r0
 8004fca:	460d      	mov	r5, r1
 8004fcc:	b933      	cbnz	r3, 8004fdc <_strtod_l+0xaec>
 8004fce:	f1b9 0f00 	cmp.w	r9, #0
 8004fd2:	d103      	bne.n	8004fdc <_strtod_l+0xaec>
 8004fd4:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8004fd8:	2e00      	cmp	r6, #0
 8004fda:	d06a      	beq.n	80050b2 <_strtod_l+0xbc2>
 8004fdc:	a30a      	add	r3, pc, #40	; (adr r3, 8005008 <_strtod_l+0xb18>)
 8004fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe2:	4620      	mov	r0, r4
 8004fe4:	4629      	mov	r1, r5
 8004fe6:	f7fb fd01 	bl	80009ec <__aeabi_dcmplt>
 8004fea:	2800      	cmp	r0, #0
 8004fec:	f47f acad 	bne.w	800494a <_strtod_l+0x45a>
 8004ff0:	a307      	add	r3, pc, #28	; (adr r3, 8005010 <_strtod_l+0xb20>)
 8004ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff6:	4620      	mov	r0, r4
 8004ff8:	4629      	mov	r1, r5
 8004ffa:	f7fb fd15 	bl	8000a28 <__aeabi_dcmpgt>
 8004ffe:	2800      	cmp	r0, #0
 8005000:	f43f af76 	beq.w	8004ef0 <_strtod_l+0xa00>
 8005004:	e4a1      	b.n	800494a <_strtod_l+0x45a>
 8005006:	bf00      	nop
 8005008:	94a03595 	.word	0x94a03595
 800500c:	3fdfffff 	.word	0x3fdfffff
 8005010:	35afe535 	.word	0x35afe535
 8005014:	3fe00000 	.word	0x3fe00000
 8005018:	000fffff 	.word	0x000fffff
 800501c:	7ff00000 	.word	0x7ff00000
 8005020:	7fefffff 	.word	0x7fefffff
 8005024:	39500000 	.word	0x39500000
 8005028:	3ff00000 	.word	0x3ff00000
 800502c:	7fe00000 	.word	0x7fe00000
 8005030:	7c9fffff 	.word	0x7c9fffff
 8005034:	3fe00000 	.word	0x3fe00000
 8005038:	bff00000 	.word	0xbff00000
 800503c:	9b05      	ldr	r3, [sp, #20]
 800503e:	b313      	cbz	r3, 8005086 <_strtod_l+0xb96>
 8005040:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005042:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005046:	d81e      	bhi.n	8005086 <_strtod_l+0xb96>
 8005048:	a325      	add	r3, pc, #148	; (adr r3, 80050e0 <_strtod_l+0xbf0>)
 800504a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504e:	4620      	mov	r0, r4
 8005050:	4629      	mov	r1, r5
 8005052:	f7fb fcd5 	bl	8000a00 <__aeabi_dcmple>
 8005056:	b190      	cbz	r0, 800507e <_strtod_l+0xb8e>
 8005058:	4629      	mov	r1, r5
 800505a:	4620      	mov	r0, r4
 800505c:	f7fb fd2c 	bl	8000ab8 <__aeabi_d2uiz>
 8005060:	2800      	cmp	r0, #0
 8005062:	bf08      	it	eq
 8005064:	2001      	moveq	r0, #1
 8005066:	f7fb f9d5 	bl	8000414 <__aeabi_ui2d>
 800506a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800506c:	4604      	mov	r4, r0
 800506e:	460d      	mov	r5, r1
 8005070:	b9d3      	cbnz	r3, 80050a8 <_strtod_l+0xbb8>
 8005072:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005076:	9012      	str	r0, [sp, #72]	; 0x48
 8005078:	9313      	str	r3, [sp, #76]	; 0x4c
 800507a:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800507e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005080:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005084:	1a9f      	subs	r7, r3, r2
 8005086:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800508a:	f001 fd4b 	bl	8006b24 <__ulp>
 800508e:	4602      	mov	r2, r0
 8005090:	460b      	mov	r3, r1
 8005092:	4630      	mov	r0, r6
 8005094:	4639      	mov	r1, r7
 8005096:	f7fb fa37 	bl	8000508 <__aeabi_dmul>
 800509a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800509e:	f7fb f87d 	bl	800019c <__adddf3>
 80050a2:	4681      	mov	r9, r0
 80050a4:	468a      	mov	sl, r1
 80050a6:	e777      	b.n	8004f98 <_strtod_l+0xaa8>
 80050a8:	4602      	mov	r2, r0
 80050aa:	460b      	mov	r3, r1
 80050ac:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80050b0:	e7e3      	b.n	800507a <_strtod_l+0xb8a>
 80050b2:	a30d      	add	r3, pc, #52	; (adr r3, 80050e8 <_strtod_l+0xbf8>)
 80050b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b8:	f7fb fc98 	bl	80009ec <__aeabi_dcmplt>
 80050bc:	e79f      	b.n	8004ffe <_strtod_l+0xb0e>
 80050be:	2300      	movs	r3, #0
 80050c0:	930d      	str	r3, [sp, #52]	; 0x34
 80050c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050c4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80050c6:	6013      	str	r3, [r2, #0]
 80050c8:	f7ff ba55 	b.w	8004576 <_strtod_l+0x86>
 80050cc:	2b65      	cmp	r3, #101	; 0x65
 80050ce:	f04f 0200 	mov.w	r2, #0
 80050d2:	f43f ab42 	beq.w	800475a <_strtod_l+0x26a>
 80050d6:	2101      	movs	r1, #1
 80050d8:	4614      	mov	r4, r2
 80050da:	9105      	str	r1, [sp, #20]
 80050dc:	f7ff babf 	b.w	800465e <_strtod_l+0x16e>
 80050e0:	ffc00000 	.word	0xffc00000
 80050e4:	41dfffff 	.word	0x41dfffff
 80050e8:	94a03595 	.word	0x94a03595
 80050ec:	3fcfffff 	.word	0x3fcfffff

080050f0 <_strtod_r>:
 80050f0:	4b05      	ldr	r3, [pc, #20]	; (8005108 <_strtod_r+0x18>)
 80050f2:	b410      	push	{r4}
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4c05      	ldr	r4, [pc, #20]	; (800510c <_strtod_r+0x1c>)
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	bf08      	it	eq
 80050fe:	4623      	moveq	r3, r4
 8005100:	bc10      	pop	{r4}
 8005102:	f7ff b9f5 	b.w	80044f0 <_strtod_l>
 8005106:	bf00      	nop
 8005108:	2000000c 	.word	0x2000000c
 800510c:	20000070 	.word	0x20000070

08005110 <_strtol_l.isra.0>:
 8005110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005114:	4680      	mov	r8, r0
 8005116:	4689      	mov	r9, r1
 8005118:	4692      	mov	sl, r2
 800511a:	461e      	mov	r6, r3
 800511c:	460f      	mov	r7, r1
 800511e:	463d      	mov	r5, r7
 8005120:	9808      	ldr	r0, [sp, #32]
 8005122:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005126:	f001 f9eb 	bl	8006500 <__locale_ctype_ptr_l>
 800512a:	4420      	add	r0, r4
 800512c:	7843      	ldrb	r3, [r0, #1]
 800512e:	f013 0308 	ands.w	r3, r3, #8
 8005132:	d132      	bne.n	800519a <_strtol_l.isra.0+0x8a>
 8005134:	2c2d      	cmp	r4, #45	; 0x2d
 8005136:	d132      	bne.n	800519e <_strtol_l.isra.0+0x8e>
 8005138:	2201      	movs	r2, #1
 800513a:	787c      	ldrb	r4, [r7, #1]
 800513c:	1cbd      	adds	r5, r7, #2
 800513e:	2e00      	cmp	r6, #0
 8005140:	d05d      	beq.n	80051fe <_strtol_l.isra.0+0xee>
 8005142:	2e10      	cmp	r6, #16
 8005144:	d109      	bne.n	800515a <_strtol_l.isra.0+0x4a>
 8005146:	2c30      	cmp	r4, #48	; 0x30
 8005148:	d107      	bne.n	800515a <_strtol_l.isra.0+0x4a>
 800514a:	782b      	ldrb	r3, [r5, #0]
 800514c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005150:	2b58      	cmp	r3, #88	; 0x58
 8005152:	d14f      	bne.n	80051f4 <_strtol_l.isra.0+0xe4>
 8005154:	2610      	movs	r6, #16
 8005156:	786c      	ldrb	r4, [r5, #1]
 8005158:	3502      	adds	r5, #2
 800515a:	2a00      	cmp	r2, #0
 800515c:	bf14      	ite	ne
 800515e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005162:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005166:	2700      	movs	r7, #0
 8005168:	fbb1 fcf6 	udiv	ip, r1, r6
 800516c:	4638      	mov	r0, r7
 800516e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8005172:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005176:	2b09      	cmp	r3, #9
 8005178:	d817      	bhi.n	80051aa <_strtol_l.isra.0+0x9a>
 800517a:	461c      	mov	r4, r3
 800517c:	42a6      	cmp	r6, r4
 800517e:	dd23      	ble.n	80051c8 <_strtol_l.isra.0+0xb8>
 8005180:	1c7b      	adds	r3, r7, #1
 8005182:	d007      	beq.n	8005194 <_strtol_l.isra.0+0x84>
 8005184:	4584      	cmp	ip, r0
 8005186:	d31c      	bcc.n	80051c2 <_strtol_l.isra.0+0xb2>
 8005188:	d101      	bne.n	800518e <_strtol_l.isra.0+0x7e>
 800518a:	45a6      	cmp	lr, r4
 800518c:	db19      	blt.n	80051c2 <_strtol_l.isra.0+0xb2>
 800518e:	2701      	movs	r7, #1
 8005190:	fb00 4006 	mla	r0, r0, r6, r4
 8005194:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005198:	e7eb      	b.n	8005172 <_strtol_l.isra.0+0x62>
 800519a:	462f      	mov	r7, r5
 800519c:	e7bf      	b.n	800511e <_strtol_l.isra.0+0xe>
 800519e:	2c2b      	cmp	r4, #43	; 0x2b
 80051a0:	bf04      	itt	eq
 80051a2:	1cbd      	addeq	r5, r7, #2
 80051a4:	787c      	ldrbeq	r4, [r7, #1]
 80051a6:	461a      	mov	r2, r3
 80051a8:	e7c9      	b.n	800513e <_strtol_l.isra.0+0x2e>
 80051aa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80051ae:	2b19      	cmp	r3, #25
 80051b0:	d801      	bhi.n	80051b6 <_strtol_l.isra.0+0xa6>
 80051b2:	3c37      	subs	r4, #55	; 0x37
 80051b4:	e7e2      	b.n	800517c <_strtol_l.isra.0+0x6c>
 80051b6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80051ba:	2b19      	cmp	r3, #25
 80051bc:	d804      	bhi.n	80051c8 <_strtol_l.isra.0+0xb8>
 80051be:	3c57      	subs	r4, #87	; 0x57
 80051c0:	e7dc      	b.n	800517c <_strtol_l.isra.0+0x6c>
 80051c2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80051c6:	e7e5      	b.n	8005194 <_strtol_l.isra.0+0x84>
 80051c8:	1c7b      	adds	r3, r7, #1
 80051ca:	d108      	bne.n	80051de <_strtol_l.isra.0+0xce>
 80051cc:	2322      	movs	r3, #34	; 0x22
 80051ce:	4608      	mov	r0, r1
 80051d0:	f8c8 3000 	str.w	r3, [r8]
 80051d4:	f1ba 0f00 	cmp.w	sl, #0
 80051d8:	d107      	bne.n	80051ea <_strtol_l.isra.0+0xda>
 80051da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051de:	b102      	cbz	r2, 80051e2 <_strtol_l.isra.0+0xd2>
 80051e0:	4240      	negs	r0, r0
 80051e2:	f1ba 0f00 	cmp.w	sl, #0
 80051e6:	d0f8      	beq.n	80051da <_strtol_l.isra.0+0xca>
 80051e8:	b10f      	cbz	r7, 80051ee <_strtol_l.isra.0+0xde>
 80051ea:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80051ee:	f8ca 9000 	str.w	r9, [sl]
 80051f2:	e7f2      	b.n	80051da <_strtol_l.isra.0+0xca>
 80051f4:	2430      	movs	r4, #48	; 0x30
 80051f6:	2e00      	cmp	r6, #0
 80051f8:	d1af      	bne.n	800515a <_strtol_l.isra.0+0x4a>
 80051fa:	2608      	movs	r6, #8
 80051fc:	e7ad      	b.n	800515a <_strtol_l.isra.0+0x4a>
 80051fe:	2c30      	cmp	r4, #48	; 0x30
 8005200:	d0a3      	beq.n	800514a <_strtol_l.isra.0+0x3a>
 8005202:	260a      	movs	r6, #10
 8005204:	e7a9      	b.n	800515a <_strtol_l.isra.0+0x4a>
	...

08005208 <_strtol_r>:
 8005208:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800520a:	4c06      	ldr	r4, [pc, #24]	; (8005224 <_strtol_r+0x1c>)
 800520c:	4d06      	ldr	r5, [pc, #24]	; (8005228 <_strtol_r+0x20>)
 800520e:	6824      	ldr	r4, [r4, #0]
 8005210:	6a24      	ldr	r4, [r4, #32]
 8005212:	2c00      	cmp	r4, #0
 8005214:	bf08      	it	eq
 8005216:	462c      	moveq	r4, r5
 8005218:	9400      	str	r4, [sp, #0]
 800521a:	f7ff ff79 	bl	8005110 <_strtol_l.isra.0>
 800521e:	b003      	add	sp, #12
 8005220:	bd30      	pop	{r4, r5, pc}
 8005222:	bf00      	nop
 8005224:	2000000c 	.word	0x2000000c
 8005228:	20000070 	.word	0x20000070

0800522c <quorem>:
 800522c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005230:	6903      	ldr	r3, [r0, #16]
 8005232:	690c      	ldr	r4, [r1, #16]
 8005234:	4680      	mov	r8, r0
 8005236:	42a3      	cmp	r3, r4
 8005238:	f2c0 8084 	blt.w	8005344 <quorem+0x118>
 800523c:	3c01      	subs	r4, #1
 800523e:	f101 0714 	add.w	r7, r1, #20
 8005242:	f100 0614 	add.w	r6, r0, #20
 8005246:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800524a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800524e:	3501      	adds	r5, #1
 8005250:	fbb0 f5f5 	udiv	r5, r0, r5
 8005254:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005258:	eb06 030c 	add.w	r3, r6, ip
 800525c:	eb07 090c 	add.w	r9, r7, ip
 8005260:	9301      	str	r3, [sp, #4]
 8005262:	b39d      	cbz	r5, 80052cc <quorem+0xa0>
 8005264:	f04f 0a00 	mov.w	sl, #0
 8005268:	4638      	mov	r0, r7
 800526a:	46b6      	mov	lr, r6
 800526c:	46d3      	mov	fp, sl
 800526e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005272:	b293      	uxth	r3, r2
 8005274:	fb05 a303 	mla	r3, r5, r3, sl
 8005278:	0c12      	lsrs	r2, r2, #16
 800527a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800527e:	fb05 a202 	mla	r2, r5, r2, sl
 8005282:	b29b      	uxth	r3, r3
 8005284:	ebab 0303 	sub.w	r3, fp, r3
 8005288:	f8de b000 	ldr.w	fp, [lr]
 800528c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005290:	fa1f fb8b 	uxth.w	fp, fp
 8005294:	445b      	add	r3, fp
 8005296:	fa1f fb82 	uxth.w	fp, r2
 800529a:	f8de 2000 	ldr.w	r2, [lr]
 800529e:	4581      	cmp	r9, r0
 80052a0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80052a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052ae:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80052b2:	f84e 3b04 	str.w	r3, [lr], #4
 80052b6:	d2da      	bcs.n	800526e <quorem+0x42>
 80052b8:	f856 300c 	ldr.w	r3, [r6, ip]
 80052bc:	b933      	cbnz	r3, 80052cc <quorem+0xa0>
 80052be:	9b01      	ldr	r3, [sp, #4]
 80052c0:	3b04      	subs	r3, #4
 80052c2:	429e      	cmp	r6, r3
 80052c4:	461a      	mov	r2, r3
 80052c6:	d331      	bcc.n	800532c <quorem+0x100>
 80052c8:	f8c8 4010 	str.w	r4, [r8, #16]
 80052cc:	4640      	mov	r0, r8
 80052ce:	f001 fbb1 	bl	8006a34 <__mcmp>
 80052d2:	2800      	cmp	r0, #0
 80052d4:	db26      	blt.n	8005324 <quorem+0xf8>
 80052d6:	4630      	mov	r0, r6
 80052d8:	f04f 0c00 	mov.w	ip, #0
 80052dc:	3501      	adds	r5, #1
 80052de:	f857 1b04 	ldr.w	r1, [r7], #4
 80052e2:	f8d0 e000 	ldr.w	lr, [r0]
 80052e6:	b28b      	uxth	r3, r1
 80052e8:	ebac 0303 	sub.w	r3, ip, r3
 80052ec:	fa1f f28e 	uxth.w	r2, lr
 80052f0:	4413      	add	r3, r2
 80052f2:	0c0a      	lsrs	r2, r1, #16
 80052f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80052f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005302:	45b9      	cmp	r9, r7
 8005304:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005308:	f840 3b04 	str.w	r3, [r0], #4
 800530c:	d2e7      	bcs.n	80052de <quorem+0xb2>
 800530e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005312:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005316:	b92a      	cbnz	r2, 8005324 <quorem+0xf8>
 8005318:	3b04      	subs	r3, #4
 800531a:	429e      	cmp	r6, r3
 800531c:	461a      	mov	r2, r3
 800531e:	d30b      	bcc.n	8005338 <quorem+0x10c>
 8005320:	f8c8 4010 	str.w	r4, [r8, #16]
 8005324:	4628      	mov	r0, r5
 8005326:	b003      	add	sp, #12
 8005328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800532c:	6812      	ldr	r2, [r2, #0]
 800532e:	3b04      	subs	r3, #4
 8005330:	2a00      	cmp	r2, #0
 8005332:	d1c9      	bne.n	80052c8 <quorem+0x9c>
 8005334:	3c01      	subs	r4, #1
 8005336:	e7c4      	b.n	80052c2 <quorem+0x96>
 8005338:	6812      	ldr	r2, [r2, #0]
 800533a:	3b04      	subs	r3, #4
 800533c:	2a00      	cmp	r2, #0
 800533e:	d1ef      	bne.n	8005320 <quorem+0xf4>
 8005340:	3c01      	subs	r4, #1
 8005342:	e7ea      	b.n	800531a <quorem+0xee>
 8005344:	2000      	movs	r0, #0
 8005346:	e7ee      	b.n	8005326 <quorem+0xfa>

08005348 <_dtoa_r>:
 8005348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800534c:	4616      	mov	r6, r2
 800534e:	461f      	mov	r7, r3
 8005350:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005352:	b095      	sub	sp, #84	; 0x54
 8005354:	4604      	mov	r4, r0
 8005356:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800535a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800535e:	b93d      	cbnz	r5, 8005370 <_dtoa_r+0x28>
 8005360:	2010      	movs	r0, #16
 8005362:	f001 f8e1 	bl	8006528 <malloc>
 8005366:	6260      	str	r0, [r4, #36]	; 0x24
 8005368:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800536c:	6005      	str	r5, [r0, #0]
 800536e:	60c5      	str	r5, [r0, #12]
 8005370:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005372:	6819      	ldr	r1, [r3, #0]
 8005374:	b151      	cbz	r1, 800538c <_dtoa_r+0x44>
 8005376:	685a      	ldr	r2, [r3, #4]
 8005378:	2301      	movs	r3, #1
 800537a:	4093      	lsls	r3, r2
 800537c:	604a      	str	r2, [r1, #4]
 800537e:	608b      	str	r3, [r1, #8]
 8005380:	4620      	mov	r0, r4
 8005382:	f001 f938 	bl	80065f6 <_Bfree>
 8005386:	2200      	movs	r2, #0
 8005388:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800538a:	601a      	str	r2, [r3, #0]
 800538c:	1e3b      	subs	r3, r7, #0
 800538e:	bfaf      	iteee	ge
 8005390:	2300      	movge	r3, #0
 8005392:	2201      	movlt	r2, #1
 8005394:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005398:	9303      	strlt	r3, [sp, #12]
 800539a:	bfac      	ite	ge
 800539c:	f8c8 3000 	strge.w	r3, [r8]
 80053a0:	f8c8 2000 	strlt.w	r2, [r8]
 80053a4:	4bae      	ldr	r3, [pc, #696]	; (8005660 <_dtoa_r+0x318>)
 80053a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80053aa:	ea33 0308 	bics.w	r3, r3, r8
 80053ae:	d11b      	bne.n	80053e8 <_dtoa_r+0xa0>
 80053b0:	f242 730f 	movw	r3, #9999	; 0x270f
 80053b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80053b6:	6013      	str	r3, [r2, #0]
 80053b8:	9b02      	ldr	r3, [sp, #8]
 80053ba:	b923      	cbnz	r3, 80053c6 <_dtoa_r+0x7e>
 80053bc:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80053c0:	2800      	cmp	r0, #0
 80053c2:	f000 8545 	beq.w	8005e50 <_dtoa_r+0xb08>
 80053c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053c8:	b953      	cbnz	r3, 80053e0 <_dtoa_r+0x98>
 80053ca:	4ba6      	ldr	r3, [pc, #664]	; (8005664 <_dtoa_r+0x31c>)
 80053cc:	e021      	b.n	8005412 <_dtoa_r+0xca>
 80053ce:	4ba6      	ldr	r3, [pc, #664]	; (8005668 <_dtoa_r+0x320>)
 80053d0:	9306      	str	r3, [sp, #24]
 80053d2:	3308      	adds	r3, #8
 80053d4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80053d6:	6013      	str	r3, [r2, #0]
 80053d8:	9806      	ldr	r0, [sp, #24]
 80053da:	b015      	add	sp, #84	; 0x54
 80053dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053e0:	4ba0      	ldr	r3, [pc, #640]	; (8005664 <_dtoa_r+0x31c>)
 80053e2:	9306      	str	r3, [sp, #24]
 80053e4:	3303      	adds	r3, #3
 80053e6:	e7f5      	b.n	80053d4 <_dtoa_r+0x8c>
 80053e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80053ec:	2200      	movs	r2, #0
 80053ee:	2300      	movs	r3, #0
 80053f0:	4630      	mov	r0, r6
 80053f2:	4639      	mov	r1, r7
 80053f4:	f7fb faf0 	bl	80009d8 <__aeabi_dcmpeq>
 80053f8:	4682      	mov	sl, r0
 80053fa:	b160      	cbz	r0, 8005416 <_dtoa_r+0xce>
 80053fc:	2301      	movs	r3, #1
 80053fe:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005400:	6013      	str	r3, [r2, #0]
 8005402:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 8520 	beq.w	8005e4a <_dtoa_r+0xb02>
 800540a:	4b98      	ldr	r3, [pc, #608]	; (800566c <_dtoa_r+0x324>)
 800540c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800540e:	6013      	str	r3, [r2, #0]
 8005410:	3b01      	subs	r3, #1
 8005412:	9306      	str	r3, [sp, #24]
 8005414:	e7e0      	b.n	80053d8 <_dtoa_r+0x90>
 8005416:	ab12      	add	r3, sp, #72	; 0x48
 8005418:	9301      	str	r3, [sp, #4]
 800541a:	ab13      	add	r3, sp, #76	; 0x4c
 800541c:	9300      	str	r3, [sp, #0]
 800541e:	4632      	mov	r2, r6
 8005420:	463b      	mov	r3, r7
 8005422:	4620      	mov	r0, r4
 8005424:	f001 fbf4 	bl	8006c10 <__d2b>
 8005428:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800542c:	4683      	mov	fp, r0
 800542e:	2d00      	cmp	r5, #0
 8005430:	d07d      	beq.n	800552e <_dtoa_r+0x1e6>
 8005432:	46b0      	mov	r8, r6
 8005434:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005438:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800543c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005440:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005444:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005448:	2200      	movs	r2, #0
 800544a:	4b89      	ldr	r3, [pc, #548]	; (8005670 <_dtoa_r+0x328>)
 800544c:	4640      	mov	r0, r8
 800544e:	4649      	mov	r1, r9
 8005450:	f7fa fea2 	bl	8000198 <__aeabi_dsub>
 8005454:	a37c      	add	r3, pc, #496	; (adr r3, 8005648 <_dtoa_r+0x300>)
 8005456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545a:	f7fb f855 	bl	8000508 <__aeabi_dmul>
 800545e:	a37c      	add	r3, pc, #496	; (adr r3, 8005650 <_dtoa_r+0x308>)
 8005460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005464:	f7fa fe9a 	bl	800019c <__adddf3>
 8005468:	4606      	mov	r6, r0
 800546a:	4628      	mov	r0, r5
 800546c:	460f      	mov	r7, r1
 800546e:	f7fa ffe1 	bl	8000434 <__aeabi_i2d>
 8005472:	a379      	add	r3, pc, #484	; (adr r3, 8005658 <_dtoa_r+0x310>)
 8005474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005478:	f7fb f846 	bl	8000508 <__aeabi_dmul>
 800547c:	4602      	mov	r2, r0
 800547e:	460b      	mov	r3, r1
 8005480:	4630      	mov	r0, r6
 8005482:	4639      	mov	r1, r7
 8005484:	f7fa fe8a 	bl	800019c <__adddf3>
 8005488:	4606      	mov	r6, r0
 800548a:	460f      	mov	r7, r1
 800548c:	f7fb faec 	bl	8000a68 <__aeabi_d2iz>
 8005490:	2200      	movs	r2, #0
 8005492:	4682      	mov	sl, r0
 8005494:	2300      	movs	r3, #0
 8005496:	4630      	mov	r0, r6
 8005498:	4639      	mov	r1, r7
 800549a:	f7fb faa7 	bl	80009ec <__aeabi_dcmplt>
 800549e:	b148      	cbz	r0, 80054b4 <_dtoa_r+0x16c>
 80054a0:	4650      	mov	r0, sl
 80054a2:	f7fa ffc7 	bl	8000434 <__aeabi_i2d>
 80054a6:	4632      	mov	r2, r6
 80054a8:	463b      	mov	r3, r7
 80054aa:	f7fb fa95 	bl	80009d8 <__aeabi_dcmpeq>
 80054ae:	b908      	cbnz	r0, 80054b4 <_dtoa_r+0x16c>
 80054b0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80054b4:	f1ba 0f16 	cmp.w	sl, #22
 80054b8:	d85a      	bhi.n	8005570 <_dtoa_r+0x228>
 80054ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80054be:	496d      	ldr	r1, [pc, #436]	; (8005674 <_dtoa_r+0x32c>)
 80054c0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80054c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054c8:	f7fb faae 	bl	8000a28 <__aeabi_dcmpgt>
 80054cc:	2800      	cmp	r0, #0
 80054ce:	d051      	beq.n	8005574 <_dtoa_r+0x22c>
 80054d0:	2300      	movs	r3, #0
 80054d2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80054d6:	930d      	str	r3, [sp, #52]	; 0x34
 80054d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80054da:	1b5d      	subs	r5, r3, r5
 80054dc:	1e6b      	subs	r3, r5, #1
 80054de:	9307      	str	r3, [sp, #28]
 80054e0:	bf43      	ittte	mi
 80054e2:	2300      	movmi	r3, #0
 80054e4:	f1c5 0901 	rsbmi	r9, r5, #1
 80054e8:	9307      	strmi	r3, [sp, #28]
 80054ea:	f04f 0900 	movpl.w	r9, #0
 80054ee:	f1ba 0f00 	cmp.w	sl, #0
 80054f2:	db41      	blt.n	8005578 <_dtoa_r+0x230>
 80054f4:	9b07      	ldr	r3, [sp, #28]
 80054f6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80054fa:	4453      	add	r3, sl
 80054fc:	9307      	str	r3, [sp, #28]
 80054fe:	2300      	movs	r3, #0
 8005500:	9308      	str	r3, [sp, #32]
 8005502:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005504:	2b09      	cmp	r3, #9
 8005506:	f200 808f 	bhi.w	8005628 <_dtoa_r+0x2e0>
 800550a:	2b05      	cmp	r3, #5
 800550c:	bfc4      	itt	gt
 800550e:	3b04      	subgt	r3, #4
 8005510:	931e      	strgt	r3, [sp, #120]	; 0x78
 8005512:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005514:	bfc8      	it	gt
 8005516:	2500      	movgt	r5, #0
 8005518:	f1a3 0302 	sub.w	r3, r3, #2
 800551c:	bfd8      	it	le
 800551e:	2501      	movle	r5, #1
 8005520:	2b03      	cmp	r3, #3
 8005522:	f200 808d 	bhi.w	8005640 <_dtoa_r+0x2f8>
 8005526:	e8df f003 	tbb	[pc, r3]
 800552a:	7d7b      	.short	0x7d7b
 800552c:	6f2f      	.short	0x6f2f
 800552e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005532:	441d      	add	r5, r3
 8005534:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005538:	2820      	cmp	r0, #32
 800553a:	dd13      	ble.n	8005564 <_dtoa_r+0x21c>
 800553c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005540:	9b02      	ldr	r3, [sp, #8]
 8005542:	fa08 f800 	lsl.w	r8, r8, r0
 8005546:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800554a:	fa23 f000 	lsr.w	r0, r3, r0
 800554e:	ea48 0000 	orr.w	r0, r8, r0
 8005552:	f7fa ff5f 	bl	8000414 <__aeabi_ui2d>
 8005556:	2301      	movs	r3, #1
 8005558:	4680      	mov	r8, r0
 800555a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800555e:	3d01      	subs	r5, #1
 8005560:	9310      	str	r3, [sp, #64]	; 0x40
 8005562:	e771      	b.n	8005448 <_dtoa_r+0x100>
 8005564:	9b02      	ldr	r3, [sp, #8]
 8005566:	f1c0 0020 	rsb	r0, r0, #32
 800556a:	fa03 f000 	lsl.w	r0, r3, r0
 800556e:	e7f0      	b.n	8005552 <_dtoa_r+0x20a>
 8005570:	2301      	movs	r3, #1
 8005572:	e7b0      	b.n	80054d6 <_dtoa_r+0x18e>
 8005574:	900d      	str	r0, [sp, #52]	; 0x34
 8005576:	e7af      	b.n	80054d8 <_dtoa_r+0x190>
 8005578:	f1ca 0300 	rsb	r3, sl, #0
 800557c:	9308      	str	r3, [sp, #32]
 800557e:	2300      	movs	r3, #0
 8005580:	eba9 090a 	sub.w	r9, r9, sl
 8005584:	930c      	str	r3, [sp, #48]	; 0x30
 8005586:	e7bc      	b.n	8005502 <_dtoa_r+0x1ba>
 8005588:	2301      	movs	r3, #1
 800558a:	9309      	str	r3, [sp, #36]	; 0x24
 800558c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800558e:	2b00      	cmp	r3, #0
 8005590:	dd74      	ble.n	800567c <_dtoa_r+0x334>
 8005592:	4698      	mov	r8, r3
 8005594:	9304      	str	r3, [sp, #16]
 8005596:	2200      	movs	r2, #0
 8005598:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800559a:	6072      	str	r2, [r6, #4]
 800559c:	2204      	movs	r2, #4
 800559e:	f102 0014 	add.w	r0, r2, #20
 80055a2:	4298      	cmp	r0, r3
 80055a4:	6871      	ldr	r1, [r6, #4]
 80055a6:	d96e      	bls.n	8005686 <_dtoa_r+0x33e>
 80055a8:	4620      	mov	r0, r4
 80055aa:	f000 fff0 	bl	800658e <_Balloc>
 80055ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055b0:	6030      	str	r0, [r6, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f1b8 0f0e 	cmp.w	r8, #14
 80055b8:	9306      	str	r3, [sp, #24]
 80055ba:	f200 80ed 	bhi.w	8005798 <_dtoa_r+0x450>
 80055be:	2d00      	cmp	r5, #0
 80055c0:	f000 80ea 	beq.w	8005798 <_dtoa_r+0x450>
 80055c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055c8:	f1ba 0f00 	cmp.w	sl, #0
 80055cc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80055d0:	dd77      	ble.n	80056c2 <_dtoa_r+0x37a>
 80055d2:	4a28      	ldr	r2, [pc, #160]	; (8005674 <_dtoa_r+0x32c>)
 80055d4:	f00a 030f 	and.w	r3, sl, #15
 80055d8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80055dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80055e0:	06f0      	lsls	r0, r6, #27
 80055e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80055ea:	d568      	bpl.n	80056be <_dtoa_r+0x376>
 80055ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80055f0:	4b21      	ldr	r3, [pc, #132]	; (8005678 <_dtoa_r+0x330>)
 80055f2:	2503      	movs	r5, #3
 80055f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055f8:	f7fb f8b0 	bl	800075c <__aeabi_ddiv>
 80055fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005600:	f006 060f 	and.w	r6, r6, #15
 8005604:	4f1c      	ldr	r7, [pc, #112]	; (8005678 <_dtoa_r+0x330>)
 8005606:	e04f      	b.n	80056a8 <_dtoa_r+0x360>
 8005608:	2301      	movs	r3, #1
 800560a:	9309      	str	r3, [sp, #36]	; 0x24
 800560c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800560e:	4453      	add	r3, sl
 8005610:	f103 0801 	add.w	r8, r3, #1
 8005614:	9304      	str	r3, [sp, #16]
 8005616:	4643      	mov	r3, r8
 8005618:	2b01      	cmp	r3, #1
 800561a:	bfb8      	it	lt
 800561c:	2301      	movlt	r3, #1
 800561e:	e7ba      	b.n	8005596 <_dtoa_r+0x24e>
 8005620:	2300      	movs	r3, #0
 8005622:	e7b2      	b.n	800558a <_dtoa_r+0x242>
 8005624:	2300      	movs	r3, #0
 8005626:	e7f0      	b.n	800560a <_dtoa_r+0x2c2>
 8005628:	2501      	movs	r5, #1
 800562a:	2300      	movs	r3, #0
 800562c:	9509      	str	r5, [sp, #36]	; 0x24
 800562e:	931e      	str	r3, [sp, #120]	; 0x78
 8005630:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005634:	2200      	movs	r2, #0
 8005636:	9304      	str	r3, [sp, #16]
 8005638:	4698      	mov	r8, r3
 800563a:	2312      	movs	r3, #18
 800563c:	921f      	str	r2, [sp, #124]	; 0x7c
 800563e:	e7aa      	b.n	8005596 <_dtoa_r+0x24e>
 8005640:	2301      	movs	r3, #1
 8005642:	9309      	str	r3, [sp, #36]	; 0x24
 8005644:	e7f4      	b.n	8005630 <_dtoa_r+0x2e8>
 8005646:	bf00      	nop
 8005648:	636f4361 	.word	0x636f4361
 800564c:	3fd287a7 	.word	0x3fd287a7
 8005650:	8b60c8b3 	.word	0x8b60c8b3
 8005654:	3fc68a28 	.word	0x3fc68a28
 8005658:	509f79fb 	.word	0x509f79fb
 800565c:	3fd34413 	.word	0x3fd34413
 8005660:	7ff00000 	.word	0x7ff00000
 8005664:	08007371 	.word	0x08007371
 8005668:	08007368 	.word	0x08007368
 800566c:	080072ed 	.word	0x080072ed
 8005670:	3ff80000 	.word	0x3ff80000
 8005674:	080073a8 	.word	0x080073a8
 8005678:	08007380 	.word	0x08007380
 800567c:	2301      	movs	r3, #1
 800567e:	9304      	str	r3, [sp, #16]
 8005680:	4698      	mov	r8, r3
 8005682:	461a      	mov	r2, r3
 8005684:	e7da      	b.n	800563c <_dtoa_r+0x2f4>
 8005686:	3101      	adds	r1, #1
 8005688:	6071      	str	r1, [r6, #4]
 800568a:	0052      	lsls	r2, r2, #1
 800568c:	e787      	b.n	800559e <_dtoa_r+0x256>
 800568e:	07f1      	lsls	r1, r6, #31
 8005690:	d508      	bpl.n	80056a4 <_dtoa_r+0x35c>
 8005692:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005696:	e9d7 2300 	ldrd	r2, r3, [r7]
 800569a:	f7fa ff35 	bl	8000508 <__aeabi_dmul>
 800569e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80056a2:	3501      	adds	r5, #1
 80056a4:	1076      	asrs	r6, r6, #1
 80056a6:	3708      	adds	r7, #8
 80056a8:	2e00      	cmp	r6, #0
 80056aa:	d1f0      	bne.n	800568e <_dtoa_r+0x346>
 80056ac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80056b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056b4:	f7fb f852 	bl	800075c <__aeabi_ddiv>
 80056b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056bc:	e01b      	b.n	80056f6 <_dtoa_r+0x3ae>
 80056be:	2502      	movs	r5, #2
 80056c0:	e7a0      	b.n	8005604 <_dtoa_r+0x2bc>
 80056c2:	f000 80a4 	beq.w	800580e <_dtoa_r+0x4c6>
 80056c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80056ca:	f1ca 0600 	rsb	r6, sl, #0
 80056ce:	4ba0      	ldr	r3, [pc, #640]	; (8005950 <_dtoa_r+0x608>)
 80056d0:	f006 020f 	and.w	r2, r6, #15
 80056d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056dc:	f7fa ff14 	bl	8000508 <__aeabi_dmul>
 80056e0:	2502      	movs	r5, #2
 80056e2:	2300      	movs	r3, #0
 80056e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056e8:	4f9a      	ldr	r7, [pc, #616]	; (8005954 <_dtoa_r+0x60c>)
 80056ea:	1136      	asrs	r6, r6, #4
 80056ec:	2e00      	cmp	r6, #0
 80056ee:	f040 8083 	bne.w	80057f8 <_dtoa_r+0x4b0>
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d1e0      	bne.n	80056b8 <_dtoa_r+0x370>
 80056f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	f000 808a 	beq.w	8005812 <_dtoa_r+0x4ca>
 80056fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005702:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005706:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800570a:	2200      	movs	r2, #0
 800570c:	4b92      	ldr	r3, [pc, #584]	; (8005958 <_dtoa_r+0x610>)
 800570e:	f7fb f96d 	bl	80009ec <__aeabi_dcmplt>
 8005712:	2800      	cmp	r0, #0
 8005714:	d07d      	beq.n	8005812 <_dtoa_r+0x4ca>
 8005716:	f1b8 0f00 	cmp.w	r8, #0
 800571a:	d07a      	beq.n	8005812 <_dtoa_r+0x4ca>
 800571c:	9b04      	ldr	r3, [sp, #16]
 800571e:	2b00      	cmp	r3, #0
 8005720:	dd36      	ble.n	8005790 <_dtoa_r+0x448>
 8005722:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005726:	2200      	movs	r2, #0
 8005728:	4b8c      	ldr	r3, [pc, #560]	; (800595c <_dtoa_r+0x614>)
 800572a:	f7fa feed 	bl	8000508 <__aeabi_dmul>
 800572e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005732:	9e04      	ldr	r6, [sp, #16]
 8005734:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 8005738:	3501      	adds	r5, #1
 800573a:	4628      	mov	r0, r5
 800573c:	f7fa fe7a 	bl	8000434 <__aeabi_i2d>
 8005740:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005744:	f7fa fee0 	bl	8000508 <__aeabi_dmul>
 8005748:	2200      	movs	r2, #0
 800574a:	4b85      	ldr	r3, [pc, #532]	; (8005960 <_dtoa_r+0x618>)
 800574c:	f7fa fd26 	bl	800019c <__adddf3>
 8005750:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005754:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005758:	950b      	str	r5, [sp, #44]	; 0x2c
 800575a:	2e00      	cmp	r6, #0
 800575c:	d15c      	bne.n	8005818 <_dtoa_r+0x4d0>
 800575e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005762:	2200      	movs	r2, #0
 8005764:	4b7f      	ldr	r3, [pc, #508]	; (8005964 <_dtoa_r+0x61c>)
 8005766:	f7fa fd17 	bl	8000198 <__aeabi_dsub>
 800576a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800576c:	462b      	mov	r3, r5
 800576e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005772:	f7fb f959 	bl	8000a28 <__aeabi_dcmpgt>
 8005776:	2800      	cmp	r0, #0
 8005778:	f040 8281 	bne.w	8005c7e <_dtoa_r+0x936>
 800577c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005780:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005782:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005786:	f7fb f931 	bl	80009ec <__aeabi_dcmplt>
 800578a:	2800      	cmp	r0, #0
 800578c:	f040 8275 	bne.w	8005c7a <_dtoa_r+0x932>
 8005790:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005794:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005798:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800579a:	2b00      	cmp	r3, #0
 800579c:	f2c0 814b 	blt.w	8005a36 <_dtoa_r+0x6ee>
 80057a0:	f1ba 0f0e 	cmp.w	sl, #14
 80057a4:	f300 8147 	bgt.w	8005a36 <_dtoa_r+0x6ee>
 80057a8:	4b69      	ldr	r3, [pc, #420]	; (8005950 <_dtoa_r+0x608>)
 80057aa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80057ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80057b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f280 80d7 	bge.w	800596c <_dtoa_r+0x624>
 80057be:	f1b8 0f00 	cmp.w	r8, #0
 80057c2:	f300 80d3 	bgt.w	800596c <_dtoa_r+0x624>
 80057c6:	f040 8257 	bne.w	8005c78 <_dtoa_r+0x930>
 80057ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057ce:	2200      	movs	r2, #0
 80057d0:	4b64      	ldr	r3, [pc, #400]	; (8005964 <_dtoa_r+0x61c>)
 80057d2:	f7fa fe99 	bl	8000508 <__aeabi_dmul>
 80057d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80057da:	f7fb f91b 	bl	8000a14 <__aeabi_dcmpge>
 80057de:	4646      	mov	r6, r8
 80057e0:	4647      	mov	r7, r8
 80057e2:	2800      	cmp	r0, #0
 80057e4:	f040 822d 	bne.w	8005c42 <_dtoa_r+0x8fa>
 80057e8:	9b06      	ldr	r3, [sp, #24]
 80057ea:	9a06      	ldr	r2, [sp, #24]
 80057ec:	1c5d      	adds	r5, r3, #1
 80057ee:	2331      	movs	r3, #49	; 0x31
 80057f0:	f10a 0a01 	add.w	sl, sl, #1
 80057f4:	7013      	strb	r3, [r2, #0]
 80057f6:	e228      	b.n	8005c4a <_dtoa_r+0x902>
 80057f8:	07f2      	lsls	r2, r6, #31
 80057fa:	d505      	bpl.n	8005808 <_dtoa_r+0x4c0>
 80057fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005800:	f7fa fe82 	bl	8000508 <__aeabi_dmul>
 8005804:	2301      	movs	r3, #1
 8005806:	3501      	adds	r5, #1
 8005808:	1076      	asrs	r6, r6, #1
 800580a:	3708      	adds	r7, #8
 800580c:	e76e      	b.n	80056ec <_dtoa_r+0x3a4>
 800580e:	2502      	movs	r5, #2
 8005810:	e771      	b.n	80056f6 <_dtoa_r+0x3ae>
 8005812:	4657      	mov	r7, sl
 8005814:	4646      	mov	r6, r8
 8005816:	e790      	b.n	800573a <_dtoa_r+0x3f2>
 8005818:	4b4d      	ldr	r3, [pc, #308]	; (8005950 <_dtoa_r+0x608>)
 800581a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800581e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005824:	2b00      	cmp	r3, #0
 8005826:	d048      	beq.n	80058ba <_dtoa_r+0x572>
 8005828:	4602      	mov	r2, r0
 800582a:	460b      	mov	r3, r1
 800582c:	2000      	movs	r0, #0
 800582e:	494e      	ldr	r1, [pc, #312]	; (8005968 <_dtoa_r+0x620>)
 8005830:	f7fa ff94 	bl	800075c <__aeabi_ddiv>
 8005834:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005838:	f7fa fcae 	bl	8000198 <__aeabi_dsub>
 800583c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005840:	9d06      	ldr	r5, [sp, #24]
 8005842:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005846:	f7fb f90f 	bl	8000a68 <__aeabi_d2iz>
 800584a:	9011      	str	r0, [sp, #68]	; 0x44
 800584c:	f7fa fdf2 	bl	8000434 <__aeabi_i2d>
 8005850:	4602      	mov	r2, r0
 8005852:	460b      	mov	r3, r1
 8005854:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005858:	f7fa fc9e 	bl	8000198 <__aeabi_dsub>
 800585c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800585e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005862:	3330      	adds	r3, #48	; 0x30
 8005864:	f805 3b01 	strb.w	r3, [r5], #1
 8005868:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800586c:	f7fb f8be 	bl	80009ec <__aeabi_dcmplt>
 8005870:	2800      	cmp	r0, #0
 8005872:	d163      	bne.n	800593c <_dtoa_r+0x5f4>
 8005874:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005878:	2000      	movs	r0, #0
 800587a:	4937      	ldr	r1, [pc, #220]	; (8005958 <_dtoa_r+0x610>)
 800587c:	f7fa fc8c 	bl	8000198 <__aeabi_dsub>
 8005880:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005884:	f7fb f8b2 	bl	80009ec <__aeabi_dcmplt>
 8005888:	2800      	cmp	r0, #0
 800588a:	f040 80b5 	bne.w	80059f8 <_dtoa_r+0x6b0>
 800588e:	9b06      	ldr	r3, [sp, #24]
 8005890:	1aeb      	subs	r3, r5, r3
 8005892:	429e      	cmp	r6, r3
 8005894:	f77f af7c 	ble.w	8005790 <_dtoa_r+0x448>
 8005898:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800589c:	2200      	movs	r2, #0
 800589e:	4b2f      	ldr	r3, [pc, #188]	; (800595c <_dtoa_r+0x614>)
 80058a0:	f7fa fe32 	bl	8000508 <__aeabi_dmul>
 80058a4:	2200      	movs	r2, #0
 80058a6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80058aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058ae:	4b2b      	ldr	r3, [pc, #172]	; (800595c <_dtoa_r+0x614>)
 80058b0:	f7fa fe2a 	bl	8000508 <__aeabi_dmul>
 80058b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058b8:	e7c3      	b.n	8005842 <_dtoa_r+0x4fa>
 80058ba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80058be:	f7fa fe23 	bl	8000508 <__aeabi_dmul>
 80058c2:	9b06      	ldr	r3, [sp, #24]
 80058c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80058c8:	199d      	adds	r5, r3, r6
 80058ca:	461e      	mov	r6, r3
 80058cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058d0:	f7fb f8ca 	bl	8000a68 <__aeabi_d2iz>
 80058d4:	9011      	str	r0, [sp, #68]	; 0x44
 80058d6:	f7fa fdad 	bl	8000434 <__aeabi_i2d>
 80058da:	4602      	mov	r2, r0
 80058dc:	460b      	mov	r3, r1
 80058de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058e2:	f7fa fc59 	bl	8000198 <__aeabi_dsub>
 80058e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80058e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058ec:	3330      	adds	r3, #48	; 0x30
 80058ee:	f806 3b01 	strb.w	r3, [r6], #1
 80058f2:	42ae      	cmp	r6, r5
 80058f4:	f04f 0200 	mov.w	r2, #0
 80058f8:	d124      	bne.n	8005944 <_dtoa_r+0x5fc>
 80058fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80058fe:	4b1a      	ldr	r3, [pc, #104]	; (8005968 <_dtoa_r+0x620>)
 8005900:	f7fa fc4c 	bl	800019c <__adddf3>
 8005904:	4602      	mov	r2, r0
 8005906:	460b      	mov	r3, r1
 8005908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800590c:	f7fb f88c 	bl	8000a28 <__aeabi_dcmpgt>
 8005910:	2800      	cmp	r0, #0
 8005912:	d171      	bne.n	80059f8 <_dtoa_r+0x6b0>
 8005914:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005918:	2000      	movs	r0, #0
 800591a:	4913      	ldr	r1, [pc, #76]	; (8005968 <_dtoa_r+0x620>)
 800591c:	f7fa fc3c 	bl	8000198 <__aeabi_dsub>
 8005920:	4602      	mov	r2, r0
 8005922:	460b      	mov	r3, r1
 8005924:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005928:	f7fb f860 	bl	80009ec <__aeabi_dcmplt>
 800592c:	2800      	cmp	r0, #0
 800592e:	f43f af2f 	beq.w	8005790 <_dtoa_r+0x448>
 8005932:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005936:	1e6a      	subs	r2, r5, #1
 8005938:	2b30      	cmp	r3, #48	; 0x30
 800593a:	d001      	beq.n	8005940 <_dtoa_r+0x5f8>
 800593c:	46ba      	mov	sl, r7
 800593e:	e04a      	b.n	80059d6 <_dtoa_r+0x68e>
 8005940:	4615      	mov	r5, r2
 8005942:	e7f6      	b.n	8005932 <_dtoa_r+0x5ea>
 8005944:	4b05      	ldr	r3, [pc, #20]	; (800595c <_dtoa_r+0x614>)
 8005946:	f7fa fddf 	bl	8000508 <__aeabi_dmul>
 800594a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800594e:	e7bd      	b.n	80058cc <_dtoa_r+0x584>
 8005950:	080073a8 	.word	0x080073a8
 8005954:	08007380 	.word	0x08007380
 8005958:	3ff00000 	.word	0x3ff00000
 800595c:	40240000 	.word	0x40240000
 8005960:	401c0000 	.word	0x401c0000
 8005964:	40140000 	.word	0x40140000
 8005968:	3fe00000 	.word	0x3fe00000
 800596c:	9d06      	ldr	r5, [sp, #24]
 800596e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005972:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005976:	4630      	mov	r0, r6
 8005978:	4639      	mov	r1, r7
 800597a:	f7fa feef 	bl	800075c <__aeabi_ddiv>
 800597e:	f7fb f873 	bl	8000a68 <__aeabi_d2iz>
 8005982:	4681      	mov	r9, r0
 8005984:	f7fa fd56 	bl	8000434 <__aeabi_i2d>
 8005988:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800598c:	f7fa fdbc 	bl	8000508 <__aeabi_dmul>
 8005990:	4602      	mov	r2, r0
 8005992:	460b      	mov	r3, r1
 8005994:	4630      	mov	r0, r6
 8005996:	4639      	mov	r1, r7
 8005998:	f7fa fbfe 	bl	8000198 <__aeabi_dsub>
 800599c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80059a0:	f805 6b01 	strb.w	r6, [r5], #1
 80059a4:	9e06      	ldr	r6, [sp, #24]
 80059a6:	4602      	mov	r2, r0
 80059a8:	1bae      	subs	r6, r5, r6
 80059aa:	45b0      	cmp	r8, r6
 80059ac:	460b      	mov	r3, r1
 80059ae:	d135      	bne.n	8005a1c <_dtoa_r+0x6d4>
 80059b0:	f7fa fbf4 	bl	800019c <__adddf3>
 80059b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059b8:	4606      	mov	r6, r0
 80059ba:	460f      	mov	r7, r1
 80059bc:	f7fb f834 	bl	8000a28 <__aeabi_dcmpgt>
 80059c0:	b9c8      	cbnz	r0, 80059f6 <_dtoa_r+0x6ae>
 80059c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059c6:	4630      	mov	r0, r6
 80059c8:	4639      	mov	r1, r7
 80059ca:	f7fb f805 	bl	80009d8 <__aeabi_dcmpeq>
 80059ce:	b110      	cbz	r0, 80059d6 <_dtoa_r+0x68e>
 80059d0:	f019 0f01 	tst.w	r9, #1
 80059d4:	d10f      	bne.n	80059f6 <_dtoa_r+0x6ae>
 80059d6:	4659      	mov	r1, fp
 80059d8:	4620      	mov	r0, r4
 80059da:	f000 fe0c 	bl	80065f6 <_Bfree>
 80059de:	2300      	movs	r3, #0
 80059e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80059e2:	702b      	strb	r3, [r5, #0]
 80059e4:	f10a 0301 	add.w	r3, sl, #1
 80059e8:	6013      	str	r3, [r2, #0]
 80059ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	f43f acf3 	beq.w	80053d8 <_dtoa_r+0x90>
 80059f2:	601d      	str	r5, [r3, #0]
 80059f4:	e4f0      	b.n	80053d8 <_dtoa_r+0x90>
 80059f6:	4657      	mov	r7, sl
 80059f8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80059fc:	1e6b      	subs	r3, r5, #1
 80059fe:	2a39      	cmp	r2, #57	; 0x39
 8005a00:	d106      	bne.n	8005a10 <_dtoa_r+0x6c8>
 8005a02:	9a06      	ldr	r2, [sp, #24]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d107      	bne.n	8005a18 <_dtoa_r+0x6d0>
 8005a08:	2330      	movs	r3, #48	; 0x30
 8005a0a:	7013      	strb	r3, [r2, #0]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	3701      	adds	r7, #1
 8005a10:	781a      	ldrb	r2, [r3, #0]
 8005a12:	3201      	adds	r2, #1
 8005a14:	701a      	strb	r2, [r3, #0]
 8005a16:	e791      	b.n	800593c <_dtoa_r+0x5f4>
 8005a18:	461d      	mov	r5, r3
 8005a1a:	e7ed      	b.n	80059f8 <_dtoa_r+0x6b0>
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	4b99      	ldr	r3, [pc, #612]	; (8005c84 <_dtoa_r+0x93c>)
 8005a20:	f7fa fd72 	bl	8000508 <__aeabi_dmul>
 8005a24:	2200      	movs	r2, #0
 8005a26:	2300      	movs	r3, #0
 8005a28:	4606      	mov	r6, r0
 8005a2a:	460f      	mov	r7, r1
 8005a2c:	f7fa ffd4 	bl	80009d8 <__aeabi_dcmpeq>
 8005a30:	2800      	cmp	r0, #0
 8005a32:	d09e      	beq.n	8005972 <_dtoa_r+0x62a>
 8005a34:	e7cf      	b.n	80059d6 <_dtoa_r+0x68e>
 8005a36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a38:	2a00      	cmp	r2, #0
 8005a3a:	f000 8088 	beq.w	8005b4e <_dtoa_r+0x806>
 8005a3e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005a40:	2a01      	cmp	r2, #1
 8005a42:	dc6d      	bgt.n	8005b20 <_dtoa_r+0x7d8>
 8005a44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a46:	2a00      	cmp	r2, #0
 8005a48:	d066      	beq.n	8005b18 <_dtoa_r+0x7d0>
 8005a4a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005a4e:	464d      	mov	r5, r9
 8005a50:	9e08      	ldr	r6, [sp, #32]
 8005a52:	9a07      	ldr	r2, [sp, #28]
 8005a54:	2101      	movs	r1, #1
 8005a56:	441a      	add	r2, r3
 8005a58:	4620      	mov	r0, r4
 8005a5a:	4499      	add	r9, r3
 8005a5c:	9207      	str	r2, [sp, #28]
 8005a5e:	f000 fea8 	bl	80067b2 <__i2b>
 8005a62:	4607      	mov	r7, r0
 8005a64:	2d00      	cmp	r5, #0
 8005a66:	dd0b      	ble.n	8005a80 <_dtoa_r+0x738>
 8005a68:	9b07      	ldr	r3, [sp, #28]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	dd08      	ble.n	8005a80 <_dtoa_r+0x738>
 8005a6e:	42ab      	cmp	r3, r5
 8005a70:	bfa8      	it	ge
 8005a72:	462b      	movge	r3, r5
 8005a74:	9a07      	ldr	r2, [sp, #28]
 8005a76:	eba9 0903 	sub.w	r9, r9, r3
 8005a7a:	1aed      	subs	r5, r5, r3
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	9307      	str	r3, [sp, #28]
 8005a80:	9b08      	ldr	r3, [sp, #32]
 8005a82:	b1eb      	cbz	r3, 8005ac0 <_dtoa_r+0x778>
 8005a84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d065      	beq.n	8005b56 <_dtoa_r+0x80e>
 8005a8a:	b18e      	cbz	r6, 8005ab0 <_dtoa_r+0x768>
 8005a8c:	4639      	mov	r1, r7
 8005a8e:	4632      	mov	r2, r6
 8005a90:	4620      	mov	r0, r4
 8005a92:	f000 ff2d 	bl	80068f0 <__pow5mult>
 8005a96:	465a      	mov	r2, fp
 8005a98:	4601      	mov	r1, r0
 8005a9a:	4607      	mov	r7, r0
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	f000 fe91 	bl	80067c4 <__multiply>
 8005aa2:	4659      	mov	r1, fp
 8005aa4:	900a      	str	r0, [sp, #40]	; 0x28
 8005aa6:	4620      	mov	r0, r4
 8005aa8:	f000 fda5 	bl	80065f6 <_Bfree>
 8005aac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aae:	469b      	mov	fp, r3
 8005ab0:	9b08      	ldr	r3, [sp, #32]
 8005ab2:	1b9a      	subs	r2, r3, r6
 8005ab4:	d004      	beq.n	8005ac0 <_dtoa_r+0x778>
 8005ab6:	4659      	mov	r1, fp
 8005ab8:	4620      	mov	r0, r4
 8005aba:	f000 ff19 	bl	80068f0 <__pow5mult>
 8005abe:	4683      	mov	fp, r0
 8005ac0:	2101      	movs	r1, #1
 8005ac2:	4620      	mov	r0, r4
 8005ac4:	f000 fe75 	bl	80067b2 <__i2b>
 8005ac8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005aca:	4606      	mov	r6, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f000 81c6 	beq.w	8005e5e <_dtoa_r+0xb16>
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4601      	mov	r1, r0
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f000 ff0a 	bl	80068f0 <__pow5mult>
 8005adc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005ade:	4606      	mov	r6, r0
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	dc3e      	bgt.n	8005b62 <_dtoa_r+0x81a>
 8005ae4:	9b02      	ldr	r3, [sp, #8]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d137      	bne.n	8005b5a <_dtoa_r+0x812>
 8005aea:	9b03      	ldr	r3, [sp, #12]
 8005aec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d134      	bne.n	8005b5e <_dtoa_r+0x816>
 8005af4:	9b03      	ldr	r3, [sp, #12]
 8005af6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005afa:	0d1b      	lsrs	r3, r3, #20
 8005afc:	051b      	lsls	r3, r3, #20
 8005afe:	b12b      	cbz	r3, 8005b0c <_dtoa_r+0x7c4>
 8005b00:	9b07      	ldr	r3, [sp, #28]
 8005b02:	f109 0901 	add.w	r9, r9, #1
 8005b06:	3301      	adds	r3, #1
 8005b08:	9307      	str	r3, [sp, #28]
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	9308      	str	r3, [sp, #32]
 8005b0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d128      	bne.n	8005b66 <_dtoa_r+0x81e>
 8005b14:	2001      	movs	r0, #1
 8005b16:	e02e      	b.n	8005b76 <_dtoa_r+0x82e>
 8005b18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b1a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005b1e:	e796      	b.n	8005a4e <_dtoa_r+0x706>
 8005b20:	9b08      	ldr	r3, [sp, #32]
 8005b22:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8005b26:	42b3      	cmp	r3, r6
 8005b28:	bfb7      	itett	lt
 8005b2a:	9b08      	ldrlt	r3, [sp, #32]
 8005b2c:	1b9e      	subge	r6, r3, r6
 8005b2e:	1af2      	sublt	r2, r6, r3
 8005b30:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005b32:	bfbf      	itttt	lt
 8005b34:	9608      	strlt	r6, [sp, #32]
 8005b36:	189b      	addlt	r3, r3, r2
 8005b38:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005b3a:	2600      	movlt	r6, #0
 8005b3c:	f1b8 0f00 	cmp.w	r8, #0
 8005b40:	bfb9      	ittee	lt
 8005b42:	eba9 0508 	sublt.w	r5, r9, r8
 8005b46:	2300      	movlt	r3, #0
 8005b48:	464d      	movge	r5, r9
 8005b4a:	4643      	movge	r3, r8
 8005b4c:	e781      	b.n	8005a52 <_dtoa_r+0x70a>
 8005b4e:	9e08      	ldr	r6, [sp, #32]
 8005b50:	464d      	mov	r5, r9
 8005b52:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005b54:	e786      	b.n	8005a64 <_dtoa_r+0x71c>
 8005b56:	9a08      	ldr	r2, [sp, #32]
 8005b58:	e7ad      	b.n	8005ab6 <_dtoa_r+0x76e>
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	e7d6      	b.n	8005b0c <_dtoa_r+0x7c4>
 8005b5e:	9b02      	ldr	r3, [sp, #8]
 8005b60:	e7d4      	b.n	8005b0c <_dtoa_r+0x7c4>
 8005b62:	2300      	movs	r3, #0
 8005b64:	9308      	str	r3, [sp, #32]
 8005b66:	6933      	ldr	r3, [r6, #16]
 8005b68:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005b6c:	6918      	ldr	r0, [r3, #16]
 8005b6e:	f000 fdd2 	bl	8006716 <__hi0bits>
 8005b72:	f1c0 0020 	rsb	r0, r0, #32
 8005b76:	9b07      	ldr	r3, [sp, #28]
 8005b78:	4418      	add	r0, r3
 8005b7a:	f010 001f 	ands.w	r0, r0, #31
 8005b7e:	d047      	beq.n	8005c10 <_dtoa_r+0x8c8>
 8005b80:	f1c0 0320 	rsb	r3, r0, #32
 8005b84:	2b04      	cmp	r3, #4
 8005b86:	dd3b      	ble.n	8005c00 <_dtoa_r+0x8b8>
 8005b88:	9b07      	ldr	r3, [sp, #28]
 8005b8a:	f1c0 001c 	rsb	r0, r0, #28
 8005b8e:	4481      	add	r9, r0
 8005b90:	4405      	add	r5, r0
 8005b92:	4403      	add	r3, r0
 8005b94:	9307      	str	r3, [sp, #28]
 8005b96:	f1b9 0f00 	cmp.w	r9, #0
 8005b9a:	dd05      	ble.n	8005ba8 <_dtoa_r+0x860>
 8005b9c:	4659      	mov	r1, fp
 8005b9e:	464a      	mov	r2, r9
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	f000 fef3 	bl	800698c <__lshift>
 8005ba6:	4683      	mov	fp, r0
 8005ba8:	9b07      	ldr	r3, [sp, #28]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	dd05      	ble.n	8005bba <_dtoa_r+0x872>
 8005bae:	4631      	mov	r1, r6
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	4620      	mov	r0, r4
 8005bb4:	f000 feea 	bl	800698c <__lshift>
 8005bb8:	4606      	mov	r6, r0
 8005bba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bbc:	b353      	cbz	r3, 8005c14 <_dtoa_r+0x8cc>
 8005bbe:	4631      	mov	r1, r6
 8005bc0:	4658      	mov	r0, fp
 8005bc2:	f000 ff37 	bl	8006a34 <__mcmp>
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	da24      	bge.n	8005c14 <_dtoa_r+0x8cc>
 8005bca:	2300      	movs	r3, #0
 8005bcc:	4659      	mov	r1, fp
 8005bce:	220a      	movs	r2, #10
 8005bd0:	4620      	mov	r0, r4
 8005bd2:	f000 fd27 	bl	8006624 <__multadd>
 8005bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bd8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005bdc:	4683      	mov	fp, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f000 8144 	beq.w	8005e6c <_dtoa_r+0xb24>
 8005be4:	2300      	movs	r3, #0
 8005be6:	4639      	mov	r1, r7
 8005be8:	220a      	movs	r2, #10
 8005bea:	4620      	mov	r0, r4
 8005bec:	f000 fd1a 	bl	8006624 <__multadd>
 8005bf0:	9b04      	ldr	r3, [sp, #16]
 8005bf2:	4607      	mov	r7, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	dc4d      	bgt.n	8005c94 <_dtoa_r+0x94c>
 8005bf8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005bfa:	2b02      	cmp	r3, #2
 8005bfc:	dd4a      	ble.n	8005c94 <_dtoa_r+0x94c>
 8005bfe:	e011      	b.n	8005c24 <_dtoa_r+0x8dc>
 8005c00:	d0c9      	beq.n	8005b96 <_dtoa_r+0x84e>
 8005c02:	9a07      	ldr	r2, [sp, #28]
 8005c04:	331c      	adds	r3, #28
 8005c06:	441a      	add	r2, r3
 8005c08:	4499      	add	r9, r3
 8005c0a:	441d      	add	r5, r3
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	e7c1      	b.n	8005b94 <_dtoa_r+0x84c>
 8005c10:	4603      	mov	r3, r0
 8005c12:	e7f6      	b.n	8005c02 <_dtoa_r+0x8ba>
 8005c14:	f1b8 0f00 	cmp.w	r8, #0
 8005c18:	dc36      	bgt.n	8005c88 <_dtoa_r+0x940>
 8005c1a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	dd33      	ble.n	8005c88 <_dtoa_r+0x940>
 8005c20:	f8cd 8010 	str.w	r8, [sp, #16]
 8005c24:	9b04      	ldr	r3, [sp, #16]
 8005c26:	b963      	cbnz	r3, 8005c42 <_dtoa_r+0x8fa>
 8005c28:	4631      	mov	r1, r6
 8005c2a:	2205      	movs	r2, #5
 8005c2c:	4620      	mov	r0, r4
 8005c2e:	f000 fcf9 	bl	8006624 <__multadd>
 8005c32:	4601      	mov	r1, r0
 8005c34:	4606      	mov	r6, r0
 8005c36:	4658      	mov	r0, fp
 8005c38:	f000 fefc 	bl	8006a34 <__mcmp>
 8005c3c:	2800      	cmp	r0, #0
 8005c3e:	f73f add3 	bgt.w	80057e8 <_dtoa_r+0x4a0>
 8005c42:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005c44:	9d06      	ldr	r5, [sp, #24]
 8005c46:	ea6f 0a03 	mvn.w	sl, r3
 8005c4a:	f04f 0900 	mov.w	r9, #0
 8005c4e:	4631      	mov	r1, r6
 8005c50:	4620      	mov	r0, r4
 8005c52:	f000 fcd0 	bl	80065f6 <_Bfree>
 8005c56:	2f00      	cmp	r7, #0
 8005c58:	f43f aebd 	beq.w	80059d6 <_dtoa_r+0x68e>
 8005c5c:	f1b9 0f00 	cmp.w	r9, #0
 8005c60:	d005      	beq.n	8005c6e <_dtoa_r+0x926>
 8005c62:	45b9      	cmp	r9, r7
 8005c64:	d003      	beq.n	8005c6e <_dtoa_r+0x926>
 8005c66:	4649      	mov	r1, r9
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f000 fcc4 	bl	80065f6 <_Bfree>
 8005c6e:	4639      	mov	r1, r7
 8005c70:	4620      	mov	r0, r4
 8005c72:	f000 fcc0 	bl	80065f6 <_Bfree>
 8005c76:	e6ae      	b.n	80059d6 <_dtoa_r+0x68e>
 8005c78:	2600      	movs	r6, #0
 8005c7a:	4637      	mov	r7, r6
 8005c7c:	e7e1      	b.n	8005c42 <_dtoa_r+0x8fa>
 8005c7e:	46ba      	mov	sl, r7
 8005c80:	4637      	mov	r7, r6
 8005c82:	e5b1      	b.n	80057e8 <_dtoa_r+0x4a0>
 8005c84:	40240000 	.word	0x40240000
 8005c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c8a:	f8cd 8010 	str.w	r8, [sp, #16]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	f000 80f3 	beq.w	8005e7a <_dtoa_r+0xb32>
 8005c94:	2d00      	cmp	r5, #0
 8005c96:	dd05      	ble.n	8005ca4 <_dtoa_r+0x95c>
 8005c98:	4639      	mov	r1, r7
 8005c9a:	462a      	mov	r2, r5
 8005c9c:	4620      	mov	r0, r4
 8005c9e:	f000 fe75 	bl	800698c <__lshift>
 8005ca2:	4607      	mov	r7, r0
 8005ca4:	9b08      	ldr	r3, [sp, #32]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d04c      	beq.n	8005d44 <_dtoa_r+0x9fc>
 8005caa:	6879      	ldr	r1, [r7, #4]
 8005cac:	4620      	mov	r0, r4
 8005cae:	f000 fc6e 	bl	800658e <_Balloc>
 8005cb2:	4605      	mov	r5, r0
 8005cb4:	693a      	ldr	r2, [r7, #16]
 8005cb6:	f107 010c 	add.w	r1, r7, #12
 8005cba:	3202      	adds	r2, #2
 8005cbc:	0092      	lsls	r2, r2, #2
 8005cbe:	300c      	adds	r0, #12
 8005cc0:	f000 fc5a 	bl	8006578 <memcpy>
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	4620      	mov	r0, r4
 8005cca:	f000 fe5f 	bl	800698c <__lshift>
 8005cce:	46b9      	mov	r9, r7
 8005cd0:	4607      	mov	r7, r0
 8005cd2:	9b06      	ldr	r3, [sp, #24]
 8005cd4:	9307      	str	r3, [sp, #28]
 8005cd6:	9b02      	ldr	r3, [sp, #8]
 8005cd8:	f003 0301 	and.w	r3, r3, #1
 8005cdc:	9308      	str	r3, [sp, #32]
 8005cde:	4631      	mov	r1, r6
 8005ce0:	4658      	mov	r0, fp
 8005ce2:	f7ff faa3 	bl	800522c <quorem>
 8005ce6:	4649      	mov	r1, r9
 8005ce8:	4605      	mov	r5, r0
 8005cea:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005cee:	4658      	mov	r0, fp
 8005cf0:	f000 fea0 	bl	8006a34 <__mcmp>
 8005cf4:	463a      	mov	r2, r7
 8005cf6:	9002      	str	r0, [sp, #8]
 8005cf8:	4631      	mov	r1, r6
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	f000 feb4 	bl	8006a68 <__mdiff>
 8005d00:	68c3      	ldr	r3, [r0, #12]
 8005d02:	4602      	mov	r2, r0
 8005d04:	bb03      	cbnz	r3, 8005d48 <_dtoa_r+0xa00>
 8005d06:	4601      	mov	r1, r0
 8005d08:	9009      	str	r0, [sp, #36]	; 0x24
 8005d0a:	4658      	mov	r0, fp
 8005d0c:	f000 fe92 	bl	8006a34 <__mcmp>
 8005d10:	4603      	mov	r3, r0
 8005d12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d14:	4611      	mov	r1, r2
 8005d16:	4620      	mov	r0, r4
 8005d18:	9309      	str	r3, [sp, #36]	; 0x24
 8005d1a:	f000 fc6c 	bl	80065f6 <_Bfree>
 8005d1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d20:	b9a3      	cbnz	r3, 8005d4c <_dtoa_r+0xa04>
 8005d22:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005d24:	b992      	cbnz	r2, 8005d4c <_dtoa_r+0xa04>
 8005d26:	9a08      	ldr	r2, [sp, #32]
 8005d28:	b982      	cbnz	r2, 8005d4c <_dtoa_r+0xa04>
 8005d2a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d2e:	d029      	beq.n	8005d84 <_dtoa_r+0xa3c>
 8005d30:	9b02      	ldr	r3, [sp, #8]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	dd01      	ble.n	8005d3a <_dtoa_r+0x9f2>
 8005d36:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005d3a:	9b07      	ldr	r3, [sp, #28]
 8005d3c:	1c5d      	adds	r5, r3, #1
 8005d3e:	f883 8000 	strb.w	r8, [r3]
 8005d42:	e784      	b.n	8005c4e <_dtoa_r+0x906>
 8005d44:	4638      	mov	r0, r7
 8005d46:	e7c2      	b.n	8005cce <_dtoa_r+0x986>
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e7e3      	b.n	8005d14 <_dtoa_r+0x9cc>
 8005d4c:	9a02      	ldr	r2, [sp, #8]
 8005d4e:	2a00      	cmp	r2, #0
 8005d50:	db04      	blt.n	8005d5c <_dtoa_r+0xa14>
 8005d52:	d123      	bne.n	8005d9c <_dtoa_r+0xa54>
 8005d54:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005d56:	bb0a      	cbnz	r2, 8005d9c <_dtoa_r+0xa54>
 8005d58:	9a08      	ldr	r2, [sp, #32]
 8005d5a:	b9fa      	cbnz	r2, 8005d9c <_dtoa_r+0xa54>
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	ddec      	ble.n	8005d3a <_dtoa_r+0x9f2>
 8005d60:	4659      	mov	r1, fp
 8005d62:	2201      	movs	r2, #1
 8005d64:	4620      	mov	r0, r4
 8005d66:	f000 fe11 	bl	800698c <__lshift>
 8005d6a:	4631      	mov	r1, r6
 8005d6c:	4683      	mov	fp, r0
 8005d6e:	f000 fe61 	bl	8006a34 <__mcmp>
 8005d72:	2800      	cmp	r0, #0
 8005d74:	dc03      	bgt.n	8005d7e <_dtoa_r+0xa36>
 8005d76:	d1e0      	bne.n	8005d3a <_dtoa_r+0x9f2>
 8005d78:	f018 0f01 	tst.w	r8, #1
 8005d7c:	d0dd      	beq.n	8005d3a <_dtoa_r+0x9f2>
 8005d7e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d82:	d1d8      	bne.n	8005d36 <_dtoa_r+0x9ee>
 8005d84:	9b07      	ldr	r3, [sp, #28]
 8005d86:	9a07      	ldr	r2, [sp, #28]
 8005d88:	1c5d      	adds	r5, r3, #1
 8005d8a:	2339      	movs	r3, #57	; 0x39
 8005d8c:	7013      	strb	r3, [r2, #0]
 8005d8e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d92:	1e6a      	subs	r2, r5, #1
 8005d94:	2b39      	cmp	r3, #57	; 0x39
 8005d96:	d04d      	beq.n	8005e34 <_dtoa_r+0xaec>
 8005d98:	3301      	adds	r3, #1
 8005d9a:	e052      	b.n	8005e42 <_dtoa_r+0xafa>
 8005d9c:	9a07      	ldr	r2, [sp, #28]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f102 0501 	add.w	r5, r2, #1
 8005da4:	dd06      	ble.n	8005db4 <_dtoa_r+0xa6c>
 8005da6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005daa:	d0eb      	beq.n	8005d84 <_dtoa_r+0xa3c>
 8005dac:	f108 0801 	add.w	r8, r8, #1
 8005db0:	9b07      	ldr	r3, [sp, #28]
 8005db2:	e7c4      	b.n	8005d3e <_dtoa_r+0x9f6>
 8005db4:	9b06      	ldr	r3, [sp, #24]
 8005db6:	9a04      	ldr	r2, [sp, #16]
 8005db8:	1aeb      	subs	r3, r5, r3
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005dc0:	d021      	beq.n	8005e06 <_dtoa_r+0xabe>
 8005dc2:	4659      	mov	r1, fp
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	220a      	movs	r2, #10
 8005dc8:	4620      	mov	r0, r4
 8005dca:	f000 fc2b 	bl	8006624 <__multadd>
 8005dce:	45b9      	cmp	r9, r7
 8005dd0:	4683      	mov	fp, r0
 8005dd2:	f04f 0300 	mov.w	r3, #0
 8005dd6:	f04f 020a 	mov.w	r2, #10
 8005dda:	4649      	mov	r1, r9
 8005ddc:	4620      	mov	r0, r4
 8005dde:	d105      	bne.n	8005dec <_dtoa_r+0xaa4>
 8005de0:	f000 fc20 	bl	8006624 <__multadd>
 8005de4:	4681      	mov	r9, r0
 8005de6:	4607      	mov	r7, r0
 8005de8:	9507      	str	r5, [sp, #28]
 8005dea:	e778      	b.n	8005cde <_dtoa_r+0x996>
 8005dec:	f000 fc1a 	bl	8006624 <__multadd>
 8005df0:	4639      	mov	r1, r7
 8005df2:	4681      	mov	r9, r0
 8005df4:	2300      	movs	r3, #0
 8005df6:	220a      	movs	r2, #10
 8005df8:	4620      	mov	r0, r4
 8005dfa:	f000 fc13 	bl	8006624 <__multadd>
 8005dfe:	4607      	mov	r7, r0
 8005e00:	e7f2      	b.n	8005de8 <_dtoa_r+0xaa0>
 8005e02:	f04f 0900 	mov.w	r9, #0
 8005e06:	4659      	mov	r1, fp
 8005e08:	2201      	movs	r2, #1
 8005e0a:	4620      	mov	r0, r4
 8005e0c:	f000 fdbe 	bl	800698c <__lshift>
 8005e10:	4631      	mov	r1, r6
 8005e12:	4683      	mov	fp, r0
 8005e14:	f000 fe0e 	bl	8006a34 <__mcmp>
 8005e18:	2800      	cmp	r0, #0
 8005e1a:	dcb8      	bgt.n	8005d8e <_dtoa_r+0xa46>
 8005e1c:	d102      	bne.n	8005e24 <_dtoa_r+0xadc>
 8005e1e:	f018 0f01 	tst.w	r8, #1
 8005e22:	d1b4      	bne.n	8005d8e <_dtoa_r+0xa46>
 8005e24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e28:	1e6a      	subs	r2, r5, #1
 8005e2a:	2b30      	cmp	r3, #48	; 0x30
 8005e2c:	f47f af0f 	bne.w	8005c4e <_dtoa_r+0x906>
 8005e30:	4615      	mov	r5, r2
 8005e32:	e7f7      	b.n	8005e24 <_dtoa_r+0xadc>
 8005e34:	9b06      	ldr	r3, [sp, #24]
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d105      	bne.n	8005e46 <_dtoa_r+0xafe>
 8005e3a:	2331      	movs	r3, #49	; 0x31
 8005e3c:	9a06      	ldr	r2, [sp, #24]
 8005e3e:	f10a 0a01 	add.w	sl, sl, #1
 8005e42:	7013      	strb	r3, [r2, #0]
 8005e44:	e703      	b.n	8005c4e <_dtoa_r+0x906>
 8005e46:	4615      	mov	r5, r2
 8005e48:	e7a1      	b.n	8005d8e <_dtoa_r+0xa46>
 8005e4a:	4b17      	ldr	r3, [pc, #92]	; (8005ea8 <_dtoa_r+0xb60>)
 8005e4c:	f7ff bae1 	b.w	8005412 <_dtoa_r+0xca>
 8005e50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f47f aabb 	bne.w	80053ce <_dtoa_r+0x86>
 8005e58:	4b14      	ldr	r3, [pc, #80]	; (8005eac <_dtoa_r+0xb64>)
 8005e5a:	f7ff bada 	b.w	8005412 <_dtoa_r+0xca>
 8005e5e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	f77f ae3f 	ble.w	8005ae4 <_dtoa_r+0x79c>
 8005e66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e68:	9308      	str	r3, [sp, #32]
 8005e6a:	e653      	b.n	8005b14 <_dtoa_r+0x7cc>
 8005e6c:	9b04      	ldr	r3, [sp, #16]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	dc03      	bgt.n	8005e7a <_dtoa_r+0xb32>
 8005e72:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e74:	2b02      	cmp	r3, #2
 8005e76:	f73f aed5 	bgt.w	8005c24 <_dtoa_r+0x8dc>
 8005e7a:	9d06      	ldr	r5, [sp, #24]
 8005e7c:	4631      	mov	r1, r6
 8005e7e:	4658      	mov	r0, fp
 8005e80:	f7ff f9d4 	bl	800522c <quorem>
 8005e84:	9b06      	ldr	r3, [sp, #24]
 8005e86:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005e8a:	f805 8b01 	strb.w	r8, [r5], #1
 8005e8e:	9a04      	ldr	r2, [sp, #16]
 8005e90:	1aeb      	subs	r3, r5, r3
 8005e92:	429a      	cmp	r2, r3
 8005e94:	ddb5      	ble.n	8005e02 <_dtoa_r+0xaba>
 8005e96:	4659      	mov	r1, fp
 8005e98:	2300      	movs	r3, #0
 8005e9a:	220a      	movs	r2, #10
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	f000 fbc1 	bl	8006624 <__multadd>
 8005ea2:	4683      	mov	fp, r0
 8005ea4:	e7ea      	b.n	8005e7c <_dtoa_r+0xb34>
 8005ea6:	bf00      	nop
 8005ea8:	080072ec 	.word	0x080072ec
 8005eac:	08007368 	.word	0x08007368

08005eb0 <rshift>:
 8005eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005eb2:	6906      	ldr	r6, [r0, #16]
 8005eb4:	114b      	asrs	r3, r1, #5
 8005eb6:	429e      	cmp	r6, r3
 8005eb8:	f100 0414 	add.w	r4, r0, #20
 8005ebc:	dd31      	ble.n	8005f22 <rshift+0x72>
 8005ebe:	f011 011f 	ands.w	r1, r1, #31
 8005ec2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8005ec6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8005eca:	d108      	bne.n	8005ede <rshift+0x2e>
 8005ecc:	4621      	mov	r1, r4
 8005ece:	42b2      	cmp	r2, r6
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	d211      	bcs.n	8005ef8 <rshift+0x48>
 8005ed4:	f852 3b04 	ldr.w	r3, [r2], #4
 8005ed8:	f841 3b04 	str.w	r3, [r1], #4
 8005edc:	e7f7      	b.n	8005ece <rshift+0x1e>
 8005ede:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8005ee2:	4623      	mov	r3, r4
 8005ee4:	f1c1 0c20 	rsb	ip, r1, #32
 8005ee8:	40cd      	lsrs	r5, r1
 8005eea:	3204      	adds	r2, #4
 8005eec:	42b2      	cmp	r2, r6
 8005eee:	4617      	mov	r7, r2
 8005ef0:	d30d      	bcc.n	8005f0e <rshift+0x5e>
 8005ef2:	601d      	str	r5, [r3, #0]
 8005ef4:	b105      	cbz	r5, 8005ef8 <rshift+0x48>
 8005ef6:	3304      	adds	r3, #4
 8005ef8:	42a3      	cmp	r3, r4
 8005efa:	eba3 0204 	sub.w	r2, r3, r4
 8005efe:	bf08      	it	eq
 8005f00:	2300      	moveq	r3, #0
 8005f02:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005f06:	6102      	str	r2, [r0, #16]
 8005f08:	bf08      	it	eq
 8005f0a:	6143      	streq	r3, [r0, #20]
 8005f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f0e:	683f      	ldr	r7, [r7, #0]
 8005f10:	fa07 f70c 	lsl.w	r7, r7, ip
 8005f14:	433d      	orrs	r5, r7
 8005f16:	f843 5b04 	str.w	r5, [r3], #4
 8005f1a:	f852 5b04 	ldr.w	r5, [r2], #4
 8005f1e:	40cd      	lsrs	r5, r1
 8005f20:	e7e4      	b.n	8005eec <rshift+0x3c>
 8005f22:	4623      	mov	r3, r4
 8005f24:	e7e8      	b.n	8005ef8 <rshift+0x48>

08005f26 <__hexdig_fun>:
 8005f26:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005f2a:	2b09      	cmp	r3, #9
 8005f2c:	d802      	bhi.n	8005f34 <__hexdig_fun+0xe>
 8005f2e:	3820      	subs	r0, #32
 8005f30:	b2c0      	uxtb	r0, r0
 8005f32:	4770      	bx	lr
 8005f34:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005f38:	2b05      	cmp	r3, #5
 8005f3a:	d801      	bhi.n	8005f40 <__hexdig_fun+0x1a>
 8005f3c:	3847      	subs	r0, #71	; 0x47
 8005f3e:	e7f7      	b.n	8005f30 <__hexdig_fun+0xa>
 8005f40:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005f44:	2b05      	cmp	r3, #5
 8005f46:	d801      	bhi.n	8005f4c <__hexdig_fun+0x26>
 8005f48:	3827      	subs	r0, #39	; 0x27
 8005f4a:	e7f1      	b.n	8005f30 <__hexdig_fun+0xa>
 8005f4c:	2000      	movs	r0, #0
 8005f4e:	4770      	bx	lr

08005f50 <__gethex>:
 8005f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f54:	b08b      	sub	sp, #44	; 0x2c
 8005f56:	9002      	str	r0, [sp, #8]
 8005f58:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005f5a:	468a      	mov	sl, r1
 8005f5c:	4690      	mov	r8, r2
 8005f5e:	9306      	str	r3, [sp, #24]
 8005f60:	f000 fad1 	bl	8006506 <__localeconv_l>
 8005f64:	6803      	ldr	r3, [r0, #0]
 8005f66:	f04f 0b00 	mov.w	fp, #0
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	9303      	str	r3, [sp, #12]
 8005f6e:	f7fa f907 	bl	8000180 <strlen>
 8005f72:	9b03      	ldr	r3, [sp, #12]
 8005f74:	9001      	str	r0, [sp, #4]
 8005f76:	4403      	add	r3, r0
 8005f78:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005f7c:	9307      	str	r3, [sp, #28]
 8005f7e:	f8da 3000 	ldr.w	r3, [sl]
 8005f82:	3302      	adds	r3, #2
 8005f84:	461f      	mov	r7, r3
 8005f86:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005f8a:	2830      	cmp	r0, #48	; 0x30
 8005f8c:	d06c      	beq.n	8006068 <__gethex+0x118>
 8005f8e:	f7ff ffca 	bl	8005f26 <__hexdig_fun>
 8005f92:	4604      	mov	r4, r0
 8005f94:	2800      	cmp	r0, #0
 8005f96:	d16a      	bne.n	800606e <__gethex+0x11e>
 8005f98:	9a01      	ldr	r2, [sp, #4]
 8005f9a:	9903      	ldr	r1, [sp, #12]
 8005f9c:	4638      	mov	r0, r7
 8005f9e:	f001 f905 	bl	80071ac <strncmp>
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	d166      	bne.n	8006074 <__gethex+0x124>
 8005fa6:	9b01      	ldr	r3, [sp, #4]
 8005fa8:	5cf8      	ldrb	r0, [r7, r3]
 8005faa:	18fe      	adds	r6, r7, r3
 8005fac:	f7ff ffbb 	bl	8005f26 <__hexdig_fun>
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	d062      	beq.n	800607a <__gethex+0x12a>
 8005fb4:	4633      	mov	r3, r6
 8005fb6:	7818      	ldrb	r0, [r3, #0]
 8005fb8:	461f      	mov	r7, r3
 8005fba:	2830      	cmp	r0, #48	; 0x30
 8005fbc:	f103 0301 	add.w	r3, r3, #1
 8005fc0:	d0f9      	beq.n	8005fb6 <__gethex+0x66>
 8005fc2:	f7ff ffb0 	bl	8005f26 <__hexdig_fun>
 8005fc6:	fab0 f580 	clz	r5, r0
 8005fca:	4634      	mov	r4, r6
 8005fcc:	f04f 0b01 	mov.w	fp, #1
 8005fd0:	096d      	lsrs	r5, r5, #5
 8005fd2:	463a      	mov	r2, r7
 8005fd4:	4616      	mov	r6, r2
 8005fd6:	7830      	ldrb	r0, [r6, #0]
 8005fd8:	3201      	adds	r2, #1
 8005fda:	f7ff ffa4 	bl	8005f26 <__hexdig_fun>
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	d1f8      	bne.n	8005fd4 <__gethex+0x84>
 8005fe2:	9a01      	ldr	r2, [sp, #4]
 8005fe4:	9903      	ldr	r1, [sp, #12]
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	f001 f8e0 	bl	80071ac <strncmp>
 8005fec:	b950      	cbnz	r0, 8006004 <__gethex+0xb4>
 8005fee:	b954      	cbnz	r4, 8006006 <__gethex+0xb6>
 8005ff0:	9b01      	ldr	r3, [sp, #4]
 8005ff2:	18f4      	adds	r4, r6, r3
 8005ff4:	4622      	mov	r2, r4
 8005ff6:	4616      	mov	r6, r2
 8005ff8:	7830      	ldrb	r0, [r6, #0]
 8005ffa:	3201      	adds	r2, #1
 8005ffc:	f7ff ff93 	bl	8005f26 <__hexdig_fun>
 8006000:	2800      	cmp	r0, #0
 8006002:	d1f8      	bne.n	8005ff6 <__gethex+0xa6>
 8006004:	b10c      	cbz	r4, 800600a <__gethex+0xba>
 8006006:	1ba4      	subs	r4, r4, r6
 8006008:	00a4      	lsls	r4, r4, #2
 800600a:	7833      	ldrb	r3, [r6, #0]
 800600c:	2b50      	cmp	r3, #80	; 0x50
 800600e:	d001      	beq.n	8006014 <__gethex+0xc4>
 8006010:	2b70      	cmp	r3, #112	; 0x70
 8006012:	d140      	bne.n	8006096 <__gethex+0x146>
 8006014:	7873      	ldrb	r3, [r6, #1]
 8006016:	2b2b      	cmp	r3, #43	; 0x2b
 8006018:	d031      	beq.n	800607e <__gethex+0x12e>
 800601a:	2b2d      	cmp	r3, #45	; 0x2d
 800601c:	d033      	beq.n	8006086 <__gethex+0x136>
 800601e:	f04f 0900 	mov.w	r9, #0
 8006022:	1c71      	adds	r1, r6, #1
 8006024:	7808      	ldrb	r0, [r1, #0]
 8006026:	f7ff ff7e 	bl	8005f26 <__hexdig_fun>
 800602a:	1e43      	subs	r3, r0, #1
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b18      	cmp	r3, #24
 8006030:	d831      	bhi.n	8006096 <__gethex+0x146>
 8006032:	f1a0 0210 	sub.w	r2, r0, #16
 8006036:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800603a:	f7ff ff74 	bl	8005f26 <__hexdig_fun>
 800603e:	1e43      	subs	r3, r0, #1
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b18      	cmp	r3, #24
 8006044:	d922      	bls.n	800608c <__gethex+0x13c>
 8006046:	f1b9 0f00 	cmp.w	r9, #0
 800604a:	d000      	beq.n	800604e <__gethex+0xfe>
 800604c:	4252      	negs	r2, r2
 800604e:	4414      	add	r4, r2
 8006050:	f8ca 1000 	str.w	r1, [sl]
 8006054:	b30d      	cbz	r5, 800609a <__gethex+0x14a>
 8006056:	f1bb 0f00 	cmp.w	fp, #0
 800605a:	bf0c      	ite	eq
 800605c:	2706      	moveq	r7, #6
 800605e:	2700      	movne	r7, #0
 8006060:	4638      	mov	r0, r7
 8006062:	b00b      	add	sp, #44	; 0x2c
 8006064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006068:	f10b 0b01 	add.w	fp, fp, #1
 800606c:	e78a      	b.n	8005f84 <__gethex+0x34>
 800606e:	2500      	movs	r5, #0
 8006070:	462c      	mov	r4, r5
 8006072:	e7ae      	b.n	8005fd2 <__gethex+0x82>
 8006074:	463e      	mov	r6, r7
 8006076:	2501      	movs	r5, #1
 8006078:	e7c7      	b.n	800600a <__gethex+0xba>
 800607a:	4604      	mov	r4, r0
 800607c:	e7fb      	b.n	8006076 <__gethex+0x126>
 800607e:	f04f 0900 	mov.w	r9, #0
 8006082:	1cb1      	adds	r1, r6, #2
 8006084:	e7ce      	b.n	8006024 <__gethex+0xd4>
 8006086:	f04f 0901 	mov.w	r9, #1
 800608a:	e7fa      	b.n	8006082 <__gethex+0x132>
 800608c:	230a      	movs	r3, #10
 800608e:	fb03 0202 	mla	r2, r3, r2, r0
 8006092:	3a10      	subs	r2, #16
 8006094:	e7cf      	b.n	8006036 <__gethex+0xe6>
 8006096:	4631      	mov	r1, r6
 8006098:	e7da      	b.n	8006050 <__gethex+0x100>
 800609a:	4629      	mov	r1, r5
 800609c:	1bf3      	subs	r3, r6, r7
 800609e:	3b01      	subs	r3, #1
 80060a0:	2b07      	cmp	r3, #7
 80060a2:	dc49      	bgt.n	8006138 <__gethex+0x1e8>
 80060a4:	9802      	ldr	r0, [sp, #8]
 80060a6:	f000 fa72 	bl	800658e <_Balloc>
 80060aa:	f04f 0b00 	mov.w	fp, #0
 80060ae:	4605      	mov	r5, r0
 80060b0:	46da      	mov	sl, fp
 80060b2:	9b01      	ldr	r3, [sp, #4]
 80060b4:	f100 0914 	add.w	r9, r0, #20
 80060b8:	f1c3 0301 	rsb	r3, r3, #1
 80060bc:	f8cd 9010 	str.w	r9, [sp, #16]
 80060c0:	9308      	str	r3, [sp, #32]
 80060c2:	42b7      	cmp	r7, r6
 80060c4:	d33b      	bcc.n	800613e <__gethex+0x1ee>
 80060c6:	9804      	ldr	r0, [sp, #16]
 80060c8:	f840 ab04 	str.w	sl, [r0], #4
 80060cc:	eba0 0009 	sub.w	r0, r0, r9
 80060d0:	1080      	asrs	r0, r0, #2
 80060d2:	6128      	str	r0, [r5, #16]
 80060d4:	0147      	lsls	r7, r0, #5
 80060d6:	4650      	mov	r0, sl
 80060d8:	f000 fb1d 	bl	8006716 <__hi0bits>
 80060dc:	f8d8 6000 	ldr.w	r6, [r8]
 80060e0:	1a3f      	subs	r7, r7, r0
 80060e2:	42b7      	cmp	r7, r6
 80060e4:	dd64      	ble.n	80061b0 <__gethex+0x260>
 80060e6:	1bbf      	subs	r7, r7, r6
 80060e8:	4639      	mov	r1, r7
 80060ea:	4628      	mov	r0, r5
 80060ec:	f000 fe27 	bl	8006d3e <__any_on>
 80060f0:	4682      	mov	sl, r0
 80060f2:	b178      	cbz	r0, 8006114 <__gethex+0x1c4>
 80060f4:	f04f 0a01 	mov.w	sl, #1
 80060f8:	1e7b      	subs	r3, r7, #1
 80060fa:	1159      	asrs	r1, r3, #5
 80060fc:	f003 021f 	and.w	r2, r3, #31
 8006100:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006104:	fa0a f202 	lsl.w	r2, sl, r2
 8006108:	420a      	tst	r2, r1
 800610a:	d003      	beq.n	8006114 <__gethex+0x1c4>
 800610c:	4553      	cmp	r3, sl
 800610e:	dc46      	bgt.n	800619e <__gethex+0x24e>
 8006110:	f04f 0a02 	mov.w	sl, #2
 8006114:	4639      	mov	r1, r7
 8006116:	4628      	mov	r0, r5
 8006118:	f7ff feca 	bl	8005eb0 <rshift>
 800611c:	443c      	add	r4, r7
 800611e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006122:	42a3      	cmp	r3, r4
 8006124:	da52      	bge.n	80061cc <__gethex+0x27c>
 8006126:	4629      	mov	r1, r5
 8006128:	9802      	ldr	r0, [sp, #8]
 800612a:	f000 fa64 	bl	80065f6 <_Bfree>
 800612e:	2300      	movs	r3, #0
 8006130:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006132:	27a3      	movs	r7, #163	; 0xa3
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	e793      	b.n	8006060 <__gethex+0x110>
 8006138:	3101      	adds	r1, #1
 800613a:	105b      	asrs	r3, r3, #1
 800613c:	e7b0      	b.n	80060a0 <__gethex+0x150>
 800613e:	1e73      	subs	r3, r6, #1
 8006140:	9305      	str	r3, [sp, #20]
 8006142:	9a07      	ldr	r2, [sp, #28]
 8006144:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006148:	4293      	cmp	r3, r2
 800614a:	d018      	beq.n	800617e <__gethex+0x22e>
 800614c:	f1bb 0f20 	cmp.w	fp, #32
 8006150:	d107      	bne.n	8006162 <__gethex+0x212>
 8006152:	9b04      	ldr	r3, [sp, #16]
 8006154:	f8c3 a000 	str.w	sl, [r3]
 8006158:	f04f 0a00 	mov.w	sl, #0
 800615c:	46d3      	mov	fp, sl
 800615e:	3304      	adds	r3, #4
 8006160:	9304      	str	r3, [sp, #16]
 8006162:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006166:	f7ff fede 	bl	8005f26 <__hexdig_fun>
 800616a:	f000 000f 	and.w	r0, r0, #15
 800616e:	fa00 f00b 	lsl.w	r0, r0, fp
 8006172:	ea4a 0a00 	orr.w	sl, sl, r0
 8006176:	f10b 0b04 	add.w	fp, fp, #4
 800617a:	9b05      	ldr	r3, [sp, #20]
 800617c:	e00d      	b.n	800619a <__gethex+0x24a>
 800617e:	9b05      	ldr	r3, [sp, #20]
 8006180:	9a08      	ldr	r2, [sp, #32]
 8006182:	4413      	add	r3, r2
 8006184:	42bb      	cmp	r3, r7
 8006186:	d3e1      	bcc.n	800614c <__gethex+0x1fc>
 8006188:	4618      	mov	r0, r3
 800618a:	9a01      	ldr	r2, [sp, #4]
 800618c:	9903      	ldr	r1, [sp, #12]
 800618e:	9309      	str	r3, [sp, #36]	; 0x24
 8006190:	f001 f80c 	bl	80071ac <strncmp>
 8006194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006196:	2800      	cmp	r0, #0
 8006198:	d1d8      	bne.n	800614c <__gethex+0x1fc>
 800619a:	461e      	mov	r6, r3
 800619c:	e791      	b.n	80060c2 <__gethex+0x172>
 800619e:	1eb9      	subs	r1, r7, #2
 80061a0:	4628      	mov	r0, r5
 80061a2:	f000 fdcc 	bl	8006d3e <__any_on>
 80061a6:	2800      	cmp	r0, #0
 80061a8:	d0b2      	beq.n	8006110 <__gethex+0x1c0>
 80061aa:	f04f 0a03 	mov.w	sl, #3
 80061ae:	e7b1      	b.n	8006114 <__gethex+0x1c4>
 80061b0:	da09      	bge.n	80061c6 <__gethex+0x276>
 80061b2:	1bf7      	subs	r7, r6, r7
 80061b4:	4629      	mov	r1, r5
 80061b6:	463a      	mov	r2, r7
 80061b8:	9802      	ldr	r0, [sp, #8]
 80061ba:	f000 fbe7 	bl	800698c <__lshift>
 80061be:	4605      	mov	r5, r0
 80061c0:	1be4      	subs	r4, r4, r7
 80061c2:	f100 0914 	add.w	r9, r0, #20
 80061c6:	f04f 0a00 	mov.w	sl, #0
 80061ca:	e7a8      	b.n	800611e <__gethex+0x1ce>
 80061cc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80061d0:	42a0      	cmp	r0, r4
 80061d2:	dd6b      	ble.n	80062ac <__gethex+0x35c>
 80061d4:	1b04      	subs	r4, r0, r4
 80061d6:	42a6      	cmp	r6, r4
 80061d8:	dc2e      	bgt.n	8006238 <__gethex+0x2e8>
 80061da:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80061de:	2b02      	cmp	r3, #2
 80061e0:	d022      	beq.n	8006228 <__gethex+0x2d8>
 80061e2:	2b03      	cmp	r3, #3
 80061e4:	d024      	beq.n	8006230 <__gethex+0x2e0>
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d115      	bne.n	8006216 <__gethex+0x2c6>
 80061ea:	42a6      	cmp	r6, r4
 80061ec:	d113      	bne.n	8006216 <__gethex+0x2c6>
 80061ee:	2e01      	cmp	r6, #1
 80061f0:	dc0b      	bgt.n	800620a <__gethex+0x2ba>
 80061f2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80061f6:	9a06      	ldr	r2, [sp, #24]
 80061f8:	2762      	movs	r7, #98	; 0x62
 80061fa:	6013      	str	r3, [r2, #0]
 80061fc:	2301      	movs	r3, #1
 80061fe:	612b      	str	r3, [r5, #16]
 8006200:	f8c9 3000 	str.w	r3, [r9]
 8006204:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006206:	601d      	str	r5, [r3, #0]
 8006208:	e72a      	b.n	8006060 <__gethex+0x110>
 800620a:	1e71      	subs	r1, r6, #1
 800620c:	4628      	mov	r0, r5
 800620e:	f000 fd96 	bl	8006d3e <__any_on>
 8006212:	2800      	cmp	r0, #0
 8006214:	d1ed      	bne.n	80061f2 <__gethex+0x2a2>
 8006216:	4629      	mov	r1, r5
 8006218:	9802      	ldr	r0, [sp, #8]
 800621a:	f000 f9ec 	bl	80065f6 <_Bfree>
 800621e:	2300      	movs	r3, #0
 8006220:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006222:	2750      	movs	r7, #80	; 0x50
 8006224:	6013      	str	r3, [r2, #0]
 8006226:	e71b      	b.n	8006060 <__gethex+0x110>
 8006228:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800622a:	2b00      	cmp	r3, #0
 800622c:	d0e1      	beq.n	80061f2 <__gethex+0x2a2>
 800622e:	e7f2      	b.n	8006216 <__gethex+0x2c6>
 8006230:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006232:	2b00      	cmp	r3, #0
 8006234:	d1dd      	bne.n	80061f2 <__gethex+0x2a2>
 8006236:	e7ee      	b.n	8006216 <__gethex+0x2c6>
 8006238:	1e67      	subs	r7, r4, #1
 800623a:	f1ba 0f00 	cmp.w	sl, #0
 800623e:	d132      	bne.n	80062a6 <__gethex+0x356>
 8006240:	b127      	cbz	r7, 800624c <__gethex+0x2fc>
 8006242:	4639      	mov	r1, r7
 8006244:	4628      	mov	r0, r5
 8006246:	f000 fd7a 	bl	8006d3e <__any_on>
 800624a:	4682      	mov	sl, r0
 800624c:	2301      	movs	r3, #1
 800624e:	117a      	asrs	r2, r7, #5
 8006250:	f007 071f 	and.w	r7, r7, #31
 8006254:	fa03 f707 	lsl.w	r7, r3, r7
 8006258:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800625c:	4621      	mov	r1, r4
 800625e:	421f      	tst	r7, r3
 8006260:	f04f 0702 	mov.w	r7, #2
 8006264:	4628      	mov	r0, r5
 8006266:	bf18      	it	ne
 8006268:	f04a 0a02 	orrne.w	sl, sl, #2
 800626c:	1b36      	subs	r6, r6, r4
 800626e:	f7ff fe1f 	bl	8005eb0 <rshift>
 8006272:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006276:	f1ba 0f00 	cmp.w	sl, #0
 800627a:	d048      	beq.n	800630e <__gethex+0x3be>
 800627c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006280:	2b02      	cmp	r3, #2
 8006282:	d015      	beq.n	80062b0 <__gethex+0x360>
 8006284:	2b03      	cmp	r3, #3
 8006286:	d017      	beq.n	80062b8 <__gethex+0x368>
 8006288:	2b01      	cmp	r3, #1
 800628a:	d109      	bne.n	80062a0 <__gethex+0x350>
 800628c:	f01a 0f02 	tst.w	sl, #2
 8006290:	d006      	beq.n	80062a0 <__gethex+0x350>
 8006292:	f8d9 3000 	ldr.w	r3, [r9]
 8006296:	ea4a 0a03 	orr.w	sl, sl, r3
 800629a:	f01a 0f01 	tst.w	sl, #1
 800629e:	d10e      	bne.n	80062be <__gethex+0x36e>
 80062a0:	f047 0710 	orr.w	r7, r7, #16
 80062a4:	e033      	b.n	800630e <__gethex+0x3be>
 80062a6:	f04f 0a01 	mov.w	sl, #1
 80062aa:	e7cf      	b.n	800624c <__gethex+0x2fc>
 80062ac:	2701      	movs	r7, #1
 80062ae:	e7e2      	b.n	8006276 <__gethex+0x326>
 80062b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062b2:	f1c3 0301 	rsb	r3, r3, #1
 80062b6:	9315      	str	r3, [sp, #84]	; 0x54
 80062b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d0f0      	beq.n	80062a0 <__gethex+0x350>
 80062be:	f04f 0c00 	mov.w	ip, #0
 80062c2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80062c6:	f105 0314 	add.w	r3, r5, #20
 80062ca:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80062ce:	eb03 010a 	add.w	r1, r3, sl
 80062d2:	4618      	mov	r0, r3
 80062d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80062d8:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80062dc:	d01c      	beq.n	8006318 <__gethex+0x3c8>
 80062de:	3201      	adds	r2, #1
 80062e0:	6002      	str	r2, [r0, #0]
 80062e2:	2f02      	cmp	r7, #2
 80062e4:	f105 0314 	add.w	r3, r5, #20
 80062e8:	d138      	bne.n	800635c <__gethex+0x40c>
 80062ea:	f8d8 2000 	ldr.w	r2, [r8]
 80062ee:	3a01      	subs	r2, #1
 80062f0:	42b2      	cmp	r2, r6
 80062f2:	d10a      	bne.n	800630a <__gethex+0x3ba>
 80062f4:	2201      	movs	r2, #1
 80062f6:	1171      	asrs	r1, r6, #5
 80062f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80062fc:	f006 061f 	and.w	r6, r6, #31
 8006300:	fa02 f606 	lsl.w	r6, r2, r6
 8006304:	421e      	tst	r6, r3
 8006306:	bf18      	it	ne
 8006308:	4617      	movne	r7, r2
 800630a:	f047 0720 	orr.w	r7, r7, #32
 800630e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006310:	601d      	str	r5, [r3, #0]
 8006312:	9b06      	ldr	r3, [sp, #24]
 8006314:	601c      	str	r4, [r3, #0]
 8006316:	e6a3      	b.n	8006060 <__gethex+0x110>
 8006318:	4299      	cmp	r1, r3
 800631a:	f843 cc04 	str.w	ip, [r3, #-4]
 800631e:	d8d8      	bhi.n	80062d2 <__gethex+0x382>
 8006320:	68ab      	ldr	r3, [r5, #8]
 8006322:	4599      	cmp	r9, r3
 8006324:	db12      	blt.n	800634c <__gethex+0x3fc>
 8006326:	6869      	ldr	r1, [r5, #4]
 8006328:	9802      	ldr	r0, [sp, #8]
 800632a:	3101      	adds	r1, #1
 800632c:	f000 f92f 	bl	800658e <_Balloc>
 8006330:	4683      	mov	fp, r0
 8006332:	692a      	ldr	r2, [r5, #16]
 8006334:	f105 010c 	add.w	r1, r5, #12
 8006338:	3202      	adds	r2, #2
 800633a:	0092      	lsls	r2, r2, #2
 800633c:	300c      	adds	r0, #12
 800633e:	f000 f91b 	bl	8006578 <memcpy>
 8006342:	4629      	mov	r1, r5
 8006344:	9802      	ldr	r0, [sp, #8]
 8006346:	f000 f956 	bl	80065f6 <_Bfree>
 800634a:	465d      	mov	r5, fp
 800634c:	692b      	ldr	r3, [r5, #16]
 800634e:	1c5a      	adds	r2, r3, #1
 8006350:	612a      	str	r2, [r5, #16]
 8006352:	2201      	movs	r2, #1
 8006354:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006358:	615a      	str	r2, [r3, #20]
 800635a:	e7c2      	b.n	80062e2 <__gethex+0x392>
 800635c:	692a      	ldr	r2, [r5, #16]
 800635e:	454a      	cmp	r2, r9
 8006360:	dd0b      	ble.n	800637a <__gethex+0x42a>
 8006362:	2101      	movs	r1, #1
 8006364:	4628      	mov	r0, r5
 8006366:	f7ff fda3 	bl	8005eb0 <rshift>
 800636a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800636e:	3401      	adds	r4, #1
 8006370:	42a3      	cmp	r3, r4
 8006372:	f6ff aed8 	blt.w	8006126 <__gethex+0x1d6>
 8006376:	2701      	movs	r7, #1
 8006378:	e7c7      	b.n	800630a <__gethex+0x3ba>
 800637a:	f016 061f 	ands.w	r6, r6, #31
 800637e:	d0fa      	beq.n	8006376 <__gethex+0x426>
 8006380:	449a      	add	sl, r3
 8006382:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006386:	f000 f9c6 	bl	8006716 <__hi0bits>
 800638a:	f1c6 0620 	rsb	r6, r6, #32
 800638e:	42b0      	cmp	r0, r6
 8006390:	dbe7      	blt.n	8006362 <__gethex+0x412>
 8006392:	e7f0      	b.n	8006376 <__gethex+0x426>

08006394 <L_shift>:
 8006394:	f1c2 0208 	rsb	r2, r2, #8
 8006398:	0092      	lsls	r2, r2, #2
 800639a:	b570      	push	{r4, r5, r6, lr}
 800639c:	f1c2 0620 	rsb	r6, r2, #32
 80063a0:	6843      	ldr	r3, [r0, #4]
 80063a2:	6804      	ldr	r4, [r0, #0]
 80063a4:	fa03 f506 	lsl.w	r5, r3, r6
 80063a8:	432c      	orrs	r4, r5
 80063aa:	40d3      	lsrs	r3, r2
 80063ac:	6004      	str	r4, [r0, #0]
 80063ae:	f840 3f04 	str.w	r3, [r0, #4]!
 80063b2:	4288      	cmp	r0, r1
 80063b4:	d3f4      	bcc.n	80063a0 <L_shift+0xc>
 80063b6:	bd70      	pop	{r4, r5, r6, pc}

080063b8 <__match>:
 80063b8:	b530      	push	{r4, r5, lr}
 80063ba:	6803      	ldr	r3, [r0, #0]
 80063bc:	3301      	adds	r3, #1
 80063be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063c2:	b914      	cbnz	r4, 80063ca <__match+0x12>
 80063c4:	6003      	str	r3, [r0, #0]
 80063c6:	2001      	movs	r0, #1
 80063c8:	bd30      	pop	{r4, r5, pc}
 80063ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063ce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80063d2:	2d19      	cmp	r5, #25
 80063d4:	bf98      	it	ls
 80063d6:	3220      	addls	r2, #32
 80063d8:	42a2      	cmp	r2, r4
 80063da:	d0f0      	beq.n	80063be <__match+0x6>
 80063dc:	2000      	movs	r0, #0
 80063de:	e7f3      	b.n	80063c8 <__match+0x10>

080063e0 <__hexnan>:
 80063e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e4:	2500      	movs	r5, #0
 80063e6:	680b      	ldr	r3, [r1, #0]
 80063e8:	4682      	mov	sl, r0
 80063ea:	115f      	asrs	r7, r3, #5
 80063ec:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80063f0:	f013 031f 	ands.w	r3, r3, #31
 80063f4:	bf18      	it	ne
 80063f6:	3704      	addne	r7, #4
 80063f8:	1f3e      	subs	r6, r7, #4
 80063fa:	4690      	mov	r8, r2
 80063fc:	46b1      	mov	r9, r6
 80063fe:	4634      	mov	r4, r6
 8006400:	46ab      	mov	fp, r5
 8006402:	b087      	sub	sp, #28
 8006404:	6801      	ldr	r1, [r0, #0]
 8006406:	9301      	str	r3, [sp, #4]
 8006408:	f847 5c04 	str.w	r5, [r7, #-4]
 800640c:	9502      	str	r5, [sp, #8]
 800640e:	784a      	ldrb	r2, [r1, #1]
 8006410:	1c4b      	adds	r3, r1, #1
 8006412:	9303      	str	r3, [sp, #12]
 8006414:	b342      	cbz	r2, 8006468 <__hexnan+0x88>
 8006416:	4610      	mov	r0, r2
 8006418:	9105      	str	r1, [sp, #20]
 800641a:	9204      	str	r2, [sp, #16]
 800641c:	f7ff fd83 	bl	8005f26 <__hexdig_fun>
 8006420:	2800      	cmp	r0, #0
 8006422:	d143      	bne.n	80064ac <__hexnan+0xcc>
 8006424:	9a04      	ldr	r2, [sp, #16]
 8006426:	9905      	ldr	r1, [sp, #20]
 8006428:	2a20      	cmp	r2, #32
 800642a:	d818      	bhi.n	800645e <__hexnan+0x7e>
 800642c:	9b02      	ldr	r3, [sp, #8]
 800642e:	459b      	cmp	fp, r3
 8006430:	dd13      	ble.n	800645a <__hexnan+0x7a>
 8006432:	454c      	cmp	r4, r9
 8006434:	d206      	bcs.n	8006444 <__hexnan+0x64>
 8006436:	2d07      	cmp	r5, #7
 8006438:	dc04      	bgt.n	8006444 <__hexnan+0x64>
 800643a:	462a      	mov	r2, r5
 800643c:	4649      	mov	r1, r9
 800643e:	4620      	mov	r0, r4
 8006440:	f7ff ffa8 	bl	8006394 <L_shift>
 8006444:	4544      	cmp	r4, r8
 8006446:	d944      	bls.n	80064d2 <__hexnan+0xf2>
 8006448:	2300      	movs	r3, #0
 800644a:	f1a4 0904 	sub.w	r9, r4, #4
 800644e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006452:	461d      	mov	r5, r3
 8006454:	464c      	mov	r4, r9
 8006456:	f8cd b008 	str.w	fp, [sp, #8]
 800645a:	9903      	ldr	r1, [sp, #12]
 800645c:	e7d7      	b.n	800640e <__hexnan+0x2e>
 800645e:	2a29      	cmp	r2, #41	; 0x29
 8006460:	d14a      	bne.n	80064f8 <__hexnan+0x118>
 8006462:	3102      	adds	r1, #2
 8006464:	f8ca 1000 	str.w	r1, [sl]
 8006468:	f1bb 0f00 	cmp.w	fp, #0
 800646c:	d044      	beq.n	80064f8 <__hexnan+0x118>
 800646e:	454c      	cmp	r4, r9
 8006470:	d206      	bcs.n	8006480 <__hexnan+0xa0>
 8006472:	2d07      	cmp	r5, #7
 8006474:	dc04      	bgt.n	8006480 <__hexnan+0xa0>
 8006476:	462a      	mov	r2, r5
 8006478:	4649      	mov	r1, r9
 800647a:	4620      	mov	r0, r4
 800647c:	f7ff ff8a 	bl	8006394 <L_shift>
 8006480:	4544      	cmp	r4, r8
 8006482:	d928      	bls.n	80064d6 <__hexnan+0xf6>
 8006484:	4643      	mov	r3, r8
 8006486:	f854 2b04 	ldr.w	r2, [r4], #4
 800648a:	42a6      	cmp	r6, r4
 800648c:	f843 2b04 	str.w	r2, [r3], #4
 8006490:	d2f9      	bcs.n	8006486 <__hexnan+0xa6>
 8006492:	2200      	movs	r2, #0
 8006494:	f843 2b04 	str.w	r2, [r3], #4
 8006498:	429e      	cmp	r6, r3
 800649a:	d2fb      	bcs.n	8006494 <__hexnan+0xb4>
 800649c:	6833      	ldr	r3, [r6, #0]
 800649e:	b91b      	cbnz	r3, 80064a8 <__hexnan+0xc8>
 80064a0:	4546      	cmp	r6, r8
 80064a2:	d127      	bne.n	80064f4 <__hexnan+0x114>
 80064a4:	2301      	movs	r3, #1
 80064a6:	6033      	str	r3, [r6, #0]
 80064a8:	2005      	movs	r0, #5
 80064aa:	e026      	b.n	80064fa <__hexnan+0x11a>
 80064ac:	3501      	adds	r5, #1
 80064ae:	2d08      	cmp	r5, #8
 80064b0:	f10b 0b01 	add.w	fp, fp, #1
 80064b4:	dd06      	ble.n	80064c4 <__hexnan+0xe4>
 80064b6:	4544      	cmp	r4, r8
 80064b8:	d9cf      	bls.n	800645a <__hexnan+0x7a>
 80064ba:	2300      	movs	r3, #0
 80064bc:	2501      	movs	r5, #1
 80064be:	f844 3c04 	str.w	r3, [r4, #-4]
 80064c2:	3c04      	subs	r4, #4
 80064c4:	6822      	ldr	r2, [r4, #0]
 80064c6:	f000 000f 	and.w	r0, r0, #15
 80064ca:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80064ce:	6020      	str	r0, [r4, #0]
 80064d0:	e7c3      	b.n	800645a <__hexnan+0x7a>
 80064d2:	2508      	movs	r5, #8
 80064d4:	e7c1      	b.n	800645a <__hexnan+0x7a>
 80064d6:	9b01      	ldr	r3, [sp, #4]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d0df      	beq.n	800649c <__hexnan+0xbc>
 80064dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80064e0:	f1c3 0320 	rsb	r3, r3, #32
 80064e4:	fa22 f303 	lsr.w	r3, r2, r3
 80064e8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80064ec:	401a      	ands	r2, r3
 80064ee:	f847 2c04 	str.w	r2, [r7, #-4]
 80064f2:	e7d3      	b.n	800649c <__hexnan+0xbc>
 80064f4:	3e04      	subs	r6, #4
 80064f6:	e7d1      	b.n	800649c <__hexnan+0xbc>
 80064f8:	2004      	movs	r0, #4
 80064fa:	b007      	add	sp, #28
 80064fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006500 <__locale_ctype_ptr_l>:
 8006500:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006504:	4770      	bx	lr

08006506 <__localeconv_l>:
 8006506:	30f0      	adds	r0, #240	; 0xf0
 8006508:	4770      	bx	lr
	...

0800650c <_localeconv_r>:
 800650c:	4b04      	ldr	r3, [pc, #16]	; (8006520 <_localeconv_r+0x14>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6a18      	ldr	r0, [r3, #32]
 8006512:	4b04      	ldr	r3, [pc, #16]	; (8006524 <_localeconv_r+0x18>)
 8006514:	2800      	cmp	r0, #0
 8006516:	bf08      	it	eq
 8006518:	4618      	moveq	r0, r3
 800651a:	30f0      	adds	r0, #240	; 0xf0
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	2000000c 	.word	0x2000000c
 8006524:	20000070 	.word	0x20000070

08006528 <malloc>:
 8006528:	4b02      	ldr	r3, [pc, #8]	; (8006534 <malloc+0xc>)
 800652a:	4601      	mov	r1, r0
 800652c:	6818      	ldr	r0, [r3, #0]
 800652e:	f000 bc81 	b.w	8006e34 <_malloc_r>
 8006532:	bf00      	nop
 8006534:	2000000c 	.word	0x2000000c

08006538 <__ascii_mbtowc>:
 8006538:	b082      	sub	sp, #8
 800653a:	b901      	cbnz	r1, 800653e <__ascii_mbtowc+0x6>
 800653c:	a901      	add	r1, sp, #4
 800653e:	b142      	cbz	r2, 8006552 <__ascii_mbtowc+0x1a>
 8006540:	b14b      	cbz	r3, 8006556 <__ascii_mbtowc+0x1e>
 8006542:	7813      	ldrb	r3, [r2, #0]
 8006544:	600b      	str	r3, [r1, #0]
 8006546:	7812      	ldrb	r2, [r2, #0]
 8006548:	1c10      	adds	r0, r2, #0
 800654a:	bf18      	it	ne
 800654c:	2001      	movne	r0, #1
 800654e:	b002      	add	sp, #8
 8006550:	4770      	bx	lr
 8006552:	4610      	mov	r0, r2
 8006554:	e7fb      	b.n	800654e <__ascii_mbtowc+0x16>
 8006556:	f06f 0001 	mvn.w	r0, #1
 800655a:	e7f8      	b.n	800654e <__ascii_mbtowc+0x16>

0800655c <memchr>:
 800655c:	b510      	push	{r4, lr}
 800655e:	b2c9      	uxtb	r1, r1
 8006560:	4402      	add	r2, r0
 8006562:	4290      	cmp	r0, r2
 8006564:	4603      	mov	r3, r0
 8006566:	d101      	bne.n	800656c <memchr+0x10>
 8006568:	2300      	movs	r3, #0
 800656a:	e003      	b.n	8006574 <memchr+0x18>
 800656c:	781c      	ldrb	r4, [r3, #0]
 800656e:	3001      	adds	r0, #1
 8006570:	428c      	cmp	r4, r1
 8006572:	d1f6      	bne.n	8006562 <memchr+0x6>
 8006574:	4618      	mov	r0, r3
 8006576:	bd10      	pop	{r4, pc}

08006578 <memcpy>:
 8006578:	b510      	push	{r4, lr}
 800657a:	1e43      	subs	r3, r0, #1
 800657c:	440a      	add	r2, r1
 800657e:	4291      	cmp	r1, r2
 8006580:	d100      	bne.n	8006584 <memcpy+0xc>
 8006582:	bd10      	pop	{r4, pc}
 8006584:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006588:	f803 4f01 	strb.w	r4, [r3, #1]!
 800658c:	e7f7      	b.n	800657e <memcpy+0x6>

0800658e <_Balloc>:
 800658e:	b570      	push	{r4, r5, r6, lr}
 8006590:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006592:	4604      	mov	r4, r0
 8006594:	460e      	mov	r6, r1
 8006596:	b93d      	cbnz	r5, 80065a8 <_Balloc+0x1a>
 8006598:	2010      	movs	r0, #16
 800659a:	f7ff ffc5 	bl	8006528 <malloc>
 800659e:	6260      	str	r0, [r4, #36]	; 0x24
 80065a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80065a4:	6005      	str	r5, [r0, #0]
 80065a6:	60c5      	str	r5, [r0, #12]
 80065a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80065aa:	68eb      	ldr	r3, [r5, #12]
 80065ac:	b183      	cbz	r3, 80065d0 <_Balloc+0x42>
 80065ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80065b6:	b9b8      	cbnz	r0, 80065e8 <_Balloc+0x5a>
 80065b8:	2101      	movs	r1, #1
 80065ba:	fa01 f506 	lsl.w	r5, r1, r6
 80065be:	1d6a      	adds	r2, r5, #5
 80065c0:	0092      	lsls	r2, r2, #2
 80065c2:	4620      	mov	r0, r4
 80065c4:	f000 fbdc 	bl	8006d80 <_calloc_r>
 80065c8:	b160      	cbz	r0, 80065e4 <_Balloc+0x56>
 80065ca:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80065ce:	e00e      	b.n	80065ee <_Balloc+0x60>
 80065d0:	2221      	movs	r2, #33	; 0x21
 80065d2:	2104      	movs	r1, #4
 80065d4:	4620      	mov	r0, r4
 80065d6:	f000 fbd3 	bl	8006d80 <_calloc_r>
 80065da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065dc:	60e8      	str	r0, [r5, #12]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1e4      	bne.n	80065ae <_Balloc+0x20>
 80065e4:	2000      	movs	r0, #0
 80065e6:	bd70      	pop	{r4, r5, r6, pc}
 80065e8:	6802      	ldr	r2, [r0, #0]
 80065ea:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80065ee:	2300      	movs	r3, #0
 80065f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80065f4:	e7f7      	b.n	80065e6 <_Balloc+0x58>

080065f6 <_Bfree>:
 80065f6:	b570      	push	{r4, r5, r6, lr}
 80065f8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80065fa:	4606      	mov	r6, r0
 80065fc:	460d      	mov	r5, r1
 80065fe:	b93c      	cbnz	r4, 8006610 <_Bfree+0x1a>
 8006600:	2010      	movs	r0, #16
 8006602:	f7ff ff91 	bl	8006528 <malloc>
 8006606:	6270      	str	r0, [r6, #36]	; 0x24
 8006608:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800660c:	6004      	str	r4, [r0, #0]
 800660e:	60c4      	str	r4, [r0, #12]
 8006610:	b13d      	cbz	r5, 8006622 <_Bfree+0x2c>
 8006612:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006614:	686a      	ldr	r2, [r5, #4]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800661c:	6029      	str	r1, [r5, #0]
 800661e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006622:	bd70      	pop	{r4, r5, r6, pc}

08006624 <__multadd>:
 8006624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006628:	461f      	mov	r7, r3
 800662a:	4606      	mov	r6, r0
 800662c:	460c      	mov	r4, r1
 800662e:	2300      	movs	r3, #0
 8006630:	690d      	ldr	r5, [r1, #16]
 8006632:	f101 0c14 	add.w	ip, r1, #20
 8006636:	f8dc 0000 	ldr.w	r0, [ip]
 800663a:	3301      	adds	r3, #1
 800663c:	b281      	uxth	r1, r0
 800663e:	fb02 7101 	mla	r1, r2, r1, r7
 8006642:	0c00      	lsrs	r0, r0, #16
 8006644:	0c0f      	lsrs	r7, r1, #16
 8006646:	fb02 7000 	mla	r0, r2, r0, r7
 800664a:	b289      	uxth	r1, r1
 800664c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006650:	429d      	cmp	r5, r3
 8006652:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006656:	f84c 1b04 	str.w	r1, [ip], #4
 800665a:	dcec      	bgt.n	8006636 <__multadd+0x12>
 800665c:	b1d7      	cbz	r7, 8006694 <__multadd+0x70>
 800665e:	68a3      	ldr	r3, [r4, #8]
 8006660:	42ab      	cmp	r3, r5
 8006662:	dc12      	bgt.n	800668a <__multadd+0x66>
 8006664:	6861      	ldr	r1, [r4, #4]
 8006666:	4630      	mov	r0, r6
 8006668:	3101      	adds	r1, #1
 800666a:	f7ff ff90 	bl	800658e <_Balloc>
 800666e:	4680      	mov	r8, r0
 8006670:	6922      	ldr	r2, [r4, #16]
 8006672:	f104 010c 	add.w	r1, r4, #12
 8006676:	3202      	adds	r2, #2
 8006678:	0092      	lsls	r2, r2, #2
 800667a:	300c      	adds	r0, #12
 800667c:	f7ff ff7c 	bl	8006578 <memcpy>
 8006680:	4621      	mov	r1, r4
 8006682:	4630      	mov	r0, r6
 8006684:	f7ff ffb7 	bl	80065f6 <_Bfree>
 8006688:	4644      	mov	r4, r8
 800668a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800668e:	3501      	adds	r5, #1
 8006690:	615f      	str	r7, [r3, #20]
 8006692:	6125      	str	r5, [r4, #16]
 8006694:	4620      	mov	r0, r4
 8006696:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800669a <__s2b>:
 800669a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800669e:	4615      	mov	r5, r2
 80066a0:	2209      	movs	r2, #9
 80066a2:	461f      	mov	r7, r3
 80066a4:	3308      	adds	r3, #8
 80066a6:	460c      	mov	r4, r1
 80066a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80066ac:	4606      	mov	r6, r0
 80066ae:	2201      	movs	r2, #1
 80066b0:	2100      	movs	r1, #0
 80066b2:	429a      	cmp	r2, r3
 80066b4:	db20      	blt.n	80066f8 <__s2b+0x5e>
 80066b6:	4630      	mov	r0, r6
 80066b8:	f7ff ff69 	bl	800658e <_Balloc>
 80066bc:	9b08      	ldr	r3, [sp, #32]
 80066be:	2d09      	cmp	r5, #9
 80066c0:	6143      	str	r3, [r0, #20]
 80066c2:	f04f 0301 	mov.w	r3, #1
 80066c6:	6103      	str	r3, [r0, #16]
 80066c8:	dd19      	ble.n	80066fe <__s2b+0x64>
 80066ca:	f104 0809 	add.w	r8, r4, #9
 80066ce:	46c1      	mov	r9, r8
 80066d0:	442c      	add	r4, r5
 80066d2:	f819 3b01 	ldrb.w	r3, [r9], #1
 80066d6:	4601      	mov	r1, r0
 80066d8:	3b30      	subs	r3, #48	; 0x30
 80066da:	220a      	movs	r2, #10
 80066dc:	4630      	mov	r0, r6
 80066de:	f7ff ffa1 	bl	8006624 <__multadd>
 80066e2:	45a1      	cmp	r9, r4
 80066e4:	d1f5      	bne.n	80066d2 <__s2b+0x38>
 80066e6:	eb08 0405 	add.w	r4, r8, r5
 80066ea:	3c08      	subs	r4, #8
 80066ec:	1b2d      	subs	r5, r5, r4
 80066ee:	1963      	adds	r3, r4, r5
 80066f0:	42bb      	cmp	r3, r7
 80066f2:	db07      	blt.n	8006704 <__s2b+0x6a>
 80066f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066f8:	0052      	lsls	r2, r2, #1
 80066fa:	3101      	adds	r1, #1
 80066fc:	e7d9      	b.n	80066b2 <__s2b+0x18>
 80066fe:	340a      	adds	r4, #10
 8006700:	2509      	movs	r5, #9
 8006702:	e7f3      	b.n	80066ec <__s2b+0x52>
 8006704:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006708:	4601      	mov	r1, r0
 800670a:	3b30      	subs	r3, #48	; 0x30
 800670c:	220a      	movs	r2, #10
 800670e:	4630      	mov	r0, r6
 8006710:	f7ff ff88 	bl	8006624 <__multadd>
 8006714:	e7eb      	b.n	80066ee <__s2b+0x54>

08006716 <__hi0bits>:
 8006716:	0c02      	lsrs	r2, r0, #16
 8006718:	0412      	lsls	r2, r2, #16
 800671a:	4603      	mov	r3, r0
 800671c:	b9b2      	cbnz	r2, 800674c <__hi0bits+0x36>
 800671e:	0403      	lsls	r3, r0, #16
 8006720:	2010      	movs	r0, #16
 8006722:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006726:	bf04      	itt	eq
 8006728:	021b      	lsleq	r3, r3, #8
 800672a:	3008      	addeq	r0, #8
 800672c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006730:	bf04      	itt	eq
 8006732:	011b      	lsleq	r3, r3, #4
 8006734:	3004      	addeq	r0, #4
 8006736:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800673a:	bf04      	itt	eq
 800673c:	009b      	lsleq	r3, r3, #2
 800673e:	3002      	addeq	r0, #2
 8006740:	2b00      	cmp	r3, #0
 8006742:	db06      	blt.n	8006752 <__hi0bits+0x3c>
 8006744:	005b      	lsls	r3, r3, #1
 8006746:	d503      	bpl.n	8006750 <__hi0bits+0x3a>
 8006748:	3001      	adds	r0, #1
 800674a:	4770      	bx	lr
 800674c:	2000      	movs	r0, #0
 800674e:	e7e8      	b.n	8006722 <__hi0bits+0xc>
 8006750:	2020      	movs	r0, #32
 8006752:	4770      	bx	lr

08006754 <__lo0bits>:
 8006754:	6803      	ldr	r3, [r0, #0]
 8006756:	4601      	mov	r1, r0
 8006758:	f013 0207 	ands.w	r2, r3, #7
 800675c:	d00b      	beq.n	8006776 <__lo0bits+0x22>
 800675e:	07da      	lsls	r2, r3, #31
 8006760:	d423      	bmi.n	80067aa <__lo0bits+0x56>
 8006762:	0798      	lsls	r0, r3, #30
 8006764:	bf49      	itett	mi
 8006766:	085b      	lsrmi	r3, r3, #1
 8006768:	089b      	lsrpl	r3, r3, #2
 800676a:	2001      	movmi	r0, #1
 800676c:	600b      	strmi	r3, [r1, #0]
 800676e:	bf5c      	itt	pl
 8006770:	600b      	strpl	r3, [r1, #0]
 8006772:	2002      	movpl	r0, #2
 8006774:	4770      	bx	lr
 8006776:	b298      	uxth	r0, r3
 8006778:	b9a8      	cbnz	r0, 80067a6 <__lo0bits+0x52>
 800677a:	2010      	movs	r0, #16
 800677c:	0c1b      	lsrs	r3, r3, #16
 800677e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006782:	bf04      	itt	eq
 8006784:	0a1b      	lsreq	r3, r3, #8
 8006786:	3008      	addeq	r0, #8
 8006788:	071a      	lsls	r2, r3, #28
 800678a:	bf04      	itt	eq
 800678c:	091b      	lsreq	r3, r3, #4
 800678e:	3004      	addeq	r0, #4
 8006790:	079a      	lsls	r2, r3, #30
 8006792:	bf04      	itt	eq
 8006794:	089b      	lsreq	r3, r3, #2
 8006796:	3002      	addeq	r0, #2
 8006798:	07da      	lsls	r2, r3, #31
 800679a:	d402      	bmi.n	80067a2 <__lo0bits+0x4e>
 800679c:	085b      	lsrs	r3, r3, #1
 800679e:	d006      	beq.n	80067ae <__lo0bits+0x5a>
 80067a0:	3001      	adds	r0, #1
 80067a2:	600b      	str	r3, [r1, #0]
 80067a4:	4770      	bx	lr
 80067a6:	4610      	mov	r0, r2
 80067a8:	e7e9      	b.n	800677e <__lo0bits+0x2a>
 80067aa:	2000      	movs	r0, #0
 80067ac:	4770      	bx	lr
 80067ae:	2020      	movs	r0, #32
 80067b0:	4770      	bx	lr

080067b2 <__i2b>:
 80067b2:	b510      	push	{r4, lr}
 80067b4:	460c      	mov	r4, r1
 80067b6:	2101      	movs	r1, #1
 80067b8:	f7ff fee9 	bl	800658e <_Balloc>
 80067bc:	2201      	movs	r2, #1
 80067be:	6144      	str	r4, [r0, #20]
 80067c0:	6102      	str	r2, [r0, #16]
 80067c2:	bd10      	pop	{r4, pc}

080067c4 <__multiply>:
 80067c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c8:	4614      	mov	r4, r2
 80067ca:	690a      	ldr	r2, [r1, #16]
 80067cc:	6923      	ldr	r3, [r4, #16]
 80067ce:	4688      	mov	r8, r1
 80067d0:	429a      	cmp	r2, r3
 80067d2:	bfbe      	ittt	lt
 80067d4:	460b      	movlt	r3, r1
 80067d6:	46a0      	movlt	r8, r4
 80067d8:	461c      	movlt	r4, r3
 80067da:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80067de:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80067e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80067e6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80067ea:	eb07 0609 	add.w	r6, r7, r9
 80067ee:	42b3      	cmp	r3, r6
 80067f0:	bfb8      	it	lt
 80067f2:	3101      	addlt	r1, #1
 80067f4:	f7ff fecb 	bl	800658e <_Balloc>
 80067f8:	f100 0514 	add.w	r5, r0, #20
 80067fc:	462b      	mov	r3, r5
 80067fe:	2200      	movs	r2, #0
 8006800:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006804:	4573      	cmp	r3, lr
 8006806:	d316      	bcc.n	8006836 <__multiply+0x72>
 8006808:	f104 0214 	add.w	r2, r4, #20
 800680c:	f108 0114 	add.w	r1, r8, #20
 8006810:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006814:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	9b00      	ldr	r3, [sp, #0]
 800681c:	9201      	str	r2, [sp, #4]
 800681e:	4293      	cmp	r3, r2
 8006820:	d80c      	bhi.n	800683c <__multiply+0x78>
 8006822:	2e00      	cmp	r6, #0
 8006824:	dd03      	ble.n	800682e <__multiply+0x6a>
 8006826:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800682a:	2b00      	cmp	r3, #0
 800682c:	d05d      	beq.n	80068ea <__multiply+0x126>
 800682e:	6106      	str	r6, [r0, #16]
 8006830:	b003      	add	sp, #12
 8006832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006836:	f843 2b04 	str.w	r2, [r3], #4
 800683a:	e7e3      	b.n	8006804 <__multiply+0x40>
 800683c:	f8b2 b000 	ldrh.w	fp, [r2]
 8006840:	f1bb 0f00 	cmp.w	fp, #0
 8006844:	d023      	beq.n	800688e <__multiply+0xca>
 8006846:	4689      	mov	r9, r1
 8006848:	46ac      	mov	ip, r5
 800684a:	f04f 0800 	mov.w	r8, #0
 800684e:	f859 4b04 	ldr.w	r4, [r9], #4
 8006852:	f8dc a000 	ldr.w	sl, [ip]
 8006856:	b2a3      	uxth	r3, r4
 8006858:	fa1f fa8a 	uxth.w	sl, sl
 800685c:	fb0b a303 	mla	r3, fp, r3, sl
 8006860:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006864:	f8dc 4000 	ldr.w	r4, [ip]
 8006868:	4443      	add	r3, r8
 800686a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800686e:	fb0b 840a 	mla	r4, fp, sl, r8
 8006872:	46e2      	mov	sl, ip
 8006874:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006878:	b29b      	uxth	r3, r3
 800687a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800687e:	454f      	cmp	r7, r9
 8006880:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006884:	f84a 3b04 	str.w	r3, [sl], #4
 8006888:	d82b      	bhi.n	80068e2 <__multiply+0x11e>
 800688a:	f8cc 8004 	str.w	r8, [ip, #4]
 800688e:	9b01      	ldr	r3, [sp, #4]
 8006890:	3204      	adds	r2, #4
 8006892:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006896:	f1ba 0f00 	cmp.w	sl, #0
 800689a:	d020      	beq.n	80068de <__multiply+0x11a>
 800689c:	4689      	mov	r9, r1
 800689e:	46a8      	mov	r8, r5
 80068a0:	f04f 0b00 	mov.w	fp, #0
 80068a4:	682b      	ldr	r3, [r5, #0]
 80068a6:	f8b9 c000 	ldrh.w	ip, [r9]
 80068aa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	fb0a 440c 	mla	r4, sl, ip, r4
 80068b4:	46c4      	mov	ip, r8
 80068b6:	445c      	add	r4, fp
 80068b8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80068bc:	f84c 3b04 	str.w	r3, [ip], #4
 80068c0:	f859 3b04 	ldr.w	r3, [r9], #4
 80068c4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80068c8:	0c1b      	lsrs	r3, r3, #16
 80068ca:	fb0a b303 	mla	r3, sl, r3, fp
 80068ce:	454f      	cmp	r7, r9
 80068d0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80068d4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80068d8:	d805      	bhi.n	80068e6 <__multiply+0x122>
 80068da:	f8c8 3004 	str.w	r3, [r8, #4]
 80068de:	3504      	adds	r5, #4
 80068e0:	e79b      	b.n	800681a <__multiply+0x56>
 80068e2:	46d4      	mov	ip, sl
 80068e4:	e7b3      	b.n	800684e <__multiply+0x8a>
 80068e6:	46e0      	mov	r8, ip
 80068e8:	e7dd      	b.n	80068a6 <__multiply+0xe2>
 80068ea:	3e01      	subs	r6, #1
 80068ec:	e799      	b.n	8006822 <__multiply+0x5e>
	...

080068f0 <__pow5mult>:
 80068f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068f4:	4615      	mov	r5, r2
 80068f6:	f012 0203 	ands.w	r2, r2, #3
 80068fa:	4606      	mov	r6, r0
 80068fc:	460f      	mov	r7, r1
 80068fe:	d007      	beq.n	8006910 <__pow5mult+0x20>
 8006900:	4c21      	ldr	r4, [pc, #132]	; (8006988 <__pow5mult+0x98>)
 8006902:	3a01      	subs	r2, #1
 8006904:	2300      	movs	r3, #0
 8006906:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800690a:	f7ff fe8b 	bl	8006624 <__multadd>
 800690e:	4607      	mov	r7, r0
 8006910:	10ad      	asrs	r5, r5, #2
 8006912:	d035      	beq.n	8006980 <__pow5mult+0x90>
 8006914:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006916:	b93c      	cbnz	r4, 8006928 <__pow5mult+0x38>
 8006918:	2010      	movs	r0, #16
 800691a:	f7ff fe05 	bl	8006528 <malloc>
 800691e:	6270      	str	r0, [r6, #36]	; 0x24
 8006920:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006924:	6004      	str	r4, [r0, #0]
 8006926:	60c4      	str	r4, [r0, #12]
 8006928:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800692c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006930:	b94c      	cbnz	r4, 8006946 <__pow5mult+0x56>
 8006932:	f240 2171 	movw	r1, #625	; 0x271
 8006936:	4630      	mov	r0, r6
 8006938:	f7ff ff3b 	bl	80067b2 <__i2b>
 800693c:	2300      	movs	r3, #0
 800693e:	4604      	mov	r4, r0
 8006940:	f8c8 0008 	str.w	r0, [r8, #8]
 8006944:	6003      	str	r3, [r0, #0]
 8006946:	f04f 0800 	mov.w	r8, #0
 800694a:	07eb      	lsls	r3, r5, #31
 800694c:	d50a      	bpl.n	8006964 <__pow5mult+0x74>
 800694e:	4639      	mov	r1, r7
 8006950:	4622      	mov	r2, r4
 8006952:	4630      	mov	r0, r6
 8006954:	f7ff ff36 	bl	80067c4 <__multiply>
 8006958:	4681      	mov	r9, r0
 800695a:	4639      	mov	r1, r7
 800695c:	4630      	mov	r0, r6
 800695e:	f7ff fe4a 	bl	80065f6 <_Bfree>
 8006962:	464f      	mov	r7, r9
 8006964:	106d      	asrs	r5, r5, #1
 8006966:	d00b      	beq.n	8006980 <__pow5mult+0x90>
 8006968:	6820      	ldr	r0, [r4, #0]
 800696a:	b938      	cbnz	r0, 800697c <__pow5mult+0x8c>
 800696c:	4622      	mov	r2, r4
 800696e:	4621      	mov	r1, r4
 8006970:	4630      	mov	r0, r6
 8006972:	f7ff ff27 	bl	80067c4 <__multiply>
 8006976:	6020      	str	r0, [r4, #0]
 8006978:	f8c0 8000 	str.w	r8, [r0]
 800697c:	4604      	mov	r4, r0
 800697e:	e7e4      	b.n	800694a <__pow5mult+0x5a>
 8006980:	4638      	mov	r0, r7
 8006982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006986:	bf00      	nop
 8006988:	08007470 	.word	0x08007470

0800698c <__lshift>:
 800698c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006990:	460c      	mov	r4, r1
 8006992:	4607      	mov	r7, r0
 8006994:	4616      	mov	r6, r2
 8006996:	6923      	ldr	r3, [r4, #16]
 8006998:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800699c:	eb0a 0903 	add.w	r9, sl, r3
 80069a0:	6849      	ldr	r1, [r1, #4]
 80069a2:	68a3      	ldr	r3, [r4, #8]
 80069a4:	f109 0501 	add.w	r5, r9, #1
 80069a8:	42ab      	cmp	r3, r5
 80069aa:	db32      	blt.n	8006a12 <__lshift+0x86>
 80069ac:	4638      	mov	r0, r7
 80069ae:	f7ff fdee 	bl	800658e <_Balloc>
 80069b2:	2300      	movs	r3, #0
 80069b4:	4680      	mov	r8, r0
 80069b6:	461a      	mov	r2, r3
 80069b8:	f100 0114 	add.w	r1, r0, #20
 80069bc:	4553      	cmp	r3, sl
 80069be:	db2b      	blt.n	8006a18 <__lshift+0x8c>
 80069c0:	6920      	ldr	r0, [r4, #16]
 80069c2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80069c6:	f104 0314 	add.w	r3, r4, #20
 80069ca:	f016 021f 	ands.w	r2, r6, #31
 80069ce:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80069d2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80069d6:	d025      	beq.n	8006a24 <__lshift+0x98>
 80069d8:	2000      	movs	r0, #0
 80069da:	f1c2 0e20 	rsb	lr, r2, #32
 80069de:	468a      	mov	sl, r1
 80069e0:	681e      	ldr	r6, [r3, #0]
 80069e2:	4096      	lsls	r6, r2
 80069e4:	4330      	orrs	r0, r6
 80069e6:	f84a 0b04 	str.w	r0, [sl], #4
 80069ea:	f853 0b04 	ldr.w	r0, [r3], #4
 80069ee:	459c      	cmp	ip, r3
 80069f0:	fa20 f00e 	lsr.w	r0, r0, lr
 80069f4:	d814      	bhi.n	8006a20 <__lshift+0x94>
 80069f6:	6048      	str	r0, [r1, #4]
 80069f8:	b108      	cbz	r0, 80069fe <__lshift+0x72>
 80069fa:	f109 0502 	add.w	r5, r9, #2
 80069fe:	3d01      	subs	r5, #1
 8006a00:	4638      	mov	r0, r7
 8006a02:	f8c8 5010 	str.w	r5, [r8, #16]
 8006a06:	4621      	mov	r1, r4
 8006a08:	f7ff fdf5 	bl	80065f6 <_Bfree>
 8006a0c:	4640      	mov	r0, r8
 8006a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a12:	3101      	adds	r1, #1
 8006a14:	005b      	lsls	r3, r3, #1
 8006a16:	e7c7      	b.n	80069a8 <__lshift+0x1c>
 8006a18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	e7cd      	b.n	80069bc <__lshift+0x30>
 8006a20:	4651      	mov	r1, sl
 8006a22:	e7dc      	b.n	80069de <__lshift+0x52>
 8006a24:	3904      	subs	r1, #4
 8006a26:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a2a:	459c      	cmp	ip, r3
 8006a2c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a30:	d8f9      	bhi.n	8006a26 <__lshift+0x9a>
 8006a32:	e7e4      	b.n	80069fe <__lshift+0x72>

08006a34 <__mcmp>:
 8006a34:	6903      	ldr	r3, [r0, #16]
 8006a36:	690a      	ldr	r2, [r1, #16]
 8006a38:	b530      	push	{r4, r5, lr}
 8006a3a:	1a9b      	subs	r3, r3, r2
 8006a3c:	d10c      	bne.n	8006a58 <__mcmp+0x24>
 8006a3e:	0092      	lsls	r2, r2, #2
 8006a40:	3014      	adds	r0, #20
 8006a42:	3114      	adds	r1, #20
 8006a44:	1884      	adds	r4, r0, r2
 8006a46:	4411      	add	r1, r2
 8006a48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006a4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006a50:	4295      	cmp	r5, r2
 8006a52:	d003      	beq.n	8006a5c <__mcmp+0x28>
 8006a54:	d305      	bcc.n	8006a62 <__mcmp+0x2e>
 8006a56:	2301      	movs	r3, #1
 8006a58:	4618      	mov	r0, r3
 8006a5a:	bd30      	pop	{r4, r5, pc}
 8006a5c:	42a0      	cmp	r0, r4
 8006a5e:	d3f3      	bcc.n	8006a48 <__mcmp+0x14>
 8006a60:	e7fa      	b.n	8006a58 <__mcmp+0x24>
 8006a62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a66:	e7f7      	b.n	8006a58 <__mcmp+0x24>

08006a68 <__mdiff>:
 8006a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a6c:	460d      	mov	r5, r1
 8006a6e:	4607      	mov	r7, r0
 8006a70:	4611      	mov	r1, r2
 8006a72:	4628      	mov	r0, r5
 8006a74:	4614      	mov	r4, r2
 8006a76:	f7ff ffdd 	bl	8006a34 <__mcmp>
 8006a7a:	1e06      	subs	r6, r0, #0
 8006a7c:	d108      	bne.n	8006a90 <__mdiff+0x28>
 8006a7e:	4631      	mov	r1, r6
 8006a80:	4638      	mov	r0, r7
 8006a82:	f7ff fd84 	bl	800658e <_Balloc>
 8006a86:	2301      	movs	r3, #1
 8006a88:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a90:	bfa4      	itt	ge
 8006a92:	4623      	movge	r3, r4
 8006a94:	462c      	movge	r4, r5
 8006a96:	4638      	mov	r0, r7
 8006a98:	6861      	ldr	r1, [r4, #4]
 8006a9a:	bfa6      	itte	ge
 8006a9c:	461d      	movge	r5, r3
 8006a9e:	2600      	movge	r6, #0
 8006aa0:	2601      	movlt	r6, #1
 8006aa2:	f7ff fd74 	bl	800658e <_Balloc>
 8006aa6:	f04f 0e00 	mov.w	lr, #0
 8006aaa:	60c6      	str	r6, [r0, #12]
 8006aac:	692b      	ldr	r3, [r5, #16]
 8006aae:	6926      	ldr	r6, [r4, #16]
 8006ab0:	f104 0214 	add.w	r2, r4, #20
 8006ab4:	f105 0914 	add.w	r9, r5, #20
 8006ab8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006abc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006ac0:	f100 0114 	add.w	r1, r0, #20
 8006ac4:	f852 ab04 	ldr.w	sl, [r2], #4
 8006ac8:	f859 5b04 	ldr.w	r5, [r9], #4
 8006acc:	fa1f f38a 	uxth.w	r3, sl
 8006ad0:	4473      	add	r3, lr
 8006ad2:	b2ac      	uxth	r4, r5
 8006ad4:	1b1b      	subs	r3, r3, r4
 8006ad6:	0c2c      	lsrs	r4, r5, #16
 8006ad8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8006adc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8006ae6:	45c8      	cmp	r8, r9
 8006ae8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8006aec:	4694      	mov	ip, r2
 8006aee:	f841 4b04 	str.w	r4, [r1], #4
 8006af2:	d8e7      	bhi.n	8006ac4 <__mdiff+0x5c>
 8006af4:	45bc      	cmp	ip, r7
 8006af6:	d304      	bcc.n	8006b02 <__mdiff+0x9a>
 8006af8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006afc:	b183      	cbz	r3, 8006b20 <__mdiff+0xb8>
 8006afe:	6106      	str	r6, [r0, #16]
 8006b00:	e7c4      	b.n	8006a8c <__mdiff+0x24>
 8006b02:	f85c 4b04 	ldr.w	r4, [ip], #4
 8006b06:	b2a2      	uxth	r2, r4
 8006b08:	4472      	add	r2, lr
 8006b0a:	1413      	asrs	r3, r2, #16
 8006b0c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006b10:	b292      	uxth	r2, r2
 8006b12:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b16:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006b1a:	f841 2b04 	str.w	r2, [r1], #4
 8006b1e:	e7e9      	b.n	8006af4 <__mdiff+0x8c>
 8006b20:	3e01      	subs	r6, #1
 8006b22:	e7e9      	b.n	8006af8 <__mdiff+0x90>

08006b24 <__ulp>:
 8006b24:	4b10      	ldr	r3, [pc, #64]	; (8006b68 <__ulp+0x44>)
 8006b26:	400b      	ands	r3, r1
 8006b28:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	dd02      	ble.n	8006b36 <__ulp+0x12>
 8006b30:	2000      	movs	r0, #0
 8006b32:	4619      	mov	r1, r3
 8006b34:	4770      	bx	lr
 8006b36:	425b      	negs	r3, r3
 8006b38:	151b      	asrs	r3, r3, #20
 8006b3a:	2b13      	cmp	r3, #19
 8006b3c:	f04f 0000 	mov.w	r0, #0
 8006b40:	f04f 0100 	mov.w	r1, #0
 8006b44:	dc04      	bgt.n	8006b50 <__ulp+0x2c>
 8006b46:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006b4a:	fa42 f103 	asr.w	r1, r2, r3
 8006b4e:	4770      	bx	lr
 8006b50:	2201      	movs	r2, #1
 8006b52:	3b14      	subs	r3, #20
 8006b54:	2b1e      	cmp	r3, #30
 8006b56:	bfce      	itee	gt
 8006b58:	4613      	movgt	r3, r2
 8006b5a:	f1c3 031f 	rsble	r3, r3, #31
 8006b5e:	fa02 f303 	lslle.w	r3, r2, r3
 8006b62:	4618      	mov	r0, r3
 8006b64:	4770      	bx	lr
 8006b66:	bf00      	nop
 8006b68:	7ff00000 	.word	0x7ff00000

08006b6c <__b2d>:
 8006b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b70:	6907      	ldr	r7, [r0, #16]
 8006b72:	f100 0914 	add.w	r9, r0, #20
 8006b76:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8006b7a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8006b7e:	f1a7 0804 	sub.w	r8, r7, #4
 8006b82:	4630      	mov	r0, r6
 8006b84:	f7ff fdc7 	bl	8006716 <__hi0bits>
 8006b88:	f1c0 0320 	rsb	r3, r0, #32
 8006b8c:	280a      	cmp	r0, #10
 8006b8e:	600b      	str	r3, [r1, #0]
 8006b90:	491e      	ldr	r1, [pc, #120]	; (8006c0c <__b2d+0xa0>)
 8006b92:	dc17      	bgt.n	8006bc4 <__b2d+0x58>
 8006b94:	45c1      	cmp	r9, r8
 8006b96:	bf28      	it	cs
 8006b98:	2200      	movcs	r2, #0
 8006b9a:	f1c0 0c0b 	rsb	ip, r0, #11
 8006b9e:	fa26 f30c 	lsr.w	r3, r6, ip
 8006ba2:	bf38      	it	cc
 8006ba4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006ba8:	ea43 0501 	orr.w	r5, r3, r1
 8006bac:	f100 0315 	add.w	r3, r0, #21
 8006bb0:	fa06 f303 	lsl.w	r3, r6, r3
 8006bb4:	fa22 f20c 	lsr.w	r2, r2, ip
 8006bb8:	ea43 0402 	orr.w	r4, r3, r2
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	4629      	mov	r1, r5
 8006bc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bc4:	45c1      	cmp	r9, r8
 8006bc6:	bf3a      	itte	cc
 8006bc8:	f1a7 0808 	subcc.w	r8, r7, #8
 8006bcc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006bd0:	2200      	movcs	r2, #0
 8006bd2:	f1b0 030b 	subs.w	r3, r0, #11
 8006bd6:	d015      	beq.n	8006c04 <__b2d+0x98>
 8006bd8:	409e      	lsls	r6, r3
 8006bda:	f1c3 0720 	rsb	r7, r3, #32
 8006bde:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8006be2:	fa22 f107 	lsr.w	r1, r2, r7
 8006be6:	45c8      	cmp	r8, r9
 8006be8:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8006bec:	ea46 0501 	orr.w	r5, r6, r1
 8006bf0:	bf94      	ite	ls
 8006bf2:	2100      	movls	r1, #0
 8006bf4:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8006bf8:	fa02 f003 	lsl.w	r0, r2, r3
 8006bfc:	40f9      	lsrs	r1, r7
 8006bfe:	ea40 0401 	orr.w	r4, r0, r1
 8006c02:	e7db      	b.n	8006bbc <__b2d+0x50>
 8006c04:	ea46 0501 	orr.w	r5, r6, r1
 8006c08:	4614      	mov	r4, r2
 8006c0a:	e7d7      	b.n	8006bbc <__b2d+0x50>
 8006c0c:	3ff00000 	.word	0x3ff00000

08006c10 <__d2b>:
 8006c10:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006c14:	461c      	mov	r4, r3
 8006c16:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8006c1a:	2101      	movs	r1, #1
 8006c1c:	4690      	mov	r8, r2
 8006c1e:	f7ff fcb6 	bl	800658e <_Balloc>
 8006c22:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8006c26:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006c2a:	4607      	mov	r7, r0
 8006c2c:	bb34      	cbnz	r4, 8006c7c <__d2b+0x6c>
 8006c2e:	9201      	str	r2, [sp, #4]
 8006c30:	f1b8 0200 	subs.w	r2, r8, #0
 8006c34:	d027      	beq.n	8006c86 <__d2b+0x76>
 8006c36:	a802      	add	r0, sp, #8
 8006c38:	f840 2d08 	str.w	r2, [r0, #-8]!
 8006c3c:	f7ff fd8a 	bl	8006754 <__lo0bits>
 8006c40:	9900      	ldr	r1, [sp, #0]
 8006c42:	b1f0      	cbz	r0, 8006c82 <__d2b+0x72>
 8006c44:	9a01      	ldr	r2, [sp, #4]
 8006c46:	f1c0 0320 	rsb	r3, r0, #32
 8006c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4e:	430b      	orrs	r3, r1
 8006c50:	40c2      	lsrs	r2, r0
 8006c52:	617b      	str	r3, [r7, #20]
 8006c54:	9201      	str	r2, [sp, #4]
 8006c56:	9b01      	ldr	r3, [sp, #4]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	bf14      	ite	ne
 8006c5c:	2102      	movne	r1, #2
 8006c5e:	2101      	moveq	r1, #1
 8006c60:	61bb      	str	r3, [r7, #24]
 8006c62:	6139      	str	r1, [r7, #16]
 8006c64:	b1c4      	cbz	r4, 8006c98 <__d2b+0x88>
 8006c66:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006c6a:	4404      	add	r4, r0
 8006c6c:	6034      	str	r4, [r6, #0]
 8006c6e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006c72:	6028      	str	r0, [r5, #0]
 8006c74:	4638      	mov	r0, r7
 8006c76:	b002      	add	sp, #8
 8006c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c7c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006c80:	e7d5      	b.n	8006c2e <__d2b+0x1e>
 8006c82:	6179      	str	r1, [r7, #20]
 8006c84:	e7e7      	b.n	8006c56 <__d2b+0x46>
 8006c86:	a801      	add	r0, sp, #4
 8006c88:	f7ff fd64 	bl	8006754 <__lo0bits>
 8006c8c:	2101      	movs	r1, #1
 8006c8e:	9b01      	ldr	r3, [sp, #4]
 8006c90:	6139      	str	r1, [r7, #16]
 8006c92:	617b      	str	r3, [r7, #20]
 8006c94:	3020      	adds	r0, #32
 8006c96:	e7e5      	b.n	8006c64 <__d2b+0x54>
 8006c98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006c9c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006ca0:	6030      	str	r0, [r6, #0]
 8006ca2:	6918      	ldr	r0, [r3, #16]
 8006ca4:	f7ff fd37 	bl	8006716 <__hi0bits>
 8006ca8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006cac:	e7e1      	b.n	8006c72 <__d2b+0x62>

08006cae <__ratio>:
 8006cae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb2:	4688      	mov	r8, r1
 8006cb4:	4669      	mov	r1, sp
 8006cb6:	4681      	mov	r9, r0
 8006cb8:	f7ff ff58 	bl	8006b6c <__b2d>
 8006cbc:	468b      	mov	fp, r1
 8006cbe:	4606      	mov	r6, r0
 8006cc0:	460f      	mov	r7, r1
 8006cc2:	4640      	mov	r0, r8
 8006cc4:	a901      	add	r1, sp, #4
 8006cc6:	f7ff ff51 	bl	8006b6c <__b2d>
 8006cca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006cce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006cd2:	460d      	mov	r5, r1
 8006cd4:	eba3 0c02 	sub.w	ip, r3, r2
 8006cd8:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006cdc:	1a9b      	subs	r3, r3, r2
 8006cde:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	bfd5      	itete	le
 8006ce6:	460a      	movle	r2, r1
 8006ce8:	463a      	movgt	r2, r7
 8006cea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006cee:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006cf2:	bfd8      	it	le
 8006cf4:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8006cf8:	462b      	mov	r3, r5
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	4659      	mov	r1, fp
 8006cfe:	4630      	mov	r0, r6
 8006d00:	f7f9 fd2c 	bl	800075c <__aeabi_ddiv>
 8006d04:	b003      	add	sp, #12
 8006d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006d0a <__copybits>:
 8006d0a:	3901      	subs	r1, #1
 8006d0c:	b510      	push	{r4, lr}
 8006d0e:	1149      	asrs	r1, r1, #5
 8006d10:	6914      	ldr	r4, [r2, #16]
 8006d12:	3101      	adds	r1, #1
 8006d14:	f102 0314 	add.w	r3, r2, #20
 8006d18:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006d1c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006d20:	42a3      	cmp	r3, r4
 8006d22:	4602      	mov	r2, r0
 8006d24:	d303      	bcc.n	8006d2e <__copybits+0x24>
 8006d26:	2300      	movs	r3, #0
 8006d28:	428a      	cmp	r2, r1
 8006d2a:	d305      	bcc.n	8006d38 <__copybits+0x2e>
 8006d2c:	bd10      	pop	{r4, pc}
 8006d2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d32:	f840 2b04 	str.w	r2, [r0], #4
 8006d36:	e7f3      	b.n	8006d20 <__copybits+0x16>
 8006d38:	f842 3b04 	str.w	r3, [r2], #4
 8006d3c:	e7f4      	b.n	8006d28 <__copybits+0x1e>

08006d3e <__any_on>:
 8006d3e:	f100 0214 	add.w	r2, r0, #20
 8006d42:	6900      	ldr	r0, [r0, #16]
 8006d44:	114b      	asrs	r3, r1, #5
 8006d46:	4298      	cmp	r0, r3
 8006d48:	b510      	push	{r4, lr}
 8006d4a:	db11      	blt.n	8006d70 <__any_on+0x32>
 8006d4c:	dd0a      	ble.n	8006d64 <__any_on+0x26>
 8006d4e:	f011 011f 	ands.w	r1, r1, #31
 8006d52:	d007      	beq.n	8006d64 <__any_on+0x26>
 8006d54:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006d58:	fa24 f001 	lsr.w	r0, r4, r1
 8006d5c:	fa00 f101 	lsl.w	r1, r0, r1
 8006d60:	428c      	cmp	r4, r1
 8006d62:	d10b      	bne.n	8006d7c <__any_on+0x3e>
 8006d64:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d803      	bhi.n	8006d74 <__any_on+0x36>
 8006d6c:	2000      	movs	r0, #0
 8006d6e:	bd10      	pop	{r4, pc}
 8006d70:	4603      	mov	r3, r0
 8006d72:	e7f7      	b.n	8006d64 <__any_on+0x26>
 8006d74:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006d78:	2900      	cmp	r1, #0
 8006d7a:	d0f5      	beq.n	8006d68 <__any_on+0x2a>
 8006d7c:	2001      	movs	r0, #1
 8006d7e:	e7f6      	b.n	8006d6e <__any_on+0x30>

08006d80 <_calloc_r>:
 8006d80:	b538      	push	{r3, r4, r5, lr}
 8006d82:	fb02 f401 	mul.w	r4, r2, r1
 8006d86:	4621      	mov	r1, r4
 8006d88:	f000 f854 	bl	8006e34 <_malloc_r>
 8006d8c:	4605      	mov	r5, r0
 8006d8e:	b118      	cbz	r0, 8006d98 <_calloc_r+0x18>
 8006d90:	4622      	mov	r2, r4
 8006d92:	2100      	movs	r1, #0
 8006d94:	f7fc fd2c 	bl	80037f0 <memset>
 8006d98:	4628      	mov	r0, r5
 8006d9a:	bd38      	pop	{r3, r4, r5, pc}

08006d9c <_free_r>:
 8006d9c:	b538      	push	{r3, r4, r5, lr}
 8006d9e:	4605      	mov	r5, r0
 8006da0:	2900      	cmp	r1, #0
 8006da2:	d043      	beq.n	8006e2c <_free_r+0x90>
 8006da4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006da8:	1f0c      	subs	r4, r1, #4
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	bfb8      	it	lt
 8006dae:	18e4      	addlt	r4, r4, r3
 8006db0:	f000 fa34 	bl	800721c <__malloc_lock>
 8006db4:	4a1e      	ldr	r2, [pc, #120]	; (8006e30 <_free_r+0x94>)
 8006db6:	6813      	ldr	r3, [r2, #0]
 8006db8:	4610      	mov	r0, r2
 8006dba:	b933      	cbnz	r3, 8006dca <_free_r+0x2e>
 8006dbc:	6063      	str	r3, [r4, #4]
 8006dbe:	6014      	str	r4, [r2, #0]
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dc6:	f000 ba2a 	b.w	800721e <__malloc_unlock>
 8006dca:	42a3      	cmp	r3, r4
 8006dcc:	d90b      	bls.n	8006de6 <_free_r+0x4a>
 8006dce:	6821      	ldr	r1, [r4, #0]
 8006dd0:	1862      	adds	r2, r4, r1
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	bf01      	itttt	eq
 8006dd6:	681a      	ldreq	r2, [r3, #0]
 8006dd8:	685b      	ldreq	r3, [r3, #4]
 8006dda:	1852      	addeq	r2, r2, r1
 8006ddc:	6022      	streq	r2, [r4, #0]
 8006dde:	6063      	str	r3, [r4, #4]
 8006de0:	6004      	str	r4, [r0, #0]
 8006de2:	e7ed      	b.n	8006dc0 <_free_r+0x24>
 8006de4:	4613      	mov	r3, r2
 8006de6:	685a      	ldr	r2, [r3, #4]
 8006de8:	b10a      	cbz	r2, 8006dee <_free_r+0x52>
 8006dea:	42a2      	cmp	r2, r4
 8006dec:	d9fa      	bls.n	8006de4 <_free_r+0x48>
 8006dee:	6819      	ldr	r1, [r3, #0]
 8006df0:	1858      	adds	r0, r3, r1
 8006df2:	42a0      	cmp	r0, r4
 8006df4:	d10b      	bne.n	8006e0e <_free_r+0x72>
 8006df6:	6820      	ldr	r0, [r4, #0]
 8006df8:	4401      	add	r1, r0
 8006dfa:	1858      	adds	r0, r3, r1
 8006dfc:	4282      	cmp	r2, r0
 8006dfe:	6019      	str	r1, [r3, #0]
 8006e00:	d1de      	bne.n	8006dc0 <_free_r+0x24>
 8006e02:	6810      	ldr	r0, [r2, #0]
 8006e04:	6852      	ldr	r2, [r2, #4]
 8006e06:	4401      	add	r1, r0
 8006e08:	6019      	str	r1, [r3, #0]
 8006e0a:	605a      	str	r2, [r3, #4]
 8006e0c:	e7d8      	b.n	8006dc0 <_free_r+0x24>
 8006e0e:	d902      	bls.n	8006e16 <_free_r+0x7a>
 8006e10:	230c      	movs	r3, #12
 8006e12:	602b      	str	r3, [r5, #0]
 8006e14:	e7d4      	b.n	8006dc0 <_free_r+0x24>
 8006e16:	6820      	ldr	r0, [r4, #0]
 8006e18:	1821      	adds	r1, r4, r0
 8006e1a:	428a      	cmp	r2, r1
 8006e1c:	bf01      	itttt	eq
 8006e1e:	6811      	ldreq	r1, [r2, #0]
 8006e20:	6852      	ldreq	r2, [r2, #4]
 8006e22:	1809      	addeq	r1, r1, r0
 8006e24:	6021      	streq	r1, [r4, #0]
 8006e26:	6062      	str	r2, [r4, #4]
 8006e28:	605c      	str	r4, [r3, #4]
 8006e2a:	e7c9      	b.n	8006dc0 <_free_r+0x24>
 8006e2c:	bd38      	pop	{r3, r4, r5, pc}
 8006e2e:	bf00      	nop
 8006e30:	200001fc 	.word	0x200001fc

08006e34 <_malloc_r>:
 8006e34:	b570      	push	{r4, r5, r6, lr}
 8006e36:	1ccd      	adds	r5, r1, #3
 8006e38:	f025 0503 	bic.w	r5, r5, #3
 8006e3c:	3508      	adds	r5, #8
 8006e3e:	2d0c      	cmp	r5, #12
 8006e40:	bf38      	it	cc
 8006e42:	250c      	movcc	r5, #12
 8006e44:	2d00      	cmp	r5, #0
 8006e46:	4606      	mov	r6, r0
 8006e48:	db01      	blt.n	8006e4e <_malloc_r+0x1a>
 8006e4a:	42a9      	cmp	r1, r5
 8006e4c:	d903      	bls.n	8006e56 <_malloc_r+0x22>
 8006e4e:	230c      	movs	r3, #12
 8006e50:	6033      	str	r3, [r6, #0]
 8006e52:	2000      	movs	r0, #0
 8006e54:	bd70      	pop	{r4, r5, r6, pc}
 8006e56:	f000 f9e1 	bl	800721c <__malloc_lock>
 8006e5a:	4a21      	ldr	r2, [pc, #132]	; (8006ee0 <_malloc_r+0xac>)
 8006e5c:	6814      	ldr	r4, [r2, #0]
 8006e5e:	4621      	mov	r1, r4
 8006e60:	b991      	cbnz	r1, 8006e88 <_malloc_r+0x54>
 8006e62:	4c20      	ldr	r4, [pc, #128]	; (8006ee4 <_malloc_r+0xb0>)
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	b91b      	cbnz	r3, 8006e70 <_malloc_r+0x3c>
 8006e68:	4630      	mov	r0, r6
 8006e6a:	f000 f98f 	bl	800718c <_sbrk_r>
 8006e6e:	6020      	str	r0, [r4, #0]
 8006e70:	4629      	mov	r1, r5
 8006e72:	4630      	mov	r0, r6
 8006e74:	f000 f98a 	bl	800718c <_sbrk_r>
 8006e78:	1c43      	adds	r3, r0, #1
 8006e7a:	d124      	bne.n	8006ec6 <_malloc_r+0x92>
 8006e7c:	230c      	movs	r3, #12
 8006e7e:	4630      	mov	r0, r6
 8006e80:	6033      	str	r3, [r6, #0]
 8006e82:	f000 f9cc 	bl	800721e <__malloc_unlock>
 8006e86:	e7e4      	b.n	8006e52 <_malloc_r+0x1e>
 8006e88:	680b      	ldr	r3, [r1, #0]
 8006e8a:	1b5b      	subs	r3, r3, r5
 8006e8c:	d418      	bmi.n	8006ec0 <_malloc_r+0x8c>
 8006e8e:	2b0b      	cmp	r3, #11
 8006e90:	d90f      	bls.n	8006eb2 <_malloc_r+0x7e>
 8006e92:	600b      	str	r3, [r1, #0]
 8006e94:	18cc      	adds	r4, r1, r3
 8006e96:	50cd      	str	r5, [r1, r3]
 8006e98:	4630      	mov	r0, r6
 8006e9a:	f000 f9c0 	bl	800721e <__malloc_unlock>
 8006e9e:	f104 000b 	add.w	r0, r4, #11
 8006ea2:	1d23      	adds	r3, r4, #4
 8006ea4:	f020 0007 	bic.w	r0, r0, #7
 8006ea8:	1ac3      	subs	r3, r0, r3
 8006eaa:	d0d3      	beq.n	8006e54 <_malloc_r+0x20>
 8006eac:	425a      	negs	r2, r3
 8006eae:	50e2      	str	r2, [r4, r3]
 8006eb0:	e7d0      	b.n	8006e54 <_malloc_r+0x20>
 8006eb2:	684b      	ldr	r3, [r1, #4]
 8006eb4:	428c      	cmp	r4, r1
 8006eb6:	bf16      	itet	ne
 8006eb8:	6063      	strne	r3, [r4, #4]
 8006eba:	6013      	streq	r3, [r2, #0]
 8006ebc:	460c      	movne	r4, r1
 8006ebe:	e7eb      	b.n	8006e98 <_malloc_r+0x64>
 8006ec0:	460c      	mov	r4, r1
 8006ec2:	6849      	ldr	r1, [r1, #4]
 8006ec4:	e7cc      	b.n	8006e60 <_malloc_r+0x2c>
 8006ec6:	1cc4      	adds	r4, r0, #3
 8006ec8:	f024 0403 	bic.w	r4, r4, #3
 8006ecc:	42a0      	cmp	r0, r4
 8006ece:	d005      	beq.n	8006edc <_malloc_r+0xa8>
 8006ed0:	1a21      	subs	r1, r4, r0
 8006ed2:	4630      	mov	r0, r6
 8006ed4:	f000 f95a 	bl	800718c <_sbrk_r>
 8006ed8:	3001      	adds	r0, #1
 8006eda:	d0cf      	beq.n	8006e7c <_malloc_r+0x48>
 8006edc:	6025      	str	r5, [r4, #0]
 8006ede:	e7db      	b.n	8006e98 <_malloc_r+0x64>
 8006ee0:	200001fc 	.word	0x200001fc
 8006ee4:	20000200 	.word	0x20000200

08006ee8 <__ssputs_r>:
 8006ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eec:	688e      	ldr	r6, [r1, #8]
 8006eee:	4682      	mov	sl, r0
 8006ef0:	429e      	cmp	r6, r3
 8006ef2:	460c      	mov	r4, r1
 8006ef4:	4690      	mov	r8, r2
 8006ef6:	4699      	mov	r9, r3
 8006ef8:	d837      	bhi.n	8006f6a <__ssputs_r+0x82>
 8006efa:	898a      	ldrh	r2, [r1, #12]
 8006efc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f00:	d031      	beq.n	8006f66 <__ssputs_r+0x7e>
 8006f02:	2302      	movs	r3, #2
 8006f04:	6825      	ldr	r5, [r4, #0]
 8006f06:	6909      	ldr	r1, [r1, #16]
 8006f08:	1a6f      	subs	r7, r5, r1
 8006f0a:	6965      	ldr	r5, [r4, #20]
 8006f0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f10:	fb95 f5f3 	sdiv	r5, r5, r3
 8006f14:	f109 0301 	add.w	r3, r9, #1
 8006f18:	443b      	add	r3, r7
 8006f1a:	429d      	cmp	r5, r3
 8006f1c:	bf38      	it	cc
 8006f1e:	461d      	movcc	r5, r3
 8006f20:	0553      	lsls	r3, r2, #21
 8006f22:	d530      	bpl.n	8006f86 <__ssputs_r+0x9e>
 8006f24:	4629      	mov	r1, r5
 8006f26:	f7ff ff85 	bl	8006e34 <_malloc_r>
 8006f2a:	4606      	mov	r6, r0
 8006f2c:	b950      	cbnz	r0, 8006f44 <__ssputs_r+0x5c>
 8006f2e:	230c      	movs	r3, #12
 8006f30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f34:	f8ca 3000 	str.w	r3, [sl]
 8006f38:	89a3      	ldrh	r3, [r4, #12]
 8006f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f3e:	81a3      	strh	r3, [r4, #12]
 8006f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f44:	463a      	mov	r2, r7
 8006f46:	6921      	ldr	r1, [r4, #16]
 8006f48:	f7ff fb16 	bl	8006578 <memcpy>
 8006f4c:	89a3      	ldrh	r3, [r4, #12]
 8006f4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006f52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f56:	81a3      	strh	r3, [r4, #12]
 8006f58:	6126      	str	r6, [r4, #16]
 8006f5a:	443e      	add	r6, r7
 8006f5c:	6026      	str	r6, [r4, #0]
 8006f5e:	464e      	mov	r6, r9
 8006f60:	6165      	str	r5, [r4, #20]
 8006f62:	1bed      	subs	r5, r5, r7
 8006f64:	60a5      	str	r5, [r4, #8]
 8006f66:	454e      	cmp	r6, r9
 8006f68:	d900      	bls.n	8006f6c <__ssputs_r+0x84>
 8006f6a:	464e      	mov	r6, r9
 8006f6c:	4632      	mov	r2, r6
 8006f6e:	4641      	mov	r1, r8
 8006f70:	6820      	ldr	r0, [r4, #0]
 8006f72:	f000 f93a 	bl	80071ea <memmove>
 8006f76:	68a3      	ldr	r3, [r4, #8]
 8006f78:	2000      	movs	r0, #0
 8006f7a:	1b9b      	subs	r3, r3, r6
 8006f7c:	60a3      	str	r3, [r4, #8]
 8006f7e:	6823      	ldr	r3, [r4, #0]
 8006f80:	441e      	add	r6, r3
 8006f82:	6026      	str	r6, [r4, #0]
 8006f84:	e7dc      	b.n	8006f40 <__ssputs_r+0x58>
 8006f86:	462a      	mov	r2, r5
 8006f88:	f000 f94a 	bl	8007220 <_realloc_r>
 8006f8c:	4606      	mov	r6, r0
 8006f8e:	2800      	cmp	r0, #0
 8006f90:	d1e2      	bne.n	8006f58 <__ssputs_r+0x70>
 8006f92:	6921      	ldr	r1, [r4, #16]
 8006f94:	4650      	mov	r0, sl
 8006f96:	f7ff ff01 	bl	8006d9c <_free_r>
 8006f9a:	e7c8      	b.n	8006f2e <__ssputs_r+0x46>

08006f9c <_svfiprintf_r>:
 8006f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fa0:	461d      	mov	r5, r3
 8006fa2:	898b      	ldrh	r3, [r1, #12]
 8006fa4:	b09d      	sub	sp, #116	; 0x74
 8006fa6:	061f      	lsls	r7, r3, #24
 8006fa8:	4680      	mov	r8, r0
 8006faa:	460c      	mov	r4, r1
 8006fac:	4616      	mov	r6, r2
 8006fae:	d50f      	bpl.n	8006fd0 <_svfiprintf_r+0x34>
 8006fb0:	690b      	ldr	r3, [r1, #16]
 8006fb2:	b96b      	cbnz	r3, 8006fd0 <_svfiprintf_r+0x34>
 8006fb4:	2140      	movs	r1, #64	; 0x40
 8006fb6:	f7ff ff3d 	bl	8006e34 <_malloc_r>
 8006fba:	6020      	str	r0, [r4, #0]
 8006fbc:	6120      	str	r0, [r4, #16]
 8006fbe:	b928      	cbnz	r0, 8006fcc <_svfiprintf_r+0x30>
 8006fc0:	230c      	movs	r3, #12
 8006fc2:	f8c8 3000 	str.w	r3, [r8]
 8006fc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006fca:	e0c8      	b.n	800715e <_svfiprintf_r+0x1c2>
 8006fcc:	2340      	movs	r3, #64	; 0x40
 8006fce:	6163      	str	r3, [r4, #20]
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	9309      	str	r3, [sp, #36]	; 0x24
 8006fd4:	2320      	movs	r3, #32
 8006fd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006fda:	2330      	movs	r3, #48	; 0x30
 8006fdc:	f04f 0b01 	mov.w	fp, #1
 8006fe0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fe4:	9503      	str	r5, [sp, #12]
 8006fe6:	4637      	mov	r7, r6
 8006fe8:	463d      	mov	r5, r7
 8006fea:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006fee:	b10b      	cbz	r3, 8006ff4 <_svfiprintf_r+0x58>
 8006ff0:	2b25      	cmp	r3, #37	; 0x25
 8006ff2:	d13e      	bne.n	8007072 <_svfiprintf_r+0xd6>
 8006ff4:	ebb7 0a06 	subs.w	sl, r7, r6
 8006ff8:	d00b      	beq.n	8007012 <_svfiprintf_r+0x76>
 8006ffa:	4653      	mov	r3, sl
 8006ffc:	4632      	mov	r2, r6
 8006ffe:	4621      	mov	r1, r4
 8007000:	4640      	mov	r0, r8
 8007002:	f7ff ff71 	bl	8006ee8 <__ssputs_r>
 8007006:	3001      	adds	r0, #1
 8007008:	f000 80a4 	beq.w	8007154 <_svfiprintf_r+0x1b8>
 800700c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800700e:	4453      	add	r3, sl
 8007010:	9309      	str	r3, [sp, #36]	; 0x24
 8007012:	783b      	ldrb	r3, [r7, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	f000 809d 	beq.w	8007154 <_svfiprintf_r+0x1b8>
 800701a:	2300      	movs	r3, #0
 800701c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007020:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007024:	9304      	str	r3, [sp, #16]
 8007026:	9307      	str	r3, [sp, #28]
 8007028:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800702c:	931a      	str	r3, [sp, #104]	; 0x68
 800702e:	462f      	mov	r7, r5
 8007030:	2205      	movs	r2, #5
 8007032:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007036:	4850      	ldr	r0, [pc, #320]	; (8007178 <_svfiprintf_r+0x1dc>)
 8007038:	f7ff fa90 	bl	800655c <memchr>
 800703c:	9b04      	ldr	r3, [sp, #16]
 800703e:	b9d0      	cbnz	r0, 8007076 <_svfiprintf_r+0xda>
 8007040:	06d9      	lsls	r1, r3, #27
 8007042:	bf44      	itt	mi
 8007044:	2220      	movmi	r2, #32
 8007046:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800704a:	071a      	lsls	r2, r3, #28
 800704c:	bf44      	itt	mi
 800704e:	222b      	movmi	r2, #43	; 0x2b
 8007050:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007054:	782a      	ldrb	r2, [r5, #0]
 8007056:	2a2a      	cmp	r2, #42	; 0x2a
 8007058:	d015      	beq.n	8007086 <_svfiprintf_r+0xea>
 800705a:	462f      	mov	r7, r5
 800705c:	2000      	movs	r0, #0
 800705e:	250a      	movs	r5, #10
 8007060:	9a07      	ldr	r2, [sp, #28]
 8007062:	4639      	mov	r1, r7
 8007064:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007068:	3b30      	subs	r3, #48	; 0x30
 800706a:	2b09      	cmp	r3, #9
 800706c:	d94d      	bls.n	800710a <_svfiprintf_r+0x16e>
 800706e:	b1b8      	cbz	r0, 80070a0 <_svfiprintf_r+0x104>
 8007070:	e00f      	b.n	8007092 <_svfiprintf_r+0xf6>
 8007072:	462f      	mov	r7, r5
 8007074:	e7b8      	b.n	8006fe8 <_svfiprintf_r+0x4c>
 8007076:	4a40      	ldr	r2, [pc, #256]	; (8007178 <_svfiprintf_r+0x1dc>)
 8007078:	463d      	mov	r5, r7
 800707a:	1a80      	subs	r0, r0, r2
 800707c:	fa0b f000 	lsl.w	r0, fp, r0
 8007080:	4318      	orrs	r0, r3
 8007082:	9004      	str	r0, [sp, #16]
 8007084:	e7d3      	b.n	800702e <_svfiprintf_r+0x92>
 8007086:	9a03      	ldr	r2, [sp, #12]
 8007088:	1d11      	adds	r1, r2, #4
 800708a:	6812      	ldr	r2, [r2, #0]
 800708c:	9103      	str	r1, [sp, #12]
 800708e:	2a00      	cmp	r2, #0
 8007090:	db01      	blt.n	8007096 <_svfiprintf_r+0xfa>
 8007092:	9207      	str	r2, [sp, #28]
 8007094:	e004      	b.n	80070a0 <_svfiprintf_r+0x104>
 8007096:	4252      	negs	r2, r2
 8007098:	f043 0302 	orr.w	r3, r3, #2
 800709c:	9207      	str	r2, [sp, #28]
 800709e:	9304      	str	r3, [sp, #16]
 80070a0:	783b      	ldrb	r3, [r7, #0]
 80070a2:	2b2e      	cmp	r3, #46	; 0x2e
 80070a4:	d10c      	bne.n	80070c0 <_svfiprintf_r+0x124>
 80070a6:	787b      	ldrb	r3, [r7, #1]
 80070a8:	2b2a      	cmp	r3, #42	; 0x2a
 80070aa:	d133      	bne.n	8007114 <_svfiprintf_r+0x178>
 80070ac:	9b03      	ldr	r3, [sp, #12]
 80070ae:	3702      	adds	r7, #2
 80070b0:	1d1a      	adds	r2, r3, #4
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	9203      	str	r2, [sp, #12]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	bfb8      	it	lt
 80070ba:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80070be:	9305      	str	r3, [sp, #20]
 80070c0:	4d2e      	ldr	r5, [pc, #184]	; (800717c <_svfiprintf_r+0x1e0>)
 80070c2:	2203      	movs	r2, #3
 80070c4:	7839      	ldrb	r1, [r7, #0]
 80070c6:	4628      	mov	r0, r5
 80070c8:	f7ff fa48 	bl	800655c <memchr>
 80070cc:	b138      	cbz	r0, 80070de <_svfiprintf_r+0x142>
 80070ce:	2340      	movs	r3, #64	; 0x40
 80070d0:	1b40      	subs	r0, r0, r5
 80070d2:	fa03 f000 	lsl.w	r0, r3, r0
 80070d6:	9b04      	ldr	r3, [sp, #16]
 80070d8:	3701      	adds	r7, #1
 80070da:	4303      	orrs	r3, r0
 80070dc:	9304      	str	r3, [sp, #16]
 80070de:	7839      	ldrb	r1, [r7, #0]
 80070e0:	2206      	movs	r2, #6
 80070e2:	4827      	ldr	r0, [pc, #156]	; (8007180 <_svfiprintf_r+0x1e4>)
 80070e4:	1c7e      	adds	r6, r7, #1
 80070e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070ea:	f7ff fa37 	bl	800655c <memchr>
 80070ee:	2800      	cmp	r0, #0
 80070f0:	d038      	beq.n	8007164 <_svfiprintf_r+0x1c8>
 80070f2:	4b24      	ldr	r3, [pc, #144]	; (8007184 <_svfiprintf_r+0x1e8>)
 80070f4:	bb13      	cbnz	r3, 800713c <_svfiprintf_r+0x1a0>
 80070f6:	9b03      	ldr	r3, [sp, #12]
 80070f8:	3307      	adds	r3, #7
 80070fa:	f023 0307 	bic.w	r3, r3, #7
 80070fe:	3308      	adds	r3, #8
 8007100:	9303      	str	r3, [sp, #12]
 8007102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007104:	444b      	add	r3, r9
 8007106:	9309      	str	r3, [sp, #36]	; 0x24
 8007108:	e76d      	b.n	8006fe6 <_svfiprintf_r+0x4a>
 800710a:	fb05 3202 	mla	r2, r5, r2, r3
 800710e:	2001      	movs	r0, #1
 8007110:	460f      	mov	r7, r1
 8007112:	e7a6      	b.n	8007062 <_svfiprintf_r+0xc6>
 8007114:	2300      	movs	r3, #0
 8007116:	250a      	movs	r5, #10
 8007118:	4619      	mov	r1, r3
 800711a:	3701      	adds	r7, #1
 800711c:	9305      	str	r3, [sp, #20]
 800711e:	4638      	mov	r0, r7
 8007120:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007124:	3a30      	subs	r2, #48	; 0x30
 8007126:	2a09      	cmp	r2, #9
 8007128:	d903      	bls.n	8007132 <_svfiprintf_r+0x196>
 800712a:	2b00      	cmp	r3, #0
 800712c:	d0c8      	beq.n	80070c0 <_svfiprintf_r+0x124>
 800712e:	9105      	str	r1, [sp, #20]
 8007130:	e7c6      	b.n	80070c0 <_svfiprintf_r+0x124>
 8007132:	fb05 2101 	mla	r1, r5, r1, r2
 8007136:	2301      	movs	r3, #1
 8007138:	4607      	mov	r7, r0
 800713a:	e7f0      	b.n	800711e <_svfiprintf_r+0x182>
 800713c:	ab03      	add	r3, sp, #12
 800713e:	9300      	str	r3, [sp, #0]
 8007140:	4622      	mov	r2, r4
 8007142:	4b11      	ldr	r3, [pc, #68]	; (8007188 <_svfiprintf_r+0x1ec>)
 8007144:	a904      	add	r1, sp, #16
 8007146:	4640      	mov	r0, r8
 8007148:	f7fc fbec 	bl	8003924 <_printf_float>
 800714c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007150:	4681      	mov	r9, r0
 8007152:	d1d6      	bne.n	8007102 <_svfiprintf_r+0x166>
 8007154:	89a3      	ldrh	r3, [r4, #12]
 8007156:	065b      	lsls	r3, r3, #25
 8007158:	f53f af35 	bmi.w	8006fc6 <_svfiprintf_r+0x2a>
 800715c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800715e:	b01d      	add	sp, #116	; 0x74
 8007160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007164:	ab03      	add	r3, sp, #12
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	4622      	mov	r2, r4
 800716a:	4b07      	ldr	r3, [pc, #28]	; (8007188 <_svfiprintf_r+0x1ec>)
 800716c:	a904      	add	r1, sp, #16
 800716e:	4640      	mov	r0, r8
 8007170:	f7fc fe84 	bl	8003e7c <_printf_i>
 8007174:	e7ea      	b.n	800714c <_svfiprintf_r+0x1b0>
 8007176:	bf00      	nop
 8007178:	0800747c 	.word	0x0800747c
 800717c:	08007482 	.word	0x08007482
 8007180:	08007486 	.word	0x08007486
 8007184:	08003925 	.word	0x08003925
 8007188:	08006ee9 	.word	0x08006ee9

0800718c <_sbrk_r>:
 800718c:	b538      	push	{r3, r4, r5, lr}
 800718e:	2300      	movs	r3, #0
 8007190:	4c05      	ldr	r4, [pc, #20]	; (80071a8 <_sbrk_r+0x1c>)
 8007192:	4605      	mov	r5, r0
 8007194:	4608      	mov	r0, r1
 8007196:	6023      	str	r3, [r4, #0]
 8007198:	f7fa f9d0 	bl	800153c <_sbrk>
 800719c:	1c43      	adds	r3, r0, #1
 800719e:	d102      	bne.n	80071a6 <_sbrk_r+0x1a>
 80071a0:	6823      	ldr	r3, [r4, #0]
 80071a2:	b103      	cbz	r3, 80071a6 <_sbrk_r+0x1a>
 80071a4:	602b      	str	r3, [r5, #0]
 80071a6:	bd38      	pop	{r3, r4, r5, pc}
 80071a8:	2000029c 	.word	0x2000029c

080071ac <strncmp>:
 80071ac:	b510      	push	{r4, lr}
 80071ae:	b16a      	cbz	r2, 80071cc <strncmp+0x20>
 80071b0:	3901      	subs	r1, #1
 80071b2:	1884      	adds	r4, r0, r2
 80071b4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80071b8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80071bc:	4293      	cmp	r3, r2
 80071be:	d103      	bne.n	80071c8 <strncmp+0x1c>
 80071c0:	42a0      	cmp	r0, r4
 80071c2:	d001      	beq.n	80071c8 <strncmp+0x1c>
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d1f5      	bne.n	80071b4 <strncmp+0x8>
 80071c8:	1a98      	subs	r0, r3, r2
 80071ca:	bd10      	pop	{r4, pc}
 80071cc:	4610      	mov	r0, r2
 80071ce:	e7fc      	b.n	80071ca <strncmp+0x1e>

080071d0 <__ascii_wctomb>:
 80071d0:	b149      	cbz	r1, 80071e6 <__ascii_wctomb+0x16>
 80071d2:	2aff      	cmp	r2, #255	; 0xff
 80071d4:	bf8b      	itete	hi
 80071d6:	238a      	movhi	r3, #138	; 0x8a
 80071d8:	700a      	strbls	r2, [r1, #0]
 80071da:	6003      	strhi	r3, [r0, #0]
 80071dc:	2001      	movls	r0, #1
 80071de:	bf88      	it	hi
 80071e0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80071e4:	4770      	bx	lr
 80071e6:	4608      	mov	r0, r1
 80071e8:	4770      	bx	lr

080071ea <memmove>:
 80071ea:	4288      	cmp	r0, r1
 80071ec:	b510      	push	{r4, lr}
 80071ee:	eb01 0302 	add.w	r3, r1, r2
 80071f2:	d807      	bhi.n	8007204 <memmove+0x1a>
 80071f4:	1e42      	subs	r2, r0, #1
 80071f6:	4299      	cmp	r1, r3
 80071f8:	d00a      	beq.n	8007210 <memmove+0x26>
 80071fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071fe:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007202:	e7f8      	b.n	80071f6 <memmove+0xc>
 8007204:	4283      	cmp	r3, r0
 8007206:	d9f5      	bls.n	80071f4 <memmove+0xa>
 8007208:	1881      	adds	r1, r0, r2
 800720a:	1ad2      	subs	r2, r2, r3
 800720c:	42d3      	cmn	r3, r2
 800720e:	d100      	bne.n	8007212 <memmove+0x28>
 8007210:	bd10      	pop	{r4, pc}
 8007212:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007216:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800721a:	e7f7      	b.n	800720c <memmove+0x22>

0800721c <__malloc_lock>:
 800721c:	4770      	bx	lr

0800721e <__malloc_unlock>:
 800721e:	4770      	bx	lr

08007220 <_realloc_r>:
 8007220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007222:	4607      	mov	r7, r0
 8007224:	4614      	mov	r4, r2
 8007226:	460e      	mov	r6, r1
 8007228:	b921      	cbnz	r1, 8007234 <_realloc_r+0x14>
 800722a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800722e:	4611      	mov	r1, r2
 8007230:	f7ff be00 	b.w	8006e34 <_malloc_r>
 8007234:	b922      	cbnz	r2, 8007240 <_realloc_r+0x20>
 8007236:	f7ff fdb1 	bl	8006d9c <_free_r>
 800723a:	4625      	mov	r5, r4
 800723c:	4628      	mov	r0, r5
 800723e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007240:	f000 f814 	bl	800726c <_malloc_usable_size_r>
 8007244:	42a0      	cmp	r0, r4
 8007246:	d20f      	bcs.n	8007268 <_realloc_r+0x48>
 8007248:	4621      	mov	r1, r4
 800724a:	4638      	mov	r0, r7
 800724c:	f7ff fdf2 	bl	8006e34 <_malloc_r>
 8007250:	4605      	mov	r5, r0
 8007252:	2800      	cmp	r0, #0
 8007254:	d0f2      	beq.n	800723c <_realloc_r+0x1c>
 8007256:	4631      	mov	r1, r6
 8007258:	4622      	mov	r2, r4
 800725a:	f7ff f98d 	bl	8006578 <memcpy>
 800725e:	4631      	mov	r1, r6
 8007260:	4638      	mov	r0, r7
 8007262:	f7ff fd9b 	bl	8006d9c <_free_r>
 8007266:	e7e9      	b.n	800723c <_realloc_r+0x1c>
 8007268:	4635      	mov	r5, r6
 800726a:	e7e7      	b.n	800723c <_realloc_r+0x1c>

0800726c <_malloc_usable_size_r>:
 800726c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007270:	1f18      	subs	r0, r3, #4
 8007272:	2b00      	cmp	r3, #0
 8007274:	bfbc      	itt	lt
 8007276:	580b      	ldrlt	r3, [r1, r0]
 8007278:	18c0      	addlt	r0, r0, r3
 800727a:	4770      	bx	lr

0800727c <_init>:
 800727c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800727e:	bf00      	nop
 8007280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007282:	bc08      	pop	{r3}
 8007284:	469e      	mov	lr, r3
 8007286:	4770      	bx	lr

08007288 <_fini>:
 8007288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800728a:	bf00      	nop
 800728c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800728e:	bc08      	pop	{r3}
 8007290:	469e      	mov	lr, r3
 8007292:	4770      	bx	lr
