EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:rloop
LIBS:rloopStepperNode-cache
EELAYER 25 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 12
Title "Top Level"
Date ""
Rev "1"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 14200 2000 950  3000
U 574FCD6D
F0 "Sheet_G210_Muxes" 60
F1 "StepperNode_G210_Muxes.sch" 60
F2 "STEP_DIR_CTRL" I L 14200 2150 60 
F3 "CHA_STEP1_DIR" I L 14200 2300 60 
F4 "CHA_STEP1_STEP" I L 14200 2400 60 
F5 "CHB_STEP2_DIR" I L 14200 3900 60 
F6 "CHA_STEP2_STEP" I L 14200 2600 60 
F7 "CHB_STEP1_DIR" I L 14200 3700 60 
F8 "CHB_STEP1_STEP" I L 14200 3800 60 
F9 "CHA_STEP2_DIR" I L 14200 2500 60 
F10 "CHB_STEP2_STEP" I L 14200 4000 60 
F11 "CHA_STEP3_DIR" I L 14200 2700 60 
F12 "CHA_STEP3_STEP" I L 14200 2800 60 
F13 "CHB_STEP3_DIR" I L 14200 4100 60 
F14 "CHB_STEP3_STEP" I L 14200 4200 60 
F15 "CHB_STEP4_DIR" I L 14200 4300 60 
F16 "CHA_STEP4_STEP" I L 14200 3000 60 
F17 "CHA_STEP4_DIR" I L 14200 2900 60 
F18 "CHB_STEP4_STEP" I L 14200 4400 60 
F19 "CHA_STEP5_DIR" I L 14200 3100 60 
F20 "CHA_STEP5_STEP" I L 14200 3200 60 
F21 "CHB_STEP5_DIR" I L 14200 4500 60 
F22 "CHB_STEP5_STEP" I L 14200 4600 60 
F23 "CHB_STEP6_DIR" I L 14200 4700 60 
F24 "CHA_STEP6_STEP" I L 14200 3400 60 
F25 "CHA_STEP6_DIR" I L 14200 3300 60 
F26 "CHB_STEP6_STEP" I L 14200 4800 60 
$EndSheet
$Sheet
S 6550 3850 2200 1950
U 5750595A
F0 "Sheet_DAC_A" 60
F1 "StepperNode_DAC_A.sch" 60
F2 "CHA_I2C_SDA" B L 6550 3950 60 
F3 "CHA_I2C_SCL" I L 6550 4050 60 
F4 "CHA_NDSC_CLR_0" I L 6550 4200 60 
F5 "CHA_NDAC_CLR_1" I L 6550 4300 60 
F6 "CHA_DAC_NRST" I L 6550 4400 60 
F7 "CHA_DAC_NDATA_AVAIL" O L 6550 4500 60 
F8 "CHA_DAC_NCNVT" I L 6550 4600 60 
F9 "A_HE1_THROTTLE" O R 8750 3950 60 
F10 "A_HE2_THROTTLE" O R 8750 4050 60 
F11 "A_HE3_THROTTLE" O R 8750 4150 60 
F12 "A_HE4_THROTTLE" O R 8750 4250 60 
F13 "A_HE5_THROTTLE" O R 8750 4350 60 
F14 "A_HE6_THROTTLE" O R 8750 4450 60 
F15 "A_HE7_THROTTLE" O R 8750 4550 60 
F16 "A_HE8_THROTTLE" O R 8750 4650 60 
F17 "BRAKE1_MLP" I L 6550 4850 60 
F18 "BRAKE2_MLP" I L 6550 4950 60 
F19 "GIMBAL1_MLP" I L 6550 5200 60 
F20 "GIMBAL2_MLP" I L 6550 5300 60 
F21 "GIMBAL3_MLP" I L 6550 5400 60 
F22 "GIMBAL4_MLP" I L 6550 5500 60 
F23 "STEP_DIR_CTRL" I L 6550 5650 60 
$EndSheet
$Sheet
S 4450 4750 900  300 
U 57538173
F0 "Sheet_Brake_420ma" 60
F1 "StepperNode_Brake420ma.sch" 60
F2 "BRAKE1_MLP" O R 5350 4850 60 
F3 "BRAKE2_MLP" O R 5350 4950 60 
$EndSheet
$Sheet
S 14200 5600 1000 2000
U 5753BE5C
F0 "Sheet_Throttle_Muxes" 60
F1 "StepperNode_Throttle_Muxes.sch" 60
F2 "A_HE1_THROTTLE" I L 14200 5700 60 
F3 "B_HE1_THROTTLE" I L 14200 6600 60 
F4 "A_HE2_THROTTLE" I L 14200 5800 60 
F5 "B_HE2_THROTTLE" I L 14200 6700 60 
F6 "A_HE3_THROTTLE" I L 14200 5900 60 
F7 "B_HE3_THROTTLE" I L 14200 6800 60 
F8 "A_HE4_THROTTLE" I L 14200 6000 60 
F9 "B_HE4_THROTTLE" I L 14200 6900 60 
F10 "A_HE5_THROTTLE" I L 14200 6100 60 
F11 "B_HE5_THROTTLE" I L 14200 7000 60 
F12 "A_HE6_THROTTLE" I L 14200 6200 60 
F13 "B_HE6_THROTTLE" I L 14200 7100 60 
F14 "A_HE7_THROTTLE" I L 14200 6300 60 
F15 "B_HE7_THROTTLE" I L 14200 7200 60 
F16 "A_HE8_THROTTLE" I L 14200 6400 60 
F17 "B_HE8_THROTTLE" I L 14200 7300 60 
F18 "STEP_DIR_CTRL" I L 14200 7500 60 
$EndSheet
Wire Wire Line
	13350 5700 14200 5700
Text Label 13400 5700 0    60   ~ 0
A_HE1_THROTTLE
Wire Wire Line
	13350 5800 14200 5800
Text Label 13400 5800 0    60   ~ 0
A_HE2_THROTTLE
Wire Wire Line
	13350 5900 14200 5900
Text Label 13400 5900 0    60   ~ 0
A_HE3_THROTTLE
Wire Wire Line
	13350 6000 14200 6000
Text Label 13400 6000 0    60   ~ 0
A_HE4_THROTTLE
Wire Wire Line
	13350 6100 14200 6100
Text Label 13400 6100 0    60   ~ 0
A_HE5_THROTTLE
Wire Wire Line
	13350 6200 14200 6200
Text Label 13400 6200 0    60   ~ 0
A_HE6_THROTTLE
Wire Wire Line
	13350 6300 14200 6300
Text Label 13400 6300 0    60   ~ 0
A_HE7_THROTTLE
Wire Wire Line
	13350 6400 14200 6400
Text Label 13400 6400 0    60   ~ 0
A_HE8_THROTTLE
Entry Wire Line
	9600 3950 9700 4050
Entry Wire Line
	9600 4050 9700 4150
Entry Wire Line
	9600 4150 9700 4250
Entry Wire Line
	9600 4250 9700 4350
Entry Wire Line
	9600 4350 9700 4450
Entry Wire Line
	9600 4450 9700 4550
Entry Wire Line
	9600 4550 9700 4650
Entry Wire Line
	9600 4650 9700 4750
Entry Wire Line
	13250 5600 13350 5700
Entry Wire Line
	13250 5700 13350 5800
Entry Wire Line
	13250 5800 13350 5900
Entry Wire Line
	13250 5900 13350 6000
Entry Wire Line
	13250 6000 13350 6100
Entry Wire Line
	13250 6100 13350 6200
Entry Wire Line
	13250 6200 13350 6300
Entry Wire Line
	13250 6300 13350 6400
Wire Wire Line
	13350 6600 14200 6600
Text Label 13400 6600 0    60   ~ 0
B_HE1_THROTTLE
Wire Wire Line
	13350 6700 14200 6700
Text Label 13400 6700 0    60   ~ 0
B_HE2_THROTTLE
Wire Wire Line
	13350 6800 14200 6800
Text Label 13400 6800 0    60   ~ 0
B_HE3_THROTTLE
Wire Wire Line
	13350 6900 14200 6900
Text Label 13400 6900 0    60   ~ 0
B_HE4_THROTTLE
Wire Wire Line
	13350 7000 14200 7000
Text Label 13400 7000 0    60   ~ 0
B_HE5_THROTTLE
Wire Wire Line
	13350 7100 14200 7100
Text Label 13400 7100 0    60   ~ 0
B_HE6_THROTTLE
Wire Wire Line
	13350 7200 14200 7200
Text Label 13400 7200 0    60   ~ 0
B_HE7_THROTTLE
Wire Wire Line
	13350 7300 14200 7300
Text Label 13400 7300 0    60   ~ 0
B_HE8_THROTTLE
Wire Wire Line
	8750 3950 9600 3950
Text Label 8800 3950 0    60   ~ 0
A_HE1_THROTTLE
Wire Wire Line
	8750 4050 9600 4050
Text Label 8800 4050 0    60   ~ 0
A_HE2_THROTTLE
Wire Wire Line
	8750 4150 9600 4150
Text Label 8800 4150 0    60   ~ 0
A_HE3_THROTTLE
Wire Wire Line
	8750 4250 9600 4250
Text Label 8800 4250 0    60   ~ 0
A_HE4_THROTTLE
Wire Wire Line
	8750 4350 9600 4350
Text Label 8800 4350 0    60   ~ 0
A_HE5_THROTTLE
Wire Wire Line
	8750 4450 9600 4450
Text Label 8800 4450 0    60   ~ 0
A_HE6_THROTTLE
Wire Wire Line
	8750 4550 9600 4550
Text Label 8800 4550 0    60   ~ 0
A_HE7_THROTTLE
Wire Wire Line
	8750 4650 9600 4650
Text Label 8800 4650 0    60   ~ 0
A_HE8_THROTTLE
$Sheet
S 6550 6200 2150 2000
U 5755463E
F0 "Sheet_DAC_B" 60
F1 "StepperNode_DAC_B.sch" 60
F2 "BRAKE1_MLP" O L 6550 7300 60 
F3 "BRAKE2_MLP" O L 6550 7400 60 
F4 "GIMBAL1_MLP" I L 6550 7600 60 
F5 "GIMBAL2_MLP" I L 6550 7700 60 
F6 "GIMBAL3_MLP" I L 6550 7800 60 
F7 "GIMBAL4_MLP" I L 6550 7900 60 
F8 "B_HE1_THROTTLE" O R 8700 6300 60 
F9 "B_HE2_THROTTLE" O R 8700 6400 60 
F10 "B_HE3_THROTTLE" O R 8700 6500 60 
F11 "B_HE4_THROTTLE" O R 8700 6600 60 
F12 "B_HE5_THROTTLE" O R 8700 6700 60 
F13 "B_HE6_THROTTLE" O R 8700 6800 60 
F14 "B_HE7_THROTTLE" O R 8700 6900 60 
F15 "B_HE8_THROTTLE" O R 8700 7000 60 
F16 "STEP_DIR_CTRL" I L 6550 8100 60 
F17 "CHB_I2C_SDA" B L 6550 6300 60 
F18 "CHB_I2C_SCL" I L 6550 6400 60 
F19 "CHB_NDSC_CLR_0" I L 6550 6600 60 
F20 "CHB_NDAC_CLR_1" I L 6550 6700 60 
F21 "CHB_DAC_NRST" I L 6550 6800 60 
F22 "CHB_DAC_NDATA_AVAIL" O L 6550 6900 60 
F23 "CHB_DAC_NCNVT" I L 6550 7000 60 
$EndSheet
Wire Wire Line
	5800 4850 6550 4850
Wire Wire Line
	6550 4950 5800 4950
Wire Wire Line
	5950 4850 5950 7300
Wire Wire Line
	5950 7300 6550 7300
Connection ~ 5950 4850
Wire Wire Line
	6000 4950 6000 7400
Wire Wire Line
	6000 7400 6550 7400
Connection ~ 6000 4950
Wire Wire Line
	8700 6300 9550 6300
Text Label 8750 6300 0    60   ~ 0
B_HE1_THROTTLE
Wire Wire Line
	8700 6400 9550 6400
Text Label 8750 6400 0    60   ~ 0
B_HE2_THROTTLE
Wire Wire Line
	8700 6500 9550 6500
Text Label 8750 6500 0    60   ~ 0
B_HE3_THROTTLE
Wire Wire Line
	8700 6600 9550 6600
Text Label 8750 6600 0    60   ~ 0
B_HE4_THROTTLE
Wire Wire Line
	8700 6700 9550 6700
Text Label 8750 6700 0    60   ~ 0
B_HE5_THROTTLE
Wire Wire Line
	8700 6800 9550 6800
Text Label 8750 6800 0    60   ~ 0
B_HE6_THROTTLE
Wire Wire Line
	8700 6900 9550 6900
Text Label 8750 6900 0    60   ~ 0
B_HE7_THROTTLE
Wire Wire Line
	8700 7000 9550 7000
Text Label 8750 7000 0    60   ~ 0
B_HE8_THROTTLE
Entry Wire Line
	9550 6300 9650 6400
Entry Wire Line
	9550 6400 9650 6500
Entry Wire Line
	9550 6500 9650 6600
Entry Wire Line
	9550 6600 9650 6700
Entry Wire Line
	9550 6700 9650 6800
Entry Wire Line
	9550 6800 9650 6900
Entry Wire Line
	9550 6900 9650 7000
Entry Wire Line
	9550 7000 9650 7100
Text Notes 11900 10350 0    118  ~ 0
rLoop - Stepper Node\nTop Overview\n
Text Notes 11950 10500 0    60   ~ 0
Original Author: SafetyLok
$Sheet
S 14200 800  900  900 
U 5754F8C0
F0 "Sheet_Gimbal_Sw" 60
F1 "StepperNode_Gimbal_Switches.sch" 60
F2 "GIMBAL1_SW_RET" O L 14200 900 60 
F3 "GIMBAL1_SW_EXT" O L 14200 1000 60 
F4 "GIMBAL2_SW_RET" O L 14200 1100 60 
F5 "GIMBAL2_SW_EXT" O L 14200 1200 60 
F6 "GIMBAL3_SW_RET" O L 14200 1300 60 
F7 "GIMBAL3_SW_EXT" O L 14200 1400 60 
F8 "GIMBAL4_SW_RET" O L 14200 1500 60 
F9 "GIMBAL4_SW_EXT" O L 14200 1600 60 
$EndSheet
$Sheet
S 2000 5850 1250 2200
U 57556833
F0 "Sheet_CoreB" 60
F1 "StepperNode_CoreB.sch" 60
F2 "CHB_I2C_SDA" B R 3250 5950 60 
F3 "CHB_I2C_SCL" O R 3250 6050 60 
F4 "CHB_NDSC_CLR_0" O R 3250 6200 60 
F5 "CHB_NDAC_CLR_1" O R 3250 6300 60 
F6 "CHB_DAC_NRST" O R 3250 6400 60 
F7 "CHB_DAC_NDATA_AVAIL" I R 3250 6500 60 
F8 "CHB_DAC_NCNVT" O R 3250 6600 60 
F9 "CHB_STEP1_DIR" O R 3250 6800 60 
F10 "CHB_STEP1_STEP" O R 3250 6900 60 
F11 "CHB_STEP2_DIR" O R 3250 7000 60 
F12 "CHB_STEP2_STEP" O R 3250 7100 60 
F13 "CHB_STEP3_DIR" O R 3250 7200 60 
F14 "CHB_STEP3_STEP" O R 3250 7300 60 
F15 "CHB_STEP4_DIR" O R 3250 7400 60 
F16 "CHB_STEP4_STEP" O R 3250 7500 60 
F17 "CHB_STEP5_DIR" O R 3250 7600 60 
F18 "CHB_STEP5_STEP" O R 3250 7700 60 
F19 "CHB_STEP6_DIR" O R 3250 7800 60 
F20 "CHB_STEP6_STEP" O R 3250 7900 60 
$EndSheet
$Sheet
S 2000 2350 1250 2450
U 57538643
F0 "Sheet_CoreA" 60
F1 "StepperNode_CoreA.sch" 60
F2 "CHA_I2C_SDA" B R 3250 2450 60 
F3 "CHA_I2C_SCL" O R 3250 2550 60 
F4 "CHA_NDSC_CLR_0" O R 3250 2700 60 
F5 "CHA_NDAC_CLR_1" O R 3250 2800 60 
F6 "CHA_DAC_NRST" O R 3250 2900 60 
F7 "CHA_DAC_NDATA_AVAIL" I R 3250 3000 60 
F8 "CHA_DAC_NCNVT" O R 3250 3100 60 
F9 "CHA_STEP1_DIR" O R 3250 3350 60 
F10 "CHA_STEP1_STEP" O R 3250 3450 60 
F11 "CHA_STEP2_DIR" O R 3250 3550 60 
F12 "CHA_STEP2_STEP" O R 3250 3650 60 
F13 "CHA_STEP3_DIR" O R 3250 3750 60 
F14 "CHA_STEP3_STEP" O R 3250 3850 60 
F15 "CHA_STEP4_DIR" O R 3250 3950 60 
F16 "CHA_STEP4_STEP" O R 3250 4050 60 
F17 "CHA_STEP5_DIR" O R 3250 4150 60 
F18 "CHA_STEP5_STEP" O R 3250 4250 60 
F19 "CHA_STEP6_DIR" O R 3250 4350 60 
F20 "CHA_STEP6_STEP" O R 3250 4450 60 
$EndSheet
$Sheet
S 4450 5250 900  500 
U 5758E2DB
F0 "Sheet_Gimbal_420ma" 60
F1 "StepperNode_Gimbal_420ma.sch" 60
F2 "GIMBAL1_MLP" O R 5350 5350 60 
F3 "GIMBAL2_MLP" O R 5350 5450 60 
F4 "GIMBAL3_MLP" O R 5350 5550 60 
F5 "GIMBAL4_MLP" O R 5350 5650 60 
$EndSheet
$Sheet
S 10900 800  1000 800 
U 575CD1E2
F0 "Sheet_Pusher_Interlock" 60
F1 "StepperNode_PusherInterlock.sch" 60
F2 "PUSH_INTLK_A" O L 10900 900 60 
F3 "PUSH_INTLK_B" O L 10900 1000 60 
$EndSheet
$Sheet
S 9100 800  1000 800 
U 575DC8CA
F0 "Sheet_Accels" 60
F1 "StepperNode_Accels.sch" 60
$EndSheet
$EndSCHEMATC
