Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Oct 16 04:27:42 2016
| Host         : Sakinder-Laptop running 64-bit major release  (build 9200)
| Command      : report_drc -file S:/GoogleDrive/firmware/mars/m_s_r_0_0/outputs/rpt/post_imp_drc.rpt
| Design       : top
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_post_place
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 7
+-------------+------------------+--------------------------+------------+
| Rule        | Severity         | Description              | Violations |
+-------------+------------------+--------------------------+------------+
| IOSTDTYPE-1 | Critical Warning | IOStandard Type          | 2          |
| RTSTAT-1    | Critical Warning | Unrouted net             | 1          |
| RTSTAT-2    | Critical Warning | Partially routed net     | 1          |
| BUFC-1      | Warning          | Input Buffer Connections | 1          |
| REQP-1709   | Warning          | Clock output buffering   | 1          |
| ZPS7-1      | Warning          | PS7 block required       | 1          |
+-------------+------------------+--------------------------+------------+

2. REPORT DETAILS
-----------------
IOSTDTYPE-1#1 Critical Warning
IOStandard Type  
I/O port clk_ref_n is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#2 Critical Warning
IOStandard Type  
I/O port clk_ref_p is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

RTSTAT-1#1 Critical Warning
Unrouted net  
3 net(s) are unrouted. The problem bus(es) and/or net(s) are u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk, u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk, u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk.
Related violations: <none>

RTSTAT-2#1 Critical Warning
Partially routed net  
5 net(s) are partially routed. The problem bus(es) and/or net(s) are u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv, u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv, u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv, u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk, u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv.
Related violations: <none>

BUFC-1#1 Warning
Input Buffer Connections  
Input buffer u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.gen_lb_clk.loopback_iobuf_diff/IBUFDS (in u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.gen_lb_clk.loopback_iobuf_diff macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out on the u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3 pin of u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


