m255
K4
z2
13
cModel Technology
Z0 dC:/questasim64_10.2c/examples
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
Z1 VlNMezzUkL>e`gNnXYLIRI1
Z2 04 34 4 work RISCV_5StagePipelined_Processor_tb fast 0
Z3 =4-586c2533cfc0-66bee46f-361-1c48
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 n@_opt
Z6 OL;O;10.2c;57
Z7 dC:/questasim64_10.2c/examples
Z8 !s110 1723786351
T_opt1
Z9 VihD[;PhWCoXDkC6AfXBG_0
Z10 04 30 4 work tb_fast_multi_cycle_multiplier fast 0
Z11 =16-586c2533cfc0-66c23264-305-3470
R4
Z12 n@_opt1
R6
R7
Z13 !s110 1724002916
vadder
Z14 IGYK9mCDUeZJL[ni0_KTWX2
Z15 V`JN@9S9cnhjKRR_L]QIcM3
Z16 dD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor
Z17 w1723197618
Z18 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v
Z19 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v
L0 1
Z20 OL;L;10.2c;57
r1
31
Z21 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z22 !s110 1724002506
Z23 !s100 A9>OFMH<5:@YcSHHfKKKo3
Z24 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v|
Z25 !s108 1724002506.730000
Z26 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v|
!i10b 1
!s85 0
!i111 0
valu
R22
Z27 I7BIYMDU:3iPOCC`J=jS<j2
R15
R16
Z28 w1723695347
Z29 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v
Z30 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v
L0 1
R20
r1
31
R21
Z31 !s100 h7zMA?E?`>XU<X4M9gL=i0
Z32 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v|
Z33 !s108 1724002506.774000
Z34 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v|
!i10b 1
!s85 0
!i111 0
vALU_decoder
R22
Z35 I3m5`Fj@4NP6EROo4WCOJ[2
R15
R16
Z36 w1723766469
Z37 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v
Z38 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v
L0 1
R20
r1
31
R21
Z39 n@a@l@u_decoder
Z40 !s100 g4j7kK35Fl:;>k`cRlJe50
Z41 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v|
Z42 !s108 1724002506.822000
Z43 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v|
!i10b 1
!s85 0
!i111 0
vcontrol_unit
R22
Z44 IOSVHRd0]N?7<oFc6KiS9h2
R15
R16
Z45 w1723666023
Z46 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v
Z47 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v
L0 1
R20
r1
31
R21
Z48 !s100 :^<7``PIPQ?88mf`]bgka2
Z49 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v|
Z50 !s108 1724002506.870000
Z51 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v|
!i10b 1
!s85 0
!i111 0
vDMem
R22
Z52 I8ZB`eE]o]Qj1G_JP>0FI11
R15
R16
Z53 w1723742376
Z54 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v
Z55 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v
L0 32
R20
r1
31
R21
Z56 n@d@mem
Z57 !s100 5;<?<j?leTYb@lRG0LBc;2
Z58 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v|
Z59 !s108 1724002506.916000
Z60 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v|
!i10b 1
!s85 0
!i111 0
vhazard_unit
R22
Z61 Io`6C1kb]`bJK2P9MSK5ci1
R15
R16
Z62 w1723828545
Z63 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v
Z64 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v
L0 1
R20
r1
31
R21
Z65 !s100 FOSTjo70Phh4VHUI:_dP>2
Z66 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v|
Z67 !s108 1724002506.964000
Z68 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v|
!i10b 1
!s85 0
!i111 0
vIMem
Z69 !s110 1724002507
Z70 I3LSBbV3`[1QCPU1GV]LK>0
R15
R16
Z71 w1723786339
Z72 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v
Z73 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v
L0 1
R20
r1
31
Z74 !s108 1724002507.003000
Z75 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v|
Z76 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v|
R21
Z77 n@i@mem
Z78 !s100 8TL2N<J@Yn643<9<_B22K3
!i10b 1
!s85 0
!i111 0
vimm_ext
R69
Z79 IM`dI@DbW?0dZD]R[k31PM1
R15
R16
Z80 w1723727138
Z81 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v
Z82 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v
L0 1
R20
r1
31
R21
Z83 !s100 [?S?lm0Q>87HUiDGSShUM2
Z84 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v|
Z85 !s108 1724002507.062000
Z86 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v|
!i10b 1
!s85 0
!i111 0
vmain_decoder
R69
Z87 IjCbGMW81Qeh6GXoon^Y[V2
R15
R16
Z88 w1723666183
Z89 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v
Z90 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v
L0 1
R20
r1
31
R21
Z91 !s100 kHXPnd:OYS?lnQ>VDFmX^2
Z92 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v|
Z93 !s108 1724002507.107000
Z94 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v|
!i10b 1
!s85 0
!i111 0
vMemory_instruction_tb
R69
Z95 I8@@c<L<G;LB?IEoeM=@hz1
R15
R16
R71
R72
R73
L0 84
R20
r1
31
R74
R75
R76
R21
Z96 n@memory_instruction_tb
Z97 !s100 Wa^8fNm0Y=lgg<GNZc:2R1
!i10b 1
!s85 0
!i111 0
vmultiplier
Z98 !s110 1724003018
Z99 !s100 87A990^F<m6gJND]ZG=RU2
Z100 IZWBH[VdaQ<`d^]T1@3XSa2
R15
R16
Z101 w1724003011
Z102 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v
Z103 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v
L0 1
R20
r1
31
Z104 !s108 1724003018.413000
Z105 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v|
Z106 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v|
R21
!i10b 1
!s85 0
!i111 0
vmux_2
R69
Z107 Ifj<7^GZn7L9T>fF32Fz`R3
R15
R16
Z108 w1723322581
Z109 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v
Z110 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v
L0 1
R20
r1
31
R21
Z111 !s100 K2odM`=U8DjOYU=^?:RL[3
Z112 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v|
Z113 !s108 1724002507.199000
Z114 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v|
!i10b 1
!s85 0
!i111 0
vreg_EX_MEM
R69
Z115 In`:BSOZAz=RHo1l]kOY7E0
R15
R16
Z116 w1723478151
Z117 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v
Z118 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v
L0 1
R20
r1
31
R21
Z119 nreg_@e@x_@m@e@m
Z120 !s100 IIQd@aOn8dWk8nFk]JgUA3
Z121 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v|
Z122 !s108 1724002507.243000
Z123 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v|
!i10b 1
!s85 0
!i111 0
vreg_file
R69
Z124 I3Z[1_f:Tf[bVBAD4>^8=93
R15
R16
Z125 w1723995905
Z126 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v
Z127 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v
L0 1
R20
r1
31
R21
Z128 !s100 Wd<01Dn2RFNX2jniQU=k31
Z129 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v|
Z130 !s108 1724002507.293000
Z131 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v|
!i10b 1
!s85 0
!i111 0
vreg_ID_EX
R69
Z132 IO8`2WPMZ:f4dQBCbGE4bZ3
R15
R16
Z133 w1723875993
Z134 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v
Z135 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v
L0 1
R20
r1
31
R21
Z136 nreg_@i@d_@e@x
Z137 !s100 fnk8Kn0=<7_B49eCbzam]0
Z138 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v|
Z139 !s108 1724002507.340000
Z140 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v|
!i10b 1
!s85 0
!i111 0
vreg_IF_ID
R69
Z141 IBT`9ZML2P`ZU;GlW^XU@a0
R15
R16
Z142 w1723390144
Z143 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v
Z144 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v
L0 1
R20
r1
31
R21
Z145 nreg_@i@f_@i@d
Z146 !s100 VVLKOn[ThbL[ZARcoUYn:2
Z147 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v|
Z148 !s108 1724002507.384000
Z149 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v|
!i10b 1
!s85 0
!i111 0
vreg_MEM_WB
R69
Z150 Io:Gbm@i1Q:I2XZcEUo[;l3
R15
R16
Z151 w1723434145
Z152 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v
Z153 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v
L0 1
R20
r1
31
R21
Z154 nreg_@m@e@m_@w@b
Z155 !s100 L8ma6jG:;0NCi82<]X_1]1
Z156 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v|
Z157 !s108 1724002507.429000
Z158 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v|
!i10b 1
!s85 0
!i111 0
vRISCV_5StagePipelined_Processor
R69
Z159 IFh[9T6E=SYL[7DUKKe56;1
R15
R16
Z160 w1723798437
Z161 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v
Z162 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v
L0 1
R20
r1
31
R21
Z163 n@r@i@s@c@v_5@stage@pipelined_@processor
Z164 !s100 ACZ]46l9d6:?dQg]T<OkH0
Z165 !s90 -reportprogress|300|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v|
Z166 !s108 1724002507.475000
Z167 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v|
!i10b 1
!s85 0
!i111 0
vRISCV_5StagePipelined_Processor_tb
R69
Z168 Ih:cFSbd6NE6Befe]@XFcE3
R15
R16
Z169 w1723798419
Z170 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v
Z171 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v
L0 2
R20
r1
31
R21
Z172 n@r@i@s@c@v_5@stage@pipelined_@processor_tb
Z173 !s100 71AMWz3aMCmhb[Z9;G@l22
Z174 !s90 -reportprogress|30|-work|work|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v|
Z175 !s108 1724002507.532000
Z176 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v|
!i10b 1
!s85 0
!i111 0
vtb_fast_multi_cycle_multiplier
R98
Z177 !s100 oS7XU6Kg?2hfKXLePE2[b1
Z178 IVR:LE@S?Z:=Z;_fRI2>3P0
R15
R16
R101
R102
R103
Z179 L0 116
R20
r1
31
R104
R105
R106
R21
!i10b 1
!s85 0
!i111 0
