#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  3 12:55:38 2021
# Process ID: 13528
# Current directory: C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10160 C:\Users\Lauri\Downloads\ECE4304L_Lab4_VHDL\ECE4304L_Lab4_VHDL\ECE4304L_Lab4_VHDL.xpr
# Log file: C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/vivado.log
# Journal file: C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'ECE4304L_Lab4_VHDL.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.266 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
[Wed Mar  3 13:03:53 2021] Launched synth_1...
Run output will be captured here: C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/synth_1/runme.log
[Wed Mar  3 13:03:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'muxNbits8x1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'upcounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 52b73ad891564e2abcf8a40b4822fde0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 52b73ad891564e2abcf8a40b4822fde0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.bcd_counter [bcd_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.upcounter [\upcounter(width=23)\]
Compiling architecture behavioral of entity xil_defaultlib.muxNbits8x1 [muxnbits8x1_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder8bit [decoder8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.upcounter [\upcounter(width=3)\]
Compiling architecture rom of entity xil_defaultlib.hex7seg [hex7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl7seg [ctrl7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar  3 13:04:44 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  3 13:04:44 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.266 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1359.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2046.957 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2046.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2185.188 ; gain = 1078.922
reset_run impl_1
launch_runs impl_1 -jobs 6
[Wed Mar  3 13:06:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  3 13:07:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2270.262 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD33D4A
set_property PROGRAM.FILE {C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD33D4A
close_hw_manager
file mkdir C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sim_1/new/top_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sim_1/new/top_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3863.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:45]
	Parameter WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'upcounter' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:37' bound to instance 'CLKDIV' of component 'upcounter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'upcounter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcounter' (1#1) [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter CLKDIV bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ctrl7seg' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:34' bound to instance 'C7S' of component 'ctrl7seg' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'ctrl7seg' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:54]
	Parameter CLKDIV bound to: 0 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'muxNbits8x1' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:34' bound to instance 'MUX' of component 'muxNbits8x1' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:98]
INFO: [Synth 8-638] synthesizing module 'muxNbits8x1' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:50]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'muxNbits8x1' (2#1) [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:50]
INFO: [Synth 8-3491] module 'decoder8bit' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:37' bound to instance 'DEC' of component 'decoder8bit' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:114]
INFO: [Synth 8-638] synthesizing module 'decoder8bit' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder8bit' (3#1) [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:44]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'upcounter' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:37' bound to instance 'CNT' of component 'upcounter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:121]
INFO: [Synth 8-638] synthesizing module 'upcounter__parameterized1' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcounter__parameterized1' (3#1) [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
INFO: [Synth 8-3491] module 'hex7seg' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:34' bound to instance 'H7S' of component 'hex7seg' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:130]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (4#1) [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ctrl7seg' (5#1) [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:54]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-638] synthesizing module 'bcd_counter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:45]
WARNING: [Synth 8-614] signal 'bcd_ud' is read in the process but is not in the sensitivity list [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:89]
WARNING: [Synth 8-614] signal 'bcd_ud' is read in the process but is not in the sensitivity list [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'bcd_counter' (6#1) [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:45]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3896.668 ; gain = 32.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3914.590 ; gain = 50.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3914.590 ; gain = 50.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3914.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
Finished Parsing XDC File [C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4019.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4092.109 ; gain = 228.270
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4092.109 ; gain = 228.270
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  3 14:49:09 2021...
