# RISCV
This is a repo containing all code and documentation for a RISC-V implementation in Verilog
