

================================================================
== Vitis HLS Report for 'write_result_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Thu Jul  4 07:57:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40963|    40963|  0.205 ms|  0.205 ms|  40963|  40963|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |    40961|    40961|         7|          5|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      125|    -|
|Register             |        -|     -|      103|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      103|      170|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_197_p2         |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_191_p2        |      icmp|   0|  0|  12|          14|          15|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  45|          34|          23|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   14|         28|
    |gmem1_blk_n_W                |   9|          2|    1|          2|
    |i_fu_58                      |   9|          2|   14|         28|
    |m_axi_gmem1_WDATA            |  31|          6|   16|         96|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 125|         26|   50|        168|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_58                      |  14|   0|   14|          0|
    |icmp_ln21_reg_233            |   1|   0|    1|          0|
    |out_buf_0_load_reg_262       |  16|   0|   16|          0|
    |out_buf_1_load_reg_267       |  16|   0|   16|          0|
    |out_buf_2_load_reg_272       |  16|   0|   16|          0|
    |out_buf_3_load_reg_277       |  16|   0|   16|          0|
    |out_buf_4_load_reg_282       |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 103|   0|  103|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   16|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   16|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   10|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                  gmem1|       pointer|
|sext_ln21             |   in|   63|     ap_none|                              sext_ln21|        scalar|
|out_buf_0_address0    |  out|   13|   ap_memory|                              out_buf_0|         array|
|out_buf_0_ce0         |  out|    1|   ap_memory|                              out_buf_0|         array|
|out_buf_0_q0          |   in|   16|   ap_memory|                              out_buf_0|         array|
|out_buf_1_address0    |  out|   13|   ap_memory|                              out_buf_1|         array|
|out_buf_1_ce0         |  out|    1|   ap_memory|                              out_buf_1|         array|
|out_buf_1_q0          |   in|   16|   ap_memory|                              out_buf_1|         array|
|out_buf_2_address0    |  out|   13|   ap_memory|                              out_buf_2|         array|
|out_buf_2_ce0         |  out|    1|   ap_memory|                              out_buf_2|         array|
|out_buf_2_q0          |   in|   16|   ap_memory|                              out_buf_2|         array|
|out_buf_3_address0    |  out|   13|   ap_memory|                              out_buf_3|         array|
|out_buf_3_ce0         |  out|    1|   ap_memory|                              out_buf_3|         array|
|out_buf_3_q0          |   in|   16|   ap_memory|                              out_buf_3|         array|
|out_buf_4_address0    |  out|   13|   ap_memory|                              out_buf_4|         array|
|out_buf_4_ce0         |  out|    1|   ap_memory|                              out_buf_4|         array|
|out_buf_4_q0          |   in|   16|   ap_memory|                              out_buf_4|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

