Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:23:18
gem5 executing on mnemosyne.ecn.purdue.edu, pid 13083
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/freqmine/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef98fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef993ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef9a0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef9a9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef9b2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef93bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef944ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef94eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef957ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef95fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef969ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef971ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef8faef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef903ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef90cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef916ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef91fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef928ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef930ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef8bbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef8c3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef8cdef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef8d5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef8dfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef8e8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef8f1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef87aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef882ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef88cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef895ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef89fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef8a8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef8b2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef83aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef843ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef84cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef854ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef85eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef866ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef870ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef878ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef802ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef80aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef815ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef81eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef828ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef831ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef839ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef7c4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef7ccef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef7d6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef7deef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef7e7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef7f0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef7f9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef783ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef78cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef796ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef79eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef7a7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef7afef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef7b8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef741ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5ef74aef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef753be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef75b668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef7650f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef765b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef76d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef777048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef777a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6ff518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6fff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef7079e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef711470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef711eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef719940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef7233c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef723e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef72c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef734320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef734d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6be7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6c7278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6c7cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6d1748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6da1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6dac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6e26a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6ec128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6ecb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6f45f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef67d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef67dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef687550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef687f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef68fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6994a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef699ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6a2978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6a9400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6a9e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6b38d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef63c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef63cda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef645828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6502b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef650cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef657780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef661208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef661c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6696d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef672160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef672ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef5fb630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6030b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef603b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef60b588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef60bfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef616a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef61e4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef61ef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef6289b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef632438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef632e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef5ba908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef5c3390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5ef5c3dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5cb748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5cb978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5cbba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5cbdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5d7048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5d7278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5d74a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5d76d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5d7908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5d7b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5d7d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5d7f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5e1208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5e1438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5e1668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5e1898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5e1ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5e1cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5e1f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5ed198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5ed3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5ed5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5ed828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5eda58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5edc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5edeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5f9128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5f9358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5f9588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5f97b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5f99e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5ef5f9c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fd5ef55d5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fd5ef55dc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_freqmine
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine/cpt.642785020459000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine/cpt.642785020459000
Real time: 195.14s
Total real time: 195.14s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/freqmine/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772096000.  Starting simulation...
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772745296.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 642799772745296 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.799772745296  simulated seconds
Real time: 1.06s
Total real time: 196.20s
Dumping and resetting stats...
Switched CPUS @ tick 642799772745296
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772746085.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 642799778983393 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.799778983393  simulated seconds
Real time: 12.37s
Total real time: 215.13s
Dumping and resetting stats...
Done with simulation! Completely exiting...
