@INPROCEEDINGS{7939026, 
author={C. Tessler and G. Bloom and N. Fisher}, 
booktitle={2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)}, 
title={Work-in-Progress: Reducing Cache Conflicts via Interrupts and BUNDLE Scheduling}, 
year={2017}, 
volume={}, 
number={}, 
pages={125-128}, 
keywords={cache storage;interrupts;multi-threading;operating system kernels;scheduling;cache conflict reduction;interrupts;BUNDLE scheduling;real-time multi-threaded scheduling;cache contention reduction;instruction caches;real-time multithreaded tasks;thread-aware scheduling algorithm;anticipating execution;hardware modifications;ARM;gem5 simulator;RTEMS operating system;physical processors;Instruction sets;Scheduling algorithms;Registers;Hardware;Cache memory;Indexes;Scheduling algorithms;Cache Memory;Multithreading;Static Analysis}, 
doi={10.1109/RTAS.2017.30}, 
ISSN={}, 
month={April},}
