Classic Timing Analyzer report for PPU_LITE
Mon Oct 13 19:52:57 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk0'
  7. Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk1'
  8. Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk0'
  9. Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk1'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages
 15. Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Type                                                   ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                           ; To                                                            ; From Clock                              ; To Clock                                ; Failed Paths ;
+--------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Worst-case tsu                                         ; N/A       ; None                             ; 14.106 ns                                      ; DENDY                                                          ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF ; --                                      ; MCLK                                    ; 0            ;
; Worst-case tco                                         ; N/A       ; None                             ; 12.492 ns                                      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF ; nRD                                                           ; MCLK                                    ; --                                      ; 0            ;
; Worst-case tpd                                         ; N/A       ; None                             ; 12.689 ns                                      ; DENDY                                                          ; EMPH[0]                                                       ; --                                      ; --                                      ; 0            ;
; Worst-case th                                          ; N/A       ; None                             ; -6.119 ns                                      ; A[0]                                                           ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]   ; --                                      ; MCLK                                    ; 0            ;
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk0' ; 12.702 ns ; 42.94 MHz ( period = 23.288 ns ) ; 94.46 MHz ( period = 10.586 ns )               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]              ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk1' ; 22.320 ns ; 21.47 MHz ( period = 46.576 ns ) ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; RP2C02_LITE:inst|PCLK_P2                                       ; RP2C02_LITE:inst|PCLK_P4                                      ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk0'  ; 0.860 ns  ; 42.94 MHz ( period = 23.288 ns ) ; N/A                                            ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HPOS_IN ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|O_HPOS ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk1'  ; 0.861 ns  ; 21.47 MHz ( period = 46.576 ns ) ; N/A                                            ; RP2C02_LITE:inst|PCLK_P1                                       ; RP2C02_LITE:inst|PCLK_P2                                      ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                           ;           ;                                  ;                                                ;                                                                ;                                                               ;                                         ;                                         ; 0            ;
+--------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                          ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                         ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; PLL:inst1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 42.94 MHz        ; 0.000 ns      ; 0.000 ns     ; MCLK     ; 2                     ; 1                   ; -1.833 ns ;              ;
; PLL:inst1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 21.47 MHz        ; 0.000 ns      ; 0.000 ns     ; MCLK     ; 1                     ; 1                   ; -1.833 ns ;              ;
; MCLK                                    ;                    ; User Pin   ; 21.47 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                            ; To                                                                                                                                                              ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 12.702 ns                               ; 94.46 MHz ( period = 10.586 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 10.273 ns               ;
; 12.735 ns                               ; 94.76 MHz ( period = 10.553 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.014 ns                 ; 10.279 ns               ;
; 12.987 ns                               ; 97.08 MHz ( period = 10.301 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 10.040 ns               ;
; 12.989 ns                               ; 97.10 MHz ( period = 10.299 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 10.038 ns               ;
; 13.020 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 10.046 ns               ;
; 13.022 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 10.044 ns               ;
; 13.396 ns                               ; 101.09 MHz ( period = 9.892 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.631 ns                ;
; 13.402 ns                               ; 101.15 MHz ( period = 9.886 ns )                    ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.625 ns                ;
; 13.409 ns                               ; 101.22 MHz ( period = 9.879 ns )                    ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.657 ns                ;
; 13.429 ns                               ; 101.43 MHz ( period = 9.859 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.637 ns                ;
; 13.512 ns                               ; 102.29 MHz ( period = 9.776 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.473 ns                ;
; 13.530 ns                               ; 102.48 MHz ( period = 9.758 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.497 ns                ;
; 13.531 ns                               ; 102.49 MHz ( period = 9.757 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.496 ns                ;
; 13.545 ns                               ; 102.64 MHz ( period = 9.743 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.024 ns                 ; 9.479 ns                ;
; 13.563 ns                               ; 102.83 MHz ( period = 9.725 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.503 ns                ;
; 13.564 ns                               ; 102.84 MHz ( period = 9.724 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.502 ns                ;
; 13.605 ns                               ; 103.27 MHz ( period = 9.683 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.380 ns                ;
; 13.608 ns                               ; 103.31 MHz ( period = 9.680 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.419 ns                ;
; 13.626 ns                               ; 103.50 MHz ( period = 9.662 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 9.453 ns                ;
; 13.628 ns                               ; 103.52 MHz ( period = 9.660 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 9.451 ns                ;
; 13.638 ns                               ; 103.63 MHz ( period = 9.650 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.024 ns                 ; 9.386 ns                ;
; 13.654 ns                               ; 103.80 MHz ( period = 9.634 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.334 ns                ;
; 13.663 ns                               ; 103.90 MHz ( period = 9.625 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.364 ns                ;
; 13.664 ns                               ; 103.91 MHz ( period = 9.624 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.363 ns                ;
; 13.669 ns                               ; 103.96 MHz ( period = 9.619 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.358 ns                ;
; 13.671 ns                               ; 103.98 MHz ( period = 9.617 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.356 ns                ;
; 13.696 ns                               ; 104.25 MHz ( period = 9.592 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.370 ns                ;
; 13.697 ns                               ; 104.26 MHz ( period = 9.591 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.369 ns                ;
; 13.701 ns                               ; 104.31 MHz ( period = 9.587 ns )                    ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[9]                     ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_fsa1:auto_generated|ram_block1a0~porta_address_reg4 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.996 ns                 ; 9.295 ns                ;
; 13.702 ns                               ; 104.32 MHz ( period = 9.586 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.364 ns                ;
; 13.734 ns                               ; 104.67 MHz ( period = 9.554 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.293 ns                ;
; 13.750 ns                               ; 104.84 MHz ( period = 9.538 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.277 ns                ;
; 13.830 ns                               ; 105.73 MHz ( period = 9.458 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.158 ns                ;
; 13.837 ns                               ; 105.81 MHz ( period = 9.451 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.190 ns                ;
; 13.842 ns                               ; 105.86 MHz ( period = 9.446 ns )                    ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.224 ns                ;
; 13.893 ns                               ; 106.44 MHz ( period = 9.395 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 9.186 ns                ;
; 13.895 ns                               ; 106.46 MHz ( period = 9.393 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 9.184 ns                ;
; 13.910 ns                               ; 106.63 MHz ( period = 9.378 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.117 ns                ;
; 13.916 ns                               ; 106.70 MHz ( period = 9.372 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.069 ns                ;
; 13.949 ns                               ; 107.08 MHz ( period = 9.339 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.024 ns                 ; 9.075 ns                ;
; 13.956 ns                               ; 107.16 MHz ( period = 9.332 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 9.123 ns                ;
; 13.958 ns                               ; 107.18 MHz ( period = 9.330 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 9.121 ns                ;
; 13.965 ns                               ; 107.26 MHz ( period = 9.323 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.023 ns                ;
; 13.980 ns                               ; 107.43 MHz ( period = 9.308 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.047 ns                ;
; 14.009 ns                               ; 107.77 MHz ( period = 9.279 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[2]                                                                                                                     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.065 ns                 ; 9.056 ns                ;
; 14.019 ns                               ; 107.89 MHz ( period = 9.269 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 9.060 ns                ;
; 14.021 ns                               ; 107.91 MHz ( period = 9.267 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 9.058 ns                ;
; 14.032 ns                               ; 108.04 MHz ( period = 9.256 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.034 ns                ;
; 14.035 ns                               ; 108.07 MHz ( period = 9.253 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 9.044 ns                ;
; 14.037 ns                               ; 108.10 MHz ( period = 9.251 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 9.042 ns                ;
; 14.101 ns                               ; 108.85 MHz ( period = 9.187 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[0]                                                                                                                     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.065 ns                 ; 8.964 ns                ;
; 14.129 ns                               ; 109.18 MHz ( period = 9.159 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.937 ns                ;
; 14.151 ns                               ; 109.45 MHz ( period = 9.137 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.886 ns                ;
; 14.169 ns                               ; 109.66 MHz ( period = 9.119 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.910 ns                ;
; 14.170 ns                               ; 109.67 MHz ( period = 9.118 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.909 ns                ;
; 14.188 ns                               ; 109.89 MHz ( period = 9.100 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.839 ns                ;
; 14.195 ns                               ; 109.97 MHz ( period = 9.093 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.884 ns                ;
; 14.197 ns                               ; 110.00 MHz ( period = 9.091 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.882 ns                ;
; 14.217 ns                               ; 110.24 MHz ( period = 9.071 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.017 ns                 ; 8.800 ns                ;
; 14.229 ns                               ; 110.39 MHz ( period = 9.059 ns )                    ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.837 ns                ;
; 14.242 ns                               ; 110.55 MHz ( period = 9.046 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.017 ns                 ; 8.775 ns                ;
; 14.249 ns                               ; 110.63 MHz ( period = 9.039 ns )                    ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.817 ns                ;
; 14.255 ns                               ; 110.71 MHz ( period = 9.033 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.772 ns                ;
; 14.257 ns                               ; 110.73 MHz ( period = 9.031 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.017 ns                 ; 8.760 ns                ;
; 14.263 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[2]    ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[2]                                                                                                                     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.065 ns                 ; 8.802 ns                ;
; 14.265 ns                               ; 110.83 MHz ( period = 9.023 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.814 ns                ;
; 14.267 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.812 ns                ;
; 14.270 ns                               ; 110.89 MHz ( period = 9.018 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.757 ns                ;
; 14.273 ns                               ; 110.93 MHz ( period = 9.015 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.754 ns                ;
; 14.282 ns                               ; 111.04 MHz ( period = 9.006 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.017 ns                 ; 8.735 ns                ;
; 14.302 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.777 ns                ;
; 14.302 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.777 ns                ;
; 14.303 ns                               ; 111.30 MHz ( period = 8.985 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.776 ns                ;
; 14.308 ns                               ; 111.36 MHz ( period = 8.980 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.771 ns                ;
; 14.355 ns                               ; 111.94 MHz ( period = 8.933 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[2]    ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[0]                                                                                                                     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.065 ns                 ; 8.710 ns                ;
; 14.365 ns                               ; 112.07 MHz ( period = 8.923 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.714 ns                ;
; 14.382 ns                               ; 112.28 MHz ( period = 8.906 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.645 ns                ;
; 14.399 ns                               ; 112.50 MHz ( period = 8.889 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[6]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.628 ns                ;
; 14.418 ns                               ; 112.74 MHz ( period = 8.870 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.619 ns                ;
; 14.428 ns                               ; 112.87 MHz ( period = 8.860 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.651 ns                ;
; 14.436 ns                               ; 112.97 MHz ( period = 8.852 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.643 ns                ;
; 14.437 ns                               ; 112.98 MHz ( period = 8.851 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.642 ns                ;
; 14.444 ns                               ; 113.07 MHz ( period = 8.844 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.635 ns                ;
; 14.470 ns                               ; 113.40 MHz ( period = 8.818 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.557 ns                ;
; 14.481 ns                               ; 113.55 MHz ( period = 8.807 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.556 ns                ;
; 14.496 ns                               ; 113.74 MHz ( period = 8.792 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.492 ns                ;
; 14.497 ns                               ; 113.75 MHz ( period = 8.791 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.530 ns                ;
; 14.499 ns                               ; 113.78 MHz ( period = 8.789 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.528 ns                ;
; 14.499 ns                               ; 113.78 MHz ( period = 8.789 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.580 ns                ;
; 14.500 ns                               ; 113.79 MHz ( period = 8.788 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.579 ns                ;
; 14.502 ns                               ; 113.82 MHz ( period = 8.786 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.567 ns                ;
; 14.502 ns                               ; 113.82 MHz ( period = 8.786 ns )                    ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[8]                     ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_fsa1:auto_generated|ram_block1a0~porta_address_reg4 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.996 ns                 ; 8.494 ns                ;
; 14.504 ns                               ; 113.84 MHz ( period = 8.784 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.523 ns                ;
; 14.504 ns                               ; 113.84 MHz ( period = 8.784 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.565 ns                ;
; 14.508 ns                               ; 113.90 MHz ( period = 8.780 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.519 ns                ;
; 14.511 ns                               ; 113.93 MHz ( period = 8.777 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.526 ns                ;
; 14.527 ns                               ; 114.14 MHz ( period = 8.761 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.542 ns                ;
; 14.529 ns                               ; 114.17 MHz ( period = 8.759 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.540 ns                ;
; 14.542 ns                               ; 114.34 MHz ( period = 8.746 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.527 ns                ;
; 14.544 ns                               ; 114.36 MHz ( period = 8.744 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.493 ns                ;
; 14.544 ns                               ; 114.36 MHz ( period = 8.744 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.525 ns                ;
; 14.560 ns                               ; 114.57 MHz ( period = 8.728 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.477 ns                ;
; 14.562 ns                               ; 114.60 MHz ( period = 8.726 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.504 ns                ;
; 14.562 ns                               ; 114.60 MHz ( period = 8.726 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.517 ns                ;
; 14.563 ns                               ; 114.61 MHz ( period = 8.725 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.516 ns                ;
; 14.567 ns                               ; 114.67 MHz ( period = 8.721 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.502 ns                ;
; 14.569 ns                               ; 114.69 MHz ( period = 8.719 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.500 ns                ;
; 14.569 ns                               ; 114.69 MHz ( period = 8.719 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.510 ns                ;
; 14.570 ns                               ; 114.71 MHz ( period = 8.718 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.509 ns                ;
; 14.574 ns                               ; 114.76 MHz ( period = 8.714 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.463 ns                ;
; 14.575 ns                               ; 114.77 MHz ( period = 8.713 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.504 ns                ;
; 14.578 ns                               ; 114.81 MHz ( period = 8.710 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.501 ns                ;
; 14.579 ns                               ; 114.82 MHz ( period = 8.709 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.500 ns                ;
; 14.604 ns                               ; 115.15 MHz ( period = 8.684 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.475 ns                ;
; 14.605 ns                               ; 115.17 MHz ( period = 8.683 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[5]     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V_IN[7]                                                                                                  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.422 ns                ;
; 14.608 ns                               ; 115.21 MHz ( period = 8.680 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[2]|CNT1                                                                                                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.065 ns                 ; 8.457 ns                ;
; 14.608 ns                               ; 115.21 MHz ( period = 8.680 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[5]     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V_IN[8]                                                                                                  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.419 ns                ;
; 14.608 ns                               ; 115.21 MHz ( period = 8.680 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[1]|CNT1                                                                                                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.065 ns                 ; 8.457 ns                ;
; 14.625 ns                               ; 115.43 MHz ( period = 8.663 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[0]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.017 ns                 ; 8.392 ns                ;
; 14.632 ns                               ; 115.53 MHz ( period = 8.656 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.447 ns                ;
; 14.633 ns                               ; 115.54 MHz ( period = 8.655 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.446 ns                ;
; 14.634 ns                               ; 115.55 MHz ( period = 8.654 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.354 ns                ;
; 14.637 ns                               ; 115.59 MHz ( period = 8.651 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.400 ns                ;
; 14.638 ns                               ; 115.61 MHz ( period = 8.650 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.441 ns                ;
; 14.641 ns                               ; 115.65 MHz ( period = 8.647 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.386 ns                ;
; 14.651 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[7]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.376 ns                ;
; 14.651 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[6]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.376 ns                ;
; 14.651 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[4]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.376 ns                ;
; 14.651 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[3]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.376 ns                ;
; 14.651 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[2]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.376 ns                ;
; 14.651 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[1]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.376 ns                ;
; 14.651 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[0]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.376 ns                ;
; 14.653 ns                               ; 115.81 MHz ( period = 8.635 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.384 ns                ;
; 14.657 ns                               ; 115.86 MHz ( period = 8.631 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.370 ns                ;
; 14.674 ns                               ; 116.09 MHz ( period = 8.614 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.405 ns                ;
; 14.677 ns                               ; 116.13 MHz ( period = 8.611 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.350 ns                ;
; 14.684 ns                               ; 116.23 MHz ( period = 8.604 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[6]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.395 ns                ;
; 14.686 ns                               ; 116.25 MHz ( period = 8.602 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[6]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.393 ns                ;
; 14.695 ns                               ; 116.37 MHz ( period = 8.593 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.384 ns                ;
; 14.696 ns                               ; 116.39 MHz ( period = 8.592 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[5]     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V_IN[6]                                                                                                  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.331 ns                ;
; 14.696 ns                               ; 116.39 MHz ( period = 8.592 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.383 ns                ;
; 14.701 ns                               ; 116.46 MHz ( period = 8.587 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.378 ns                ;
; 14.708 ns                               ; 116.55 MHz ( period = 8.580 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[3]                                                                                                                     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.065 ns                 ; 8.357 ns                ;
; 14.711 ns                               ; 116.59 MHz ( period = 8.577 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.368 ns                ;
; 14.712 ns                               ; 116.60 MHz ( period = 8.576 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.367 ns                ;
; 14.715 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[5]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.312 ns                ;
; 14.717 ns                               ; 116.67 MHz ( period = 8.571 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.362 ns                ;
; 14.720 ns                               ; 116.71 MHz ( period = 8.568 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.317 ns                ;
; 14.738 ns                               ; 116.96 MHz ( period = 8.550 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.341 ns                ;
; 14.739 ns                               ; 116.97 MHz ( period = 8.549 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.340 ns                ;
; 14.750 ns                               ; 117.12 MHz ( period = 8.538 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.238 ns                ;
; 14.758 ns                               ; 117.23 MHz ( period = 8.530 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[3]     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V_IN[7]                                                                                                  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.269 ns                ;
; 14.761 ns                               ; 117.27 MHz ( period = 8.527 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[3]     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V_IN[8]                                                                                                  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.266 ns                ;
; 14.781 ns                               ; 117.55 MHz ( period = 8.507 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.246 ns                ;
; 14.790 ns                               ; 117.67 MHz ( period = 8.498 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.247 ns                ;
; 14.799 ns                               ; 117.80 MHz ( period = 8.489 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[4]                                                                                                                     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.065 ns                 ; 8.266 ns                ;
; 14.806 ns                               ; 117.90 MHz ( period = 8.482 ns )                    ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[10]                    ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_fsa1:auto_generated|ram_block1a0~porta_address_reg4 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.996 ns                 ; 8.190 ns                ;
; 14.808 ns                               ; 117.92 MHz ( period = 8.480 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.271 ns                ;
; 14.809 ns                               ; 117.94 MHz ( period = 8.479 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.270 ns                ;
; 14.813 ns                               ; 117.99 MHz ( period = 8.475 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.224 ns                ;
; 14.814 ns                               ; 118.01 MHz ( period = 8.474 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[8]     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.213 ns                ;
; 14.815 ns                               ; 118.02 MHz ( period = 8.473 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.212 ns                ;
; 14.819 ns                               ; 118.08 MHz ( period = 8.469 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.208 ns                ;
; 14.822 ns                               ; 118.12 MHz ( period = 8.466 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.215 ns                ;
; 14.849 ns                               ; 118.50 MHz ( period = 8.439 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[3]     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V_IN[6]                                                                                                  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.178 ns                ;
; 14.855 ns                               ; 118.58 MHz ( period = 8.433 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[7]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                                                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.172 ns                ;
; 14.871 ns                               ; 118.81 MHz ( period = 8.417 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.208 ns                ;
; 14.872 ns                               ; 118.82 MHz ( period = 8.416 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.207 ns                ;
; 14.877 ns                               ; 118.89 MHz ( period = 8.411 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.202 ns                ;
; 14.883 ns                               ; 118.98 MHz ( period = 8.405 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.154 ns                ;
; 14.885 ns                               ; 119.01 MHz ( period = 8.403 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.152 ns                ;
; 14.901 ns                               ; 119.23 MHz ( period = 8.387 ns )                    ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[9]                     ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|Do[4]                                                                                                                ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.098 ns                ;
; 14.910 ns                               ; 119.36 MHz ( period = 8.378 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[0]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.159 ns                ;
; 14.911 ns                               ; 119.37 MHz ( period = 8.377 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.158 ns                ;
; 14.912 ns                               ; 119.39 MHz ( period = 8.376 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[0]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.157 ns                ;
; 14.917 ns                               ; 119.46 MHz ( period = 8.371 ns )                    ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[9]                     ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|Do[1]                                                                                                                ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.082 ns                ;
; 14.930 ns                               ; 119.65 MHz ( period = 8.358 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.097 ns                ;
; 14.936 ns                               ; 119.73 MHz ( period = 8.352 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.133 ns                ;
; 14.941 ns                               ; 119.80 MHz ( period = 8.347 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.138 ns                ;
; 14.942 ns                               ; 119.82 MHz ( period = 8.346 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.137 ns                ;
; 14.947 ns                               ; 119.89 MHz ( period = 8.341 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.079 ns                 ; 8.132 ns                ;
; 14.948 ns                               ; 119.90 MHz ( period = 8.340 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.089 ns                ;
; 14.949 ns                               ; 119.92 MHz ( period = 8.339 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.117 ns                ;
; 14.951 ns                               ; 119.95 MHz ( period = 8.337 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.118 ns                ;
; 14.962 ns                               ; 120.11 MHz ( period = 8.326 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[2]    ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[3]                                                                                                                     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.065 ns                 ; 8.103 ns                ;
; 14.964 ns                               ; 120.13 MHz ( period = 8.324 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 8.073 ns                ;
; 14.964 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[7]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.063 ns                ;
; 14.964 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[6]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.063 ns                ;
; 14.964 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[4]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.063 ns                ;
; 14.964 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[3]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.063 ns                ;
; 14.964 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[2]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.063 ns                ;
; 14.964 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[1]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.063 ns                ;
; 14.964 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[0]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.063 ns                ;
; 14.969 ns                               ; 120.21 MHz ( period = 8.319 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.097 ns                ;
; 14.976 ns                               ; 120.31 MHz ( period = 8.312 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]                                                                                                         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.069 ns                 ; 8.093 ns                ;
; 14.986 ns                               ; 120.45 MHz ( period = 8.302 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.041 ns                ;
; 15.000 ns                               ; 120.66 MHz ( period = 8.288 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                                                                                                                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 7.988 ns                ;
; 15.027 ns                               ; 121.05 MHz ( period = 8.261 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.000 ns                ;
; 15.028 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[5]                                                                                                          ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 7.999 ns                ;
; 15.045 ns                               ; 121.32 MHz ( period = 8.243 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[5]                                                                                                                     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.065 ns                 ; 8.020 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                 ;                                                                                                                                                                 ;                                         ;                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                  ;
+-----------+-----------------------------------------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                     ; To                       ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 22.320 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P4 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 23.288 ns                   ; 23.027 ns                 ; 0.707 ns                ;
; 44.996 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 1.319 ns                ;
; 45.426 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_P3 ; RP2C02_LITE:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.889 ns                ;
; 45.433 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_N2 ; RP2C02_LITE:inst|PCLK_N1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.882 ns                ;
; 45.607 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P3 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.708 ns                ;
; 45.624 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_N1 ; RP2C02_LITE:inst|PCLK_N2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.691 ns                ;
; 45.663 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_P1 ; RP2C02_LITE:inst|PCLK_P2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.652 ns                ;
+-----------+-----------------------------------------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                 ; To                                                                   ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.860 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HPOS_IN       ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|O_HPOS        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.860 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATR[1]                        ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.860 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[3]         ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.860 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[1]                         ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.860 ns                                ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|OCOLN                           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|STEP3[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.861 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[5]         ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN1[2]                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ATR1[2]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[0]                                                             ; inst8[0]                                                             ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[1]                                                             ; inst8[1]                                                             ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[2]                                                             ; inst8[2]                                                             ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[4]                                                             ; inst8[4]                                                             ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[5]                                                             ; inst8[5]                                                             ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[6]                                                             ; inst8[6]                                                             ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[7]                                                             ; inst8[7]                                                             ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[8]                                                             ; inst8[8]                                                             ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[9]                                                             ; inst8[9]                                                             ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[10]                                                            ; inst8[10]                                                            ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; inst6[11]                                                            ; inst8[11]                                                            ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[0]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[0]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[1]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[1]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[7]        ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN0[2]                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ATR0[2]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[7]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q2                                    ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q3                                    ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; inst6[3]                                                             ; inst8[3]                                                             ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.863 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[2]                         ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[2]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[0]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[1]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[7]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[0]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[0]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[1]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[0]                       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[1]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[1]                       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[2]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[4]         ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH5                        ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH6                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH3                        ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH4                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[0]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W0R[2]                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGSEL                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W0R[3]                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|O8_16                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[0]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[2]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[5]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[5]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W1R[2]                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBCLIP                ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|EEVR1                           ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|EEVR2                           ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[0]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[2]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[6]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[6]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN3[1]                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ATR3[1]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|W62_1                           ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|W62_2                           ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[1]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[3]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W1R[6]                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|EMP_G                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[0]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[1]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[3]     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[2]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[3]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[7]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[2]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[3]                        ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[4]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[7]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[7]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W1R[4]                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[1]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[2]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[2]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W1R[3]                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[1]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[3]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.875 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[0]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.666 ns                 ;
; 0.875 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[2]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.666 ns                 ;
; 0.875 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.666 ns                 ;
; 0.875 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.666 ns                 ;
; 0.876 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BPORCH_FF     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PICT1         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.667 ns                 ;
; 0.879 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[12]                         ; inst6[12]                                                            ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.670 ns                 ;
; 0.884 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|nEVAL         ; RP2C02_LITE:inst|OAM:MOD_OAM|ORES_LATCH                              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.675 ns                 ;
; 0.900 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.691 ns                 ;
; 1.031 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET2         ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET3         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.032 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[1]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|ZH_FF   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|ZH_FF   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|R2DB6                           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|R2DB6                           ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.033 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.033 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W0R[1]                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBSEL                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.034 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[0]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[5]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGCLIP                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPBR                ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.035 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATR[0]                        ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.826 ns                 ;
; 1.036 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|nVISR                 ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR                ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.037 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[0]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.828 ns                 ;
; 1.037 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|TV[1]                           ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[1]|CNT            ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.828 ns                 ;
; 1.038 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[0]     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[2]     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[6]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[4]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[4]          ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[4]         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|TV[2]                           ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[2]|CNT            ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|FV[0]                           ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[0]|CNT            ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[1]  ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[1] ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN3[0]                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ATR3[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[3]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[6]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[6]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q3                                    ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q4                                    ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FTB_IN        ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FTB_OUT       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H_IN[3]       ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[3]          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[3]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FTA_IN        ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FTA_OUT       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[3]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[7]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH2                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|TV[0]                           ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[0]|CNT            ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|nF_NT         ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|PD_FIFO2                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|FV[1]                           ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[1]|CNT            ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.042 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[1]     ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[4]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[5]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT[0]  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[4]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FNT_IN        ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|nF_NT         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.043 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[5]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[6]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[3]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT[0]  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[6]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[6]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[2]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[2]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[4]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[4]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT[0]  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q4                                    ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q5                                    ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[3]                       ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|STEP2[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[1]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[2]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[3]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[3]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[4]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|CLIP2         ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|CLIP_OUT      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|N_HB          ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|N_HB          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[3]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[3]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[3]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[1] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT[1]  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[6]        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|STEP2[3]                        ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|STEP3[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.048 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[5]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; 1.048 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|ZH_FF   ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|ZH_FF   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; 1.048 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V_IN[8]       ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[8]          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; 1.049 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[3]                  ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[0]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.840 ns                 ;
; 1.049 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[1]     ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.840 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                  ;                                                                      ;                                         ;                                         ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk1'                                                                                                                                                                                        ;
+---------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                     ; To                       ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.861 ns      ; RP2C02_LITE:inst|PCLK_P1 ; RP2C02_LITE:inst|PCLK_P2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.900 ns      ; RP2C02_LITE:inst|PCLK_N1 ; RP2C02_LITE:inst|PCLK_N2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.691 ns                 ;
; 0.917 ns      ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P3 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.708 ns                 ;
; 1.091 ns      ; RP2C02_LITE:inst|PCLK_N2 ; RP2C02_LITE:inst|PCLK_N1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.882 ns                 ;
; 1.098 ns      ; RP2C02_LITE:inst|PCLK_P3 ; RP2C02_LITE:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.889 ns                 ;
; 1.528 ns      ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 1.319 ns                 ;
; 24.204 ns     ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P4 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; -23.288 ns                 ; -23.497 ns                 ; 0.707 ns                 ;
+---------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                             ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                                                                                   ; To Clock ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 14.106 ns  ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF                                                                                                        ; MCLK     ;
; N/A   ; None         ; 13.766 ns  ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF                                                                                                        ; MCLK     ;
; N/A   ; None         ; 12.175 ns  ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; MCLK     ;
; N/A   ; None         ; 11.899 ns  ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSYNC_FF                                                                                                      ; MCLK     ;
; N/A   ; None         ; 11.835 ns  ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; MCLK     ;
; N/A   ; None         ; 11.559 ns  ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSYNC_FF                                                                                                      ; MCLK     ;
; N/A   ; None         ; 11.545 ns  ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HC                                                                                                            ; MCLK     ;
; N/A   ; None         ; 11.274 ns  ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN                                                                                                      ; MCLK     ;
; N/A   ; None         ; 11.205 ns  ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HC                                                                                                            ; MCLK     ;
; N/A   ; None         ; 10.934 ns  ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN                                                                                                      ; MCLK     ;
; N/A   ; None         ; 10.556 ns  ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.695 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.695 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.695 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.507 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.507 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.507 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.434 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.364 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.320 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.310 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.177 ns   ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.150 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.996 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.965 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[3]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.918 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.918 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.918 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.918 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.918 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.914 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.888 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.766 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.730 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.730 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.730 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.730 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.730 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.718 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.712 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.711 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.670 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.661 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.482 ns   ; MODE      ; RP2C02_LITE:inst|PCLK_P1                                                                                                                                             ; MCLK     ;
; N/A   ; None         ; 8.481 ns   ; MODE      ; RP2C02_LITE:inst|PCLK_N1                                                                                                                                             ; MCLK     ;
; N/A   ; None         ; 8.279 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[2]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.181 ns   ; DENDY     ; RP2C02_LITE:inst|PCLK_N1                                                                                                                                             ; MCLK     ;
; N/A   ; None         ; 8.177 ns   ; DENDY     ; RP2C02_LITE:inst|PCLK_P1                                                                                                                                             ; MCLK     ;
; N/A   ; None         ; 8.137 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[1]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.085 ns   ; PALSEL1   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; MCLK     ;
; N/A   ; None         ; 8.018 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[0]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.990 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.987 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.978 ns   ; PALSEL0   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; MCLK     ;
; N/A   ; None         ; 7.918 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[4]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.871 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[5]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 7.861 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[3]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.857 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|RnWR                                                                                                            ; MCLK     ;
; N/A   ; None         ; 7.831 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[4]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.774 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[3]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.729 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[5]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.725 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[2]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.724 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[2]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.699 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[2]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 7.692 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[4]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.688 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[5]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.686 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[5]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.669 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[4]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 7.587 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|nDBER                                                                                                           ; MCLK     ;
; N/A   ; None         ; 7.506 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[1]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.474 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[6]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 7.380 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[3]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 7.339 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[6]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.305 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[4]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.297 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[1]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 7.288 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[0]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 7.277 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[5]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.276 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[1]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.267 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[0]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.247 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[2]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.079 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[0]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.032 ns   ; DB[4]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.024 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[6]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.020 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[3]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.018 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[6]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.017 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[6]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 6.969 ns   ; DB[7]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.967 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[7]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 6.949 ns   ; DB[6]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.932 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[1]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 6.926 ns   ; A[1]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[1]                                                                                                          ; MCLK     ;
; N/A   ; None         ; 6.921 ns   ; A[2]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[2]                                                                                                          ; MCLK     ;
; N/A   ; None         ; 6.837 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[0]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 6.834 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[7]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 6.830 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[7]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 6.802 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[7]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 6.799 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[7]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.642 ns   ; DB[5]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.560 ns   ; DB[1]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.505 ns   ; DB[0]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.208 ns   ; DB[3]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.192 ns   ; DB[2]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.171 ns   ; A[0]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]                                                                                                          ; MCLK     ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                                 ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 12.492 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 11.254 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[3] ; MCLK       ;
; N/A                                     ; None                                                ; 11.254 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[4] ; MCLK       ;
; N/A                                     ; None                                                ; 11.244 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[1] ; MCLK       ;
; N/A                                     ; None                                                ; 11.230 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[2] ; MCLK       ;
; N/A                                     ; None                                                ; 11.065 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.065 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.065 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.065 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.065 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.065 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.065 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.065 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.968 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.968 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.968 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.968 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.968 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.968 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.968 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.968 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.958 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 10.948 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.948 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.948 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.948 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.948 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.948 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.948 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.948 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.886 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.886 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.886 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.886 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.886 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.886 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.886 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.886 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.832 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[6] ; MCLK       ;
; N/A                                     ; None                                                ; 10.832 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[5] ; MCLK       ;
; N/A                                     ; None                                                ; 10.824 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.824 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.824 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.824 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.824 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.824 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.824 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.824 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.793 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[0] ; MCLK       ;
; N/A                                     ; None                                                ; 10.789 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.789 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.789 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.789 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.789 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.789 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.789 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.789 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.768 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.768 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.768 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.768 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.768 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.768 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.768 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.768 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.734 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.734 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.734 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.734 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.734 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.734 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.734 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.734 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.646 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.646 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.646 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.646 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.646 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.646 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.646 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.646 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.636 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.636 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.636 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.636 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.636 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.636 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.636 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.636 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.627 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.627 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.627 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.627 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.627 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.627 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.627 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.627 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.616 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.616 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.616 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.616 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.616 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.616 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.616 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.616 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.603 ns  ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 10.550 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.550 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.550 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.550 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.550 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.550 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.550 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.550 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.451 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[7] ; MCLK       ;
; N/A                                     ; None                                                ; 10.436 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.436 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.436 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.436 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.436 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.436 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.436 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.436 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.416 ns  ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[4]     ; MCLK       ;
; N/A                                     ; None                                                ; 10.371 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.371 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.371 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.371 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.371 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.371 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.371 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.371 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.368 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.368 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.368 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.368 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.368 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.368 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.368 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.368 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.344 ns  ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 10.239 ns  ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[1]     ; MCLK       ;
; N/A                                     ; None                                                ; 10.218 ns  ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[4]     ; MCLK       ;
; N/A                                     ; None                                                ; 10.041 ns  ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[1]     ; MCLK       ;
; N/A                                     ; None                                                ; 10.035 ns  ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[2]     ; MCLK       ;
; N/A                                     ; None                                                ; 10.013 ns  ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[0]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.999 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.999 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.999 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.999 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.999 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.999 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.999 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.999 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.998 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[5]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.967 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.967 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.967 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.967 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.967 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.967 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.967 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.967 ns   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.911 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[4]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.844 ns   ; RP2C02_LITE:inst|PCLK_N2                                                                                                                                             ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 9.837 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[2]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.835 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[6]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.834 ns   ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[9]                                                                                                                          ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 9.829 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[7]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.815 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[0]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.800 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[5]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.734 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[1]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.637 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[6]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.631 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[7]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.546 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[3]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.531 ns   ; RP2C02_LITE:inst|PCLK_P3                                                                                                                                             ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 9.530 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[2]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.508 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[0]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.493 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[5]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.365 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[3] ; MCLK       ;
; N/A                                     ; None                                                ; 9.365 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[4] ; MCLK       ;
; N/A                                     ; None                                                ; 9.361 ns   ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 9.355 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[1] ; MCLK       ;
; N/A                                     ; None                                                ; 9.348 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[3]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.341 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[2] ; MCLK       ;
; N/A                                     ; None                                                ; 9.330 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[6]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.324 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[7]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.217 ns   ; RP2C02_LITE:inst|PCLK_P4                                                                                                                                             ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 9.106 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[3] ; MCLK       ;
; N/A                                     ; None                                                ; 9.106 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[4] ; MCLK       ;
; N/A                                     ; None                                                ; 9.096 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[1] ; MCLK       ;
; N/A                                     ; None                                                ; 9.082 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[2] ; MCLK       ;
; N/A                                     ; None                                                ; 9.069 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 9.041 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[3]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.033 ns   ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[8]                                                                                                                          ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 8.943 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[6] ; MCLK       ;
; N/A                                     ; None                                                ; 8.943 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[5] ; MCLK       ;
; N/A                                     ; None                                                ; 8.904 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[0] ; MCLK       ;
; N/A                                     ; None                                                ; 8.810 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 8.729 ns   ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[10]                                                                                                                         ; nWR       ; MCLK       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                      ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 12.689 ns       ; DENDY ; EMPH[0] ;
; N/A   ; None              ; 12.388 ns       ; DENDY ; EMPH[1] ;
; N/A   ; None              ; 12.321 ns       ; MODE  ; EMPH[0] ;
; N/A   ; None              ; 12.013 ns       ; MODE  ; EMPH[1] ;
+-------+-------------------+-----------------+-------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                     ;
+---------------+-------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From      ; To                                                                                                                                                                   ; To Clock ;
+---------------+-------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -6.119 ns  ; A[0]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]                                                                                                          ; MCLK     ;
; N/A           ; None        ; -6.140 ns  ; DB[2]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.156 ns  ; DB[3]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.453 ns  ; DB[0]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.508 ns  ; DB[1]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.590 ns  ; DB[5]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.747 ns  ; PD_BUS[7] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[7]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.750 ns  ; PD_BUS[7] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[7]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -6.778 ns  ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[7]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -6.782 ns  ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[7]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -6.785 ns  ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[0]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -6.869 ns  ; A[2]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[2]                                                                                                          ; MCLK     ;
; N/A           ; None        ; -6.874 ns  ; A[1]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[1]                                                                                                          ; MCLK     ;
; N/A           ; None        ; -6.880 ns  ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[1]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -6.897 ns  ; DB[6]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.915 ns  ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[7]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -6.917 ns  ; DB[7]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.965 ns  ; PD_BUS[6] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[6]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -6.966 ns  ; PD_BUS[6] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[6]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.968 ns  ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[3]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -6.972 ns  ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[6]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -6.980 ns  ; DB[4]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.027 ns  ; PD_BUS[0] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[0]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.195 ns  ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[2]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.215 ns  ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[0]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.224 ns  ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[1]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.225 ns  ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[5]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.236 ns  ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[0]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -7.245 ns  ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[1]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -7.253 ns  ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[4]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.287 ns  ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[6]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.328 ns  ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[3]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -7.422 ns  ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[6]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -7.454 ns  ; PD_BUS[1] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[1]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.535 ns  ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|nDBER                                                                                                           ; MCLK     ;
; N/A           ; None        ; -7.617 ns  ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[4]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -7.634 ns  ; PD_BUS[5] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[5]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.636 ns  ; PD_BUS[5] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[5]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.640 ns  ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[4]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.647 ns  ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[2]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -7.672 ns  ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[2]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.673 ns  ; PD_BUS[2] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[2]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.677 ns  ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[5]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.722 ns  ; PD_BUS[3] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[3]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.779 ns  ; PD_BUS[4] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[4]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.805 ns  ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|RnWR                                                                                                            ; MCLK     ;
; N/A           ; None        ; -7.809 ns  ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[3]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.819 ns  ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[5]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -7.830 ns  ; PALSEL0   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; MCLK     ;
; N/A           ; None        ; -7.866 ns  ; PD_BUS[4] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[4]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.935 ns  ; PD_BUS[7] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.937 ns  ; PALSEL1   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; MCLK     ;
; N/A           ; None        ; -7.938 ns  ; PD_BUS[7] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.966 ns  ; PD_BUS[0] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[0]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.085 ns  ; PD_BUS[1] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[1]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.125 ns  ; DENDY     ; RP2C02_LITE:inst|PCLK_P1                                                                                                                                             ; MCLK     ;
; N/A           ; None        ; -8.129 ns  ; DENDY     ; RP2C02_LITE:inst|PCLK_N1                                                                                                                                             ; MCLK     ;
; N/A           ; None        ; -8.227 ns  ; PD_BUS[2] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[2]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.308 ns  ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.429 ns  ; MODE      ; RP2C02_LITE:inst|PCLK_N1                                                                                                                                             ; MCLK     ;
; N/A           ; None        ; -8.430 ns  ; MODE      ; RP2C02_LITE:inst|PCLK_P1                                                                                                                                             ; MCLK     ;
; N/A           ; None        ; -8.609 ns  ; PD_BUS[3] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.618 ns  ; PD_BUS[3] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.659 ns  ; PD_BUS[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.660 ns  ; PD_BUS[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.666 ns  ; PD_BUS[6] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.678 ns  ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.678 ns  ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.678 ns  ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.678 ns  ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.678 ns  ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.714 ns  ; PD_BUS[1] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.836 ns  ; PD_BUS[4] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.862 ns  ; PD_BUS[1] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.866 ns  ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.866 ns  ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.866 ns  ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.866 ns  ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.866 ns  ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.913 ns  ; PD_BUS[3] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[3]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.944 ns  ; PD_BUS[2] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.098 ns  ; PD_BUS[6] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.258 ns  ; PD_BUS[2] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.268 ns  ; PD_BUS[5] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.312 ns  ; PD_BUS[5] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.382 ns  ; PD_BUS[4] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.455 ns  ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.455 ns  ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.455 ns  ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.561 ns  ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSYNC_FF                                                                                                      ; MCLK     ;
; N/A           ; None        ; -9.643 ns  ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.643 ns  ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.643 ns  ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.901 ns  ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSYNC_FF                                                                                                      ; MCLK     ;
; N/A           ; None        ; -10.227 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF                                                                                                        ; MCLK     ;
; N/A           ; None        ; -10.504 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A           ; None        ; -10.567 ns ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF                                                                                                        ; MCLK     ;
; N/A           ; None        ; -10.731 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN                                                                                                      ; MCLK     ;
; N/A           ; None        ; -11.071 ns ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN                                                                                                      ; MCLK     ;
; N/A           ; None        ; -11.153 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HC                                                                                                            ; MCLK     ;
; N/A           ; None        ; -11.493 ns ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HC                                                                                                            ; MCLK     ;
; N/A           ; None        ; -11.615 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; MCLK     ;
; N/A           ; None        ; -11.955 ns ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; MCLK     ;
+---------------+-------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 13 19:52:57 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PPU_LITE -c PPU_LITE --timing_analysis_only
Info: Found timing assignments -- calculating delays
Info: Slack time is 12.702 ns for clock "PLL:inst1|altpll:altpll_component|_clk0" between source register "RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]" and destination register "RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1"
    Info: Fmax is 94.46 MHz (period= 10.586 ns)
    Info: + Largest register to register requirement is 22.975 ns
        Info: + Setup relationship between source and destination is 23.288 ns
            Info: + Latch edge is 21.455 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.052 ns
            Info: + Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.266 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1105; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.555 ns) + CELL(0.711 ns) = 2.266 ns; Loc. = LC_X11_Y5_N2; Fanout = 2; REG Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1'
                Info: Total cell delay = 0.711 ns ( 31.38 % )
                Info: Total interconnect delay = 1.555 ns ( 68.62 % )
            Info: - Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to source register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1105; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X16_Y12_N2; Fanout = 4; REG Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 10.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y12_N2; Fanout = 4; REG Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]'
        Info: 2: + IC(2.469 ns) + CELL(0.423 ns) = 2.892 ns; Loc. = LC_X8_Y6_N1; Fanout = 2; COMB Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OV[1]~12'
        Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 2.970 ns; Loc. = LC_X8_Y6_N2; Fanout = 3; COMB Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OV[2]~7'
        Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 3.048 ns; Loc. = LC_X8_Y6_N3; Fanout = 2; COMB Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OV[3]~2'
        Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 3.226 ns; Loc. = LC_X8_Y6_N4; Fanout = 3; COMB Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OVS[4]~2'
        Info: 6: + IC(0.000 ns) + CELL(0.621 ns) = 3.847 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OVS[6]~10'
        Info: 7: + IC(0.429 ns) + CELL(0.590 ns) = 4.866 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; COMB Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OVZ~1'
        Info: 8: + IC(2.026 ns) + CELL(0.292 ns) = 7.184 ns; Loc. = LC_X15_Y7_N3; Fanout = 3; COMB Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OVZ~2'
        Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 7.480 ns; Loc. = LC_X15_Y7_N4; Fanout = 3; COMB Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|DO_COPY~1'
        Info: 10: + IC(2.055 ns) + CELL(0.738 ns) = 10.273 ns; Loc. = LC_X11_Y5_N2; Fanout = 2; REG Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1'
        Info: Total cell delay = 3.112 ns ( 30.29 % )
        Info: Total interconnect delay = 7.161 ns ( 69.71 % )
Info: Slack time is 22.32 ns for clock "PLL:inst1|altpll:altpll_component|_clk1" between source register "RP2C02_LITE:inst|PCLK_P2" and destination register "RP2C02_LITE:inst|PCLK_P4"
    Info: Fmax is restricted to 275.03 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 23.027 ns
        Info: + Setup relationship between source and destination is 23.288 ns
            Info: + Latch edge is 21.455 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with inverted offset of 21.455 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to destination register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X15_Y9_N7; Fanout = 11; REG Node = 'RP2C02_LITE:inst|PCLK_P4'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
            Info: - Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to source register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X15_Y9_N9; Fanout = 3; REG Node = 'RP2C02_LITE:inst|PCLK_P2'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 0.707 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y9_N9; Fanout = 3; REG Node = 'RP2C02_LITE:inst|PCLK_P2'
        Info: 2: + IC(0.592 ns) + CELL(0.115 ns) = 0.707 ns; Loc. = LC_X15_Y9_N7; Fanout = 11; REG Node = 'RP2C02_LITE:inst|PCLK_P4'
        Info: Total cell delay = 0.115 ns ( 16.27 % )
        Info: Total interconnect delay = 0.592 ns ( 83.73 % )
Info: No valid register-to-register data paths exist for clock "MCLK"
Info: Minimum slack time is 860 ps for clock "PLL:inst1|altpll:altpll_component|_clk0" between source register "RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HPOS_IN" and destination register "RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|O_HPOS"
    Info: + Shortest register to register delay is 0.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y11_N9; Fanout = 2; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HPOS_IN'
        Info: 2: + IC(0.536 ns) + CELL(0.115 ns) = 0.651 ns; Loc. = LC_X9_Y11_N4; Fanout = 1; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|O_HPOS'
        Info: Total cell delay = 0.115 ns ( 17.67 % )
        Info: Total interconnect delay = 0.536 ns ( 82.33 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -1.833 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.304 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1105; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.593 ns) + CELL(0.711 ns) = 2.304 ns; Loc. = LC_X9_Y11_N4; Fanout = 1; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|O_HPOS'
                Info: Total cell delay = 0.711 ns ( 30.86 % )
                Info: Total interconnect delay = 1.593 ns ( 69.14 % )
            Info: - Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to source register is 2.304 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1105; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.593 ns) + CELL(0.711 ns) = 2.304 ns; Loc. = LC_X9_Y11_N9; Fanout = 2; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HPOS_IN'
                Info: Total cell delay = 0.711 ns ( 30.86 % )
                Info: Total interconnect delay = 1.593 ns ( 69.14 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: Minimum slack time is 861 ps for clock "PLL:inst1|altpll:altpll_component|_clk1" between source register "RP2C02_LITE:inst|PCLK_P1" and destination register "RP2C02_LITE:inst|PCLK_P2"
    Info: + Shortest register to register delay is 0.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y9_N8; Fanout = 1; REG Node = 'RP2C02_LITE:inst|PCLK_P1'
        Info: 2: + IC(0.537 ns) + CELL(0.115 ns) = 0.652 ns; Loc. = LC_X15_Y9_N9; Fanout = 3; REG Node = 'RP2C02_LITE:inst|PCLK_P2'
        Info: Total cell delay = 0.115 ns ( 17.64 % )
        Info: Total interconnect delay = 0.537 ns ( 82.36 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -1.833 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to destination register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X15_Y9_N9; Fanout = 3; REG Node = 'RP2C02_LITE:inst|PCLK_P2'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
            Info: - Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to source register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X15_Y9_N8; Fanout = 1; REG Node = 'RP2C02_LITE:inst|PCLK_P1'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: tsu for register "RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF" (data pin = "DENDY", clock pin = "MCLK") is 14.106 ns
    Info: + Longest pin to register delay is 14.502 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_56; Fanout = 9; PIN Node = 'DENDY'
        Info: 2: + IC(6.427 ns) + CELL(0.442 ns) = 8.338 ns; Loc. = LC_X10_Y3_N2; Fanout = 7; COMB Node = 'inst3'
        Info: 3: + IC(1.874 ns) + CELL(0.292 ns) = 10.504 ns; Loc. = LC_X6_Y4_N7; Fanout = 3; COMB Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN~1'
        Info: 4: + IC(1.211 ns) + CELL(0.590 ns) = 12.305 ns; Loc. = LC_X6_Y3_N6; Fanout = 1; COMB Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF~0'
        Info: 5: + IC(1.459 ns) + CELL(0.738 ns) = 14.502 ns; Loc. = LC_X10_Y4_N1; Fanout = 2; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF'
        Info: Total cell delay = 3.531 ns ( 24.35 % )
        Info: Total interconnect delay = 10.971 ns ( 75.65 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Offset between input clock "MCLK" and output clock "PLL:inst1|altpll:altpll_component|_clk0" is -1.833 ns
    Info: - Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1105; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.555 ns) + CELL(0.711 ns) = 2.266 ns; Loc. = LC_X10_Y4_N1; Fanout = 2; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF'
        Info: Total cell delay = 0.711 ns ( 31.38 % )
        Info: Total interconnect delay = 1.555 ns ( 68.62 % )
Info: tco from clock "MCLK" to destination pin "nRD" through register "RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF" is 12.492 ns
    Info: + Offset between input clock "MCLK" and output clock "PLL:inst1|altpll:altpll_component|_clk0" is -1.833 ns
    Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to source register is 2.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1105; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.555 ns) + CELL(0.711 ns) = 2.266 ns; Loc. = LC_X6_Y4_N2; Fanout = 6; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF'
        Info: Total cell delay = 0.711 ns ( 31.38 % )
        Info: Total interconnect delay = 1.555 ns ( 68.62 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 11.835 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N2; Fanout = 6; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF'
        Info: 2: + IC(2.097 ns) + CELL(0.442 ns) = 2.539 ns; Loc. = LC_X15_Y5_N3; Fanout = 25; COMB Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK'
        Info: 3: + IC(2.593 ns) + CELL(0.292 ns) = 5.424 ns; Loc. = LC_X9_Y8_N5; Fanout = 9; COMB Node = 'RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|nRD~0'
        Info: 4: + IC(4.287 ns) + CELL(2.124 ns) = 11.835 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'nRD'
        Info: Total cell delay = 2.858 ns ( 24.15 % )
        Info: Total interconnect delay = 8.977 ns ( 75.85 % )
Info: Longest tpd from source pin "DENDY" to destination pin "EMPH[0]" is 12.689 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_56; Fanout = 9; PIN Node = 'DENDY'
    Info: 2: + IC(6.172 ns) + CELL(0.442 ns) = 8.083 ns; Loc. = LC_X15_Y5_N7; Fanout = 1; COMB Node = 'RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|EM_R~0'
    Info: 3: + IC(2.482 ns) + CELL(2.124 ns) = 12.689 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'EMPH[0]'
    Info: Total cell delay = 4.035 ns ( 31.80 % )
    Info: Total interconnect delay = 8.654 ns ( 68.20 % )
Info: th for register "RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]" (data pin = "A[0]", clock pin = "MCLK") is -6.119 ns
    Info: + Offset between input clock "MCLK" and output clock "PLL:inst1|altpll:altpll_component|_clk0" is -1.833 ns
    Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.318 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1105; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X26_Y13_N2; Fanout = 12; REG Node = 'RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]'
        Info: Total cell delay = 0.711 ns ( 30.67 % )
        Info: Total interconnect delay = 1.607 ns ( 69.33 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.619 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'A[0]'
        Info: 2: + IC(5.029 ns) + CELL(0.115 ns) = 6.619 ns; Loc. = LC_X26_Y13_N2; Fanout = 12; REG Node = 'RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]'
        Info: Total cell delay = 1.590 ns ( 24.02 % )
        Info: Total interconnect delay = 5.029 ns ( 75.98 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Generated suppressed messages file D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/PPU_LITE.tan.smsg
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Mon Oct 13 19:52:57 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


+-------------------------------------+
; Timing Analyzer Suppressed Messages ;
+-------------------------------------+
The suppressed messages can be found in D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/PPU_LITE.tan.smsg.


