
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120391                       # Number of seconds simulated
sim_ticks                                120391212578                       # Number of ticks simulated
final_tick                               1178250033891                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93449                       # Simulator instruction rate (inst/s)
host_op_rate                                   118097                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3401209                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906608                       # Number of bytes of host memory used
host_seconds                                 35396.60                       # Real time elapsed on the host
sim_insts                                  3307781570                       # Number of instructions simulated
sim_ops                                    4180237189                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2207232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       598144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       998656                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3808896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1654784                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1654784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17244                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4673                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7802                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29757                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12928                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12928                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18333830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4968336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8295090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31637658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10632                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40402                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13745056                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13745056                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13745056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18333830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4968336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8295090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45382714                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144527267                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23174502                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19085325                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931668                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9423180                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8667467                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437026                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87603                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104478677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128041681                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23174502                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11104493                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27189041                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6259904                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5558593                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103244                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141522516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.102091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.544102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114333475     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782317      1.97%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365864      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380544      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2263737      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125288      0.80%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778593      0.55%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979534      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513164      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141522516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160347                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885934                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103304488                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6977653                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26840707                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109912                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4289747                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729927                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6459                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154443463                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51138                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4289747                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103820055                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4333319                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1478532                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425316                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1175539                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152988510                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2964                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402374                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623027                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        23799                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214045866                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713094005                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713094005                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45786641                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33827                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17805                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3809540                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186121                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311139                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1680188                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149125269                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33826                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139192854                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108015                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25160987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57109947                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1782                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141522516                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983539                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582262                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84143571     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23727102     16.77%     76.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11951893      8.45%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812685      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903315      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702231      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068403      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117450      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95866      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141522516                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         975804     74.81%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156377     11.99%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172128     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114960072     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012733      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359207     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844820      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139192854                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.963091                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304309                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009371                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421320548                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174320748                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135084700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140497163                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202700                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973992                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          676                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160215                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4289747                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3638099                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       254784                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149159095                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186121                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901885                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17804                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        203120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13128                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          676                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084801                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136822715                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110326                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2370139                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953517                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293893                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843191                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135090785                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135084700                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81525736                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221164173                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934666                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368621                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26745868                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956714                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137232769                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.892075                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.709290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88133046     64.22%     64.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508450     16.40%     80.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808822      7.88%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813010      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764353      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1539303      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563289      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096837      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005659      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137232769                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005659                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283394894                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302625551                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3004751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445273                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445273                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691911                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691911                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618297542                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186402262                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145816174                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144527267                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24211181                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19633686                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2068610                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9812996                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9309619                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2603562                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95771                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105726238                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132394632                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24211181                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11913181                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29127045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6734621                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2727440                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12349980                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1623559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142220357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113093312     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2045983      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3752311      2.64%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3402034      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2166995      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1778453      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1029721      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1075183      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13876365      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142220357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167520                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916053                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104654308                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4131689                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28750561                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48823                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4634970                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4186632                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4668                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     160161916                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        36806                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4634970                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105501719                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1111025                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1820556                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27933011                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1219070                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158369328                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        233447                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       525325                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224009003                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    737447461                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    737447461                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177331421                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46677581                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34923                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17463                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4378266                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15009001                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7452086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84997                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1667892                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155372322                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34925                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144393933                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       162367                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27247385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59755904                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142220357                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015283                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560647                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81741142     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24889923     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13087411      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7564158      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8372304      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3108687      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2760126      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       529541      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167065      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142220357                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         578148     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118784     14.15%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142426     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121592561     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2043072      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17460      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13327320      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7413520      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144393933                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999077                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             839358                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005813                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    432009948                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182654846                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141218358                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145233291                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       279248                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3448714                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128746                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4634970                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         717580                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       110848                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155407247                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62593                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15009001                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7452086                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17463                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96086                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1152218                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1156390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2308608                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142009865                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12800243                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2384068                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20213413                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20207906                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7413170                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982582                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141348433                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141218358                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82399277                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231420086                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.977105                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356059                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103277411                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127164676                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28242957                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34924                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2090141                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137585387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924260                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694350                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85277332     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24229419     17.61%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12038617      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4095887      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5041621      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1766334      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1243918      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1029372      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2862887      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137585387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103277411                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127164676                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18883627                       # Number of memory references committed
system.switch_cpus1.commit.loads             11560287                       # Number of loads committed
system.switch_cpus1.commit.membars              17462                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18354866                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114565592                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2622751                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2862887                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           290130133                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          315450409                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2306910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103277411                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127164676                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103277411                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.399408                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.399408                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714588                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714588                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       639415114                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197670687                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      149279616                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34924                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144527267                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22366948                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18435739                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1995385                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9217558                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8588557                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2348793                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88361                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109009382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             122833269                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22366948                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10937350                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25681980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5893258                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3338729                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12645750                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1652556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141894643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.063029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.482957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116212663     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1335916      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1891830      1.33%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2484110      1.75%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2781958      1.96%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2071608      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1198713      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1754765      1.24%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12163080      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141894643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154759                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.849897                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107809217                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4939023                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25223625                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        58459                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3864318                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3574936                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     148241415                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3864318                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108551989                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1069018                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2534350                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24541959                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1333003                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     147257835                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1209                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        268846                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551048                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          991                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    205351335                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    687951696                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    687951696                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167910027                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        37441286                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38937                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22546                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4012085                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13995682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7275183                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120619                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1587684                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143140069                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38901                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133998794                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26841                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20522498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48392107                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141894643                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.944354                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.504731                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85181354     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22843319     16.10%     76.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12658039      8.92%     85.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8161601      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7486011      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2991301      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1806042      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       518015      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       248961      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141894643                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          64219     22.69%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         94511     33.40%     56.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       124240     43.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112497421     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2044024      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16391      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12221601      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7219357      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133998794                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927152                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             282970                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    410202041                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    163701804                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131448859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     134281764                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       327198                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2915523                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       173239                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          112                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3864318                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         808901                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       109363                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143178970                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1324682                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13995682                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7275183                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22511                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         83528                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1174231                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1124670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2298901                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    132194826                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12055713                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1803967                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19273537                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18527214                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7217824                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.914670                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131449093                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131448859                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76995904                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        209129355                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.909509                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368174                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98336127                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120859354                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22328602                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32780                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2028092                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138030325                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.875600                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.682828                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89037814     64.51%     64.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23555079     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9253229      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4761439      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4153172      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1995387      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1727486      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       814791      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2731928      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138030325                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98336127                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120859354                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18182103                       # Number of memory references committed
system.switch_cpus2.commit.loads             11080159                       # Number of loads committed
system.switch_cpus2.commit.membars              16390                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17334068                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108938304                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2466047                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2731928                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           278486353                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290240293                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2632624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98336127                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120859354                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98336127                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.469727                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.469727                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680398                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680398                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       595671228                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182379518                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      138857375                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32780                       # number of misc regfile writes
system.l20.replacements                         17254                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679259                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27494                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.705718                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.744278                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.761630                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5874.107787                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4348.386305                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001342                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000367                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.573643                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.424647                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80501                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80501                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18605                       # number of Writeback hits
system.l20.Writeback_hits::total                18605                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80501                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80501                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80501                       # number of overall hits
system.l20.overall_hits::total                  80501                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17244                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17244                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17244                       # number of overall misses
system.l20.overall_misses::total                17254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2436050                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4923770546                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4926206596                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2436050                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4923770546                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4926206596                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2436050                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4923770546                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4926206596                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97745                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97755                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18605                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18605                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97745                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97755                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97745                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97755                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176418                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176502                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176418                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176502                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176418                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176502                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       243605                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 285535.290304                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 285510.988524                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       243605                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 285535.290304                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 285510.988524                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       243605                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 285535.290304                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 285510.988524                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4258                       # number of writebacks
system.l20.writebacks::total                     4258                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17244                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17244                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17244                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1815526                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3856030812                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3857846338                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1815526                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3856030812                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3857846338                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1815526                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3856030812                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3857846338                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176418                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176502                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176418                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176502                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176418                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176502                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181552.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 223615.797495                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 223591.418686                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 181552.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 223615.797495                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 223591.418686                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 181552.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 223615.797495                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 223591.418686                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4688                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          373578                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14928                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.025322                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.066291                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.501995                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2189.508141                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7722.923573                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030768                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001221                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.213819                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.754192                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35550                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35550                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10691                       # number of Writeback hits
system.l21.Writeback_hits::total                10691                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35550                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35550                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35550                       # number of overall hits
system.l21.overall_hits::total                  35550                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4673                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4687                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4673                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4687                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4673                       # number of overall misses
system.l21.overall_misses::total                 4687                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3555551                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1328948031                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1332503582                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3555551                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1328948031                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1332503582                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3555551                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1328948031                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1332503582                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40223                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40237                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10691                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10691                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40223                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40237                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40223                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40237                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116177                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116485                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.116177                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116485                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.116177                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116485                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 253967.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284388.622084                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 284297.755921                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 253967.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284388.622084                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 284297.755921                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 253967.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284388.622084                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 284297.755921                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3353                       # number of writebacks
system.l21.writebacks::total                     3353                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4673                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4687                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4673                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4687                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4673                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4687                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2687308                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1039575306                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1042262614                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2687308                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1039575306                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1042262614                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2687308                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1039575306                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1042262614                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116177                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116485                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.116177                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116485                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.116177                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116485                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191950.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222464.221271                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222373.077448                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 191950.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222464.221271                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222373.077448                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 191950.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222464.221271                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222373.077448                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7816                       # number of replacements
system.l22.tagsinuse                     12287.969872                       # Cycle average of tags in use
system.l22.total_refs                          594239                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20104                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.558247                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          946.525889                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.708315                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3610.110375                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7720.625294                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077028                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000871                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.293792                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.628306                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        43648                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  43648                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           25494                       # number of Writeback hits
system.l22.Writeback_hits::total                25494                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        43648                       # number of demand (read+write) hits
system.l22.demand_hits::total                   43648                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        43648                       # number of overall hits
system.l22.overall_hits::total                  43648                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7796                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7810                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            6                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7802                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7816                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7802                       # number of overall misses
system.l22.overall_misses::total                 7816                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3888537                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2149922464                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2153811001                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1645411                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1645411                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3888537                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2151567875                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2155456412                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3888537                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2151567875                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2155456412                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        51444                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              51458                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        25494                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            25494                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        51450                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               51464                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        51450                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              51464                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151543                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151774                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151642                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.151873                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151642                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.151873                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 275772.506927                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 275776.056466                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 274235.166667                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 274235.166667                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 275771.324660                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 275774.873593                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 275771.324660                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 275774.873593                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5317                       # number of writebacks
system.l22.writebacks::total                     5317                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7796                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7810                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            6                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7802                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7816                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7802                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7816                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1667050940                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1670072648                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1273227                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1273227                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1668324167                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1671345875                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1668324167                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1671345875                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151543                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151774                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151642                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.151873                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151642                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.151873                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 213834.138019                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 213837.727017                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 212204.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 212204.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 213832.884773                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 213836.473260                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 213832.884773                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 213836.473260                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.921872                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110895                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840201.627273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.921872                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881285                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103234                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103234                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103234                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103234                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103234                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103234                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2624050                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2624050                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2624050                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2624050                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2624050                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2624050                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103244                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103244                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103244                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103244                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       262405                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       262405                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       262405                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       262405                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       262405                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       262405                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2519050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2519050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2519050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2519050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2519050                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2519050                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       251905                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       251905                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       251905                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       251905                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       251905                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       251905                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97745                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191220932                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98001                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1951.214090                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520039                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479961                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916094                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083906                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10956316                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10956316                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17342                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17342                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18665746                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18665746                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18665746                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18665746                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       406691                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       406691                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       406786                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        406786                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       406786                       # number of overall misses
system.cpu0.dcache.overall_misses::total       406786                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45097724633                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45097724633                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12773111                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12773111                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45110497744                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45110497744                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45110497744                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45110497744                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363007                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363007                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072532                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072532                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072532                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072532                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035791                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035791                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021328                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021328                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021328                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021328                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110889.408994                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110889.408994                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 134453.800000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 134453.800000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110894.912175                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110894.912175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110894.912175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110894.912175                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18605                       # number of writebacks
system.cpu0.dcache.writebacks::total            18605                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       308946                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       308946                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309041                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309041                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97745                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97745                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97745                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97745                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97745                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97745                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10407461494                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10407461494                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10407461494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10407461494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10407461494                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10407461494                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008602                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008602                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005125                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005125                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005125                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005125                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106475.640636                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106475.640636                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106475.640636                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106475.640636                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106475.640636                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106475.640636                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996702                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015309837                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192893.816415                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996702                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12349963                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12349963                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12349963                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12349963                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12349963                       # number of overall hits
system.cpu1.icache.overall_hits::total       12349963                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4407153                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4407153                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4407153                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4407153                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4407153                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4407153                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12349980                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12349980                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12349980                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12349980                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12349980                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12349980                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 259244.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 259244.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 259244.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 259244.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 259244.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 259244.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3671751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3671751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3671751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3671751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3671751                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3671751                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 262267.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 262267.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 262267.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 262267.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 262267.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 262267.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40223                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169051669                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40479                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4176.280763                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.889392                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.110608                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905818                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094182                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9627988                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9627988                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7288992                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7288992                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17463                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17462                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17462                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16916980                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16916980                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16916980                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16916980                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121805                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121805                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121805                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121805                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121805                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121805                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14405973730                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14405973730                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14405973730                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14405973730                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14405973730                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14405973730                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9749793                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9749793                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7288992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7288992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17462                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17462                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17038785                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17038785                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17038785                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17038785                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012493                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007149                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007149                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007149                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007149                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118270.791265                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118270.791265                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118270.791265                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118270.791265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118270.791265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118270.791265                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10691                       # number of writebacks
system.cpu1.dcache.writebacks::total            10691                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81582                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81582                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81582                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81582                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81582                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81582                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40223                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40223                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40223                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40223                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3679731641                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3679731641                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3679731641                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3679731641                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3679731641                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3679731641                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002361                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002361                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91483.271785                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91483.271785                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91483.271785                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91483.271785                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91483.271785                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91483.271785                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.995917                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015869155                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2044002.323944                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995917                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12645734                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12645734                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12645734                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12645734                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12645734                       # number of overall hits
system.cpu2.icache.overall_hits::total       12645734                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4734613                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4734613                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4734613                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4734613                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4734613                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4734613                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12645750                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12645750                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12645750                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12645750                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12645750                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12645750                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 295913.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 295913.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 295913.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4004737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4004737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4004737                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 286052.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51450                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172544588                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51706                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3337.032221                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.220311                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.779689                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911017                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088983                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8976649                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8976649                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7065098                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7065098                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17290                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17290                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16390                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16390                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16041747                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16041747                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16041747                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16041747                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149338                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149338                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3077                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3077                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       152415                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        152415                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       152415                       # number of overall misses
system.cpu2.dcache.overall_misses::total       152415                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17798911110                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17798911110                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    679354571                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    679354571                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18478265681                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18478265681                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18478265681                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18478265681                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9125987                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9125987                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7068175                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7068175                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16194162                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16194162                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16194162                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16194162                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016364                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016364                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000435                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009412                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009412                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009412                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009412                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 119185.412353                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119185.412353                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 220784.715957                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 220784.715957                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121236.529744                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121236.529744                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121236.529744                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121236.529744                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1609973                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 178885.888889                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25494                       # number of writebacks
system.cpu2.dcache.writebacks::total            25494                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        97894                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        97894                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3071                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3071                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       100965                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       100965                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       100965                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       100965                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51444                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51444                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51450                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51450                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51450                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51450                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5071801015                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5071801015                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1695211                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1695211                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5073496226                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5073496226                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5073496226                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5073496226                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003177                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98588.776437                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98588.776437                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 282535.166667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 282535.166667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98610.227911                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98610.227911                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98610.227911                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98610.227911                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
