#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28b4060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28b41f0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x28ad480 .functor NOT 1, L_0x28e7520, C4<0>, C4<0>, C4<0>;
L_0x28e72b0 .functor XOR 1, L_0x28e7150, L_0x28e7210, C4<0>, C4<0>;
L_0x28e7410 .functor XOR 1, L_0x28e72b0, L_0x28e7370, C4<0>, C4<0>;
v0x28e4040_0 .net *"_ivl_10", 0 0, L_0x28e7370;  1 drivers
v0x28e4140_0 .net *"_ivl_12", 0 0, L_0x28e7410;  1 drivers
v0x28e4220_0 .net *"_ivl_2", 0 0, L_0x28e6d90;  1 drivers
v0x28e42e0_0 .net *"_ivl_4", 0 0, L_0x28e7150;  1 drivers
v0x28e43c0_0 .net *"_ivl_6", 0 0, L_0x28e7210;  1 drivers
v0x28e44f0_0 .net *"_ivl_8", 0 0, L_0x28e72b0;  1 drivers
v0x28e45d0_0 .net "a", 0 0, v0x28e1eb0_0;  1 drivers
v0x28e4670_0 .net "b", 0 0, v0x28e1f50_0;  1 drivers
v0x28e4710_0 .net "c", 0 0, v0x28e1ff0_0;  1 drivers
v0x28e47b0_0 .var "clk", 0 0;
v0x28e4850_0 .net "d", 0 0, v0x28e2160_0;  1 drivers
v0x28e48f0_0 .net "out_dut", 0 0, L_0x28e6f40;  1 drivers
v0x28e4990_0 .net "out_ref", 0 0, L_0x28e5960;  1 drivers
v0x28e4a30_0 .var/2u "stats1", 159 0;
v0x28e4ad0_0 .var/2u "strobe", 0 0;
v0x28e4b70_0 .net "tb_match", 0 0, L_0x28e7520;  1 drivers
v0x28e4c30_0 .net "tb_mismatch", 0 0, L_0x28ad480;  1 drivers
v0x28e4e00_0 .net "wavedrom_enable", 0 0, v0x28e2250_0;  1 drivers
v0x28e4ea0_0 .net "wavedrom_title", 511 0, v0x28e22f0_0;  1 drivers
L_0x28e6d90 .concat [ 1 0 0 0], L_0x28e5960;
L_0x28e7150 .concat [ 1 0 0 0], L_0x28e5960;
L_0x28e7210 .concat [ 1 0 0 0], L_0x28e6f40;
L_0x28e7370 .concat [ 1 0 0 0], L_0x28e5960;
L_0x28e7520 .cmp/eeq 1, L_0x28e6d90, L_0x28e7410;
S_0x28b4380 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x28b41f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x28b4b00 .functor NOT 1, v0x28e1ff0_0, C4<0>, C4<0>, C4<0>;
L_0x28be200 .functor NOT 1, v0x28e1f50_0, C4<0>, C4<0>, C4<0>;
L_0x28e50b0 .functor AND 1, L_0x28b4b00, L_0x28be200, C4<1>, C4<1>;
L_0x28e5150 .functor NOT 1, v0x28e2160_0, C4<0>, C4<0>, C4<0>;
L_0x28e5280 .functor NOT 1, v0x28e1eb0_0, C4<0>, C4<0>, C4<0>;
L_0x28e5380 .functor AND 1, L_0x28e5150, L_0x28e5280, C4<1>, C4<1>;
L_0x28e5460 .functor OR 1, L_0x28e50b0, L_0x28e5380, C4<0>, C4<0>;
L_0x28e5520 .functor AND 1, v0x28e1eb0_0, v0x28e1ff0_0, C4<1>, C4<1>;
L_0x28e55e0 .functor AND 1, L_0x28e5520, v0x28e2160_0, C4<1>, C4<1>;
L_0x28e56a0 .functor OR 1, L_0x28e5460, L_0x28e55e0, C4<0>, C4<0>;
L_0x28e5810 .functor AND 1, v0x28e1f50_0, v0x28e1ff0_0, C4<1>, C4<1>;
L_0x28e5880 .functor AND 1, L_0x28e5810, v0x28e2160_0, C4<1>, C4<1>;
L_0x28e5960 .functor OR 1, L_0x28e56a0, L_0x28e5880, C4<0>, C4<0>;
v0x28bdbb0_0 .net *"_ivl_0", 0 0, L_0x28b4b00;  1 drivers
v0x28bdc50_0 .net *"_ivl_10", 0 0, L_0x28e5380;  1 drivers
v0x28e06a0_0 .net *"_ivl_12", 0 0, L_0x28e5460;  1 drivers
v0x28e0760_0 .net *"_ivl_14", 0 0, L_0x28e5520;  1 drivers
v0x28e0840_0 .net *"_ivl_16", 0 0, L_0x28e55e0;  1 drivers
v0x28e0970_0 .net *"_ivl_18", 0 0, L_0x28e56a0;  1 drivers
v0x28e0a50_0 .net *"_ivl_2", 0 0, L_0x28be200;  1 drivers
v0x28e0b30_0 .net *"_ivl_20", 0 0, L_0x28e5810;  1 drivers
v0x28e0c10_0 .net *"_ivl_22", 0 0, L_0x28e5880;  1 drivers
v0x28e0cf0_0 .net *"_ivl_4", 0 0, L_0x28e50b0;  1 drivers
v0x28e0dd0_0 .net *"_ivl_6", 0 0, L_0x28e5150;  1 drivers
v0x28e0eb0_0 .net *"_ivl_8", 0 0, L_0x28e5280;  1 drivers
v0x28e0f90_0 .net "a", 0 0, v0x28e1eb0_0;  alias, 1 drivers
v0x28e1050_0 .net "b", 0 0, v0x28e1f50_0;  alias, 1 drivers
v0x28e1110_0 .net "c", 0 0, v0x28e1ff0_0;  alias, 1 drivers
v0x28e11d0_0 .net "d", 0 0, v0x28e2160_0;  alias, 1 drivers
v0x28e1290_0 .net "out", 0 0, L_0x28e5960;  alias, 1 drivers
S_0x28e13f0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x28b41f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x28e1eb0_0 .var "a", 0 0;
v0x28e1f50_0 .var "b", 0 0;
v0x28e1ff0_0 .var "c", 0 0;
v0x28e20c0_0 .net "clk", 0 0, v0x28e47b0_0;  1 drivers
v0x28e2160_0 .var "d", 0 0;
v0x28e2250_0 .var "wavedrom_enable", 0 0;
v0x28e22f0_0 .var "wavedrom_title", 511 0;
S_0x28e1690 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x28e13f0;
 .timescale -12 -12;
v0x28e18f0_0 .var/2s "count", 31 0;
E_0x28aefb0/0 .event negedge, v0x28e20c0_0;
E_0x28aefb0/1 .event posedge, v0x28e20c0_0;
E_0x28aefb0 .event/or E_0x28aefb0/0, E_0x28aefb0/1;
E_0x28af200 .event negedge, v0x28e20c0_0;
E_0x28999f0 .event posedge, v0x28e20c0_0;
S_0x28e19f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28e13f0;
 .timescale -12 -12;
v0x28e1bf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28e1cd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28e13f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28e2450 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x28b41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x28e5ac0 .functor AND 1, v0x28e1eb0_0, v0x28e1f50_0, C4<1>, C4<1>;
L_0x28e5b30 .functor NOT 1, v0x28e1ff0_0, C4<0>, C4<0>, C4<0>;
L_0x28e5bc0 .functor AND 1, L_0x28e5ac0, L_0x28e5b30, C4<1>, C4<1>;
L_0x28e5cd0 .functor NOT 1, v0x28e2160_0, C4<0>, C4<0>, C4<0>;
L_0x28e5d70 .functor AND 1, L_0x28e5bc0, L_0x28e5cd0, C4<1>, C4<1>;
L_0x28e5e80 .functor NOT 1, v0x28e1f50_0, C4<0>, C4<0>, C4<0>;
L_0x28e5f30 .functor AND 1, v0x28e1eb0_0, L_0x28e5e80, C4<1>, C4<1>;
L_0x28e5ff0 .functor AND 1, L_0x28e5f30, v0x28e1ff0_0, C4<1>, C4<1>;
L_0x28e6210 .functor AND 1, L_0x28e5ff0, v0x28e2160_0, C4<1>, C4<1>;
L_0x28e63e0 .functor OR 1, L_0x28e5d70, L_0x28e6210, C4<0>, C4<0>;
L_0x28e6550 .functor NOT 1, v0x28e1eb0_0, C4<0>, C4<0>, C4<0>;
L_0x28e66d0 .functor AND 1, L_0x28e6550, v0x28e1f50_0, C4<1>, C4<1>;
L_0x28e68c0 .functor AND 1, L_0x28e66d0, v0x28e1ff0_0, C4<1>, C4<1>;
L_0x28e6980 .functor AND 1, L_0x28e68c0, v0x28e2160_0, C4<1>, C4<1>;
L_0x28e6850 .functor OR 1, L_0x28e63e0, L_0x28e6980, C4<0>, C4<0>;
L_0x28e6b60 .functor AND 1, v0x28e1eb0_0, v0x28e1f50_0, C4<1>, C4<1>;
L_0x28e6c60 .functor AND 1, L_0x28e6b60, v0x28e1ff0_0, C4<1>, C4<1>;
L_0x28e6d20 .functor NOT 1, v0x28e2160_0, C4<0>, C4<0>, C4<0>;
L_0x28e6e30 .functor AND 1, L_0x28e6c60, L_0x28e6d20, C4<1>, C4<1>;
L_0x28e6f40 .functor OR 1, L_0x28e6850, L_0x28e6e30, C4<0>, C4<0>;
v0x28e2740_0 .net *"_ivl_0", 0 0, L_0x28e5ac0;  1 drivers
v0x28e2820_0 .net *"_ivl_10", 0 0, L_0x28e5e80;  1 drivers
v0x28e2900_0 .net *"_ivl_12", 0 0, L_0x28e5f30;  1 drivers
v0x28e29f0_0 .net *"_ivl_14", 0 0, L_0x28e5ff0;  1 drivers
v0x28e2ad0_0 .net *"_ivl_16", 0 0, L_0x28e6210;  1 drivers
v0x28e2c00_0 .net *"_ivl_18", 0 0, L_0x28e63e0;  1 drivers
v0x28e2ce0_0 .net *"_ivl_2", 0 0, L_0x28e5b30;  1 drivers
v0x28e2dc0_0 .net *"_ivl_20", 0 0, L_0x28e6550;  1 drivers
v0x28e2ea0_0 .net *"_ivl_22", 0 0, L_0x28e66d0;  1 drivers
v0x28e2f80_0 .net *"_ivl_24", 0 0, L_0x28e68c0;  1 drivers
v0x28e3060_0 .net *"_ivl_26", 0 0, L_0x28e6980;  1 drivers
v0x28e3140_0 .net *"_ivl_28", 0 0, L_0x28e6850;  1 drivers
v0x28e3220_0 .net *"_ivl_30", 0 0, L_0x28e6b60;  1 drivers
v0x28e3300_0 .net *"_ivl_32", 0 0, L_0x28e6c60;  1 drivers
v0x28e33e0_0 .net *"_ivl_34", 0 0, L_0x28e6d20;  1 drivers
v0x28e34c0_0 .net *"_ivl_36", 0 0, L_0x28e6e30;  1 drivers
v0x28e35a0_0 .net *"_ivl_4", 0 0, L_0x28e5bc0;  1 drivers
v0x28e3790_0 .net *"_ivl_6", 0 0, L_0x28e5cd0;  1 drivers
v0x28e3870_0 .net *"_ivl_8", 0 0, L_0x28e5d70;  1 drivers
v0x28e3950_0 .net "a", 0 0, v0x28e1eb0_0;  alias, 1 drivers
v0x28e39f0_0 .net "b", 0 0, v0x28e1f50_0;  alias, 1 drivers
v0x28e3ae0_0 .net "c", 0 0, v0x28e1ff0_0;  alias, 1 drivers
v0x28e3bd0_0 .net "d", 0 0, v0x28e2160_0;  alias, 1 drivers
v0x28e3cc0_0 .net "out", 0 0, L_0x28e6f40;  alias, 1 drivers
S_0x28e3e20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x28b41f0;
 .timescale -12 -12;
E_0x28aed50 .event anyedge, v0x28e4ad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28e4ad0_0;
    %nor/r;
    %assign/vec4 v0x28e4ad0_0, 0;
    %wait E_0x28aed50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28e13f0;
T_3 ;
    %fork t_1, S_0x28e1690;
    %jmp t_0;
    .scope S_0x28e1690;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e18f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e1ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e1f50_0, 0;
    %assign/vec4 v0x28e1eb0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28999f0;
    %load/vec4 v0x28e18f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x28e18f0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28e2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e1ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e1f50_0, 0;
    %assign/vec4 v0x28e1eb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x28af200;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28e1cd0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28aefb0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x28e1eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e1f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e1ff0_0, 0;
    %assign/vec4 v0x28e2160_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x28e13f0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x28b41f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e47b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e4ad0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28b41f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28e47b0_0;
    %inv;
    %store/vec4 v0x28e47b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28b41f0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28e20c0_0, v0x28e4c30_0, v0x28e45d0_0, v0x28e4670_0, v0x28e4710_0, v0x28e4850_0, v0x28e4990_0, v0x28e48f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28b41f0;
T_7 ;
    %load/vec4 v0x28e4a30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28e4a30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28e4a30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28e4a30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28e4a30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28e4a30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28e4a30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28b41f0;
T_8 ;
    %wait E_0x28aefb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e4a30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e4a30_0, 4, 32;
    %load/vec4 v0x28e4b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28e4a30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e4a30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e4a30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e4a30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28e4990_0;
    %load/vec4 v0x28e4990_0;
    %load/vec4 v0x28e48f0_0;
    %xor;
    %load/vec4 v0x28e4990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28e4a30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e4a30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28e4a30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e4a30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/kmap2/iter1/response0/top_module.sv";
