<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/nbio_v6_1.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - nbio_v6_1.c<span style="font-size: 80%;"> (source / <a href="nbio_v6_1.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">176</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">19</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2016 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;amdgpu_atombios.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;nbio_v6_1.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;nbio/nbio_6_1_default.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;nbio/nbio_6_1_offset.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;nbio/nbio_6_1_sh_mask.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;nbio/nbio_6_1_smn.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;vega10_enum.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;uapi/linux/kfd_ioctl.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #define smnPCIE_LC_CNTL         0x11140280</a>
<a name="35"><span class="lineNum">      35 </span>            : #define smnPCIE_LC_CNTL3        0x111402d4</a>
<a name="36"><span class="lineNum">      36 </span>            : #define smnPCIE_LC_CNTL6        0x111402ec</a>
<a name="37"><span class="lineNum">      37 </span>            : #define smnPCIE_LC_CNTL7        0x111402f0</a>
<a name="38"><span class="lineNum">      38 </span>            : #define smnNBIF_MGCG_CTRL_LCLK  0x1013a05c</a>
<a name="39"><span class="lineNum">      39 </span>            : #define NBIF_MGCG_CTRL_LCLK__NBIF_MGCG_REG_DIS_LCLK_MASK        0x00001000L</a>
<a name="40"><span class="lineNum">      40 </span>            : #define RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER_MASK        0x0000FFFFL</a>
<a name="41"><span class="lineNum">      41 </span>            : #define RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER_MASK      0xFFFF0000L</a>
<a name="42"><span class="lineNum">      42 </span>            : #define smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL    0x10123530</a>
<a name="43"><span class="lineNum">      43 </span>            : #define smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2       0x1014008c</a>
<a name="44"><span class="lineNum">      44 </span>            : #define smnBIF_CFG_DEV0_EPF0_PCIE_LTR_CAP       0x10140324</a>
<a name="45"><span class="lineNum">      45 </span>            : #define smnPSWUSP0_PCIE_LC_CNTL2                0x111402c4</a>
<a name="46"><span class="lineNum">      46 </span>            : #define smnRCC_BIF_STRAP2       0x10123488</a>
<a name="47"><span class="lineNum">      47 </span>            : #define smnRCC_BIF_STRAP3       0x1012348c</a>
<a name="48"><span class="lineNum">      48 </span>            : #define smnRCC_BIF_STRAP5       0x10123494</a>
<a name="49"><span class="lineNum">      49 </span>            : #define BIF_CFG_DEV0_EPF0_DEVICE_CNTL2__LTR_EN_MASK                     0x0400L</a>
<a name="50"><span class="lineNum">      50 </span>            : #define RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER_MASK        0x0000FFFFL</a>
<a name="51"><span class="lineNum">      51 </span>            : #define RCC_BIF_STRAP2__STRAP_LTR_IN_ASPML1_DIS_MASK    0x00004000L</a>
<a name="52"><span class="lineNum">      52 </span>            : #define RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER__SHIFT      0x0</a>
<a name="53"><span class="lineNum">      53 </span>            : #define RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER__SHIFT    0x10</a>
<a name="54"><span class="lineNum">      54 </span>            : #define RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER__SHIFT      0x0</a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 : static void nbio_v6_1_remap_hdp_registers(struct amdgpu_device *adev)</span></a>
<a name="57"><span class="lineNum">      57 </span>            : {</a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmREMAP_HDP_MEM_FLUSH_CNTL,</span></a>
<a name="59"><span class="lineNum">      59 </span>            :                 adev-&gt;rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL);</a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmREMAP_HDP_REG_FLUSH_CNTL,</span></a>
<a name="61"><span class="lineNum">      61 </span>            :                 adev-&gt;rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_REG_FLUSH_CNTL);</a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 : }</span></a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 : static u32 nbio_v6_1_get_rev_id(struct amdgpu_device *adev)</span></a>
<a name="65"><span class="lineNum">      65 </span>            : {</a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SOC15(NBIO, 0, mmRCC_DEV0_EPF0_STRAP0);</span></a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :         tmp &amp;= RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0_MASK;</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         tmp &gt;&gt;= RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0__SHIFT;</span></a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :         return tmp;</span></a>
<a name="72"><span class="lineNum">      72 </span>            : }</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 : static void nbio_v6_1_mc_access_enable(struct amdgpu_device *adev, bool enable)</span></a>
<a name="75"><span class="lineNum">      75 </span>            : {</a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :         if (enable)</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN,</span></a>
<a name="78"><span class="lineNum">      78 </span>            :                              BIF_FB_EN__FB_READ_EN_MASK |</a>
<a name="79"><span class="lineNum">      79 </span>            :                              BIF_FB_EN__FB_WRITE_EN_MASK);</a>
<a name="80"><span class="lineNum">      80 </span>            :         else</a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN, 0);</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 : }</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 : static u32 nbio_v6_1_get_memsize(struct amdgpu_device *adev)</span></a>
<a name="85"><span class="lineNum">      85 </span>            : {</a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         return RREG32_SOC15(NBIO, 0, mmRCC_PF_0_0_RCC_CONFIG_MEMSIZE);</span></a>
<a name="87"><span class="lineNum">      87 </span>            : }</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 : static void nbio_v6_1_sdma_doorbell_range(struct amdgpu_device *adev, int instance,</span></a>
<a name="90"><span class="lineNum">      90 </span>            :                         bool use_doorbell, int doorbell_index, int doorbell_size)</a>
<a name="91"><span class="lineNum">      91 </span>            : {</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         u32 reg = instance == 0 ? SOC15_REG_OFFSET(NBIO, 0, mmBIF_SDMA0_DOORBELL_RANGE) :</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :                         SOC15_REG_OFFSET(NBIO, 0, mmBIF_SDMA1_DOORBELL_RANGE);</span></a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :         u32 doorbell_range = RREG32(reg);</span></a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :         if (use_doorbell) {</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :                 doorbell_range = REG_SET_FIELD(doorbell_range, BIF_SDMA0_DOORBELL_RANGE, OFFSET, doorbell_index);</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 doorbell_range = REG_SET_FIELD(doorbell_range, BIF_SDMA0_DOORBELL_RANGE, SIZE, doorbell_size);</span></a>
<a name="100"><span class="lineNum">     100 </span>            :         } else</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :                 doorbell_range = REG_SET_FIELD(doorbell_range, BIF_SDMA0_DOORBELL_RANGE, SIZE, 0);</span></a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :         WREG32(reg, doorbell_range);</span></a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 : }</span></a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 : static void nbio_v6_1_enable_doorbell_aperture(struct amdgpu_device *adev,</span></a>
<a name="108"><span class="lineNum">     108 </span>            :                                                bool enable)</a>
<a name="109"><span class="lineNum">     109 </span>            : {</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         WREG32_FIELD15(NBIO, 0, RCC_PF_0_0_RCC_DOORBELL_APER_EN, BIF_DOORBELL_APER_EN, enable ? 1 : 0);</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 : }</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 : static void nbio_v6_1_enable_doorbell_selfring_aperture(struct amdgpu_device *adev,</span></a>
<a name="114"><span class="lineNum">     114 </span>            :                                                         bool enable)</a>
<a name="115"><span class="lineNum">     115 </span>            : {</a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         u32 tmp = 0;</span></a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, BIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL, DOORBELL_SELFRING_GPA_APER_EN, 1) |</span></a>
<a name="120"><span class="lineNum">     120 </span>            :                       REG_SET_FIELD(tmp, BIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL, DOORBELL_SELFRING_GPA_APER_MODE, 1) |</a>
<a name="121"><span class="lineNum">     121 </span>            :                       REG_SET_FIELD(tmp, BIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL, DOORBELL_SELFRING_GPA_APER_SIZE, 0);</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(NBIO, 0, mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW,</span></a>
<a name="124"><span class="lineNum">     124 </span>            :                              lower_32_bits(adev-&gt;doorbell.base));</a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(NBIO, 0, mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH,</span></a>
<a name="126"><span class="lineNum">     126 </span>            :                              upper_32_bits(adev-&gt;doorbell.base));</a>
<a name="127"><span class="lineNum">     127 </span>            :         }</a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL, tmp);</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 : }</span></a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            : </a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 : static void nbio_v6_1_ih_doorbell_range(struct amdgpu_device *adev,</span></a>
<a name="134"><span class="lineNum">     134 </span>            :                                         bool use_doorbell, int doorbell_index)</a>
<a name="135"><span class="lineNum">     135 </span>            : {</a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :         u32 ih_doorbell_range = RREG32_SOC15(NBIO, 0, mmBIF_IH_DOORBELL_RANGE);</span></a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         if (use_doorbell) {</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 ih_doorbell_range = REG_SET_FIELD(ih_doorbell_range, BIF_IH_DOORBELL_RANGE, OFFSET, doorbell_index);</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 ih_doorbell_range = REG_SET_FIELD(ih_doorbell_range,</span></a>
<a name="141"><span class="lineNum">     141 </span>            :                                                   BIF_IH_DOORBELL_RANGE, SIZE, 6);</a>
<a name="142"><span class="lineNum">     142 </span>            :         } else</a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 ih_doorbell_range = REG_SET_FIELD(ih_doorbell_range, BIF_IH_DOORBELL_RANGE, SIZE, 0);</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmBIF_IH_DOORBELL_RANGE, ih_doorbell_range);</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 : }</span></a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 : static void nbio_v6_1_ih_control(struct amdgpu_device *adev)</span></a>
<a name="149"><span class="lineNum">     149 </span>            : {</a>
<a name="150"><span class="lineNum">     150 </span>            :         u32 interrupt_cntl;</a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span>            :         /* setup interrupt control */</a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL2, adev-&gt;dummy_page_addr &gt;&gt; 8);</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :         interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL);</span></a>
<a name="155"><span class="lineNum">     155 </span>            :         /* INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK=0 - dummy read disabled with msi, enabled without msi</a>
<a name="156"><span class="lineNum">     156 </span>            :          * INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK=1 - dummy read controlled by IH_DUMMY_RD_EN</a>
<a name="157"><span class="lineNum">     157 </span>            :          */</a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :         interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_DUMMY_RD_OVERRIDE, 0);</span></a>
<a name="159"><span class="lineNum">     159 </span>            :         /* INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN_MASK=1 if ring is in non-cacheable memory, e.g., vram */</a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :         interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_REQ_NONSNOOP_EN, 0);</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl);</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 : }</span></a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 : static void nbio_v6_1_update_medium_grain_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="165"><span class="lineNum">     165 </span>            :                                                        bool enable)</a>
<a name="166"><span class="lineNum">     166 </span>            : {</a>
<a name="167"><span class="lineNum">     167 </span>            :         uint32_t def, data;</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnCPM_CONTROL);</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_BIF_MGCG)) {</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :                 data |= (CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK |</span></a>
<a name="172"><span class="lineNum">     172 </span>            :                          CPM_CONTROL__TXCLK_DYN_GATE_ENABLE_MASK |</a>
<a name="173"><span class="lineNum">     173 </span>            :                          CPM_CONTROL__TXCLK_PERM_GATE_ENABLE_MASK |</a>
<a name="174"><span class="lineNum">     174 </span>            :                          CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE_MASK |</a>
<a name="175"><span class="lineNum">     175 </span>            :                          CPM_CONTROL__TXCLK_REGS_GATE_ENABLE_MASK |</a>
<a name="176"><span class="lineNum">     176 </span>            :                          CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE_MASK |</a>
<a name="177"><span class="lineNum">     177 </span>            :                          CPM_CONTROL__REFCLK_REGS_GATE_ENABLE_MASK);</a>
<a name="178"><span class="lineNum">     178 </span>            :         } else {</a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 data &amp;= ~(CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK |</span></a>
<a name="180"><span class="lineNum">     180 </span>            :                           CPM_CONTROL__TXCLK_DYN_GATE_ENABLE_MASK |</a>
<a name="181"><span class="lineNum">     181 </span>            :                           CPM_CONTROL__TXCLK_PERM_GATE_ENABLE_MASK |</a>
<a name="182"><span class="lineNum">     182 </span>            :                           CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE_MASK |</a>
<a name="183"><span class="lineNum">     183 </span>            :                           CPM_CONTROL__TXCLK_REGS_GATE_ENABLE_MASK |</a>
<a name="184"><span class="lineNum">     184 </span>            :                           CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE_MASK |</a>
<a name="185"><span class="lineNum">     185 </span>            :                           CPM_CONTROL__REFCLK_REGS_GATE_ENABLE_MASK);</a>
<a name="186"><span class="lineNum">     186 </span>            :         }</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnCPM_CONTROL, data);</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 : }</span></a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 : static void nbio_v6_1_update_medium_grain_light_sleep(struct amdgpu_device *adev,</span></a>
<a name="193"><span class="lineNum">     193 </span>            :                                                       bool enable)</a>
<a name="194"><span class="lineNum">     194 </span>            : {</a>
<a name="195"><span class="lineNum">     195 </span>            :         uint32_t def, data;</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_CNTL2);</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_BIF_LS)) {</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :                 data |= (PCIE_CNTL2__SLV_MEM_LS_EN_MASK |</span></a>
<a name="200"><span class="lineNum">     200 </span>            :                          PCIE_CNTL2__MST_MEM_LS_EN_MASK |</a>
<a name="201"><span class="lineNum">     201 </span>            :                          PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK);</a>
<a name="202"><span class="lineNum">     202 </span>            :         } else {</a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :                 data &amp;= ~(PCIE_CNTL2__SLV_MEM_LS_EN_MASK |</span></a>
<a name="204"><span class="lineNum">     204 </span>            :                           PCIE_CNTL2__MST_MEM_LS_EN_MASK |</a>
<a name="205"><span class="lineNum">     205 </span>            :                           PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK);</a>
<a name="206"><span class="lineNum">     206 </span>            :         }</a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_CNTL2, data);</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 : }</span></a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 : static void nbio_v6_1_get_clockgating_state(struct amdgpu_device *adev,</span></a>
<a name="213"><span class="lineNum">     213 </span>            :                                             u64 *flags)</a>
<a name="214"><span class="lineNum">     214 </span>            : {</a>
<a name="215"><span class="lineNum">     215 </span>            :         int data;</a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            :         /* AMD_CG_SUPPORT_BIF_MGCG */</a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         data = RREG32_PCIE(smnCPM_CONTROL);</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         if (data &amp; CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK)</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_BIF_MGCG;</span></a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            :         /* AMD_CG_SUPPORT_BIF_LS */</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         data = RREG32_PCIE(smnPCIE_CNTL2);</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         if (data &amp; PCIE_CNTL2__SLV_MEM_LS_EN_MASK)</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_BIF_LS;</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 : }</span></a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 : static u32 nbio_v6_1_get_hdp_flush_req_offset(struct amdgpu_device *adev)</span></a>
<a name="229"><span class="lineNum">     229 </span>            : {</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         return SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_GPU_HDP_FLUSH_REQ);</span></a>
<a name="231"><span class="lineNum">     231 </span>            : }</a>
<a name="232"><span class="lineNum">     232 </span>            : </a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 : static u32 nbio_v6_1_get_hdp_flush_done_offset(struct amdgpu_device *adev)</span></a>
<a name="234"><span class="lineNum">     234 </span>            : {</a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :         return SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_GPU_HDP_FLUSH_DONE);</span></a>
<a name="236"><span class="lineNum">     236 </span>            : }</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 : static u32 nbio_v6_1_get_pcie_index_offset(struct amdgpu_device *adev)</span></a>
<a name="239"><span class="lineNum">     239 </span>            : {</a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         return SOC15_REG_OFFSET(NBIO, 0, mmPCIE_INDEX2);</span></a>
<a name="241"><span class="lineNum">     241 </span>            : }</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 : static u32 nbio_v6_1_get_pcie_data_offset(struct amdgpu_device *adev)</span></a>
<a name="244"><span class="lineNum">     244 </span>            : {</a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :         return SOC15_REG_OFFSET(NBIO, 0, mmPCIE_DATA2);</span></a>
<a name="246"><span class="lineNum">     246 </span>            : }</a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span>            : const struct nbio_hdp_flush_reg nbio_v6_1_hdp_flush_reg = {</a>
<a name="249"><span class="lineNum">     249 </span>            :         .ref_and_mask_cp0 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP0_MASK,</a>
<a name="250"><span class="lineNum">     250 </span>            :         .ref_and_mask_cp1 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP1_MASK,</a>
<a name="251"><span class="lineNum">     251 </span>            :         .ref_and_mask_cp2 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP2_MASK,</a>
<a name="252"><span class="lineNum">     252 </span>            :         .ref_and_mask_cp3 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP3_MASK,</a>
<a name="253"><span class="lineNum">     253 </span>            :         .ref_and_mask_cp4 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP4_MASK,</a>
<a name="254"><span class="lineNum">     254 </span>            :         .ref_and_mask_cp5 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP5_MASK,</a>
<a name="255"><span class="lineNum">     255 </span>            :         .ref_and_mask_cp6 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP6_MASK,</a>
<a name="256"><span class="lineNum">     256 </span>            :         .ref_and_mask_cp7 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP7_MASK,</a>
<a name="257"><span class="lineNum">     257 </span>            :         .ref_and_mask_cp8 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP8_MASK,</a>
<a name="258"><span class="lineNum">     258 </span>            :         .ref_and_mask_cp9 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP9_MASK,</a>
<a name="259"><span class="lineNum">     259 </span>            :         .ref_and_mask_sdma0 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__SDMA0_MASK,</a>
<a name="260"><span class="lineNum">     260 </span>            :         .ref_and_mask_sdma1 = BIF_BX_PF0_GPU_HDP_FLUSH_DONE__SDMA1_MASK</a>
<a name="261"><span class="lineNum">     261 </span>            : };</a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 : static void nbio_v6_1_init_registers(struct amdgpu_device *adev)</span></a>
<a name="264"><span class="lineNum">     264 </span>            : {</a>
<a name="265"><span class="lineNum">     265 </span>            :         uint32_t def, data;</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_CONFIG_CNTL);</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(data, PCIE_CONFIG_CNTL, CI_SWUS_MAX_READ_REQUEST_SIZE_MODE, 1);</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(data, PCIE_CONFIG_CNTL, CI_SWUS_MAX_READ_REQUEST_SIZE_PRIV, 1);</span></a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_CONFIG_CNTL, data);</span></a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_CI_CNTL);</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(data, PCIE_CI_CNTL, CI_SLV_ORDERING_DIS, 1);</span></a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_CI_CNTL, data);</span></a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 adev-&gt;rmmio_remap.reg_offset = SOC15_REG_OFFSET(NBIO, 0,</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                         mmBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL) &lt;&lt; 2;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 : }</span></a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 : static void nbio_v6_1_program_ltr(struct amdgpu_device *adev)</span></a>
<a name="286"><span class="lineNum">     286 </span>            : {</a>
<a name="287"><span class="lineNum">     287 </span>            :         uint32_t def, data;</a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :         WREG32_PCIE(smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL, 0x75EB);</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_BIF_STRAP2);</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         data &amp;= ~RCC_BIF_STRAP2__STRAP_LTR_IN_ASPML1_DIS_MASK;</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_BIF_STRAP2, data);</span></a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL);</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         data &amp;= ~EP_PCIE_TX_LTR_CNTL__LTR_PRIV_MSG_DIS_IN_PM_NON_D0_MASK;</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL, data);</span></a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2);</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :         data |= BIF_CFG_DEV0_EPF0_DEVICE_CNTL2__LTR_EN_MASK;</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2, data);</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 : }</span></a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 : static void nbio_v6_1_program_aspm(struct amdgpu_device *adev)</span></a>
<a name="308"><span class="lineNum">     308 </span>            : {</a>
<a name="309"><span class="lineNum">     309 </span>            :         uint32_t def, data;</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL);</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK;</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK;</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK;</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL, data);</span></a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL7);</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL7__LC_NBIF_ASPM_INPUT_EN_MASK;</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL7, data);</span></a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnNBIF_MGCG_CTRL_LCLK);</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         data |= NBIF_MGCG_CTRL_LCLK__NBIF_MGCG_REG_DIS_LCLK_MASK;</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnNBIF_MGCG_CTRL_LCLK, data);</span></a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL3);</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK_MASK;</span></a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL3, data);</span></a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_BIF_STRAP3);</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :         data &amp;= ~RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER_MASK;</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :         data &amp;= ~RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER_MASK;</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_BIF_STRAP3, data);</span></a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_BIF_STRAP5);</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :         data &amp;= ~RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER_MASK;</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_BIF_STRAP5, data);</span></a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2);</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :         data &amp;= ~BIF_CFG_DEV0_EPF0_DEVICE_CNTL2__LTR_EN_MASK;</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2, data);</span></a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :         WREG32_PCIE(smnBIF_CFG_DEV0_EPF0_PCIE_LTR_CAP, 0x10011001);</span></a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPSWUSP0_PCIE_LC_CNTL2);</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :         data |= PSWUSP0_PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK |</span></a>
<a name="353"><span class="lineNum">     353 </span>            :                 PSWUSP0_PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23_MASK;</a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :         data &amp;= ~PSWUSP0_PCIE_LC_CNTL2__LC_RCV_L0_TO_RCV_L0S_DIS_MASK;</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPSWUSP0_PCIE_LC_CNTL2, data);</span></a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL6);</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL6__LC_L1_POWERDOWN_MASK |</span></a>
<a name="360"><span class="lineNum">     360 </span>            :                 PCIE_LC_CNTL6__LC_RX_L0S_STANDBY_EN_MASK;</a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL6, data);</span></a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :         nbio_v6_1_program_ltr(adev);</span></a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_BIF_STRAP3);</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :         data |= 0x5DE0 &lt;&lt; RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER__SHIFT;</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :         data |= 0x0010 &lt;&lt; RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER__SHIFT;</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_BIF_STRAP3, data);</span></a>
<a name="371"><span class="lineNum">     371 </span>            : </a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_BIF_STRAP5);</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         data |= 0x0010 &lt;&lt; RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER__SHIFT;</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_BIF_STRAP5, data);</span></a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL);</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK;</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :         data |= 0x9 &lt;&lt; PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT;</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :         data |= 0x1 &lt;&lt; PCIE_LC_CNTL__LC_PMI_TO_L1_DIS__SHIFT;</span></a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL, data);</span></a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL3);</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK_MASK;</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL3, data);</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 : }</span></a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            : const struct amdgpu_nbio_funcs nbio_v6_1_funcs = {</a>
<a name="391"><span class="lineNum">     391 </span>            :         .get_hdp_flush_req_offset = nbio_v6_1_get_hdp_flush_req_offset,</a>
<a name="392"><span class="lineNum">     392 </span>            :         .get_hdp_flush_done_offset = nbio_v6_1_get_hdp_flush_done_offset,</a>
<a name="393"><span class="lineNum">     393 </span>            :         .get_pcie_index_offset = nbio_v6_1_get_pcie_index_offset,</a>
<a name="394"><span class="lineNum">     394 </span>            :         .get_pcie_data_offset = nbio_v6_1_get_pcie_data_offset,</a>
<a name="395"><span class="lineNum">     395 </span>            :         .get_rev_id = nbio_v6_1_get_rev_id,</a>
<a name="396"><span class="lineNum">     396 </span>            :         .mc_access_enable = nbio_v6_1_mc_access_enable,</a>
<a name="397"><span class="lineNum">     397 </span>            :         .get_memsize = nbio_v6_1_get_memsize,</a>
<a name="398"><span class="lineNum">     398 </span>            :         .sdma_doorbell_range = nbio_v6_1_sdma_doorbell_range,</a>
<a name="399"><span class="lineNum">     399 </span>            :         .enable_doorbell_aperture = nbio_v6_1_enable_doorbell_aperture,</a>
<a name="400"><span class="lineNum">     400 </span>            :         .enable_doorbell_selfring_aperture = nbio_v6_1_enable_doorbell_selfring_aperture,</a>
<a name="401"><span class="lineNum">     401 </span>            :         .ih_doorbell_range = nbio_v6_1_ih_doorbell_range,</a>
<a name="402"><span class="lineNum">     402 </span>            :         .update_medium_grain_clock_gating = nbio_v6_1_update_medium_grain_clock_gating,</a>
<a name="403"><span class="lineNum">     403 </span>            :         .update_medium_grain_light_sleep = nbio_v6_1_update_medium_grain_light_sleep,</a>
<a name="404"><span class="lineNum">     404 </span>            :         .get_clockgating_state = nbio_v6_1_get_clockgating_state,</a>
<a name="405"><span class="lineNum">     405 </span>            :         .ih_control = nbio_v6_1_ih_control,</a>
<a name="406"><span class="lineNum">     406 </span>            :         .init_registers = nbio_v6_1_init_registers,</a>
<a name="407"><span class="lineNum">     407 </span>            :         .remap_hdp_registers = nbio_v6_1_remap_hdp_registers,</a>
<a name="408"><span class="lineNum">     408 </span>            :         .program_aspm =  nbio_v6_1_program_aspm,</a>
<a name="409"><span class="lineNum">     409 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
