
Lab1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000008f4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  000008f4  00000988  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000066  00800072  00800072  0000099a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000099a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000009f8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c8  00000000  00000000  00000a34  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f84  00000000  00000000  00000afc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008c0  00000000  00000000  00001a80  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000069d  00000000  00000000  00002340  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001fc  00000000  00000000  000029e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004af  00000000  00000000  00002bdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000834  00000000  00000000  0000308b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000098  00000000  00000000  000038bf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e4 ef       	ldi	r30, 0xF4	; 244
  68:	f8 e0       	ldi	r31, 0x08	; 8
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a2 37       	cpi	r26, 0x72	; 114
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a2 e7       	ldi	r26, 0x72	; 114
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a8 3d       	cpi	r26, 0xD8	; 216
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 ff 00 	call	0x1fe	; 0x1fe <main>
  8a:	0c 94 78 04 	jmp	0x8f0	; 0x8f0 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <LCD_kick>:
}


void LCD_kick()
{
	LCD_Control |= (1<<ENPIN);
  92:	c3 9a       	sbi	0x18, 3	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  94:	85 e0       	ldi	r24, 0x05	; 5
  96:	8a 95       	dec	r24
  98:	f1 f7       	brne	.-4      	; 0x96 <LCD_kick+0x4>
  9a:	00 00       	nop
	_delay_us(1);
	LCD_Control &= ~ (1<<ENPIN);
  9c:	c3 98       	cbi	0x18, 3	; 24
  9e:	08 95       	ret

000000a0 <LCD_WRITE_COMMAND>:
	_delay_ms(2);
	#endif
}

void LCD_WRITE_COMMAND( unsigned char command )
{
  a0:	cf 93       	push	r28
  a2:	c8 2f       	mov	r28, r24
	LCD_kick();
	#endif
	
	#ifdef FOUR_BIT_MODE
	// SEND THE DATA TWICE
	LCD_Port = (LCD_Port & 0x0F) | (command & 0xF0);
  a4:	8b b3       	in	r24, 0x1b	; 27
  a6:	8f 70       	andi	r24, 0x0F	; 15
  a8:	9c 2f       	mov	r25, r28
  aa:	90 7f       	andi	r25, 0xF0	; 240
  ac:	89 2b       	or	r24, r25
  ae:	8b bb       	out	0x1b, r24	; 27
	LCD_Control &= ~ (1<<RSPIN);
  b0:	c1 98       	cbi	0x18, 1	; 24
	LCD_kick();
  b2:	0e 94 49 00 	call	0x92	; 0x92 <LCD_kick>
  b6:	8f e1       	ldi	r24, 0x1F	; 31
  b8:	93 e0       	ldi	r25, 0x03	; 3
  ba:	01 97       	sbiw	r24, 0x01	; 1
  bc:	f1 f7       	brne	.-4      	; 0xba <LCD_WRITE_COMMAND+0x1a>
  be:	00 c0       	rjmp	.+0      	; 0xc0 <LCD_WRITE_COMMAND+0x20>
  c0:	00 00       	nop
	_delay_us(200);
	LCD_Port = (LCD_Port & 0x0F) | (command << 4);
  c2:	8b b3       	in	r24, 0x1b	; 27
  c4:	28 2f       	mov	r18, r24
  c6:	2f 70       	andi	r18, 0x0F	; 15
  c8:	30 e1       	ldi	r19, 0x10	; 16
  ca:	c3 9f       	mul	r28, r19
  cc:	c0 01       	movw	r24, r0
  ce:	11 24       	eor	r1, r1
  d0:	82 2b       	or	r24, r18
  d2:	8b bb       	out	0x1b, r24	; 27
	LCD_kick();
  d4:	0e 94 49 00 	call	0x92	; 0x92 <LCD_kick>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  d8:	8f e3       	ldi	r24, 0x3F	; 63
  da:	9f e1       	ldi	r25, 0x1F	; 31
  dc:	01 97       	sbiw	r24, 0x01	; 1
  de:	f1 f7       	brne	.-4      	; 0xdc <LCD_WRITE_COMMAND+0x3c>
  e0:	00 c0       	rjmp	.+0      	; 0xe2 <LCD_WRITE_COMMAND+0x42>
  e2:	00 00       	nop
	_delay_ms(2);
	#endif
}
  e4:	cf 91       	pop	r28
  e6:	08 95       	ret

000000e8 <LCD_Init>:
	// CONNECT RW PIN BY GROUND EXTERNALLY AND DO NOT CONNECT BY ANY SoC PINS

	// For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer
	// SHOULD SEND [ 0x02 ] in LCD COMMAND BEFORE USE FOUR BIT MODE FROM LCD DATA SHEET
	
	LCD_DPin = 0xFF;							 				// CONTROL LCD PINS [D4-D7]
  e8:	8f ef       	ldi	r24, 0xFF	; 255
  ea:	8a bb       	out	0x1a, r24	; 26
	LCD_Dir_Control = 0xFF;										// MAKE CONTROL PINS OUTPUT
  ec:	87 bb       	out	0x17, r24	; 23
	LCD_Control &= (1<<RWPIN);									// MAKE RW PIN AS OUTPUT [ GROUND ]
  ee:	88 b3       	in	r24, 0x18	; 24
  f0:	84 70       	andi	r24, 0x04	; 4
  f2:	88 bb       	out	0x18, r24	; 24
  f4:	8f e5       	ldi	r24, 0x5F	; 95
  f6:	9a ee       	ldi	r25, 0xEA	; 234
  f8:	01 97       	sbiw	r24, 0x01	; 1
  fa:	f1 f7       	brne	.-4      	; 0xf8 <LCD_Init+0x10>
  fc:	00 c0       	rjmp	.+0      	; 0xfe <LCD_Init+0x16>
  fe:	00 00       	nop
	_delay_ms(15);												// WAIT BEFORE LCD ACTIVATION
	LCD_WRITE_COMMAND(FOUR_BIT_CONTROL);						// 4-BIT CONTROL
 100:	82 e0       	ldi	r24, 0x02	; 2
 102:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(LCD_FUNCTION_4BIT_2LINES);				// CONTROL MATRIX 4-BIT
 106:	88 e2       	ldi	r24, 0x28	; 40
 108:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(DISABLE_CURSOR);			   			    // DISABLE CURSOR
 10c:	8c e0       	ldi	r24, 0x0C	; 12
 10e:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(LCD_ENTRY_MODE);							// MOVE CURSOR
 112:	86 e0       	ldi	r24, 0x06	; 6
 114:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(LCD_CLEAR_SCREEN);						// CLEAN LCD
 118:	81 e0       	ldi	r24, 0x01	; 1
 11a:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_WRITE_COMMAND>
 11e:	8f e3       	ldi	r24, 0x3F	; 63
 120:	9f e1       	ldi	r25, 0x1F	; 31
 122:	01 97       	sbiw	r24, 0x01	; 1
 124:	f1 f7       	brne	.-4      	; 0x122 <LCD_Init+0x3a>
 126:	00 c0       	rjmp	.+0      	; 0x128 <LCD_Init+0x40>
 128:	00 00       	nop
 12a:	08 95       	ret

0000012c <LCD_Clear>:
	#endif
}

void LCD_Clear()
{
	LCD_WRITE_COMMAND (LCD_CLEAR_SCREEN);			// CLEAN LCD
 12c:	81 e0       	ldi	r24, 0x01	; 1
 12e:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_WRITE_COMMAND>
 132:	8f e3       	ldi	r24, 0x3F	; 63
 134:	9f e1       	ldi	r25, 0x1F	; 31
 136:	01 97       	sbiw	r24, 0x01	; 1
 138:	f1 f7       	brne	.-4      	; 0x136 <LCD_Clear+0xa>
 13a:	00 c0       	rjmp	.+0      	; 0x13c <LCD_Clear+0x10>
 13c:	00 00       	nop
	_delay_ms(2);						// WAIT TO CLEAN LCD
	LCD_WRITE_COMMAND (LCD_BEGIN_AT_FIRST_ROW); 		// MOVE TO POSITION LINE 1 AND POSITION 0
 13e:	80 e8       	ldi	r24, 0x80	; 128
 140:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_WRITE_COMMAND>
	count=0;
 144:	10 92 73 00 	sts	0x0073, r1	; 0x800073 <__data_end+0x1>
 148:	10 92 72 00 	sts	0x0072, r1	; 0x800072 <__data_end>
 14c:	08 95       	ret

0000014e <LCD_WRITE_CHAR>:
}

void LCD_WRITE_CHAR(unsigned char Character)
{
 14e:	cf 93       	push	r28
 150:	c8 2f       	mov	r28, r24
	// TO MAKE SURE THE FOUR BIT MODE WILL WORK GOOD
	// CONNECT RW PIN BY GROUND EXTERNALLY AND DO NOT CONNECT BY ANY SoC PINS
	// TO SEND COMMAND TO LCD
	// A) SET PORT DIRECTION AS OUTPUT [ DONE IN INIT FUN ]

	if(count == 16)
 152:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <__data_end>
 156:	90 91 73 00 	lds	r25, 0x0073	; 0x800073 <__data_end+0x1>
 15a:	80 31       	cpi	r24, 0x10	; 16
 15c:	91 05       	cpc	r25, r1
 15e:	21 f4       	brne	.+8      	; 0x168 <LCD_WRITE_CHAR+0x1a>
	}
	
	else if (line == 2)
	{
		if(position<32 && position>=0)
		LCD_WRITE_COMMAND(LCD_BEGIN_AT_SECOND_ROW);
 160:	80 ec       	ldi	r24, 0xC0	; 192
 162:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_WRITE_COMMAND>
 166:	0b c0       	rjmp	.+22     	; 0x17e <LCD_WRITE_CHAR+0x30>

	if(count == 16)
	{
		LCD_GOTO_XY(2,0);
	}
	else if (count == 32)
 168:	80 97       	sbiw	r24, 0x20	; 32
 16a:	49 f4       	brne	.+18     	; 0x17e <LCD_WRITE_CHAR+0x30>
	{
		LCD_Clear();
 16c:	0e 94 96 00 	call	0x12c	; 0x12c <LCD_Clear>
void LCD_GOTO_XY(unsigned char line, unsigned char position)
{
	if(line == 1)
	{
		if(position<16 && position>=0)
		LCD_WRITE_COMMAND(LCD_BEGIN_AT_FIRST_ROW);
 170:	80 e8       	ldi	r24, 0x80	; 128
 172:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_WRITE_COMMAND>
	}
	else if (count == 32)
	{
		LCD_Clear();
		LCD_GOTO_XY(1,0);
		count = 0;
 176:	10 92 73 00 	sts	0x0073, r1	; 0x800073 <__data_end+0x1>
 17a:	10 92 72 00 	sts	0x0072, r1	; 0x800072 <__data_end>
	}
	LCD_Port = (LCD_Port & 0x0F) | (Character & 0xF0);
 17e:	8b b3       	in	r24, 0x1b	; 27
 180:	8f 70       	andi	r24, 0x0F	; 15
 182:	9c 2f       	mov	r25, r28
 184:	90 7f       	andi	r25, 0xF0	; 240
 186:	89 2b       	or	r24, r25
 188:	8b bb       	out	0x1b, r24	; 27
	// TURN RS ON FOR DATA MODE
	LCD_Control |= (1<<RSPIN);
 18a:	c1 9a       	sbi	0x18, 1	; 24
	LCD_kick();
 18c:	0e 94 49 00 	call	0x92	; 0x92 <LCD_kick>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 190:	8f e1       	ldi	r24, 0x1F	; 31
 192:	93 e0       	ldi	r25, 0x03	; 3
 194:	01 97       	sbiw	r24, 0x01	; 1
 196:	f1 f7       	brne	.-4      	; 0x194 <LCD_WRITE_CHAR+0x46>
 198:	00 c0       	rjmp	.+0      	; 0x19a <LCD_WRITE_CHAR+0x4c>
 19a:	00 00       	nop
	_delay_us(200);
	LCD_Port = (LCD_Port & 0x0F) | (Character << 4);
 19c:	8b b3       	in	r24, 0x1b	; 27
 19e:	28 2f       	mov	r18, r24
 1a0:	2f 70       	andi	r18, 0x0F	; 15
 1a2:	30 e1       	ldi	r19, 0x10	; 16
 1a4:	c3 9f       	mul	r28, r19
 1a6:	c0 01       	movw	r24, r0
 1a8:	11 24       	eor	r1, r1
 1aa:	82 2b       	or	r24, r18
 1ac:	8b bb       	out	0x1b, r24	; 27
	LCD_kick();
 1ae:	0e 94 49 00 	call	0x92	; 0x92 <LCD_kick>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1b2:	8f e3       	ldi	r24, 0x3F	; 63
 1b4:	9c e9       	ldi	r25, 0x9C	; 156
 1b6:	01 97       	sbiw	r24, 0x01	; 1
 1b8:	f1 f7       	brne	.-4      	; 0x1b6 <LCD_WRITE_CHAR+0x68>
 1ba:	00 c0       	rjmp	.+0      	; 0x1bc <LCD_WRITE_CHAR+0x6e>
 1bc:	00 00       	nop
	_delay_ms(10);
	count++;
 1be:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <__data_end>
 1c2:	90 91 73 00 	lds	r25, 0x0073	; 0x800073 <__data_end+0x1>
 1c6:	01 96       	adiw	r24, 0x01	; 1
 1c8:	90 93 73 00 	sts	0x0073, r25	; 0x800073 <__data_end+0x1>
 1cc:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__data_end>
 1d0:	8f e5       	ldi	r24, 0x5F	; 95
 1d2:	9a ee       	ldi	r25, 0xEA	; 234
 1d4:	01 97       	sbiw	r24, 0x01	; 1
 1d6:	f1 f7       	brne	.-4      	; 0x1d4 <LCD_WRITE_CHAR+0x86>
 1d8:	00 c0       	rjmp	.+0      	; 0x1da <LCD_WRITE_CHAR+0x8c>
 1da:	00 00       	nop
	_delay_ms(15);
	
	#endif
	
}
 1dc:	cf 91       	pop	r28
 1de:	08 95       	ret

000001e0 <LCD_WRITE_STRING>:


void LCD_WRITE_STRING (char *str)
{
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29
 1e4:	ec 01       	movw	r28, r24
	while(*str > 0)
 1e6:	88 81       	ld	r24, Y
 1e8:	88 23       	and	r24, r24
 1ea:	31 f0       	breq	.+12     	; 0x1f8 <LCD_WRITE_STRING+0x18>
 1ec:	21 96       	adiw	r28, 0x01	; 1
	{
		LCD_WRITE_CHAR(*str++);
 1ee:	0e 94 a7 00 	call	0x14e	; 0x14e <LCD_WRITE_CHAR>
}


void LCD_WRITE_STRING (char *str)
{
	while(*str > 0)
 1f2:	89 91       	ld	r24, Y+
 1f4:	81 11       	cpse	r24, r1
 1f6:	fb cf       	rjmp	.-10     	; 0x1ee <LCD_WRITE_STRING+0xe>
	{
		LCD_WRITE_CHAR(*str++);
	}
}
 1f8:	df 91       	pop	r29
 1fa:	cf 91       	pop	r28
 1fc:	08 95       	ret

000001fe <main>:
u32 num=0;

int main(void)
{
	/* Replace with your application code */
	LCD_Init();
 1fe:	0e 94 74 00 	call	0xe8	; 0xe8 <LCD_Init>
	UART_Init();
 202:	0e 94 1a 01 	call	0x234	; 0x234 <UART_Init>
	
	LCD_WRITE_STRING("UART TR");
 206:	80 e6       	ldi	r24, 0x60	; 96
 208:	90 e0       	ldi	r25, 0x00	; 0
 20a:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <LCD_WRITE_STRING>
	
	//UART_Send('Y');
	//UART_Send('A');
	//UART_Send('Y');
	
	UART_SendString("ahmed");
 20e:	88 e6       	ldi	r24, 0x68	; 104
 210:	90 e0       	ldi	r25, 0x00	; 0
 212:	0e 94 28 01 	call	0x250	; 0x250 <UART_SendString>
	UART_SendNumberU32(32767);
 216:	6f ef       	ldi	r22, 0xFF	; 255
 218:	7f e7       	ldi	r23, 0x7F	; 127
 21a:	80 e0       	ldi	r24, 0x00	; 0
 21c:	90 e0       	ldi	r25, 0x00	; 0
 21e:	0e 94 3a 01 	call	0x274	; 0x274 <UART_SendNumberU32>
	
	while (1)
	{
		UART_ReceiveString(str);
 222:	84 e7       	ldi	r24, 0x74	; 116
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	0e 94 68 01 	call	0x2d0	; 0x2d0 <UART_ReceiveString>
		LCD_WRITE_STRING(str);
 22a:	84 e7       	ldi	r24, 0x74	; 116
 22c:	90 e0       	ldi	r25, 0x00	; 0
 22e:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <LCD_WRITE_STRING>
 232:	f7 cf       	rjmp	.-18     	; 0x222 <main+0x24>

00000234 <UART_Init>:

void UART_Init(void)
{
	/*----- Baud rate----*/
	// 9600 and Crystal 8 MHz
	UBRRL = 51 ;
 234:	83 e3       	ldi	r24, 0x33	; 51
 236:	89 b9       	out	0x09, r24	; 9
	CLEAR_BIT(UCSRA,U2X);  //normal mode (Divide by 16 bit)
 238:	59 98       	cbi	0x0b, 1	; 11
	// No Parity
	// 8 bit data is initialized value by default

	
	/*----- Enable UART TX , RX Pins ----*/
	SET_BIT(UCSRB,TXEN);
 23a:	53 9a       	sbi	0x0a, 3	; 10
	SET_BIT(UCSRB,RXEN);
 23c:	54 9a       	sbi	0x0a, 4	; 10
 23e:	08 95       	ret

00000240 <UART_Send>:
}


void UART_Send(u8 data)
{
	while(!READ_BIT(UCSRA,UDRE)); //UDRE: USART Data Register Empty (FLAG)
 240:	5d 9b       	sbis	0x0b, 5	; 11
 242:	fe cf       	rjmp	.-4      	; 0x240 <UART_Send>
	UDR = data ;
 244:	8c b9       	out	0x0c, r24	; 12
 246:	08 95       	ret

00000248 <UART_Receive>:
}


u8 UART_Receive(void)
{
	while(!READ_BIT(UCSRA,RXC)); //RXC: USART Receive Complete (FLAG)
 248:	5f 9b       	sbis	0x0b, 7	; 11
 24a:	fe cf       	rjmp	.-4      	; 0x248 <UART_Receive>
	return UDR ;
 24c:	8c b1       	in	r24, 0x0c	; 12
}
 24e:	08 95       	ret

00000250 <UART_SendString>:
	UART_SendString(str);
}


void UART_SendString(char *str)
{
 250:	cf 93       	push	r28
 252:	df 93       	push	r29
 254:	ec 01       	movw	r28, r24
	while(*str > 0)
 256:	88 81       	ld	r24, Y
 258:	88 23       	and	r24, r24
 25a:	31 f0       	breq	.+12     	; 0x268 <UART_SendString+0x18>
 25c:	21 96       	adiw	r28, 0x01	; 1
	{
		UART_Send(*str++);
 25e:	0e 94 20 01 	call	0x240	; 0x240 <UART_Send>
}


void UART_SendString(char *str)
{
	while(*str > 0)
 262:	89 91       	ld	r24, Y+
 264:	81 11       	cpse	r24, r1
 266:	fb cf       	rjmp	.-10     	; 0x25e <UART_SendString+0xe>
	{
		UART_Send(*str++);
	}
	UART_Send(Default_Stop);
 268:	8d e0       	ldi	r24, 0x0D	; 13
 26a:	0e 94 20 01 	call	0x240	; 0x240 <UART_Send>
}
 26e:	df 91       	pop	r29
 270:	cf 91       	pop	r28
 272:	08 95       	ret

00000274 <UART_SendNumberU32>:
	return UDR ;
}


void UART_SendNumberU32(u32 num)
{
 274:	0f 93       	push	r16
 276:	1f 93       	push	r17
 278:	cf 93       	push	r28
 27a:	df 93       	push	r29
 27c:	cd b7       	in	r28, 0x3d	; 61
 27e:	de b7       	in	r29, 0x3e	; 62
 280:	27 97       	sbiw	r28, 0x07	; 7
 282:	0f b6       	in	r0, 0x3f	; 63
 284:	f8 94       	cli
 286:	de bf       	out	0x3e, r29	; 62
 288:	0f be       	out	0x3f, r0	; 63
 28a:	cd bf       	out	0x3d, r28	; 61
	char  str[7];
		
	sprintf(str,"%d",num);  // Adjust the formatting to your liking.
 28c:	9f 93       	push	r25
 28e:	8f 93       	push	r24
 290:	7f 93       	push	r23
 292:	6f 93       	push	r22
 294:	8e e6       	ldi	r24, 0x6E	; 110
 296:	90 e0       	ldi	r25, 0x00	; 0
 298:	9f 93       	push	r25
 29a:	8f 93       	push	r24
 29c:	8e 01       	movw	r16, r28
 29e:	0f 5f       	subi	r16, 0xFF	; 255
 2a0:	1f 4f       	sbci	r17, 0xFF	; 255
 2a2:	1f 93       	push	r17
 2a4:	0f 93       	push	r16
 2a6:	0e 94 8e 01 	call	0x31c	; 0x31c <sprintf>
		
	UART_SendString(str);
 2aa:	c8 01       	movw	r24, r16
 2ac:	0e 94 28 01 	call	0x250	; 0x250 <UART_SendString>
}
 2b0:	0f b6       	in	r0, 0x3f	; 63
 2b2:	f8 94       	cli
 2b4:	de bf       	out	0x3e, r29	; 62
 2b6:	0f be       	out	0x3f, r0	; 63
 2b8:	cd bf       	out	0x3d, r28	; 61
 2ba:	27 96       	adiw	r28, 0x07	; 7
 2bc:	0f b6       	in	r0, 0x3f	; 63
 2be:	f8 94       	cli
 2c0:	de bf       	out	0x3e, r29	; 62
 2c2:	0f be       	out	0x3f, r0	; 63
 2c4:	cd bf       	out	0x3d, r28	; 61
 2c6:	df 91       	pop	r29
 2c8:	cf 91       	pop	r28
 2ca:	1f 91       	pop	r17
 2cc:	0f 91       	pop	r16
 2ce:	08 95       	ret

000002d0 <UART_ReceiveString>:
	UART_Send(Default_Stop);
}


void UART_ReceiveString(u8 *Buff)
{
 2d0:	ef 92       	push	r14
 2d2:	ff 92       	push	r15
 2d4:	1f 93       	push	r17
 2d6:	cf 93       	push	r28
 2d8:	df 93       	push	r29
 2da:	7c 01       	movw	r14, r24
	u8 i=0;
	Buff[i] =UART_Receive();
 2dc:	0e 94 24 01 	call	0x248	; 0x248 <UART_Receive>
 2e0:	f7 01       	movw	r30, r14
 2e2:	80 83       	st	Z, r24
	UART_Send(Buff[i]);
 2e4:	0e 94 20 01 	call	0x240	; 0x240 <UART_Send>
	while(Buff[i] != Default_Stop)
 2e8:	f7 01       	movw	r30, r14
 2ea:	80 81       	ld	r24, Z
 2ec:	8d 30       	cpi	r24, 0x0D	; 13
 2ee:	71 f0       	breq	.+28     	; 0x30c <UART_ReceiveString+0x3c>
 2f0:	10 e0       	ldi	r17, 0x00	; 0
	{
		i++;
 2f2:	1f 5f       	subi	r17, 0xFF	; 255
		Buff[i] = UART_Receive();
 2f4:	e7 01       	movw	r28, r14
 2f6:	c1 0f       	add	r28, r17
 2f8:	d1 1d       	adc	r29, r1
 2fa:	0e 94 24 01 	call	0x248	; 0x248 <UART_Receive>
 2fe:	88 83       	st	Y, r24
		UART_Send(Buff[i]);
 300:	0e 94 20 01 	call	0x240	; 0x240 <UART_Send>
void UART_ReceiveString(u8 *Buff)
{
	u8 i=0;
	Buff[i] =UART_Receive();
	UART_Send(Buff[i]);
	while(Buff[i] != Default_Stop)
 304:	88 81       	ld	r24, Y
 306:	8d 30       	cpi	r24, 0x0D	; 13
 308:	a1 f7       	brne	.-24     	; 0x2f2 <UART_ReceiveString+0x22>
 30a:	01 c0       	rjmp	.+2      	; 0x30e <UART_ReceiveString+0x3e>
 30c:	e7 01       	movw	r28, r14
	{
		i++;
		Buff[i] = UART_Receive();
		UART_Send(Buff[i]);
	}
	Buff[i]='\0';
 30e:	18 82       	st	Y, r1
 310:	df 91       	pop	r29
 312:	cf 91       	pop	r28
 314:	1f 91       	pop	r17
 316:	ff 90       	pop	r15
 318:	ef 90       	pop	r14
 31a:	08 95       	ret

0000031c <sprintf>:
 31c:	ae e0       	ldi	r26, 0x0E	; 14
 31e:	b0 e0       	ldi	r27, 0x00	; 0
 320:	e4 e9       	ldi	r30, 0x94	; 148
 322:	f1 e0       	ldi	r31, 0x01	; 1
 324:	0c 94 4f 04 	jmp	0x89e	; 0x89e <__prologue_saves__+0x1c>
 328:	0d 89       	ldd	r16, Y+21	; 0x15
 32a:	1e 89       	ldd	r17, Y+22	; 0x16
 32c:	86 e0       	ldi	r24, 0x06	; 6
 32e:	8c 83       	std	Y+4, r24	; 0x04
 330:	1a 83       	std	Y+2, r17	; 0x02
 332:	09 83       	std	Y+1, r16	; 0x01
 334:	8f ef       	ldi	r24, 0xFF	; 255
 336:	9f e7       	ldi	r25, 0x7F	; 127
 338:	9e 83       	std	Y+6, r25	; 0x06
 33a:	8d 83       	std	Y+5, r24	; 0x05
 33c:	ae 01       	movw	r20, r28
 33e:	47 5e       	subi	r20, 0xE7	; 231
 340:	5f 4f       	sbci	r21, 0xFF	; 255
 342:	6f 89       	ldd	r22, Y+23	; 0x17
 344:	78 8d       	ldd	r23, Y+24	; 0x18
 346:	ce 01       	movw	r24, r28
 348:	01 96       	adiw	r24, 0x01	; 1
 34a:	0e 94 b0 01 	call	0x360	; 0x360 <vfprintf>
 34e:	ef 81       	ldd	r30, Y+7	; 0x07
 350:	f8 85       	ldd	r31, Y+8	; 0x08
 352:	e0 0f       	add	r30, r16
 354:	f1 1f       	adc	r31, r17
 356:	10 82       	st	Z, r1
 358:	2e 96       	adiw	r28, 0x0e	; 14
 35a:	e4 e0       	ldi	r30, 0x04	; 4
 35c:	0c 94 6b 04 	jmp	0x8d6	; 0x8d6 <__epilogue_restores__+0x1c>

00000360 <vfprintf>:
 360:	ab e0       	ldi	r26, 0x0B	; 11
 362:	b0 e0       	ldi	r27, 0x00	; 0
 364:	e6 eb       	ldi	r30, 0xB6	; 182
 366:	f1 e0       	ldi	r31, 0x01	; 1
 368:	0c 94 41 04 	jmp	0x882	; 0x882 <__prologue_saves__>
 36c:	6c 01       	movw	r12, r24
 36e:	7b 01       	movw	r14, r22
 370:	8a 01       	movw	r16, r20
 372:	fc 01       	movw	r30, r24
 374:	17 82       	std	Z+7, r1	; 0x07
 376:	16 82       	std	Z+6, r1	; 0x06
 378:	83 81       	ldd	r24, Z+3	; 0x03
 37a:	81 ff       	sbrs	r24, 1
 37c:	cc c1       	rjmp	.+920    	; 0x716 <__LOCK_REGION_LENGTH__+0x316>
 37e:	ce 01       	movw	r24, r28
 380:	01 96       	adiw	r24, 0x01	; 1
 382:	3c 01       	movw	r6, r24
 384:	f6 01       	movw	r30, r12
 386:	93 81       	ldd	r25, Z+3	; 0x03
 388:	f7 01       	movw	r30, r14
 38a:	93 fd       	sbrc	r25, 3
 38c:	85 91       	lpm	r24, Z+
 38e:	93 ff       	sbrs	r25, 3
 390:	81 91       	ld	r24, Z+
 392:	7f 01       	movw	r14, r30
 394:	88 23       	and	r24, r24
 396:	09 f4       	brne	.+2      	; 0x39a <vfprintf+0x3a>
 398:	ba c1       	rjmp	.+884    	; 0x70e <__LOCK_REGION_LENGTH__+0x30e>
 39a:	85 32       	cpi	r24, 0x25	; 37
 39c:	39 f4       	brne	.+14     	; 0x3ac <vfprintf+0x4c>
 39e:	93 fd       	sbrc	r25, 3
 3a0:	85 91       	lpm	r24, Z+
 3a2:	93 ff       	sbrs	r25, 3
 3a4:	81 91       	ld	r24, Z+
 3a6:	7f 01       	movw	r14, r30
 3a8:	85 32       	cpi	r24, 0x25	; 37
 3aa:	29 f4       	brne	.+10     	; 0x3b6 <vfprintf+0x56>
 3ac:	b6 01       	movw	r22, r12
 3ae:	90 e0       	ldi	r25, 0x00	; 0
 3b0:	0e 94 a7 03 	call	0x74e	; 0x74e <fputc>
 3b4:	e7 cf       	rjmp	.-50     	; 0x384 <vfprintf+0x24>
 3b6:	91 2c       	mov	r9, r1
 3b8:	21 2c       	mov	r2, r1
 3ba:	31 2c       	mov	r3, r1
 3bc:	ff e1       	ldi	r31, 0x1F	; 31
 3be:	f3 15       	cp	r31, r3
 3c0:	d8 f0       	brcs	.+54     	; 0x3f8 <vfprintf+0x98>
 3c2:	8b 32       	cpi	r24, 0x2B	; 43
 3c4:	79 f0       	breq	.+30     	; 0x3e4 <vfprintf+0x84>
 3c6:	38 f4       	brcc	.+14     	; 0x3d6 <vfprintf+0x76>
 3c8:	80 32       	cpi	r24, 0x20	; 32
 3ca:	79 f0       	breq	.+30     	; 0x3ea <vfprintf+0x8a>
 3cc:	83 32       	cpi	r24, 0x23	; 35
 3ce:	a1 f4       	brne	.+40     	; 0x3f8 <vfprintf+0x98>
 3d0:	23 2d       	mov	r18, r3
 3d2:	20 61       	ori	r18, 0x10	; 16
 3d4:	1d c0       	rjmp	.+58     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
 3d6:	8d 32       	cpi	r24, 0x2D	; 45
 3d8:	61 f0       	breq	.+24     	; 0x3f2 <vfprintf+0x92>
 3da:	80 33       	cpi	r24, 0x30	; 48
 3dc:	69 f4       	brne	.+26     	; 0x3f8 <vfprintf+0x98>
 3de:	23 2d       	mov	r18, r3
 3e0:	21 60       	ori	r18, 0x01	; 1
 3e2:	16 c0       	rjmp	.+44     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
 3e4:	83 2d       	mov	r24, r3
 3e6:	82 60       	ori	r24, 0x02	; 2
 3e8:	38 2e       	mov	r3, r24
 3ea:	e3 2d       	mov	r30, r3
 3ec:	e4 60       	ori	r30, 0x04	; 4
 3ee:	3e 2e       	mov	r3, r30
 3f0:	2a c0       	rjmp	.+84     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
 3f2:	f3 2d       	mov	r31, r3
 3f4:	f8 60       	ori	r31, 0x08	; 8
 3f6:	1d c0       	rjmp	.+58     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
 3f8:	37 fc       	sbrc	r3, 7
 3fa:	2d c0       	rjmp	.+90     	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
 3fc:	20 ed       	ldi	r18, 0xD0	; 208
 3fe:	28 0f       	add	r18, r24
 400:	2a 30       	cpi	r18, 0x0A	; 10
 402:	40 f0       	brcs	.+16     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
 404:	8e 32       	cpi	r24, 0x2E	; 46
 406:	b9 f4       	brne	.+46     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
 408:	36 fc       	sbrc	r3, 6
 40a:	81 c1       	rjmp	.+770    	; 0x70e <__LOCK_REGION_LENGTH__+0x30e>
 40c:	23 2d       	mov	r18, r3
 40e:	20 64       	ori	r18, 0x40	; 64
 410:	32 2e       	mov	r3, r18
 412:	19 c0       	rjmp	.+50     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
 414:	36 fe       	sbrs	r3, 6
 416:	06 c0       	rjmp	.+12     	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
 418:	8a e0       	ldi	r24, 0x0A	; 10
 41a:	98 9e       	mul	r9, r24
 41c:	20 0d       	add	r18, r0
 41e:	11 24       	eor	r1, r1
 420:	92 2e       	mov	r9, r18
 422:	11 c0       	rjmp	.+34     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
 424:	ea e0       	ldi	r30, 0x0A	; 10
 426:	2e 9e       	mul	r2, r30
 428:	20 0d       	add	r18, r0
 42a:	11 24       	eor	r1, r1
 42c:	22 2e       	mov	r2, r18
 42e:	f3 2d       	mov	r31, r3
 430:	f0 62       	ori	r31, 0x20	; 32
 432:	3f 2e       	mov	r3, r31
 434:	08 c0       	rjmp	.+16     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
 436:	8c 36       	cpi	r24, 0x6C	; 108
 438:	21 f4       	brne	.+8      	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
 43a:	83 2d       	mov	r24, r3
 43c:	80 68       	ori	r24, 0x80	; 128
 43e:	38 2e       	mov	r3, r24
 440:	02 c0       	rjmp	.+4      	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
 442:	88 36       	cpi	r24, 0x68	; 104
 444:	41 f4       	brne	.+16     	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
 446:	f7 01       	movw	r30, r14
 448:	93 fd       	sbrc	r25, 3
 44a:	85 91       	lpm	r24, Z+
 44c:	93 ff       	sbrs	r25, 3
 44e:	81 91       	ld	r24, Z+
 450:	7f 01       	movw	r14, r30
 452:	81 11       	cpse	r24, r1
 454:	b3 cf       	rjmp	.-154    	; 0x3bc <vfprintf+0x5c>
 456:	98 2f       	mov	r25, r24
 458:	9f 7d       	andi	r25, 0xDF	; 223
 45a:	95 54       	subi	r25, 0x45	; 69
 45c:	93 30       	cpi	r25, 0x03	; 3
 45e:	28 f4       	brcc	.+10     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
 460:	0c 5f       	subi	r16, 0xFC	; 252
 462:	1f 4f       	sbci	r17, 0xFF	; 255
 464:	9f e3       	ldi	r25, 0x3F	; 63
 466:	99 83       	std	Y+1, r25	; 0x01
 468:	0d c0       	rjmp	.+26     	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
 46a:	83 36       	cpi	r24, 0x63	; 99
 46c:	31 f0       	breq	.+12     	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
 46e:	83 37       	cpi	r24, 0x73	; 115
 470:	71 f0       	breq	.+28     	; 0x48e <__LOCK_REGION_LENGTH__+0x8e>
 472:	83 35       	cpi	r24, 0x53	; 83
 474:	09 f0       	breq	.+2      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
 476:	59 c0       	rjmp	.+178    	; 0x52a <__LOCK_REGION_LENGTH__+0x12a>
 478:	21 c0       	rjmp	.+66     	; 0x4bc <__LOCK_REGION_LENGTH__+0xbc>
 47a:	f8 01       	movw	r30, r16
 47c:	80 81       	ld	r24, Z
 47e:	89 83       	std	Y+1, r24	; 0x01
 480:	0e 5f       	subi	r16, 0xFE	; 254
 482:	1f 4f       	sbci	r17, 0xFF	; 255
 484:	88 24       	eor	r8, r8
 486:	83 94       	inc	r8
 488:	91 2c       	mov	r9, r1
 48a:	53 01       	movw	r10, r6
 48c:	13 c0       	rjmp	.+38     	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>
 48e:	28 01       	movw	r4, r16
 490:	f2 e0       	ldi	r31, 0x02	; 2
 492:	4f 0e       	add	r4, r31
 494:	51 1c       	adc	r5, r1
 496:	f8 01       	movw	r30, r16
 498:	a0 80       	ld	r10, Z
 49a:	b1 80       	ldd	r11, Z+1	; 0x01
 49c:	36 fe       	sbrs	r3, 6
 49e:	03 c0       	rjmp	.+6      	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
 4a0:	69 2d       	mov	r22, r9
 4a2:	70 e0       	ldi	r23, 0x00	; 0
 4a4:	02 c0       	rjmp	.+4      	; 0x4aa <__LOCK_REGION_LENGTH__+0xaa>
 4a6:	6f ef       	ldi	r22, 0xFF	; 255
 4a8:	7f ef       	ldi	r23, 0xFF	; 255
 4aa:	c5 01       	movw	r24, r10
 4ac:	0e 94 9c 03 	call	0x738	; 0x738 <strnlen>
 4b0:	4c 01       	movw	r8, r24
 4b2:	82 01       	movw	r16, r4
 4b4:	f3 2d       	mov	r31, r3
 4b6:	ff 77       	andi	r31, 0x7F	; 127
 4b8:	3f 2e       	mov	r3, r31
 4ba:	16 c0       	rjmp	.+44     	; 0x4e8 <__LOCK_REGION_LENGTH__+0xe8>
 4bc:	28 01       	movw	r4, r16
 4be:	22 e0       	ldi	r18, 0x02	; 2
 4c0:	42 0e       	add	r4, r18
 4c2:	51 1c       	adc	r5, r1
 4c4:	f8 01       	movw	r30, r16
 4c6:	a0 80       	ld	r10, Z
 4c8:	b1 80       	ldd	r11, Z+1	; 0x01
 4ca:	36 fe       	sbrs	r3, 6
 4cc:	03 c0       	rjmp	.+6      	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
 4ce:	69 2d       	mov	r22, r9
 4d0:	70 e0       	ldi	r23, 0x00	; 0
 4d2:	02 c0       	rjmp	.+4      	; 0x4d8 <__LOCK_REGION_LENGTH__+0xd8>
 4d4:	6f ef       	ldi	r22, 0xFF	; 255
 4d6:	7f ef       	ldi	r23, 0xFF	; 255
 4d8:	c5 01       	movw	r24, r10
 4da:	0e 94 91 03 	call	0x722	; 0x722 <strnlen_P>
 4de:	4c 01       	movw	r8, r24
 4e0:	f3 2d       	mov	r31, r3
 4e2:	f0 68       	ori	r31, 0x80	; 128
 4e4:	3f 2e       	mov	r3, r31
 4e6:	82 01       	movw	r16, r4
 4e8:	33 fc       	sbrc	r3, 3
 4ea:	1b c0       	rjmp	.+54     	; 0x522 <__LOCK_REGION_LENGTH__+0x122>
 4ec:	82 2d       	mov	r24, r2
 4ee:	90 e0       	ldi	r25, 0x00	; 0
 4f0:	88 16       	cp	r8, r24
 4f2:	99 06       	cpc	r9, r25
 4f4:	b0 f4       	brcc	.+44     	; 0x522 <__LOCK_REGION_LENGTH__+0x122>
 4f6:	b6 01       	movw	r22, r12
 4f8:	80 e2       	ldi	r24, 0x20	; 32
 4fa:	90 e0       	ldi	r25, 0x00	; 0
 4fc:	0e 94 a7 03 	call	0x74e	; 0x74e <fputc>
 500:	2a 94       	dec	r2
 502:	f4 cf       	rjmp	.-24     	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
 504:	f5 01       	movw	r30, r10
 506:	37 fc       	sbrc	r3, 7
 508:	85 91       	lpm	r24, Z+
 50a:	37 fe       	sbrs	r3, 7
 50c:	81 91       	ld	r24, Z+
 50e:	5f 01       	movw	r10, r30
 510:	b6 01       	movw	r22, r12
 512:	90 e0       	ldi	r25, 0x00	; 0
 514:	0e 94 a7 03 	call	0x74e	; 0x74e <fputc>
 518:	21 10       	cpse	r2, r1
 51a:	2a 94       	dec	r2
 51c:	21 e0       	ldi	r18, 0x01	; 1
 51e:	82 1a       	sub	r8, r18
 520:	91 08       	sbc	r9, r1
 522:	81 14       	cp	r8, r1
 524:	91 04       	cpc	r9, r1
 526:	71 f7       	brne	.-36     	; 0x504 <__LOCK_REGION_LENGTH__+0x104>
 528:	e8 c0       	rjmp	.+464    	; 0x6fa <__LOCK_REGION_LENGTH__+0x2fa>
 52a:	84 36       	cpi	r24, 0x64	; 100
 52c:	11 f0       	breq	.+4      	; 0x532 <__LOCK_REGION_LENGTH__+0x132>
 52e:	89 36       	cpi	r24, 0x69	; 105
 530:	41 f5       	brne	.+80     	; 0x582 <__LOCK_REGION_LENGTH__+0x182>
 532:	f8 01       	movw	r30, r16
 534:	37 fe       	sbrs	r3, 7
 536:	07 c0       	rjmp	.+14     	; 0x546 <__LOCK_REGION_LENGTH__+0x146>
 538:	60 81       	ld	r22, Z
 53a:	71 81       	ldd	r23, Z+1	; 0x01
 53c:	82 81       	ldd	r24, Z+2	; 0x02
 53e:	93 81       	ldd	r25, Z+3	; 0x03
 540:	0c 5f       	subi	r16, 0xFC	; 252
 542:	1f 4f       	sbci	r17, 0xFF	; 255
 544:	08 c0       	rjmp	.+16     	; 0x556 <__LOCK_REGION_LENGTH__+0x156>
 546:	60 81       	ld	r22, Z
 548:	71 81       	ldd	r23, Z+1	; 0x01
 54a:	07 2e       	mov	r0, r23
 54c:	00 0c       	add	r0, r0
 54e:	88 0b       	sbc	r24, r24
 550:	99 0b       	sbc	r25, r25
 552:	0e 5f       	subi	r16, 0xFE	; 254
 554:	1f 4f       	sbci	r17, 0xFF	; 255
 556:	f3 2d       	mov	r31, r3
 558:	ff 76       	andi	r31, 0x6F	; 111
 55a:	3f 2e       	mov	r3, r31
 55c:	97 ff       	sbrs	r25, 7
 55e:	09 c0       	rjmp	.+18     	; 0x572 <__LOCK_REGION_LENGTH__+0x172>
 560:	90 95       	com	r25
 562:	80 95       	com	r24
 564:	70 95       	com	r23
 566:	61 95       	neg	r22
 568:	7f 4f       	sbci	r23, 0xFF	; 255
 56a:	8f 4f       	sbci	r24, 0xFF	; 255
 56c:	9f 4f       	sbci	r25, 0xFF	; 255
 56e:	f0 68       	ori	r31, 0x80	; 128
 570:	3f 2e       	mov	r3, r31
 572:	2a e0       	ldi	r18, 0x0A	; 10
 574:	30 e0       	ldi	r19, 0x00	; 0
 576:	a3 01       	movw	r20, r6
 578:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__ultoa_invert>
 57c:	88 2e       	mov	r8, r24
 57e:	86 18       	sub	r8, r6
 580:	45 c0       	rjmp	.+138    	; 0x60c <__LOCK_REGION_LENGTH__+0x20c>
 582:	85 37       	cpi	r24, 0x75	; 117
 584:	31 f4       	brne	.+12     	; 0x592 <__LOCK_REGION_LENGTH__+0x192>
 586:	23 2d       	mov	r18, r3
 588:	2f 7e       	andi	r18, 0xEF	; 239
 58a:	b2 2e       	mov	r11, r18
 58c:	2a e0       	ldi	r18, 0x0A	; 10
 58e:	30 e0       	ldi	r19, 0x00	; 0
 590:	25 c0       	rjmp	.+74     	; 0x5dc <__LOCK_REGION_LENGTH__+0x1dc>
 592:	93 2d       	mov	r25, r3
 594:	99 7f       	andi	r25, 0xF9	; 249
 596:	b9 2e       	mov	r11, r25
 598:	8f 36       	cpi	r24, 0x6F	; 111
 59a:	c1 f0       	breq	.+48     	; 0x5cc <__LOCK_REGION_LENGTH__+0x1cc>
 59c:	18 f4       	brcc	.+6      	; 0x5a4 <__LOCK_REGION_LENGTH__+0x1a4>
 59e:	88 35       	cpi	r24, 0x58	; 88
 5a0:	79 f0       	breq	.+30     	; 0x5c0 <__LOCK_REGION_LENGTH__+0x1c0>
 5a2:	b5 c0       	rjmp	.+362    	; 0x70e <__LOCK_REGION_LENGTH__+0x30e>
 5a4:	80 37       	cpi	r24, 0x70	; 112
 5a6:	19 f0       	breq	.+6      	; 0x5ae <__LOCK_REGION_LENGTH__+0x1ae>
 5a8:	88 37       	cpi	r24, 0x78	; 120
 5aa:	21 f0       	breq	.+8      	; 0x5b4 <__LOCK_REGION_LENGTH__+0x1b4>
 5ac:	b0 c0       	rjmp	.+352    	; 0x70e <__LOCK_REGION_LENGTH__+0x30e>
 5ae:	e9 2f       	mov	r30, r25
 5b0:	e0 61       	ori	r30, 0x10	; 16
 5b2:	be 2e       	mov	r11, r30
 5b4:	b4 fe       	sbrs	r11, 4
 5b6:	0d c0       	rjmp	.+26     	; 0x5d2 <__LOCK_REGION_LENGTH__+0x1d2>
 5b8:	fb 2d       	mov	r31, r11
 5ba:	f4 60       	ori	r31, 0x04	; 4
 5bc:	bf 2e       	mov	r11, r31
 5be:	09 c0       	rjmp	.+18     	; 0x5d2 <__LOCK_REGION_LENGTH__+0x1d2>
 5c0:	34 fe       	sbrs	r3, 4
 5c2:	0a c0       	rjmp	.+20     	; 0x5d8 <__LOCK_REGION_LENGTH__+0x1d8>
 5c4:	29 2f       	mov	r18, r25
 5c6:	26 60       	ori	r18, 0x06	; 6
 5c8:	b2 2e       	mov	r11, r18
 5ca:	06 c0       	rjmp	.+12     	; 0x5d8 <__LOCK_REGION_LENGTH__+0x1d8>
 5cc:	28 e0       	ldi	r18, 0x08	; 8
 5ce:	30 e0       	ldi	r19, 0x00	; 0
 5d0:	05 c0       	rjmp	.+10     	; 0x5dc <__LOCK_REGION_LENGTH__+0x1dc>
 5d2:	20 e1       	ldi	r18, 0x10	; 16
 5d4:	30 e0       	ldi	r19, 0x00	; 0
 5d6:	02 c0       	rjmp	.+4      	; 0x5dc <__LOCK_REGION_LENGTH__+0x1dc>
 5d8:	20 e1       	ldi	r18, 0x10	; 16
 5da:	32 e0       	ldi	r19, 0x02	; 2
 5dc:	f8 01       	movw	r30, r16
 5de:	b7 fe       	sbrs	r11, 7
 5e0:	07 c0       	rjmp	.+14     	; 0x5f0 <__LOCK_REGION_LENGTH__+0x1f0>
 5e2:	60 81       	ld	r22, Z
 5e4:	71 81       	ldd	r23, Z+1	; 0x01
 5e6:	82 81       	ldd	r24, Z+2	; 0x02
 5e8:	93 81       	ldd	r25, Z+3	; 0x03
 5ea:	0c 5f       	subi	r16, 0xFC	; 252
 5ec:	1f 4f       	sbci	r17, 0xFF	; 255
 5ee:	06 c0       	rjmp	.+12     	; 0x5fc <__LOCK_REGION_LENGTH__+0x1fc>
 5f0:	60 81       	ld	r22, Z
 5f2:	71 81       	ldd	r23, Z+1	; 0x01
 5f4:	80 e0       	ldi	r24, 0x00	; 0
 5f6:	90 e0       	ldi	r25, 0x00	; 0
 5f8:	0e 5f       	subi	r16, 0xFE	; 254
 5fa:	1f 4f       	sbci	r17, 0xFF	; 255
 5fc:	a3 01       	movw	r20, r6
 5fe:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__ultoa_invert>
 602:	88 2e       	mov	r8, r24
 604:	86 18       	sub	r8, r6
 606:	fb 2d       	mov	r31, r11
 608:	ff 77       	andi	r31, 0x7F	; 127
 60a:	3f 2e       	mov	r3, r31
 60c:	36 fe       	sbrs	r3, 6
 60e:	0d c0       	rjmp	.+26     	; 0x62a <__LOCK_REGION_LENGTH__+0x22a>
 610:	23 2d       	mov	r18, r3
 612:	2e 7f       	andi	r18, 0xFE	; 254
 614:	a2 2e       	mov	r10, r18
 616:	89 14       	cp	r8, r9
 618:	58 f4       	brcc	.+22     	; 0x630 <__LOCK_REGION_LENGTH__+0x230>
 61a:	34 fe       	sbrs	r3, 4
 61c:	0b c0       	rjmp	.+22     	; 0x634 <__LOCK_REGION_LENGTH__+0x234>
 61e:	32 fc       	sbrc	r3, 2
 620:	09 c0       	rjmp	.+18     	; 0x634 <__LOCK_REGION_LENGTH__+0x234>
 622:	83 2d       	mov	r24, r3
 624:	8e 7e       	andi	r24, 0xEE	; 238
 626:	a8 2e       	mov	r10, r24
 628:	05 c0       	rjmp	.+10     	; 0x634 <__LOCK_REGION_LENGTH__+0x234>
 62a:	b8 2c       	mov	r11, r8
 62c:	a3 2c       	mov	r10, r3
 62e:	03 c0       	rjmp	.+6      	; 0x636 <__LOCK_REGION_LENGTH__+0x236>
 630:	b8 2c       	mov	r11, r8
 632:	01 c0       	rjmp	.+2      	; 0x636 <__LOCK_REGION_LENGTH__+0x236>
 634:	b9 2c       	mov	r11, r9
 636:	a4 fe       	sbrs	r10, 4
 638:	0f c0       	rjmp	.+30     	; 0x658 <__LOCK_REGION_LENGTH__+0x258>
 63a:	fe 01       	movw	r30, r28
 63c:	e8 0d       	add	r30, r8
 63e:	f1 1d       	adc	r31, r1
 640:	80 81       	ld	r24, Z
 642:	80 33       	cpi	r24, 0x30	; 48
 644:	21 f4       	brne	.+8      	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
 646:	9a 2d       	mov	r25, r10
 648:	99 7e       	andi	r25, 0xE9	; 233
 64a:	a9 2e       	mov	r10, r25
 64c:	09 c0       	rjmp	.+18     	; 0x660 <__LOCK_REGION_LENGTH__+0x260>
 64e:	a2 fe       	sbrs	r10, 2
 650:	06 c0       	rjmp	.+12     	; 0x65e <__LOCK_REGION_LENGTH__+0x25e>
 652:	b3 94       	inc	r11
 654:	b3 94       	inc	r11
 656:	04 c0       	rjmp	.+8      	; 0x660 <__LOCK_REGION_LENGTH__+0x260>
 658:	8a 2d       	mov	r24, r10
 65a:	86 78       	andi	r24, 0x86	; 134
 65c:	09 f0       	breq	.+2      	; 0x660 <__LOCK_REGION_LENGTH__+0x260>
 65e:	b3 94       	inc	r11
 660:	a3 fc       	sbrc	r10, 3
 662:	11 c0       	rjmp	.+34     	; 0x686 <__LOCK_REGION_LENGTH__+0x286>
 664:	a0 fe       	sbrs	r10, 0
 666:	06 c0       	rjmp	.+12     	; 0x674 <__LOCK_REGION_LENGTH__+0x274>
 668:	b2 14       	cp	r11, r2
 66a:	88 f4       	brcc	.+34     	; 0x68e <__LOCK_REGION_LENGTH__+0x28e>
 66c:	28 0c       	add	r2, r8
 66e:	92 2c       	mov	r9, r2
 670:	9b 18       	sub	r9, r11
 672:	0e c0       	rjmp	.+28     	; 0x690 <__LOCK_REGION_LENGTH__+0x290>
 674:	b2 14       	cp	r11, r2
 676:	60 f4       	brcc	.+24     	; 0x690 <__LOCK_REGION_LENGTH__+0x290>
 678:	b6 01       	movw	r22, r12
 67a:	80 e2       	ldi	r24, 0x20	; 32
 67c:	90 e0       	ldi	r25, 0x00	; 0
 67e:	0e 94 a7 03 	call	0x74e	; 0x74e <fputc>
 682:	b3 94       	inc	r11
 684:	f7 cf       	rjmp	.-18     	; 0x674 <__LOCK_REGION_LENGTH__+0x274>
 686:	b2 14       	cp	r11, r2
 688:	18 f4       	brcc	.+6      	; 0x690 <__LOCK_REGION_LENGTH__+0x290>
 68a:	2b 18       	sub	r2, r11
 68c:	02 c0       	rjmp	.+4      	; 0x692 <__LOCK_REGION_LENGTH__+0x292>
 68e:	98 2c       	mov	r9, r8
 690:	21 2c       	mov	r2, r1
 692:	a4 fe       	sbrs	r10, 4
 694:	10 c0       	rjmp	.+32     	; 0x6b6 <__LOCK_REGION_LENGTH__+0x2b6>
 696:	b6 01       	movw	r22, r12
 698:	80 e3       	ldi	r24, 0x30	; 48
 69a:	90 e0       	ldi	r25, 0x00	; 0
 69c:	0e 94 a7 03 	call	0x74e	; 0x74e <fputc>
 6a0:	a2 fe       	sbrs	r10, 2
 6a2:	17 c0       	rjmp	.+46     	; 0x6d2 <__LOCK_REGION_LENGTH__+0x2d2>
 6a4:	a1 fc       	sbrc	r10, 1
 6a6:	03 c0       	rjmp	.+6      	; 0x6ae <__LOCK_REGION_LENGTH__+0x2ae>
 6a8:	88 e7       	ldi	r24, 0x78	; 120
 6aa:	90 e0       	ldi	r25, 0x00	; 0
 6ac:	02 c0       	rjmp	.+4      	; 0x6b2 <__LOCK_REGION_LENGTH__+0x2b2>
 6ae:	88 e5       	ldi	r24, 0x58	; 88
 6b0:	90 e0       	ldi	r25, 0x00	; 0
 6b2:	b6 01       	movw	r22, r12
 6b4:	0c c0       	rjmp	.+24     	; 0x6ce <__LOCK_REGION_LENGTH__+0x2ce>
 6b6:	8a 2d       	mov	r24, r10
 6b8:	86 78       	andi	r24, 0x86	; 134
 6ba:	59 f0       	breq	.+22     	; 0x6d2 <__LOCK_REGION_LENGTH__+0x2d2>
 6bc:	a1 fe       	sbrs	r10, 1
 6be:	02 c0       	rjmp	.+4      	; 0x6c4 <__LOCK_REGION_LENGTH__+0x2c4>
 6c0:	8b e2       	ldi	r24, 0x2B	; 43
 6c2:	01 c0       	rjmp	.+2      	; 0x6c6 <__LOCK_REGION_LENGTH__+0x2c6>
 6c4:	80 e2       	ldi	r24, 0x20	; 32
 6c6:	a7 fc       	sbrc	r10, 7
 6c8:	8d e2       	ldi	r24, 0x2D	; 45
 6ca:	b6 01       	movw	r22, r12
 6cc:	90 e0       	ldi	r25, 0x00	; 0
 6ce:	0e 94 a7 03 	call	0x74e	; 0x74e <fputc>
 6d2:	89 14       	cp	r8, r9
 6d4:	38 f4       	brcc	.+14     	; 0x6e4 <__LOCK_REGION_LENGTH__+0x2e4>
 6d6:	b6 01       	movw	r22, r12
 6d8:	80 e3       	ldi	r24, 0x30	; 48
 6da:	90 e0       	ldi	r25, 0x00	; 0
 6dc:	0e 94 a7 03 	call	0x74e	; 0x74e <fputc>
 6e0:	9a 94       	dec	r9
 6e2:	f7 cf       	rjmp	.-18     	; 0x6d2 <__LOCK_REGION_LENGTH__+0x2d2>
 6e4:	8a 94       	dec	r8
 6e6:	f3 01       	movw	r30, r6
 6e8:	e8 0d       	add	r30, r8
 6ea:	f1 1d       	adc	r31, r1
 6ec:	80 81       	ld	r24, Z
 6ee:	b6 01       	movw	r22, r12
 6f0:	90 e0       	ldi	r25, 0x00	; 0
 6f2:	0e 94 a7 03 	call	0x74e	; 0x74e <fputc>
 6f6:	81 10       	cpse	r8, r1
 6f8:	f5 cf       	rjmp	.-22     	; 0x6e4 <__LOCK_REGION_LENGTH__+0x2e4>
 6fa:	22 20       	and	r2, r2
 6fc:	09 f4       	brne	.+2      	; 0x700 <__LOCK_REGION_LENGTH__+0x300>
 6fe:	42 ce       	rjmp	.-892    	; 0x384 <vfprintf+0x24>
 700:	b6 01       	movw	r22, r12
 702:	80 e2       	ldi	r24, 0x20	; 32
 704:	90 e0       	ldi	r25, 0x00	; 0
 706:	0e 94 a7 03 	call	0x74e	; 0x74e <fputc>
 70a:	2a 94       	dec	r2
 70c:	f6 cf       	rjmp	.-20     	; 0x6fa <__LOCK_REGION_LENGTH__+0x2fa>
 70e:	f6 01       	movw	r30, r12
 710:	86 81       	ldd	r24, Z+6	; 0x06
 712:	97 81       	ldd	r25, Z+7	; 0x07
 714:	02 c0       	rjmp	.+4      	; 0x71a <__LOCK_REGION_LENGTH__+0x31a>
 716:	8f ef       	ldi	r24, 0xFF	; 255
 718:	9f ef       	ldi	r25, 0xFF	; 255
 71a:	2b 96       	adiw	r28, 0x0b	; 11
 71c:	e2 e1       	ldi	r30, 0x12	; 18
 71e:	0c 94 5d 04 	jmp	0x8ba	; 0x8ba <__epilogue_restores__>

00000722 <strnlen_P>:
 722:	fc 01       	movw	r30, r24
 724:	05 90       	lpm	r0, Z+
 726:	61 50       	subi	r22, 0x01	; 1
 728:	70 40       	sbci	r23, 0x00	; 0
 72a:	01 10       	cpse	r0, r1
 72c:	d8 f7       	brcc	.-10     	; 0x724 <strnlen_P+0x2>
 72e:	80 95       	com	r24
 730:	90 95       	com	r25
 732:	8e 0f       	add	r24, r30
 734:	9f 1f       	adc	r25, r31
 736:	08 95       	ret

00000738 <strnlen>:
 738:	fc 01       	movw	r30, r24
 73a:	61 50       	subi	r22, 0x01	; 1
 73c:	70 40       	sbci	r23, 0x00	; 0
 73e:	01 90       	ld	r0, Z+
 740:	01 10       	cpse	r0, r1
 742:	d8 f7       	brcc	.-10     	; 0x73a <strnlen+0x2>
 744:	80 95       	com	r24
 746:	90 95       	com	r25
 748:	8e 0f       	add	r24, r30
 74a:	9f 1f       	adc	r25, r31
 74c:	08 95       	ret

0000074e <fputc>:
 74e:	0f 93       	push	r16
 750:	1f 93       	push	r17
 752:	cf 93       	push	r28
 754:	df 93       	push	r29
 756:	fb 01       	movw	r30, r22
 758:	23 81       	ldd	r18, Z+3	; 0x03
 75a:	21 fd       	sbrc	r18, 1
 75c:	03 c0       	rjmp	.+6      	; 0x764 <fputc+0x16>
 75e:	8f ef       	ldi	r24, 0xFF	; 255
 760:	9f ef       	ldi	r25, 0xFF	; 255
 762:	2c c0       	rjmp	.+88     	; 0x7bc <fputc+0x6e>
 764:	22 ff       	sbrs	r18, 2
 766:	16 c0       	rjmp	.+44     	; 0x794 <fputc+0x46>
 768:	46 81       	ldd	r20, Z+6	; 0x06
 76a:	57 81       	ldd	r21, Z+7	; 0x07
 76c:	24 81       	ldd	r18, Z+4	; 0x04
 76e:	35 81       	ldd	r19, Z+5	; 0x05
 770:	42 17       	cp	r20, r18
 772:	53 07       	cpc	r21, r19
 774:	44 f4       	brge	.+16     	; 0x786 <fputc+0x38>
 776:	a0 81       	ld	r26, Z
 778:	b1 81       	ldd	r27, Z+1	; 0x01
 77a:	9d 01       	movw	r18, r26
 77c:	2f 5f       	subi	r18, 0xFF	; 255
 77e:	3f 4f       	sbci	r19, 0xFF	; 255
 780:	31 83       	std	Z+1, r19	; 0x01
 782:	20 83       	st	Z, r18
 784:	8c 93       	st	X, r24
 786:	26 81       	ldd	r18, Z+6	; 0x06
 788:	37 81       	ldd	r19, Z+7	; 0x07
 78a:	2f 5f       	subi	r18, 0xFF	; 255
 78c:	3f 4f       	sbci	r19, 0xFF	; 255
 78e:	37 83       	std	Z+7, r19	; 0x07
 790:	26 83       	std	Z+6, r18	; 0x06
 792:	14 c0       	rjmp	.+40     	; 0x7bc <fputc+0x6e>
 794:	8b 01       	movw	r16, r22
 796:	ec 01       	movw	r28, r24
 798:	fb 01       	movw	r30, r22
 79a:	00 84       	ldd	r0, Z+8	; 0x08
 79c:	f1 85       	ldd	r31, Z+9	; 0x09
 79e:	e0 2d       	mov	r30, r0
 7a0:	09 95       	icall
 7a2:	89 2b       	or	r24, r25
 7a4:	e1 f6       	brne	.-72     	; 0x75e <fputc+0x10>
 7a6:	d8 01       	movw	r26, r16
 7a8:	16 96       	adiw	r26, 0x06	; 6
 7aa:	8d 91       	ld	r24, X+
 7ac:	9c 91       	ld	r25, X
 7ae:	17 97       	sbiw	r26, 0x07	; 7
 7b0:	01 96       	adiw	r24, 0x01	; 1
 7b2:	17 96       	adiw	r26, 0x07	; 7
 7b4:	9c 93       	st	X, r25
 7b6:	8e 93       	st	-X, r24
 7b8:	16 97       	sbiw	r26, 0x06	; 6
 7ba:	ce 01       	movw	r24, r28
 7bc:	df 91       	pop	r29
 7be:	cf 91       	pop	r28
 7c0:	1f 91       	pop	r17
 7c2:	0f 91       	pop	r16
 7c4:	08 95       	ret

000007c6 <__ultoa_invert>:
 7c6:	fa 01       	movw	r30, r20
 7c8:	aa 27       	eor	r26, r26
 7ca:	28 30       	cpi	r18, 0x08	; 8
 7cc:	51 f1       	breq	.+84     	; 0x822 <__ultoa_invert+0x5c>
 7ce:	20 31       	cpi	r18, 0x10	; 16
 7d0:	81 f1       	breq	.+96     	; 0x832 <__ultoa_invert+0x6c>
 7d2:	e8 94       	clt
 7d4:	6f 93       	push	r22
 7d6:	6e 7f       	andi	r22, 0xFE	; 254
 7d8:	6e 5f       	subi	r22, 0xFE	; 254
 7da:	7f 4f       	sbci	r23, 0xFF	; 255
 7dc:	8f 4f       	sbci	r24, 0xFF	; 255
 7de:	9f 4f       	sbci	r25, 0xFF	; 255
 7e0:	af 4f       	sbci	r26, 0xFF	; 255
 7e2:	b1 e0       	ldi	r27, 0x01	; 1
 7e4:	3e d0       	rcall	.+124    	; 0x862 <__stack+0x3>
 7e6:	b4 e0       	ldi	r27, 0x04	; 4
 7e8:	3c d0       	rcall	.+120    	; 0x862 <__stack+0x3>
 7ea:	67 0f       	add	r22, r23
 7ec:	78 1f       	adc	r23, r24
 7ee:	89 1f       	adc	r24, r25
 7f0:	9a 1f       	adc	r25, r26
 7f2:	a1 1d       	adc	r26, r1
 7f4:	68 0f       	add	r22, r24
 7f6:	79 1f       	adc	r23, r25
 7f8:	8a 1f       	adc	r24, r26
 7fa:	91 1d       	adc	r25, r1
 7fc:	a1 1d       	adc	r26, r1
 7fe:	6a 0f       	add	r22, r26
 800:	71 1d       	adc	r23, r1
 802:	81 1d       	adc	r24, r1
 804:	91 1d       	adc	r25, r1
 806:	a1 1d       	adc	r26, r1
 808:	20 d0       	rcall	.+64     	; 0x84a <__ultoa_invert+0x84>
 80a:	09 f4       	brne	.+2      	; 0x80e <__ultoa_invert+0x48>
 80c:	68 94       	set
 80e:	3f 91       	pop	r19
 810:	2a e0       	ldi	r18, 0x0A	; 10
 812:	26 9f       	mul	r18, r22
 814:	11 24       	eor	r1, r1
 816:	30 19       	sub	r19, r0
 818:	30 5d       	subi	r19, 0xD0	; 208
 81a:	31 93       	st	Z+, r19
 81c:	de f6       	brtc	.-74     	; 0x7d4 <__ultoa_invert+0xe>
 81e:	cf 01       	movw	r24, r30
 820:	08 95       	ret
 822:	46 2f       	mov	r20, r22
 824:	47 70       	andi	r20, 0x07	; 7
 826:	40 5d       	subi	r20, 0xD0	; 208
 828:	41 93       	st	Z+, r20
 82a:	b3 e0       	ldi	r27, 0x03	; 3
 82c:	0f d0       	rcall	.+30     	; 0x84c <__ultoa_invert+0x86>
 82e:	c9 f7       	brne	.-14     	; 0x822 <__ultoa_invert+0x5c>
 830:	f6 cf       	rjmp	.-20     	; 0x81e <__ultoa_invert+0x58>
 832:	46 2f       	mov	r20, r22
 834:	4f 70       	andi	r20, 0x0F	; 15
 836:	40 5d       	subi	r20, 0xD0	; 208
 838:	4a 33       	cpi	r20, 0x3A	; 58
 83a:	18 f0       	brcs	.+6      	; 0x842 <__ultoa_invert+0x7c>
 83c:	49 5d       	subi	r20, 0xD9	; 217
 83e:	31 fd       	sbrc	r19, 1
 840:	40 52       	subi	r20, 0x20	; 32
 842:	41 93       	st	Z+, r20
 844:	02 d0       	rcall	.+4      	; 0x84a <__ultoa_invert+0x84>
 846:	a9 f7       	brne	.-22     	; 0x832 <__ultoa_invert+0x6c>
 848:	ea cf       	rjmp	.-44     	; 0x81e <__ultoa_invert+0x58>
 84a:	b4 e0       	ldi	r27, 0x04	; 4
 84c:	a6 95       	lsr	r26
 84e:	97 95       	ror	r25
 850:	87 95       	ror	r24
 852:	77 95       	ror	r23
 854:	67 95       	ror	r22
 856:	ba 95       	dec	r27
 858:	c9 f7       	brne	.-14     	; 0x84c <__ultoa_invert+0x86>
 85a:	00 97       	sbiw	r24, 0x00	; 0
 85c:	61 05       	cpc	r22, r1
 85e:	71 05       	cpc	r23, r1
 860:	08 95       	ret
 862:	9b 01       	movw	r18, r22
 864:	ac 01       	movw	r20, r24
 866:	0a 2e       	mov	r0, r26
 868:	06 94       	lsr	r0
 86a:	57 95       	ror	r21
 86c:	47 95       	ror	r20
 86e:	37 95       	ror	r19
 870:	27 95       	ror	r18
 872:	ba 95       	dec	r27
 874:	c9 f7       	brne	.-14     	; 0x868 <__stack+0x9>
 876:	62 0f       	add	r22, r18
 878:	73 1f       	adc	r23, r19
 87a:	84 1f       	adc	r24, r20
 87c:	95 1f       	adc	r25, r21
 87e:	a0 1d       	adc	r26, r0
 880:	08 95       	ret

00000882 <__prologue_saves__>:
 882:	2f 92       	push	r2
 884:	3f 92       	push	r3
 886:	4f 92       	push	r4
 888:	5f 92       	push	r5
 88a:	6f 92       	push	r6
 88c:	7f 92       	push	r7
 88e:	8f 92       	push	r8
 890:	9f 92       	push	r9
 892:	af 92       	push	r10
 894:	bf 92       	push	r11
 896:	cf 92       	push	r12
 898:	df 92       	push	r13
 89a:	ef 92       	push	r14
 89c:	ff 92       	push	r15
 89e:	0f 93       	push	r16
 8a0:	1f 93       	push	r17
 8a2:	cf 93       	push	r28
 8a4:	df 93       	push	r29
 8a6:	cd b7       	in	r28, 0x3d	; 61
 8a8:	de b7       	in	r29, 0x3e	; 62
 8aa:	ca 1b       	sub	r28, r26
 8ac:	db 0b       	sbc	r29, r27
 8ae:	0f b6       	in	r0, 0x3f	; 63
 8b0:	f8 94       	cli
 8b2:	de bf       	out	0x3e, r29	; 62
 8b4:	0f be       	out	0x3f, r0	; 63
 8b6:	cd bf       	out	0x3d, r28	; 61
 8b8:	09 94       	ijmp

000008ba <__epilogue_restores__>:
 8ba:	2a 88       	ldd	r2, Y+18	; 0x12
 8bc:	39 88       	ldd	r3, Y+17	; 0x11
 8be:	48 88       	ldd	r4, Y+16	; 0x10
 8c0:	5f 84       	ldd	r5, Y+15	; 0x0f
 8c2:	6e 84       	ldd	r6, Y+14	; 0x0e
 8c4:	7d 84       	ldd	r7, Y+13	; 0x0d
 8c6:	8c 84       	ldd	r8, Y+12	; 0x0c
 8c8:	9b 84       	ldd	r9, Y+11	; 0x0b
 8ca:	aa 84       	ldd	r10, Y+10	; 0x0a
 8cc:	b9 84       	ldd	r11, Y+9	; 0x09
 8ce:	c8 84       	ldd	r12, Y+8	; 0x08
 8d0:	df 80       	ldd	r13, Y+7	; 0x07
 8d2:	ee 80       	ldd	r14, Y+6	; 0x06
 8d4:	fd 80       	ldd	r15, Y+5	; 0x05
 8d6:	0c 81       	ldd	r16, Y+4	; 0x04
 8d8:	1b 81       	ldd	r17, Y+3	; 0x03
 8da:	aa 81       	ldd	r26, Y+2	; 0x02
 8dc:	b9 81       	ldd	r27, Y+1	; 0x01
 8de:	ce 0f       	add	r28, r30
 8e0:	d1 1d       	adc	r29, r1
 8e2:	0f b6       	in	r0, 0x3f	; 63
 8e4:	f8 94       	cli
 8e6:	de bf       	out	0x3e, r29	; 62
 8e8:	0f be       	out	0x3f, r0	; 63
 8ea:	cd bf       	out	0x3d, r28	; 61
 8ec:	ed 01       	movw	r28, r26
 8ee:	08 95       	ret

000008f0 <_exit>:
 8f0:	f8 94       	cli

000008f2 <__stop_program>:
 8f2:	ff cf       	rjmp	.-2      	; 0x8f2 <__stop_program>
