#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1725ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1726180 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x170e3e0 .functor NOT 1, L_0x1768070, C4<0>, C4<0>, C4<0>;
L_0x1767ea0 .functor XOR 10, L_0x1767cd0, L_0x1767e00, C4<0000000000>, C4<0000000000>;
L_0x1767fb0 .functor XOR 10, L_0x1767ea0, L_0x1767f10, C4<0000000000>, C4<0000000000>;
v0x1763c10_0 .net *"_ivl_10", 9 0, L_0x1767f10;  1 drivers
v0x1763d10_0 .net *"_ivl_12", 9 0, L_0x1767fb0;  1 drivers
v0x1763df0_0 .net *"_ivl_2", 9 0, L_0x1767c30;  1 drivers
v0x1763eb0_0 .net *"_ivl_4", 9 0, L_0x1767cd0;  1 drivers
v0x1763f90_0 .net *"_ivl_6", 9 0, L_0x1767e00;  1 drivers
v0x17640c0_0 .net *"_ivl_8", 9 0, L_0x1767ea0;  1 drivers
v0x17641a0_0 .var "clk", 0 0;
v0x1764240_0 .net "in", 3 0, v0x1760f10_0;  1 drivers
v0x17642e0_0 .net "out_any_dut", 3 1, L_0x1767970;  1 drivers
v0x17643a0_0 .net "out_any_ref", 3 1, L_0x170e9a0;  1 drivers
v0x1764470_0 .net "out_both_dut", 2 0, L_0x17678b0;  1 drivers
v0x1764540_0 .net "out_both_ref", 2 0, L_0x170e6d0;  1 drivers
v0x1764610_0 .net "out_different_dut", 3 0, L_0x1767ab0;  1 drivers
v0x17646e0_0 .net "out_different_ref", 3 0, L_0x170ebf0;  1 drivers
v0x17647b0_0 .var/2u "stats1", 287 0;
v0x1764870_0 .var/2u "strobe", 0 0;
v0x1764930_0 .net "tb_match", 0 0, L_0x1768070;  1 drivers
v0x1764a00_0 .net "tb_mismatch", 0 0, L_0x170e3e0;  1 drivers
v0x1764aa0_0 .net "wavedrom_enable", 0 0, v0x1761070_0;  1 drivers
v0x1764b70_0 .net "wavedrom_title", 511 0, v0x1761110_0;  1 drivers
E_0x171fd60/0 .event negedge, v0x1760e50_0;
E_0x171fd60/1 .event posedge, v0x1760e50_0;
E_0x171fd60 .event/or E_0x171fd60/0, E_0x171fd60/1;
L_0x1767c30 .concat [ 4 3 3 0], L_0x170ebf0, L_0x170e9a0, L_0x170e6d0;
L_0x1767cd0 .concat [ 4 3 3 0], L_0x170ebf0, L_0x170e9a0, L_0x170e6d0;
L_0x1767e00 .concat [ 4 3 3 0], L_0x1767ab0, L_0x1767970, L_0x17678b0;
L_0x1767f10 .concat [ 4 3 3 0], L_0x170ebf0, L_0x170e9a0, L_0x170e6d0;
L_0x1768070 .cmp/eeq 10, L_0x1767c30, L_0x1767fb0;
S_0x1726310 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1726180;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x170e6d0 .functor AND 3, L_0x1764c70, L_0x1764d10, C4<111>, C4<111>;
L_0x170e9a0 .functor OR 3, L_0x1764ea0, L_0x1764f40, C4<000>, C4<000>;
L_0x170ebf0 .functor XOR 4, v0x1760f10_0, L_0x1765390, C4<0000>, C4<0000>;
v0x170dbd0_0 .net *"_ivl_1", 2 0, L_0x1764c70;  1 drivers
v0x170df10_0 .net *"_ivl_13", 0 0, L_0x1765100;  1 drivers
v0x170e1e0_0 .net *"_ivl_15", 2 0, L_0x17652b0;  1 drivers
v0x170e4f0_0 .net *"_ivl_16", 3 0, L_0x1765390;  1 drivers
v0x170e7e0_0 .net *"_ivl_3", 2 0, L_0x1764d10;  1 drivers
v0x170eab0_0 .net *"_ivl_7", 2 0, L_0x1764ea0;  1 drivers
v0x170ecc0_0 .net *"_ivl_9", 2 0, L_0x1764f40;  1 drivers
v0x1760220_0 .net "in", 3 0, v0x1760f10_0;  alias, 1 drivers
v0x1760300_0 .net "out_any", 3 1, L_0x170e9a0;  alias, 1 drivers
v0x1760470_0 .net "out_both", 2 0, L_0x170e6d0;  alias, 1 drivers
v0x1760550_0 .net "out_different", 3 0, L_0x170ebf0;  alias, 1 drivers
L_0x1764c70 .part v0x1760f10_0, 0, 3;
L_0x1764d10 .part v0x1760f10_0, 1, 3;
L_0x1764ea0 .part v0x1760f10_0, 0, 3;
L_0x1764f40 .part v0x1760f10_0, 1, 3;
L_0x1765100 .part v0x1760f10_0, 0, 1;
L_0x17652b0 .part v0x1760f10_0, 1, 3;
L_0x1765390 .concat [ 3 1 0 0], L_0x17652b0, L_0x1765100;
S_0x17606b0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1726180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1760e50_0 .net "clk", 0 0, v0x17641a0_0;  1 drivers
v0x1760f10_0 .var "in", 3 0;
v0x1760fd0_0 .net "tb_match", 0 0, L_0x1768070;  alias, 1 drivers
v0x1761070_0 .var "wavedrom_enable", 0 0;
v0x1761110_0 .var "wavedrom_title", 511 0;
E_0x171f8f0 .event posedge, v0x1760e50_0;
E_0x17201e0 .event negedge, v0x1760e50_0;
S_0x1760950 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x17606b0;
 .timescale -12 -12;
v0x1760b50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1760c50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x17606b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17612e0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1726180;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1726f50 .functor AND 1, L_0x1765570, L_0x1765610, C4<1>, C4<1>;
L_0x17393d0 .functor AND 1, L_0x1765750, L_0x17657f0, C4<1>, C4<1>;
L_0x1739440 .functor AND 1, L_0x1765aa0, L_0x1765b80, C4<1>, C4<1>;
L_0x17660b0 .functor OR 1, L_0x1765f20, L_0x1766010, C4<0>, C4<0>;
L_0x1766390 .functor OR 1, L_0x17661f0, L_0x17662f0, C4<0>, C4<0>;
L_0x1766600 .functor OR 1, L_0x1766450, L_0x1766560, C4<0>, C4<0>;
L_0x17664f0 .functor XOR 1, L_0x1766a50, L_0x1766b80, C4<0>, C4<0>;
L_0x1766ea0 .functor XOR 1, L_0x1766cc0, L_0x1766e00, C4<0>, C4<0>;
L_0x1767150 .functor XOR 1, L_0x1767000, L_0x1766d60, C4<0>, C4<0>;
L_0x17676f0 .functor XOR 1, L_0x17674e0, L_0x1767580, C4<0>, C4<0>;
L_0x17678b0 .functor BUFZ 3, L_0x1765960, C4<000>, C4<000>, C4<000>;
L_0x1767ab0 .functor BUFZ 4, L_0x1767290, C4<0000>, C4<0000>, C4<0000>;
v0x1761550_0 .net *"_ivl_11", 0 0, L_0x1765750;  1 drivers
v0x1761630_0 .net *"_ivl_13", 0 0, L_0x17657f0;  1 drivers
v0x1761710_0 .net *"_ivl_14", 0 0, L_0x17393d0;  1 drivers
v0x1761800_0 .net *"_ivl_20", 0 0, L_0x1765aa0;  1 drivers
v0x17618e0_0 .net *"_ivl_22", 0 0, L_0x1765b80;  1 drivers
v0x1761a10_0 .net *"_ivl_23", 0 0, L_0x1739440;  1 drivers
v0x1761af0_0 .net *"_ivl_28", 0 0, L_0x1765f20;  1 drivers
v0x1761bd0_0 .net *"_ivl_3", 0 0, L_0x1765570;  1 drivers
v0x1761cb0_0 .net *"_ivl_30", 0 0, L_0x1766010;  1 drivers
v0x1761e20_0 .net *"_ivl_31", 0 0, L_0x17660b0;  1 drivers
v0x1761f00_0 .net *"_ivl_36", 0 0, L_0x17661f0;  1 drivers
v0x1761fe0_0 .net *"_ivl_38", 0 0, L_0x17662f0;  1 drivers
v0x17620c0_0 .net *"_ivl_39", 0 0, L_0x1766390;  1 drivers
v0x17621a0_0 .net *"_ivl_44", 0 0, L_0x1766450;  1 drivers
v0x1762280_0 .net *"_ivl_46", 0 0, L_0x1766560;  1 drivers
v0x1762360_0 .net *"_ivl_47", 0 0, L_0x1766600;  1 drivers
v0x1762440_0 .net *"_ivl_5", 0 0, L_0x1765610;  1 drivers
v0x1762520_0 .net *"_ivl_53", 0 0, L_0x1766960;  1 drivers
v0x1762600_0 .net *"_ivl_57", 0 0, L_0x1766a50;  1 drivers
v0x17626e0_0 .net *"_ivl_59", 0 0, L_0x1766b80;  1 drivers
v0x17627c0_0 .net *"_ivl_6", 0 0, L_0x1726f50;  1 drivers
v0x17628a0_0 .net *"_ivl_60", 0 0, L_0x17664f0;  1 drivers
v0x1762980_0 .net *"_ivl_65", 0 0, L_0x1766cc0;  1 drivers
v0x1762a60_0 .net *"_ivl_67", 0 0, L_0x1766e00;  1 drivers
v0x1762b40_0 .net *"_ivl_68", 0 0, L_0x1766ea0;  1 drivers
v0x1762c20_0 .net *"_ivl_73", 0 0, L_0x1767000;  1 drivers
v0x1762d00_0 .net *"_ivl_75", 0 0, L_0x1766d60;  1 drivers
v0x1762de0_0 .net *"_ivl_76", 0 0, L_0x1767150;  1 drivers
v0x1762ec0_0 .net *"_ivl_82", 0 0, L_0x17674e0;  1 drivers
v0x1762fa0_0 .net *"_ivl_84", 0 0, L_0x1767580;  1 drivers
v0x1763080_0 .net *"_ivl_85", 0 0, L_0x17676f0;  1 drivers
v0x1763160_0 .net "any_temp", 3 0, L_0x1766750;  1 drivers
v0x1763240_0 .net "both_temp", 2 0, L_0x1765960;  1 drivers
v0x1763530_0 .net "different_temp", 3 0, L_0x1767290;  1 drivers
v0x1763610_0 .net "in", 3 0, v0x1760f10_0;  alias, 1 drivers
v0x17636d0_0 .net "out_any", 3 1, L_0x1767970;  alias, 1 drivers
v0x17637b0_0 .net "out_both", 2 0, L_0x17678b0;  alias, 1 drivers
v0x1763890_0 .net "out_different", 3 0, L_0x1767ab0;  alias, 1 drivers
L_0x1765570 .part v0x1760f10_0, 2, 1;
L_0x1765610 .part v0x1760f10_0, 3, 1;
L_0x1765750 .part v0x1760f10_0, 1, 1;
L_0x17657f0 .part v0x1760f10_0, 2, 1;
L_0x1765960 .concat8 [ 1 1 1 0], L_0x1739440, L_0x17393d0, L_0x1726f50;
L_0x1765aa0 .part v0x1760f10_0, 0, 1;
L_0x1765b80 .part v0x1760f10_0, 1, 1;
L_0x1765f20 .part v0x1760f10_0, 3, 1;
L_0x1766010 .part v0x1760f10_0, 2, 1;
L_0x17661f0 .part v0x1760f10_0, 2, 1;
L_0x17662f0 .part v0x1760f10_0, 1, 1;
L_0x1766450 .part v0x1760f10_0, 1, 1;
L_0x1766560 .part v0x1760f10_0, 0, 1;
L_0x1766750 .concat8 [ 1 1 1 1], L_0x1766960, L_0x1766600, L_0x1766390, L_0x17660b0;
L_0x1766960 .part v0x1760f10_0, 0, 1;
L_0x1766a50 .part v0x1760f10_0, 2, 1;
L_0x1766b80 .part v0x1760f10_0, 3, 1;
L_0x1766cc0 .part v0x1760f10_0, 1, 1;
L_0x1766e00 .part v0x1760f10_0, 2, 1;
L_0x1767000 .part v0x1760f10_0, 0, 1;
L_0x1766d60 .part v0x1760f10_0, 3, 1;
L_0x1767290 .concat8 [ 1 1 1 1], L_0x1767150, L_0x1766ea0, L_0x17664f0, L_0x17676f0;
L_0x17674e0 .part v0x1760f10_0, 3, 1;
L_0x1767580 .part v0x1760f10_0, 2, 1;
L_0x1767970 .part L_0x1766750, 0, 3;
S_0x17639f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1726180;
 .timescale -12 -12;
E_0x1706a20 .event anyedge, v0x1764870_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1764870_0;
    %nor/r;
    %assign/vec4 v0x1764870_0, 0;
    %wait E_0x1706a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17606b0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1760f10_0, 0;
    %wait E_0x17201e0;
    %wait E_0x171f8f0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1760f10_0, 0;
    %wait E_0x171f8f0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1760f10_0, 0;
    %wait E_0x171f8f0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1760f10_0, 0;
    %wait E_0x171f8f0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1760f10_0, 0;
    %wait E_0x171f8f0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1760f10_0, 0;
    %wait E_0x17201e0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1760c50;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1760f10_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17201e0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1760f10_0, 0;
    %wait E_0x171f8f0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1760f10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1726180;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17641a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1764870_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1726180;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17641a0_0;
    %inv;
    %store/vec4 v0x17641a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1726180;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1760e50_0, v0x1764a00_0, v0x1764240_0, v0x1764540_0, v0x1764470_0, v0x17643a0_0, v0x17642e0_0, v0x17646e0_0, v0x1764610_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1726180;
T_7 ;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1726180;
T_8 ;
    %wait E_0x171fd60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17647b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17647b0_0, 4, 32;
    %load/vec4 v0x1764930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17647b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17647b0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17647b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1764540_0;
    %load/vec4 v0x1764540_0;
    %load/vec4 v0x1764470_0;
    %xor;
    %load/vec4 v0x1764540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17647b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17647b0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x17643a0_0;
    %load/vec4 v0x17643a0_0;
    %load/vec4 v0x17642e0_0;
    %xor;
    %load/vec4 v0x17643a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17647b0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17647b0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x17646e0_0;
    %load/vec4 v0x17646e0_0;
    %load/vec4 v0x1764610_0;
    %xor;
    %load/vec4 v0x17646e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17647b0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x17647b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17647b0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/gatesv/iter0/response3/top_module.sv";
