// Seed: 2287786536
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(posedge (id_4)) 1)
  else;
endmodule
module module_1 #(
    parameter id_3 = 32'd84,
    parameter id_4 = 32'd3
);
  logic [7:0] id_1;
  assign id_1[1'h0] = id_1;
  for (genvar id_2 = {1'b0 <= 1, 1}; 1; id_2 = id_2) begin : LABEL_0
    defparam id_3.id_4 = 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
