
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= LIMMEXT.Out=>B_EX.In                                   Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F11)
	S14= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F12)
	S15= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F13)
	S16= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F15)
	S18= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F16)
	S19= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S20= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F20)
	S23= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S24= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F23)
	S26= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F24)
	S27= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F25)
	S28= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F26)
	S29= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F27)
	S30= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F28)
	S31= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F30)
	S33= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F31)
	S34= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F32)
	S35= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F33)
	S36= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F34)
	S37= ICache.Hit=>FU.ICacheHit                               Premise(F35)
	S38= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F36)
	S39= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F37)
	S40= IR_ID.Out=>FU.IR_ID                                    Premise(F38)
	S41= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F39)
	S42= IR_MEM.Out=>FU.IR_MEM                                  Premise(F40)
	S43= IR_WB.Out=>FU.IR_WB                                    Premise(F41)
	S44= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F42)
	S45= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F43)
	S46= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F44)
	S47= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F45)
	S48= GPR.Rdata1=>FU.InID1                                   Premise(F46)
	S49= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F47)
	S50= ALUOut_MEM.Out=>FU.InMEM                               Premise(F48)
	S51= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F49)
	S52= ALUOut_WB.Out=>FU.InWB                                 Premise(F50)
	S53= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F51)
	S54= IR_ID.Out25_21=>GPR.RReg1                              Premise(F52)
	S55= ALUOut_WB.Out=>GPR.WData                               Premise(F53)
	S56= IR_WB.Out20_16=>GPR.WReg                               Premise(F54)
	S57= IMMU.Addr=>IAddrReg.In                                 Premise(F55)
	S58= PC.Out=>ICache.IEA                                     Premise(F56)
	S59= ICache.IEA=addr                                        Path(S4,S58)
	S60= ICache.Hit=ICacheHit(addr)                             ICache-Search(S59)
	S61= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S60,S25)
	S62= FU.ICacheHit=ICacheHit(addr)                           Path(S60,S37)
	S63= PC.Out=>ICache.IEA                                     Premise(F57)
	S64= IMem.MEM8WordOut=>ICache.WData                         Premise(F58)
	S65= ICache.Out=>ICacheReg.In                               Premise(F59)
	S66= PC.Out=>IMMU.IEA                                       Premise(F60)
	S67= IMMU.IEA=addr                                          Path(S4,S66)
	S68= CP0.ASID=>IMMU.PID                                     Premise(F61)
	S69= IMMU.PID=pid                                           Path(S3,S68)
	S70= IMMU.Addr={pid,addr}                                   IMMU-Search(S69,S67)
	S71= IAddrReg.In={pid,addr}                                 Path(S70,S57)
	S72= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S69,S67)
	S73= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S72,S26)
	S74= IAddrReg.Out=>IMem.RAddr                               Premise(F62)
	S75= ICacheReg.Out=>IRMux.CacheData                         Premise(F63)
	S76= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F64)
	S77= IMem.Out=>IRMux.MemData                                Premise(F65)
	S78= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F66)
	S79= IR_MEM.Out=>IR_DMMU1.In                                Premise(F67)
	S80= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F68)
	S81= IR_ID.Out=>IR_EX.In                                    Premise(F69)
	S82= ICache.Out=>IR_ID.In                                   Premise(F70)
	S83= IRMux.Out=>IR_ID.In                                    Premise(F71)
	S84= ICache.Out=>IR_IMMU.In                                 Premise(F72)
	S85= IR_DMMU2.Out=>IR_WB.In                                 Premise(F73)
	S86= IR_MEM.Out=>IR_WB.In                                   Premise(F74)
	S87= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F75)
	S88= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F76)
	S89= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F77)
	S90= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F78)
	S91= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F79)
	S92= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F80)
	S93= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F81)
	S94= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F82)
	S95= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F83)
	S96= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F84)
	S97= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F85)
	S98= IR_EX.Out31_26=>CU_EX.Op                               Premise(F86)
	S99= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F87)
	S100= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F88)
	S101= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F89)
	S102= IR_ID.Out31_26=>CU_ID.Op                              Premise(F90)
	S103= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F91)
	S104= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F92)
	S105= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F93)
	S106= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F94)
	S107= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F95)
	S108= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F96)
	S109= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F97)
	S110= IR_WB.Out31_26=>CU_WB.Op                              Premise(F98)
	S111= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F99)
	S112= CtrlA_EX=0                                            Premise(F100)
	S113= CtrlB_EX=0                                            Premise(F101)
	S114= CtrlALUOut_MEM=0                                      Premise(F102)
	S115= CtrlALUOut_DMMU1=0                                    Premise(F103)
	S116= CtrlALUOut_DMMU2=0                                    Premise(F104)
	S117= CtrlALUOut_WB=0                                       Premise(F105)
	S118= CtrlA_MEM=0                                           Premise(F106)
	S119= CtrlA_WB=0                                            Premise(F107)
	S120= CtrlB_MEM=0                                           Premise(F108)
	S121= CtrlB_WB=0                                            Premise(F109)
	S122= CtrlICache=0                                          Premise(F110)
	S123= CtrlIMMU=0                                            Premise(F111)
	S124= CtrlIR_DMMU1=0                                        Premise(F112)
	S125= CtrlIR_DMMU2=0                                        Premise(F113)
	S126= CtrlIR_EX=0                                           Premise(F114)
	S127= CtrlIR_ID=0                                           Premise(F115)
	S128= CtrlIR_IMMU=1                                         Premise(F116)
	S129= CtrlIR_MEM=0                                          Premise(F117)
	S130= CtrlIR_WB=0                                           Premise(F118)
	S131= CtrlGPR=0                                             Premise(F119)
	S132= CtrlIAddrReg=1                                        Premise(F120)
	S133= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S71,S132)
	S134= CtrlPC=0                                              Premise(F121)
	S135= CtrlPCInc=0                                           Premise(F122)
	S136= PC[Out]=addr                                          PC-Hold(S1,S134,S135)
	S137= CtrlIMem=0                                            Premise(F123)
	S138= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S137)
	S139= CtrlICacheReg=1                                       Premise(F124)
	S140= CtrlASIDIn=0                                          Premise(F125)
	S141= CtrlCP0=0                                             Premise(F126)
	S142= CP0[ASID]=pid                                         CP0-Hold(S0,S141)
	S143= CtrlEPCIn=0                                           Premise(F127)
	S144= CtrlExCodeIn=0                                        Premise(F128)
	S145= CtrlIRMux=0                                           Premise(F129)
	S146= GPR[rS]=a                                             Premise(F130)

IMMU	S147= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S133)
	S148= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S133)
	S149= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S133)
	S150= PC.Out=addr                                           PC-Out(S136)
	S151= CP0.ASID=pid                                          CP0-Read-ASID(S142)
	S152= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F131)
	S153= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F132)
	S154= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F133)
	S155= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F134)
	S156= FU.OutID1=>A_EX.In                                    Premise(F135)
	S157= A_MEM.Out=>A_WB.In                                    Premise(F136)
	S158= LIMMEXT.Out=>B_EX.In                                  Premise(F137)
	S159= B_MEM.Out=>B_WB.In                                    Premise(F138)
	S160= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F139)
	S161= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F140)
	S162= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F141)
	S163= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F142)
	S164= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F143)
	S165= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F144)
	S166= FU.Bub_ID=>CU_ID.Bub                                  Premise(F145)
	S167= FU.Halt_ID=>CU_ID.Halt                                Premise(F146)
	S168= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F147)
	S169= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F148)
	S170= FU.Bub_IF=>CU_IF.Bub                                  Premise(F149)
	S171= FU.Halt_IF=>CU_IF.Halt                                Premise(F150)
	S172= ICache.Hit=>CU_IF.ICacheHit                           Premise(F151)
	S173= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F152)
	S174= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F153)
	S175= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F154)
	S176= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F155)
	S177= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F156)
	S178= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F157)
	S179= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F158)
	S180= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F159)
	S181= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F160)
	S182= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F161)
	S183= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F162)
	S184= ICache.Hit=>FU.ICacheHit                              Premise(F163)
	S185= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F164)
	S186= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F165)
	S187= IR_ID.Out=>FU.IR_ID                                   Premise(F166)
	S188= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F167)
	S189= IR_MEM.Out=>FU.IR_MEM                                 Premise(F168)
	S190= IR_WB.Out=>FU.IR_WB                                   Premise(F169)
	S191= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F170)
	S192= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F171)
	S193= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F172)
	S194= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F173)
	S195= GPR.Rdata1=>FU.InID1                                  Premise(F174)
	S196= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F175)
	S197= ALUOut_MEM.Out=>FU.InMEM                              Premise(F176)
	S198= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F177)
	S199= ALUOut_WB.Out=>FU.InWB                                Premise(F178)
	S200= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F179)
	S201= IR_ID.Out25_21=>GPR.RReg1                             Premise(F180)
	S202= ALUOut_WB.Out=>GPR.WData                              Premise(F181)
	S203= IR_WB.Out20_16=>GPR.WReg                              Premise(F182)
	S204= IMMU.Addr=>IAddrReg.In                                Premise(F183)
	S205= PC.Out=>ICache.IEA                                    Premise(F184)
	S206= ICache.IEA=addr                                       Path(S150,S205)
	S207= ICache.Hit=ICacheHit(addr)                            ICache-Search(S206)
	S208= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S207,S172)
	S209= FU.ICacheHit=ICacheHit(addr)                          Path(S207,S184)
	S210= PC.Out=>ICache.IEA                                    Premise(F185)
	S211= IMem.MEM8WordOut=>ICache.WData                        Premise(F186)
	S212= ICache.Out=>ICacheReg.In                              Premise(F187)
	S213= PC.Out=>IMMU.IEA                                      Premise(F188)
	S214= IMMU.IEA=addr                                         Path(S150,S213)
	S215= CP0.ASID=>IMMU.PID                                    Premise(F189)
	S216= IMMU.PID=pid                                          Path(S151,S215)
	S217= IMMU.Addr={pid,addr}                                  IMMU-Search(S216,S214)
	S218= IAddrReg.In={pid,addr}                                Path(S217,S204)
	S219= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S216,S214)
	S220= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S219,S173)
	S221= IAddrReg.Out=>IMem.RAddr                              Premise(F190)
	S222= IMem.RAddr={pid,addr}                                 Path(S147,S221)
	S223= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S222,S138)
	S224= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S222,S138)
	S225= ICache.WData=IMemGet8Word({pid,addr})                 Path(S224,S211)
	S226= ICacheReg.Out=>IRMux.CacheData                        Premise(F191)
	S227= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F192)
	S228= IMem.Out=>IRMux.MemData                               Premise(F193)
	S229= IRMux.MemData={13,rS,rT,UIMM}                         Path(S223,S228)
	S230= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S229)
	S231= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F194)
	S232= IR_MEM.Out=>IR_DMMU1.In                               Premise(F195)
	S233= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F196)
	S234= IR_ID.Out=>IR_EX.In                                   Premise(F197)
	S235= ICache.Out=>IR_ID.In                                  Premise(F198)
	S236= IRMux.Out=>IR_ID.In                                   Premise(F199)
	S237= IR_ID.In={13,rS,rT,UIMM}                              Path(S230,S236)
	S238= ICache.Out=>IR_IMMU.In                                Premise(F200)
	S239= IR_DMMU2.Out=>IR_WB.In                                Premise(F201)
	S240= IR_MEM.Out=>IR_WB.In                                  Premise(F202)
	S241= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F203)
	S242= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F204)
	S243= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F205)
	S244= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F206)
	S245= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F207)
	S246= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F208)
	S247= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F209)
	S248= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F210)
	S249= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F211)
	S250= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F212)
	S251= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F213)
	S252= IR_EX.Out31_26=>CU_EX.Op                              Premise(F214)
	S253= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F215)
	S254= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F216)
	S255= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F217)
	S256= IR_ID.Out31_26=>CU_ID.Op                              Premise(F218)
	S257= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F219)
	S258= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F220)
	S259= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F221)
	S260= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F222)
	S261= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F223)
	S262= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F224)
	S263= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F225)
	S264= IR_WB.Out31_26=>CU_WB.Op                              Premise(F226)
	S265= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F227)
	S266= CtrlA_EX=0                                            Premise(F228)
	S267= CtrlB_EX=0                                            Premise(F229)
	S268= CtrlALUOut_MEM=0                                      Premise(F230)
	S269= CtrlALUOut_DMMU1=0                                    Premise(F231)
	S270= CtrlALUOut_DMMU2=0                                    Premise(F232)
	S271= CtrlALUOut_WB=0                                       Premise(F233)
	S272= CtrlA_MEM=0                                           Premise(F234)
	S273= CtrlA_WB=0                                            Premise(F235)
	S274= CtrlB_MEM=0                                           Premise(F236)
	S275= CtrlB_WB=0                                            Premise(F237)
	S276= CtrlICache=1                                          Premise(F238)
	S277= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S206,S225,S276)
	S278= CtrlIMMU=0                                            Premise(F239)
	S279= CtrlIR_DMMU1=0                                        Premise(F240)
	S280= CtrlIR_DMMU2=0                                        Premise(F241)
	S281= CtrlIR_EX=0                                           Premise(F242)
	S282= CtrlIR_ID=1                                           Premise(F243)
	S283= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S237,S282)
	S284= CtrlIR_IMMU=0                                         Premise(F244)
	S285= CtrlIR_MEM=0                                          Premise(F245)
	S286= CtrlIR_WB=0                                           Premise(F246)
	S287= CtrlGPR=0                                             Premise(F247)
	S288= GPR[rS]=a                                             GPR-Hold(S146,S287)
	S289= CtrlIAddrReg=0                                        Premise(F248)
	S290= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S133,S289)
	S291= CtrlPC=0                                              Premise(F249)
	S292= CtrlPCInc=1                                           Premise(F250)
	S293= PC[Out]=addr+4                                        PC-Inc(S136,S291,S292)
	S294= PC[CIA]=addr                                          PC-Inc(S136,S291,S292)
	S295= CtrlIMem=0                                            Premise(F251)
	S296= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S138,S295)
	S297= CtrlICacheReg=0                                       Premise(F252)
	S298= CtrlASIDIn=0                                          Premise(F253)
	S299= CtrlCP0=0                                             Premise(F254)
	S300= CP0[ASID]=pid                                         CP0-Hold(S142,S299)
	S301= CtrlEPCIn=0                                           Premise(F255)
	S302= CtrlExCodeIn=0                                        Premise(F256)
	S303= CtrlIRMux=0                                           Premise(F257)

ID	S304= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S283)
	S305= IR_ID.Out31_26=13                                     IR-Out(S283)
	S306= IR_ID.Out25_21=rS                                     IR-Out(S283)
	S307= IR_ID.Out20_16=rT                                     IR-Out(S283)
	S308= IR_ID.Out15_0=UIMM                                    IR-Out(S283)
	S309= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S290)
	S310= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S290)
	S311= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S290)
	S312= PC.Out=addr+4                                         PC-Out(S293)
	S313= PC.CIA=addr                                           PC-Out(S294)
	S314= PC.CIA31_28=addr[31:28]                               PC-Out(S294)
	S315= CP0.ASID=pid                                          CP0-Read-ASID(S300)
	S316= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F258)
	S317= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F259)
	S318= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F260)
	S319= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F261)
	S320= FU.OutID1=>A_EX.In                                    Premise(F262)
	S321= A_MEM.Out=>A_WB.In                                    Premise(F263)
	S322= LIMMEXT.Out=>B_EX.In                                  Premise(F264)
	S323= B_MEM.Out=>B_WB.In                                    Premise(F265)
	S324= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F266)
	S325= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F267)
	S326= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F268)
	S327= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F269)
	S328= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F270)
	S329= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F271)
	S330= FU.Bub_ID=>CU_ID.Bub                                  Premise(F272)
	S331= FU.Halt_ID=>CU_ID.Halt                                Premise(F273)
	S332= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F274)
	S333= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F275)
	S334= FU.Bub_IF=>CU_IF.Bub                                  Premise(F276)
	S335= FU.Halt_IF=>CU_IF.Halt                                Premise(F277)
	S336= ICache.Hit=>CU_IF.ICacheHit                           Premise(F278)
	S337= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F279)
	S338= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F280)
	S339= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F281)
	S340= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F282)
	S341= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F283)
	S342= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F284)
	S343= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F285)
	S344= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F286)
	S345= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F287)
	S346= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F288)
	S347= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F289)
	S348= ICache.Hit=>FU.ICacheHit                              Premise(F290)
	S349= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F291)
	S350= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F292)
	S351= IR_ID.Out=>FU.IR_ID                                   Premise(F293)
	S352= FU.IR_ID={13,rS,rT,UIMM}                              Path(S304,S351)
	S353= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F294)
	S354= IR_MEM.Out=>FU.IR_MEM                                 Premise(F295)
	S355= IR_WB.Out=>FU.IR_WB                                   Premise(F296)
	S356= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F297)
	S357= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F298)
	S358= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F299)
	S359= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F300)
	S360= GPR.Rdata1=>FU.InID1                                  Premise(F301)
	S361= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F302)
	S362= FU.InID1_RReg=rS                                      Path(S306,S361)
	S363= FU.InID2_RReg=5'b00000                                Premise(F303)
	S364= ALUOut_MEM.Out=>FU.InMEM                              Premise(F304)
	S365= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F305)
	S366= ALUOut_WB.Out=>FU.InWB                                Premise(F306)
	S367= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F307)
	S368= IR_ID.Out25_21=>GPR.RReg1                             Premise(F308)
	S369= GPR.RReg1=rS                                          Path(S306,S368)
	S370= GPR.Rdata1=a                                          GPR-Read(S369,S288)
	S371= FU.InID1=a                                            Path(S370,S360)
	S372= FU.OutID1=FU(a)                                       FU-Forward(S371)
	S373= A_EX.In=FU(a)                                         Path(S372,S320)
	S374= ALUOut_WB.Out=>GPR.WData                              Premise(F309)
	S375= IR_WB.Out20_16=>GPR.WReg                              Premise(F310)
	S376= IMMU.Addr=>IAddrReg.In                                Premise(F311)
	S377= PC.Out=>ICache.IEA                                    Premise(F312)
	S378= ICache.IEA=addr+4                                     Path(S312,S377)
	S379= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S378)
	S380= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S379,S336)
	S381= FU.ICacheHit=ICacheHit(addr+4)                        Path(S379,S348)
	S382= PC.Out=>ICache.IEA                                    Premise(F313)
	S383= IMem.MEM8WordOut=>ICache.WData                        Premise(F314)
	S384= ICache.Out=>ICacheReg.In                              Premise(F315)
	S385= PC.Out=>IMMU.IEA                                      Premise(F316)
	S386= IMMU.IEA=addr+4                                       Path(S312,S385)
	S387= CP0.ASID=>IMMU.PID                                    Premise(F317)
	S388= IMMU.PID=pid                                          Path(S315,S387)
	S389= IMMU.Addr={pid,addr+4}                                IMMU-Search(S388,S386)
	S390= IAddrReg.In={pid,addr+4}                              Path(S389,S376)
	S391= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S388,S386)
	S392= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S391,S337)
	S393= IAddrReg.Out=>IMem.RAddr                              Premise(F318)
	S394= IMem.RAddr={pid,addr}                                 Path(S309,S393)
	S395= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S394,S296)
	S396= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S394,S296)
	S397= ICache.WData=IMemGet8Word({pid,addr})                 Path(S396,S383)
	S398= ICacheReg.Out=>IRMux.CacheData                        Premise(F319)
	S399= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F320)
	S400= IMem.Out=>IRMux.MemData                               Premise(F321)
	S401= IRMux.MemData={13,rS,rT,UIMM}                         Path(S395,S400)
	S402= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S401)
	S403= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F322)
	S404= IR_MEM.Out=>IR_DMMU1.In                               Premise(F323)
	S405= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F324)
	S406= IR_ID.Out=>IR_EX.In                                   Premise(F325)
	S407= IR_EX.In={13,rS,rT,UIMM}                              Path(S304,S406)
	S408= ICache.Out=>IR_ID.In                                  Premise(F326)
	S409= IRMux.Out=>IR_ID.In                                   Premise(F327)
	S410= IR_ID.In={13,rS,rT,UIMM}                              Path(S402,S409)
	S411= ICache.Out=>IR_IMMU.In                                Premise(F328)
	S412= IR_DMMU2.Out=>IR_WB.In                                Premise(F329)
	S413= IR_MEM.Out=>IR_WB.In                                  Premise(F330)
	S414= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F331)
	S415= LIMMEXT.In=UIMM                                       Path(S308,S414)
	S416= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S415)
	S417= B_EX.In={16{0},UIMM}                                  Path(S416,S322)
	S418= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F332)
	S419= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F333)
	S420= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F334)
	S421= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F335)
	S422= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F336)
	S423= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F337)
	S424= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F338)
	S425= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F339)
	S426= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F340)
	S427= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F341)
	S428= IR_EX.Out31_26=>CU_EX.Op                              Premise(F342)
	S429= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F343)
	S430= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F344)
	S431= CU_ID.IRFunc1=rT                                      Path(S307,S430)
	S432= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F345)
	S433= CU_ID.IRFunc2=rS                                      Path(S306,S432)
	S434= IR_ID.Out31_26=>CU_ID.Op                              Premise(F346)
	S435= CU_ID.Op=13                                           Path(S305,S434)
	S436= CU_ID.Func=alu_add                                    CU_ID(S435)
	S437= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F347)
	S438= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F348)
	S439= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F349)
	S440= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F350)
	S441= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F351)
	S442= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F352)
	S443= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F353)
	S444= IR_WB.Out31_26=>CU_WB.Op                              Premise(F354)
	S445= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F355)
	S446= CtrlA_EX=1                                            Premise(F356)
	S447= [A_EX]=FU(a)                                          A_EX-Write(S373,S446)
	S448= CtrlB_EX=1                                            Premise(F357)
	S449= [B_EX]={16{0},UIMM}                                   B_EX-Write(S417,S448)
	S450= CtrlALUOut_MEM=0                                      Premise(F358)
	S451= CtrlALUOut_DMMU1=0                                    Premise(F359)
	S452= CtrlALUOut_DMMU2=0                                    Premise(F360)
	S453= CtrlALUOut_WB=0                                       Premise(F361)
	S454= CtrlA_MEM=0                                           Premise(F362)
	S455= CtrlA_WB=0                                            Premise(F363)
	S456= CtrlB_MEM=0                                           Premise(F364)
	S457= CtrlB_WB=0                                            Premise(F365)
	S458= CtrlICache=0                                          Premise(F366)
	S459= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S277,S458)
	S460= CtrlIMMU=0                                            Premise(F367)
	S461= CtrlIR_DMMU1=0                                        Premise(F368)
	S462= CtrlIR_DMMU2=0                                        Premise(F369)
	S463= CtrlIR_EX=1                                           Premise(F370)
	S464= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Write(S407,S463)
	S465= CtrlIR_ID=0                                           Premise(F371)
	S466= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S283,S465)
	S467= CtrlIR_IMMU=0                                         Premise(F372)
	S468= CtrlIR_MEM=0                                          Premise(F373)
	S469= CtrlIR_WB=0                                           Premise(F374)
	S470= CtrlGPR=0                                             Premise(F375)
	S471= GPR[rS]=a                                             GPR-Hold(S288,S470)
	S472= CtrlIAddrReg=0                                        Premise(F376)
	S473= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S290,S472)
	S474= CtrlPC=0                                              Premise(F377)
	S475= CtrlPCInc=0                                           Premise(F378)
	S476= PC[CIA]=addr                                          PC-Hold(S294,S475)
	S477= PC[Out]=addr+4                                        PC-Hold(S293,S474,S475)
	S478= CtrlIMem=0                                            Premise(F379)
	S479= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S296,S478)
	S480= CtrlICacheReg=0                                       Premise(F380)
	S481= CtrlASIDIn=0                                          Premise(F381)
	S482= CtrlCP0=0                                             Premise(F382)
	S483= CP0[ASID]=pid                                         CP0-Hold(S300,S482)
	S484= CtrlEPCIn=0                                           Premise(F383)
	S485= CtrlExCodeIn=0                                        Premise(F384)
	S486= CtrlIRMux=0                                           Premise(F385)

EX	S487= A_EX.Out=FU(a)                                        A_EX-Out(S447)
	S488= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S447)
	S489= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S447)
	S490= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S449)
	S491= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S449)
	S492= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S449)
	S493= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S464)
	S494= IR_EX.Out31_26=13                                     IR_EX-Out(S464)
	S495= IR_EX.Out25_21=rS                                     IR_EX-Out(S464)
	S496= IR_EX.Out20_16=rT                                     IR_EX-Out(S464)
	S497= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S464)
	S498= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S466)
	S499= IR_ID.Out31_26=13                                     IR-Out(S466)
	S500= IR_ID.Out25_21=rS                                     IR-Out(S466)
	S501= IR_ID.Out20_16=rT                                     IR-Out(S466)
	S502= IR_ID.Out15_0=UIMM                                    IR-Out(S466)
	S503= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S473)
	S504= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S473)
	S505= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S473)
	S506= PC.CIA=addr                                           PC-Out(S476)
	S507= PC.CIA31_28=addr[31:28]                               PC-Out(S476)
	S508= PC.Out=addr+4                                         PC-Out(S477)
	S509= CP0.ASID=pid                                          CP0-Read-ASID(S483)
	S510= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F386)
	S511= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F387)
	S512= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F388)
	S513= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F389)
	S514= FU.OutID1=>A_EX.In                                    Premise(F390)
	S515= A_MEM.Out=>A_WB.In                                    Premise(F391)
	S516= LIMMEXT.Out=>B_EX.In                                  Premise(F392)
	S517= B_MEM.Out=>B_WB.In                                    Premise(F393)
	S518= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F394)
	S519= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F395)
	S520= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F396)
	S521= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F397)
	S522= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F398)
	S523= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F399)
	S524= FU.Bub_ID=>CU_ID.Bub                                  Premise(F400)
	S525= FU.Halt_ID=>CU_ID.Halt                                Premise(F401)
	S526= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F402)
	S527= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F403)
	S528= FU.Bub_IF=>CU_IF.Bub                                  Premise(F404)
	S529= FU.Halt_IF=>CU_IF.Halt                                Premise(F405)
	S530= ICache.Hit=>CU_IF.ICacheHit                           Premise(F406)
	S531= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F407)
	S532= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F408)
	S533= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F409)
	S534= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F410)
	S535= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F411)
	S536= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F412)
	S537= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F413)
	S538= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F414)
	S539= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F415)
	S540= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F416)
	S541= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F417)
	S542= ICache.Hit=>FU.ICacheHit                              Premise(F418)
	S543= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F419)
	S544= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F420)
	S545= IR_ID.Out=>FU.IR_ID                                   Premise(F421)
	S546= FU.IR_ID={13,rS,rT,UIMM}                              Path(S498,S545)
	S547= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F422)
	S548= IR_MEM.Out=>FU.IR_MEM                                 Premise(F423)
	S549= IR_WB.Out=>FU.IR_WB                                   Premise(F424)
	S550= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F425)
	S551= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F426)
	S552= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F427)
	S553= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F428)
	S554= GPR.Rdata1=>FU.InID1                                  Premise(F429)
	S555= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F430)
	S556= FU.InID1_RReg=rS                                      Path(S500,S555)
	S557= ALUOut_MEM.Out=>FU.InMEM                              Premise(F431)
	S558= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F432)
	S559= ALUOut_WB.Out=>FU.InWB                                Premise(F433)
	S560= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F434)
	S561= IR_ID.Out25_21=>GPR.RReg1                             Premise(F435)
	S562= GPR.RReg1=rS                                          Path(S500,S561)
	S563= GPR.Rdata1=a                                          GPR-Read(S562,S471)
	S564= FU.InID1=a                                            Path(S563,S554)
	S565= FU.OutID1=FU(a)                                       FU-Forward(S564)
	S566= A_EX.In=FU(a)                                         Path(S565,S514)
	S567= ALUOut_WB.Out=>GPR.WData                              Premise(F436)
	S568= IR_WB.Out20_16=>GPR.WReg                              Premise(F437)
	S569= IMMU.Addr=>IAddrReg.In                                Premise(F438)
	S570= PC.Out=>ICache.IEA                                    Premise(F439)
	S571= ICache.IEA=addr+4                                     Path(S508,S570)
	S572= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S571)
	S573= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S572,S530)
	S574= FU.ICacheHit=ICacheHit(addr+4)                        Path(S572,S542)
	S575= PC.Out=>ICache.IEA                                    Premise(F440)
	S576= IMem.MEM8WordOut=>ICache.WData                        Premise(F441)
	S577= ICache.Out=>ICacheReg.In                              Premise(F442)
	S578= PC.Out=>IMMU.IEA                                      Premise(F443)
	S579= IMMU.IEA=addr+4                                       Path(S508,S578)
	S580= CP0.ASID=>IMMU.PID                                    Premise(F444)
	S581= IMMU.PID=pid                                          Path(S509,S580)
	S582= IMMU.Addr={pid,addr+4}                                IMMU-Search(S581,S579)
	S583= IAddrReg.In={pid,addr+4}                              Path(S582,S569)
	S584= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S581,S579)
	S585= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S584,S531)
	S586= IAddrReg.Out=>IMem.RAddr                              Premise(F445)
	S587= IMem.RAddr={pid,addr}                                 Path(S503,S586)
	S588= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S587,S479)
	S589= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S587,S479)
	S590= ICache.WData=IMemGet8Word({pid,addr})                 Path(S589,S576)
	S591= ICacheReg.Out=>IRMux.CacheData                        Premise(F446)
	S592= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F447)
	S593= IMem.Out=>IRMux.MemData                               Premise(F448)
	S594= IRMux.MemData={13,rS,rT,UIMM}                         Path(S588,S593)
	S595= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S594)
	S596= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F449)
	S597= IR_MEM.Out=>IR_DMMU1.In                               Premise(F450)
	S598= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F451)
	S599= IR_ID.Out=>IR_EX.In                                   Premise(F452)
	S600= IR_EX.In={13,rS,rT,UIMM}                              Path(S498,S599)
	S601= ICache.Out=>IR_ID.In                                  Premise(F453)
	S602= IRMux.Out=>IR_ID.In                                   Premise(F454)
	S603= IR_ID.In={13,rS,rT,UIMM}                              Path(S595,S602)
	S604= ICache.Out=>IR_IMMU.In                                Premise(F455)
	S605= IR_DMMU2.Out=>IR_WB.In                                Premise(F456)
	S606= IR_MEM.Out=>IR_WB.In                                  Premise(F457)
	S607= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F458)
	S608= LIMMEXT.In=UIMM                                       Path(S502,S607)
	S609= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S608)
	S610= B_EX.In={16{0},UIMM}                                  Path(S609,S516)
	S611= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F459)
	S612= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F460)
	S613= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F461)
	S614= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F462)
	S615= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F463)
	S616= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F464)
	S617= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F465)
	S618= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F466)
	S619= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F467)
	S620= CU_EX.IRFunc1=rT                                      Path(S496,S619)
	S621= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F468)
	S622= CU_EX.IRFunc2=rS                                      Path(S495,S621)
	S623= IR_EX.Out31_26=>CU_EX.Op                              Premise(F469)
	S624= CU_EX.Op=13                                           Path(S494,S623)
	S625= CU_EX.Func=alu_add                                    CU_EX(S624)
	S626= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F470)
	S627= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F471)
	S628= CU_ID.IRFunc1=rT                                      Path(S501,S627)
	S629= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F472)
	S630= CU_ID.IRFunc2=rS                                      Path(S500,S629)
	S631= IR_ID.Out31_26=>CU_ID.Op                              Premise(F473)
	S632= CU_ID.Op=13                                           Path(S499,S631)
	S633= CU_ID.Func=alu_add                                    CU_ID(S632)
	S634= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F474)
	S635= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F475)
	S636= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F476)
	S637= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F477)
	S638= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F478)
	S639= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F479)
	S640= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F480)
	S641= IR_WB.Out31_26=>CU_WB.Op                              Premise(F481)
	S642= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F482)
	S643= CtrlA_EX=0                                            Premise(F483)
	S644= [A_EX]=FU(a)                                          A_EX-Hold(S447,S643)
	S645= CtrlB_EX=0                                            Premise(F484)
	S646= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S449,S645)
	S647= CtrlALUOut_MEM=1                                      Premise(F485)
	S648= CtrlALUOut_DMMU1=0                                    Premise(F486)
	S649= CtrlALUOut_DMMU2=0                                    Premise(F487)
	S650= CtrlALUOut_WB=0                                       Premise(F488)
	S651= CtrlA_MEM=0                                           Premise(F489)
	S652= CtrlA_WB=0                                            Premise(F490)
	S653= CtrlB_MEM=0                                           Premise(F491)
	S654= CtrlB_WB=0                                            Premise(F492)
	S655= CtrlICache=0                                          Premise(F493)
	S656= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S459,S655)
	S657= CtrlIMMU=0                                            Premise(F494)
	S658= CtrlIR_DMMU1=0                                        Premise(F495)
	S659= CtrlIR_DMMU2=0                                        Premise(F496)
	S660= CtrlIR_EX=0                                           Premise(F497)
	S661= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S464,S660)
	S662= CtrlIR_ID=0                                           Premise(F498)
	S663= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S466,S662)
	S664= CtrlIR_IMMU=0                                         Premise(F499)
	S665= CtrlIR_MEM=1                                          Premise(F500)
	S666= CtrlIR_WB=0                                           Premise(F501)
	S667= CtrlGPR=0                                             Premise(F502)
	S668= GPR[rS]=a                                             GPR-Hold(S471,S667)
	S669= CtrlIAddrReg=0                                        Premise(F503)
	S670= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S473,S669)
	S671= CtrlPC=0                                              Premise(F504)
	S672= CtrlPCInc=0                                           Premise(F505)
	S673= PC[CIA]=addr                                          PC-Hold(S476,S672)
	S674= PC[Out]=addr+4                                        PC-Hold(S477,S671,S672)
	S675= CtrlIMem=0                                            Premise(F506)
	S676= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S479,S675)
	S677= CtrlICacheReg=0                                       Premise(F507)
	S678= CtrlASIDIn=0                                          Premise(F508)
	S679= CtrlCP0=0                                             Premise(F509)
	S680= CP0[ASID]=pid                                         CP0-Hold(S483,S679)
	S681= CtrlEPCIn=0                                           Premise(F510)
	S682= CtrlExCodeIn=0                                        Premise(F511)
	S683= CtrlIRMux=0                                           Premise(F512)

MEM	S684= A_EX.Out=FU(a)                                        A_EX-Out(S644)
	S685= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S644)
	S686= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S644)
	S687= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S646)
	S688= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S646)
	S689= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S646)
	S690= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S661)
	S691= IR_EX.Out31_26=13                                     IR_EX-Out(S661)
	S692= IR_EX.Out25_21=rS                                     IR_EX-Out(S661)
	S693= IR_EX.Out20_16=rT                                     IR_EX-Out(S661)
	S694= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S661)
	S695= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S663)
	S696= IR_ID.Out31_26=13                                     IR-Out(S663)
	S697= IR_ID.Out25_21=rS                                     IR-Out(S663)
	S698= IR_ID.Out20_16=rT                                     IR-Out(S663)
	S699= IR_ID.Out15_0=UIMM                                    IR-Out(S663)
	S700= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S670)
	S701= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S670)
	S702= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S670)
	S703= PC.CIA=addr                                           PC-Out(S673)
	S704= PC.CIA31_28=addr[31:28]                               PC-Out(S673)
	S705= PC.Out=addr+4                                         PC-Out(S674)
	S706= CP0.ASID=pid                                          CP0-Read-ASID(S680)
	S707= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F513)
	S708= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F514)
	S709= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F515)
	S710= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F516)
	S711= FU.OutID1=>A_EX.In                                    Premise(F517)
	S712= A_MEM.Out=>A_WB.In                                    Premise(F518)
	S713= LIMMEXT.Out=>B_EX.In                                  Premise(F519)
	S714= B_MEM.Out=>B_WB.In                                    Premise(F520)
	S715= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F521)
	S716= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F522)
	S717= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F523)
	S718= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F524)
	S719= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F525)
	S720= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F526)
	S721= FU.Bub_ID=>CU_ID.Bub                                  Premise(F527)
	S722= FU.Halt_ID=>CU_ID.Halt                                Premise(F528)
	S723= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F529)
	S724= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F530)
	S725= FU.Bub_IF=>CU_IF.Bub                                  Premise(F531)
	S726= FU.Halt_IF=>CU_IF.Halt                                Premise(F532)
	S727= ICache.Hit=>CU_IF.ICacheHit                           Premise(F533)
	S728= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F534)
	S729= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F535)
	S730= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F536)
	S731= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F537)
	S732= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F538)
	S733= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F539)
	S734= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F540)
	S735= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F541)
	S736= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F542)
	S737= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F543)
	S738= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F544)
	S739= ICache.Hit=>FU.ICacheHit                              Premise(F545)
	S740= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F546)
	S741= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F547)
	S742= IR_ID.Out=>FU.IR_ID                                   Premise(F548)
	S743= FU.IR_ID={13,rS,rT,UIMM}                              Path(S695,S742)
	S744= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F549)
	S745= IR_MEM.Out=>FU.IR_MEM                                 Premise(F550)
	S746= IR_WB.Out=>FU.IR_WB                                   Premise(F551)
	S747= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F552)
	S748= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F553)
	S749= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F554)
	S750= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F555)
	S751= GPR.Rdata1=>FU.InID1                                  Premise(F556)
	S752= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F557)
	S753= FU.InID1_RReg=rS                                      Path(S697,S752)
	S754= ALUOut_MEM.Out=>FU.InMEM                              Premise(F558)
	S755= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F559)
	S756= ALUOut_WB.Out=>FU.InWB                                Premise(F560)
	S757= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F561)
	S758= IR_ID.Out25_21=>GPR.RReg1                             Premise(F562)
	S759= GPR.RReg1=rS                                          Path(S697,S758)
	S760= GPR.Rdata1=a                                          GPR-Read(S759,S668)
	S761= FU.InID1=a                                            Path(S760,S751)
	S762= FU.OutID1=FU(a)                                       FU-Forward(S761)
	S763= A_EX.In=FU(a)                                         Path(S762,S711)
	S764= ALUOut_WB.Out=>GPR.WData                              Premise(F563)
	S765= IR_WB.Out20_16=>GPR.WReg                              Premise(F564)
	S766= IMMU.Addr=>IAddrReg.In                                Premise(F565)
	S767= PC.Out=>ICache.IEA                                    Premise(F566)
	S768= ICache.IEA=addr+4                                     Path(S705,S767)
	S769= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S768)
	S770= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S769,S727)
	S771= FU.ICacheHit=ICacheHit(addr+4)                        Path(S769,S739)
	S772= PC.Out=>ICache.IEA                                    Premise(F567)
	S773= IMem.MEM8WordOut=>ICache.WData                        Premise(F568)
	S774= ICache.Out=>ICacheReg.In                              Premise(F569)
	S775= PC.Out=>IMMU.IEA                                      Premise(F570)
	S776= IMMU.IEA=addr+4                                       Path(S705,S775)
	S777= CP0.ASID=>IMMU.PID                                    Premise(F571)
	S778= IMMU.PID=pid                                          Path(S706,S777)
	S779= IMMU.Addr={pid,addr+4}                                IMMU-Search(S778,S776)
	S780= IAddrReg.In={pid,addr+4}                              Path(S779,S766)
	S781= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S778,S776)
	S782= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S781,S728)
	S783= IAddrReg.Out=>IMem.RAddr                              Premise(F572)
	S784= IMem.RAddr={pid,addr}                                 Path(S700,S783)
	S785= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S784,S676)
	S786= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S784,S676)
	S787= ICache.WData=IMemGet8Word({pid,addr})                 Path(S786,S773)
	S788= ICacheReg.Out=>IRMux.CacheData                        Premise(F573)
	S789= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F574)
	S790= IMem.Out=>IRMux.MemData                               Premise(F575)
	S791= IRMux.MemData={13,rS,rT,UIMM}                         Path(S785,S790)
	S792= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S791)
	S793= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F576)
	S794= IR_MEM.Out=>IR_DMMU1.In                               Premise(F577)
	S795= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F578)
	S796= IR_ID.Out=>IR_EX.In                                   Premise(F579)
	S797= IR_EX.In={13,rS,rT,UIMM}                              Path(S695,S796)
	S798= ICache.Out=>IR_ID.In                                  Premise(F580)
	S799= IRMux.Out=>IR_ID.In                                   Premise(F581)
	S800= IR_ID.In={13,rS,rT,UIMM}                              Path(S792,S799)
	S801= ICache.Out=>IR_IMMU.In                                Premise(F582)
	S802= IR_DMMU2.Out=>IR_WB.In                                Premise(F583)
	S803= IR_MEM.Out=>IR_WB.In                                  Premise(F584)
	S804= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F585)
	S805= LIMMEXT.In=UIMM                                       Path(S699,S804)
	S806= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S805)
	S807= B_EX.In={16{0},UIMM}                                  Path(S806,S713)
	S808= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F586)
	S809= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F587)
	S810= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F588)
	S811= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F589)
	S812= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F590)
	S813= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F591)
	S814= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F592)
	S815= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F593)
	S816= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F594)
	S817= CU_EX.IRFunc1=rT                                      Path(S693,S816)
	S818= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F595)
	S819= CU_EX.IRFunc2=rS                                      Path(S692,S818)
	S820= IR_EX.Out31_26=>CU_EX.Op                              Premise(F596)
	S821= CU_EX.Op=13                                           Path(S691,S820)
	S822= CU_EX.Func=alu_add                                    CU_EX(S821)
	S823= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F597)
	S824= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F598)
	S825= CU_ID.IRFunc1=rT                                      Path(S698,S824)
	S826= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F599)
	S827= CU_ID.IRFunc2=rS                                      Path(S697,S826)
	S828= IR_ID.Out31_26=>CU_ID.Op                              Premise(F600)
	S829= CU_ID.Op=13                                           Path(S696,S828)
	S830= CU_ID.Func=alu_add                                    CU_ID(S829)
	S831= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F601)
	S832= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F602)
	S833= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F603)
	S834= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F604)
	S835= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F605)
	S836= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F606)
	S837= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F607)
	S838= IR_WB.Out31_26=>CU_WB.Op                              Premise(F608)
	S839= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F609)
	S840= CtrlA_EX=0                                            Premise(F610)
	S841= [A_EX]=FU(a)                                          A_EX-Hold(S644,S840)
	S842= CtrlB_EX=0                                            Premise(F611)
	S843= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S646,S842)
	S844= CtrlALUOut_MEM=0                                      Premise(F612)
	S845= CtrlALUOut_DMMU1=1                                    Premise(F613)
	S846= CtrlALUOut_DMMU2=0                                    Premise(F614)
	S847= CtrlALUOut_WB=1                                       Premise(F615)
	S848= CtrlA_MEM=0                                           Premise(F616)
	S849= CtrlA_WB=1                                            Premise(F617)
	S850= CtrlB_MEM=0                                           Premise(F618)
	S851= CtrlB_WB=1                                            Premise(F619)
	S852= CtrlICache=0                                          Premise(F620)
	S853= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S656,S852)
	S854= CtrlIMMU=0                                            Premise(F621)
	S855= CtrlIR_DMMU1=1                                        Premise(F622)
	S856= CtrlIR_DMMU2=0                                        Premise(F623)
	S857= CtrlIR_EX=0                                           Premise(F624)
	S858= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S661,S857)
	S859= CtrlIR_ID=0                                           Premise(F625)
	S860= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S663,S859)
	S861= CtrlIR_IMMU=0                                         Premise(F626)
	S862= CtrlIR_MEM=0                                          Premise(F627)
	S863= CtrlIR_WB=1                                           Premise(F628)
	S864= CtrlGPR=0                                             Premise(F629)
	S865= GPR[rS]=a                                             GPR-Hold(S668,S864)
	S866= CtrlIAddrReg=0                                        Premise(F630)
	S867= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S670,S866)
	S868= CtrlPC=0                                              Premise(F631)
	S869= CtrlPCInc=0                                           Premise(F632)
	S870= PC[CIA]=addr                                          PC-Hold(S673,S869)
	S871= PC[Out]=addr+4                                        PC-Hold(S674,S868,S869)
	S872= CtrlIMem=0                                            Premise(F633)
	S873= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S676,S872)
	S874= CtrlICacheReg=0                                       Premise(F634)
	S875= CtrlASIDIn=0                                          Premise(F635)
	S876= CtrlCP0=0                                             Premise(F636)
	S877= CP0[ASID]=pid                                         CP0-Hold(S680,S876)
	S878= CtrlEPCIn=0                                           Premise(F637)
	S879= CtrlExCodeIn=0                                        Premise(F638)
	S880= CtrlIRMux=0                                           Premise(F639)

WB	S881= A_EX.Out=FU(a)                                        A_EX-Out(S841)
	S882= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S841)
	S883= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S841)
	S884= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S843)
	S885= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S843)
	S886= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S843)
	S887= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S858)
	S888= IR_EX.Out31_26=13                                     IR_EX-Out(S858)
	S889= IR_EX.Out25_21=rS                                     IR_EX-Out(S858)
	S890= IR_EX.Out20_16=rT                                     IR_EX-Out(S858)
	S891= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S858)
	S892= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S860)
	S893= IR_ID.Out31_26=13                                     IR-Out(S860)
	S894= IR_ID.Out25_21=rS                                     IR-Out(S860)
	S895= IR_ID.Out20_16=rT                                     IR-Out(S860)
	S896= IR_ID.Out15_0=UIMM                                    IR-Out(S860)
	S897= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S867)
	S898= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S867)
	S899= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S867)
	S900= PC.CIA=addr                                           PC-Out(S870)
	S901= PC.CIA31_28=addr[31:28]                               PC-Out(S870)
	S902= PC.Out=addr+4                                         PC-Out(S871)
	S903= CP0.ASID=pid                                          CP0-Read-ASID(S877)
	S904= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F894)
	S905= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F895)
	S906= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F896)
	S907= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F897)
	S908= FU.OutID1=>A_EX.In                                    Premise(F898)
	S909= A_MEM.Out=>A_WB.In                                    Premise(F899)
	S910= LIMMEXT.Out=>B_EX.In                                  Premise(F900)
	S911= B_MEM.Out=>B_WB.In                                    Premise(F901)
	S912= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F902)
	S913= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F903)
	S914= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F904)
	S915= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F905)
	S916= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F906)
	S917= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F907)
	S918= FU.Bub_ID=>CU_ID.Bub                                  Premise(F908)
	S919= FU.Halt_ID=>CU_ID.Halt                                Premise(F909)
	S920= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F910)
	S921= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F911)
	S922= FU.Bub_IF=>CU_IF.Bub                                  Premise(F912)
	S923= FU.Halt_IF=>CU_IF.Halt                                Premise(F913)
	S924= ICache.Hit=>CU_IF.ICacheHit                           Premise(F914)
	S925= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F915)
	S926= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F916)
	S927= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F917)
	S928= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F918)
	S929= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F919)
	S930= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F920)
	S931= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F921)
	S932= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F922)
	S933= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F923)
	S934= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F924)
	S935= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F925)
	S936= ICache.Hit=>FU.ICacheHit                              Premise(F926)
	S937= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F927)
	S938= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F928)
	S939= IR_ID.Out=>FU.IR_ID                                   Premise(F929)
	S940= FU.IR_ID={13,rS,rT,UIMM}                              Path(S892,S939)
	S941= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F930)
	S942= IR_MEM.Out=>FU.IR_MEM                                 Premise(F931)
	S943= IR_WB.Out=>FU.IR_WB                                   Premise(F932)
	S944= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F933)
	S945= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F934)
	S946= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F935)
	S947= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F936)
	S948= GPR.Rdata1=>FU.InID1                                  Premise(F937)
	S949= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F938)
	S950= FU.InID1_RReg=rS                                      Path(S894,S949)
	S951= ALUOut_MEM.Out=>FU.InMEM                              Premise(F939)
	S952= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F940)
	S953= ALUOut_WB.Out=>FU.InWB                                Premise(F941)
	S954= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F942)
	S955= IR_ID.Out25_21=>GPR.RReg1                             Premise(F943)
	S956= GPR.RReg1=rS                                          Path(S894,S955)
	S957= GPR.Rdata1=a                                          GPR-Read(S956,S865)
	S958= FU.InID1=a                                            Path(S957,S948)
	S959= FU.OutID1=FU(a)                                       FU-Forward(S958)
	S960= A_EX.In=FU(a)                                         Path(S959,S908)
	S961= ALUOut_WB.Out=>GPR.WData                              Premise(F944)
	S962= IR_WB.Out20_16=>GPR.WReg                              Premise(F945)
	S963= IMMU.Addr=>IAddrReg.In                                Premise(F946)
	S964= PC.Out=>ICache.IEA                                    Premise(F947)
	S965= ICache.IEA=addr+4                                     Path(S902,S964)
	S966= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S965)
	S967= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S966,S924)
	S968= FU.ICacheHit=ICacheHit(addr+4)                        Path(S966,S936)
	S969= PC.Out=>ICache.IEA                                    Premise(F948)
	S970= IMem.MEM8WordOut=>ICache.WData                        Premise(F949)
	S971= ICache.Out=>ICacheReg.In                              Premise(F950)
	S972= PC.Out=>IMMU.IEA                                      Premise(F951)
	S973= IMMU.IEA=addr+4                                       Path(S902,S972)
	S974= CP0.ASID=>IMMU.PID                                    Premise(F952)
	S975= IMMU.PID=pid                                          Path(S903,S974)
	S976= IMMU.Addr={pid,addr+4}                                IMMU-Search(S975,S973)
	S977= IAddrReg.In={pid,addr+4}                              Path(S976,S963)
	S978= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S975,S973)
	S979= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S978,S925)
	S980= IAddrReg.Out=>IMem.RAddr                              Premise(F953)
	S981= IMem.RAddr={pid,addr}                                 Path(S897,S980)
	S982= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S981,S873)
	S983= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S981,S873)
	S984= ICache.WData=IMemGet8Word({pid,addr})                 Path(S983,S970)
	S985= ICacheReg.Out=>IRMux.CacheData                        Premise(F954)
	S986= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F955)
	S987= IMem.Out=>IRMux.MemData                               Premise(F956)
	S988= IRMux.MemData={13,rS,rT,UIMM}                         Path(S982,S987)
	S989= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S988)
	S990= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F957)
	S991= IR_MEM.Out=>IR_DMMU1.In                               Premise(F958)
	S992= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F959)
	S993= IR_ID.Out=>IR_EX.In                                   Premise(F960)
	S994= IR_EX.In={13,rS,rT,UIMM}                              Path(S892,S993)
	S995= ICache.Out=>IR_ID.In                                  Premise(F961)
	S996= IRMux.Out=>IR_ID.In                                   Premise(F962)
	S997= IR_ID.In={13,rS,rT,UIMM}                              Path(S989,S996)
	S998= ICache.Out=>IR_IMMU.In                                Premise(F963)
	S999= IR_DMMU2.Out=>IR_WB.In                                Premise(F964)
	S1000= IR_MEM.Out=>IR_WB.In                                 Premise(F965)
	S1001= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F966)
	S1002= LIMMEXT.In=UIMM                                      Path(S896,S1001)
	S1003= LIMMEXT.Out={16{0},UIMM}                             LIMMEXT(S1002)
	S1004= B_EX.In={16{0},UIMM}                                 Path(S1003,S910)
	S1005= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F967)
	S1006= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F968)
	S1007= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F969)
	S1008= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F970)
	S1009= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F971)
	S1010= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F972)
	S1011= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F973)
	S1012= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F974)
	S1013= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F975)
	S1014= CU_EX.IRFunc1=rT                                     Path(S890,S1013)
	S1015= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F976)
	S1016= CU_EX.IRFunc2=rS                                     Path(S889,S1015)
	S1017= IR_EX.Out31_26=>CU_EX.Op                             Premise(F977)
	S1018= CU_EX.Op=13                                          Path(S888,S1017)
	S1019= CU_EX.Func=alu_add                                   CU_EX(S1018)
	S1020= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F978)
	S1021= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F979)
	S1022= CU_ID.IRFunc1=rT                                     Path(S895,S1021)
	S1023= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F980)
	S1024= CU_ID.IRFunc2=rS                                     Path(S894,S1023)
	S1025= IR_ID.Out31_26=>CU_ID.Op                             Premise(F981)
	S1026= CU_ID.Op=13                                          Path(S893,S1025)
	S1027= CU_ID.Func=alu_add                                   CU_ID(S1026)
	S1028= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F982)
	S1029= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F983)
	S1030= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F984)
	S1031= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F985)
	S1032= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F986)
	S1033= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F987)
	S1034= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F988)
	S1035= IR_WB.Out31_26=>CU_WB.Op                             Premise(F989)
	S1036= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F990)
	S1037= CtrlA_EX=0                                           Premise(F991)
	S1038= [A_EX]=FU(a)                                         A_EX-Hold(S841,S1037)
	S1039= CtrlB_EX=0                                           Premise(F992)
	S1040= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S843,S1039)
	S1041= CtrlALUOut_MEM=0                                     Premise(F993)
	S1042= CtrlALUOut_DMMU1=0                                   Premise(F994)
	S1043= CtrlALUOut_DMMU2=0                                   Premise(F995)
	S1044= CtrlALUOut_WB=0                                      Premise(F996)
	S1045= CtrlA_MEM=0                                          Premise(F997)
	S1046= CtrlA_WB=0                                           Premise(F998)
	S1047= CtrlB_MEM=0                                          Premise(F999)
	S1048= CtrlB_WB=0                                           Premise(F1000)
	S1049= CtrlICache=0                                         Premise(F1001)
	S1050= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S853,S1049)
	S1051= CtrlIMMU=0                                           Premise(F1002)
	S1052= CtrlIR_DMMU1=0                                       Premise(F1003)
	S1053= CtrlIR_DMMU2=0                                       Premise(F1004)
	S1054= CtrlIR_EX=0                                          Premise(F1005)
	S1055= [IR_EX]={13,rS,rT,UIMM}                              IR_EX-Hold(S858,S1054)
	S1056= CtrlIR_ID=0                                          Premise(F1006)
	S1057= [IR_ID]={13,rS,rT,UIMM}                              IR_ID-Hold(S860,S1056)
	S1058= CtrlIR_IMMU=0                                        Premise(F1007)
	S1059= CtrlIR_MEM=0                                         Premise(F1008)
	S1060= CtrlIR_WB=0                                          Premise(F1009)
	S1061= CtrlGPR=1                                            Premise(F1010)
	S1062= CtrlIAddrReg=0                                       Premise(F1011)
	S1063= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S867,S1062)
	S1064= CtrlPC=0                                             Premise(F1012)
	S1065= CtrlPCInc=0                                          Premise(F1013)
	S1066= PC[CIA]=addr                                         PC-Hold(S870,S1065)
	S1067= PC[Out]=addr+4                                       PC-Hold(S871,S1064,S1065)
	S1068= CtrlIMem=0                                           Premise(F1014)
	S1069= IMem[{pid,addr}]={13,rS,rT,UIMM}                     IMem-Hold(S873,S1068)
	S1070= CtrlICacheReg=0                                      Premise(F1015)
	S1071= CtrlASIDIn=0                                         Premise(F1016)
	S1072= CtrlCP0=0                                            Premise(F1017)
	S1073= CP0[ASID]=pid                                        CP0-Hold(S877,S1072)
	S1074= CtrlEPCIn=0                                          Premise(F1018)
	S1075= CtrlExCodeIn=0                                       Premise(F1019)
	S1076= CtrlIRMux=0                                          Premise(F1020)

POST	S1038= [A_EX]=FU(a)                                         A_EX-Hold(S841,S1037)
	S1040= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S843,S1039)
	S1050= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S853,S1049)
	S1055= [IR_EX]={13,rS,rT,UIMM}                              IR_EX-Hold(S858,S1054)
	S1057= [IR_ID]={13,rS,rT,UIMM}                              IR_ID-Hold(S860,S1056)
	S1063= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S867,S1062)
	S1066= PC[CIA]=addr                                         PC-Hold(S870,S1065)
	S1067= PC[Out]=addr+4                                       PC-Hold(S871,S1064,S1065)
	S1069= IMem[{pid,addr}]={13,rS,rT,UIMM}                     IMem-Hold(S873,S1068)
	S1073= CP0[ASID]=pid                                        CP0-Hold(S877,S1072)

