//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24817639
// Cuda compilation tools, release 10.0, V10.0.130
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_30
.address_size 64

	// .globl	__raygen__raygen_program

.visible .entry __raygen__raygen_program(

)
{
	.local .align 8 .b8 	__local_depot0[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<34>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<324>;
	.reg .b32 	%r<322>;
	.reg .b64 	%rd<41>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	// inline asm
	call (%rd8), _optix_get_sbt_data_ptr_64, ();
	// inline asm
	// inline asm
	call (%r23), _optix_get_launch_index_x, ();
	// inline asm
	// inline asm
	call (%r24), _optix_get_launch_index_y, ();
	// inline asm
	// inline asm
	call (%r26), _optix_get_launch_dimension_x, ();
	// inline asm
	ld.u64 	%rd2, [%rd8+16];
	cvt.u32.u64	%r4, %rd2;
	setp.ge.u32	%p1, %r23, %r4;
	@%p1 bra 	BB0_36;

	shr.u64 	%rd9, %rd2, 32;
	cvt.u32.u64	%r29, %rd9;
	setp.ge.u32	%p2, %r24, %r29;
	@%p2 bra 	BB0_36;

	mad.lo.s32 	%r5, %r4, %r24, %r23;
	ld.v2.u32 	{%r30, %r31}, [%rd8];
	shr.s32 	%r34, %r23, 5;
	rem.s32 	%r35, %r34, %r31;
	setp.ne.s32	%p3, %r35, %r30;
	@%p3 bra 	BB0_36;

	ld.u64 	%rd10, [%rd8+40];
	add.s64 	%rd3, %rd10, 80;
	ld.u32 	%r6, [%rd10+96];
	mad.lo.s32 	%r36, %r26, %r24, %r23;
	ld.u32 	%r7, [%rd10+80];
	shl.b32 	%r37, %r7, 4;
	add.s32 	%r38, %r37, -1556008596;
	add.s32 	%r39, %r7, -1640531527;
	shr.u32 	%r40, %r7, 5;
	add.s32 	%r41, %r40, -939442524;
	xor.b32  	%r42, %r41, %r38;
	xor.b32  	%r43, %r42, %r39;
	add.s32 	%r44, %r43, %r36;
	shl.b32 	%r45, %r44, 4;
	add.s32 	%r46, %r45, -1383041155;
	add.s32 	%r47, %r44, -1640531527;
	xor.b32  	%r48, %r46, %r47;
	shr.u32 	%r49, %r44, 5;
	add.s32 	%r50, %r49, 2123724318;
	xor.b32  	%r51, %r48, %r50;
	add.s32 	%r52, %r51, %r7;
	shl.b32 	%r53, %r52, 4;
	add.s32 	%r54, %r53, -1556008596;
	add.s32 	%r55, %r52, 1013904242;
	shr.u32 	%r56, %r52, 5;
	add.s32 	%r57, %r56, -939442524;
	xor.b32  	%r58, %r57, %r54;
	xor.b32  	%r59, %r58, %r55;
	add.s32 	%r60, %r59, %r44;
	shl.b32 	%r61, %r60, 4;
	add.s32 	%r62, %r61, -1383041155;
	add.s32 	%r63, %r60, 1013904242;
	xor.b32  	%r64, %r62, %r63;
	shr.u32 	%r65, %r60, 5;
	add.s32 	%r66, %r65, 2123724318;
	xor.b32  	%r67, %r64, %r66;
	add.s32 	%r68, %r67, %r52;
	shl.b32 	%r69, %r68, 4;
	add.s32 	%r70, %r69, -1556008596;
	add.s32 	%r71, %r68, -626627285;
	shr.u32 	%r72, %r68, 5;
	add.s32 	%r73, %r72, -939442524;
	xor.b32  	%r74, %r73, %r70;
	xor.b32  	%r75, %r74, %r71;
	add.s32 	%r76, %r75, %r60;
	shl.b32 	%r77, %r76, 4;
	add.s32 	%r78, %r77, -1383041155;
	add.s32 	%r79, %r76, -626627285;
	xor.b32  	%r80, %r78, %r79;
	shr.u32 	%r81, %r76, 5;
	add.s32 	%r82, %r81, 2123724318;
	xor.b32  	%r83, %r80, %r82;
	add.s32 	%r84, %r83, %r68;
	shl.b32 	%r85, %r84, 4;
	add.s32 	%r86, %r85, -1556008596;
	add.s32 	%r87, %r84, 2027808484;
	shr.u32 	%r88, %r84, 5;
	add.s32 	%r89, %r88, -939442524;
	xor.b32  	%r90, %r89, %r86;
	xor.b32  	%r91, %r90, %r87;
	add.s32 	%r92, %r91, %r76;
	shl.b32 	%r93, %r92, 4;
	add.s32 	%r94, %r93, -1383041155;
	add.s32 	%r95, %r92, 2027808484;
	xor.b32  	%r96, %r94, %r95;
	shr.u32 	%r97, %r92, 5;
	add.s32 	%r98, %r97, 2123724318;
	xor.b32  	%r99, %r96, %r98;
	add.s32 	%r100, %r99, %r84;
	shl.b32 	%r101, %r100, 4;
	add.s32 	%r102, %r101, -1556008596;
	add.s32 	%r103, %r100, 387276957;
	shr.u32 	%r104, %r100, 5;
	add.s32 	%r105, %r104, -939442524;
	xor.b32  	%r106, %r105, %r102;
	xor.b32  	%r107, %r106, %r103;
	add.s32 	%r108, %r107, %r92;
	shl.b32 	%r109, %r108, 4;
	add.s32 	%r110, %r109, -1383041155;
	add.s32 	%r111, %r108, 387276957;
	xor.b32  	%r112, %r110, %r111;
	shr.u32 	%r113, %r108, 5;
	add.s32 	%r114, %r113, 2123724318;
	xor.b32  	%r115, %r112, %r114;
	add.s32 	%r116, %r115, %r100;
	shl.b32 	%r117, %r116, 4;
	add.s32 	%r118, %r117, -1556008596;
	add.s32 	%r119, %r116, -1253254570;
	shr.u32 	%r120, %r116, 5;
	add.s32 	%r121, %r120, -939442524;
	xor.b32  	%r122, %r121, %r118;
	xor.b32  	%r123, %r122, %r119;
	add.s32 	%r124, %r123, %r108;
	shl.b32 	%r125, %r124, 4;
	add.s32 	%r126, %r125, -1383041155;
	add.s32 	%r127, %r124, -1253254570;
	xor.b32  	%r128, %r126, %r127;
	shr.u32 	%r129, %r124, 5;
	add.s32 	%r130, %r129, 2123724318;
	xor.b32  	%r131, %r128, %r130;
	add.s32 	%r132, %r131, %r116;
	shl.b32 	%r133, %r132, 4;
	add.s32 	%r134, %r133, -1556008596;
	add.s32 	%r135, %r132, 1401181199;
	shr.u32 	%r136, %r132, 5;
	add.s32 	%r137, %r136, -939442524;
	xor.b32  	%r138, %r137, %r134;
	xor.b32  	%r139, %r138, %r135;
	add.s32 	%r140, %r139, %r124;
	shl.b32 	%r141, %r140, 4;
	add.s32 	%r142, %r141, -1383041155;
	add.s32 	%r143, %r140, 1401181199;
	xor.b32  	%r144, %r142, %r143;
	shr.u32 	%r145, %r140, 5;
	add.s32 	%r146, %r145, 2123724318;
	xor.b32  	%r147, %r144, %r146;
	add.s32 	%r148, %r147, %r132;
	shl.b32 	%r149, %r148, 4;
	add.s32 	%r150, %r149, -1556008596;
	add.s32 	%r151, %r148, -239350328;
	shr.u32 	%r152, %r148, 5;
	add.s32 	%r153, %r152, -939442524;
	xor.b32  	%r154, %r153, %r150;
	xor.b32  	%r155, %r154, %r151;
	add.s32 	%r156, %r155, %r140;
	shl.b32 	%r157, %r156, 4;
	add.s32 	%r158, %r157, -1383041155;
	add.s32 	%r159, %r156, -239350328;
	xor.b32  	%r160, %r158, %r159;
	shr.u32 	%r161, %r156, 5;
	add.s32 	%r162, %r161, 2123724318;
	xor.b32  	%r163, %r160, %r162;
	add.s32 	%r164, %r163, %r148;
	shl.b32 	%r165, %r164, 4;
	add.s32 	%r166, %r165, -1556008596;
	add.s32 	%r167, %r164, -1879881855;
	shr.u32 	%r168, %r164, 5;
	add.s32 	%r169, %r168, -939442524;
	xor.b32  	%r170, %r169, %r166;
	xor.b32  	%r171, %r170, %r167;
	add.s32 	%r172, %r171, %r156;
	shl.b32 	%r173, %r172, 4;
	add.s32 	%r174, %r173, -1383041155;
	add.s32 	%r175, %r172, -1879881855;
	xor.b32  	%r176, %r174, %r175;
	shr.u32 	%r177, %r172, 5;
	add.s32 	%r178, %r177, 2123724318;
	xor.b32  	%r179, %r176, %r178;
	add.s32 	%r180, %r179, %r164;
	shl.b32 	%r181, %r180, 4;
	add.s32 	%r182, %r181, -1556008596;
	add.s32 	%r183, %r180, 774553914;
	shr.u32 	%r184, %r180, 5;
	add.s32 	%r185, %r184, -939442524;
	xor.b32  	%r186, %r185, %r182;
	xor.b32  	%r187, %r186, %r183;
	add.s32 	%r188, %r187, %r172;
	shl.b32 	%r189, %r188, 4;
	add.s32 	%r190, %r189, -1383041155;
	add.s32 	%r191, %r188, 774553914;
	xor.b32  	%r192, %r190, %r191;
	shr.u32 	%r193, %r188, 5;
	add.s32 	%r194, %r193, 2123724318;
	xor.b32  	%r195, %r192, %r194;
	add.s32 	%r196, %r195, %r180;
	shl.b32 	%r197, %r196, 4;
	add.s32 	%r198, %r197, -1556008596;
	add.s32 	%r199, %r196, -865977613;
	shr.u32 	%r200, %r196, 5;
	add.s32 	%r201, %r200, -939442524;
	xor.b32  	%r202, %r201, %r198;
	xor.b32  	%r203, %r202, %r199;
	add.s32 	%r204, %r203, %r188;
	shl.b32 	%r205, %r204, 4;
	add.s32 	%r206, %r205, -1383041155;
	add.s32 	%r207, %r204, -865977613;
	xor.b32  	%r208, %r206, %r207;
	shr.u32 	%r209, %r204, 5;
	add.s32 	%r210, %r209, 2123724318;
	xor.b32  	%r211, %r208, %r210;
	add.s32 	%r212, %r211, %r196;
	shl.b32 	%r213, %r212, 4;
	add.s32 	%r214, %r213, -1556008596;
	add.s32 	%r215, %r212, 1788458156;
	shr.u32 	%r216, %r212, 5;
	add.s32 	%r217, %r216, -939442524;
	xor.b32  	%r218, %r217, %r214;
	xor.b32  	%r219, %r218, %r215;
	add.s32 	%r220, %r219, %r204;
	shl.b32 	%r221, %r220, 4;
	add.s32 	%r222, %r221, -1383041155;
	add.s32 	%r223, %r220, 1788458156;
	xor.b32  	%r224, %r222, %r223;
	shr.u32 	%r225, %r220, 5;
	add.s32 	%r226, %r225, 2123724318;
	xor.b32  	%r227, %r224, %r226;
	add.s32 	%r228, %r227, %r212;
	shl.b32 	%r229, %r228, 4;
	add.s32 	%r230, %r229, -1556008596;
	add.s32 	%r231, %r228, 147926629;
	shr.u32 	%r232, %r228, 5;
	add.s32 	%r233, %r232, -939442524;
	xor.b32  	%r234, %r233, %r230;
	xor.b32  	%r235, %r234, %r231;
	add.s32 	%r236, %r235, %r220;
	shl.b32 	%r237, %r236, 4;
	add.s32 	%r238, %r237, -1383041155;
	add.s32 	%r239, %r236, 147926629;
	xor.b32  	%r240, %r238, %r239;
	shr.u32 	%r241, %r236, 5;
	add.s32 	%r242, %r241, 2123724318;
	xor.b32  	%r243, %r240, %r242;
	add.s32 	%r244, %r243, %r228;
	shl.b32 	%r245, %r244, 4;
	add.s32 	%r246, %r245, -1556008596;
	add.s32 	%r247, %r244, -1492604898;
	shr.u32 	%r248, %r244, 5;
	add.s32 	%r249, %r248, -939442524;
	xor.b32  	%r250, %r249, %r246;
	xor.b32  	%r251, %r250, %r247;
	add.s32 	%r252, %r251, %r236;
	shl.b32 	%r253, %r252, 4;
	add.s32 	%r254, %r253, -1383041155;
	add.s32 	%r255, %r252, -1492604898;
	xor.b32  	%r256, %r254, %r255;
	shr.u32 	%r257, %r252, 5;
	add.s32 	%r258, %r257, 2123724318;
	xor.b32  	%r259, %r256, %r258;
	add.s32 	%r260, %r259, %r244;
	shl.b32 	%r261, %r260, 4;
	add.s32 	%r262, %r261, -1556008596;
	add.s32 	%r263, %r260, 1161830871;
	shr.u32 	%r264, %r260, 5;
	add.s32 	%r265, %r264, -939442524;
	xor.b32  	%r266, %r265, %r262;
	xor.b32  	%r267, %r266, %r263;
	add.s32 	%r268, %r267, %r252;
	shl.b32 	%r269, %r268, 4;
	add.s32 	%r270, %r269, -1383041155;
	add.s32 	%r271, %r268, 1161830871;
	xor.b32  	%r272, %r270, %r271;
	shr.u32 	%r273, %r268, 5;
	add.s32 	%r274, %r273, 2123724318;
	xor.b32  	%r275, %r272, %r274;
	add.s32 	%r276, %r275, %r260;
	shl.b32 	%r277, %r276, 4;
	add.s32 	%r278, %r277, -1556008596;
	add.s32 	%r279, %r276, -478700656;
	shr.u32 	%r280, %r276, 5;
	add.s32 	%r281, %r280, -939442524;
	xor.b32  	%r282, %r281, %r278;
	xor.b32  	%r283, %r282, %r279;
	add.s32 	%r319, %r283, %r268;
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd12, %SPL, 0;
	st.local.u32 	[%rd12], %r319;
	mov.f32 	%f285, 0f00000000;
	setp.lt.s32	%p4, %r6, 1;
	mov.f32 	%f286, %f285;
	mov.f32 	%f287, %f285;
	mov.f32 	%f288, %f285;
	@%p4 bra 	BB0_24;

	cvt.rn.f32.s32	%f1, %r23;
	cvt.rn.f32.s32	%f2, %r24;
	add.u64 	%rd5, %SP, 8;
	add.u64 	%rd13, %SPL, 8;
	add.s64 	%rd4, %rd13, 76;
	mov.f32 	%f285, 0f00000000;
	mov.u32 	%r320, 0;
	mov.f32 	%f286, %f285;
	mov.f32 	%f287, %f285;
	mov.f32 	%f288, %f285;
	bra.uni 	BB0_5;

BB0_37:
	ld.local.u32 	%r319, [%rd12];

BB0_5:
	mad.lo.s32 	%r11, %r319, 1664525, 1013904223;
	cvt.rn.f32.u32	%f7, %r11;
	abs.ftz.f32 	%f8, %f7;
	setp.eq.ftz.f32	%p5, %f8, 0f00000000;
	setp.eq.ftz.f32	%p6, %f8, 0f7F800000;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_7:
	setp.leu.ftz.f32	%p8, %f8, 0f00000000;
	add.ftz.f32 	%f112, %f7, %f7;
	selp.f32	%f289, %f112, %f7, %p8;
	bra.uni 	BB0_8;

BB0_6:
	mov.f32 	%f110, 0fC2000000;
	ex2.approx.ftz.f32 	%f111, %f110;
	mul.ftz.f32 	%f289, %f7, %f111;

BB0_8:
	mad.lo.s32 	%r321, %r11, 1664525, 1013904223;
	st.local.u32 	[%rd12], %r321;
	cvt.rn.f32.u32	%f12, %r321;
	abs.ftz.f32 	%f13, %f12;
	setp.eq.ftz.f32	%p9, %f13, 0f00000000;
	setp.eq.ftz.f32	%p10, %f13, 0f7F800000;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB0_10;
	bra.uni 	BB0_9;

BB0_10:
	setp.leu.ftz.f32	%p12, %f13, 0f00000000;
	add.ftz.f32 	%f115, %f12, %f12;
	selp.f32	%f290, %f115, %f12, %p12;
	bra.uni 	BB0_11;

BB0_9:
	mov.f32 	%f113, 0fC2000000;
	ex2.approx.ftz.f32 	%f114, %f113;
	mul.ftz.f32 	%f290, %f12, %f114;

BB0_11:
	ld.f32 	%f293, [%rd3+-8];
	mov.f32 	%f117, 0f00000000;
	setp.leu.ftz.f32	%p13, %f293, 0f00000000;
	mov.f32 	%f294, %f117;
	mov.f32 	%f295, %f117;
	@%p13 bra 	BB0_20;

BB0_12:
	mad.lo.s32 	%r14, %r321, 1664525, 1013904223;
	cvt.rn.f32.u32	%f18, %r14;
	abs.ftz.f32 	%f19, %f18;
	setp.eq.ftz.f32	%p14, %f19, 0f00000000;
	setp.eq.ftz.f32	%p15, %f19, 0f7F800000;
	or.pred  	%p16, %p14, %p15;
	@%p16 bra 	BB0_14;
	bra.uni 	BB0_13;

BB0_14:
	setp.leu.ftz.f32	%p17, %f19, 0f00000000;
	add.ftz.f32 	%f120, %f18, %f18;
	selp.f32	%f291, %f120, %f18, %p17;
	bra.uni 	BB0_15;

BB0_13:
	mov.f32 	%f118, 0fC2000000;
	ex2.approx.ftz.f32 	%f119, %f118;
	mul.ftz.f32 	%f291, %f18, %f119;

BB0_15:
	mad.lo.s32 	%r321, %r14, 1664525, 1013904223;
	cvt.rn.f32.u32	%f23, %r321;
	abs.ftz.f32 	%f24, %f23;
	setp.eq.ftz.f32	%p18, %f24, 0f00000000;
	setp.eq.ftz.f32	%p19, %f24, 0f7F800000;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_17:
	setp.leu.ftz.f32	%p21, %f24, 0f00000000;
	add.ftz.f32 	%f123, %f23, %f23;
	selp.f32	%f292, %f123, %f23, %p21;
	bra.uni 	BB0_18;

BB0_16:
	mov.f32 	%f121, 0fC2000000;
	ex2.approx.ftz.f32 	%f122, %f121;
	mul.ftz.f32 	%f292, %f23, %f122;

BB0_18:
	fma.rn.ftz.f32 	%f294, %f291, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f295, %f292, 0f40000000, 0fBF800000;
	mul.ftz.f32 	%f124, %f295, %f295;
	fma.rn.ftz.f32 	%f125, %f294, %f294, %f124;
	mov.f32 	%f126, 0f00000000;
	sub.ftz.f32 	%f127, %f126, 0f00000000;
	fma.rn.ftz.f32 	%f128, %f127, %f127, %f125;
	setp.ge.ftz.f32	%p22, %f128, 0f3F800000;
	@%p22 bra 	BB0_12;

	st.local.u32 	[%rd12], %r321;
	ld.f32 	%f293, [%rd3+-8];

BB0_20:
	add.ftz.f32 	%f131, %f1, %f289;
	add.ftz.f32 	%f132, %f2, %f290;
	ld.f32 	%f133, [%rd3+-80];
	mul.ftz.f32 	%f134, %f294, %f293;
	ld.f32 	%f135, [%rd3+-76];
	ld.f32 	%f136, [%rd3+-72];
	ld.f32 	%f137, [%rd3+-68];
	mul.ftz.f32 	%f138, %f295, %f293;
	mul.ftz.f32 	%f139, %f138, %f137;
	ld.f32 	%f140, [%rd3+-64];
	mul.ftz.f32 	%f141, %f138, %f140;
	ld.f32 	%f142, [%rd3+-60];
	mul.ftz.f32 	%f143, %f138, %f142;
	fma.rn.ftz.f32 	%f144, %f133, %f134, %f139;
	fma.rn.ftz.f32 	%f145, %f134, %f135, %f141;
	fma.rn.ftz.f32 	%f146, %f134, %f136, %f143;
	ld.f32 	%f147, [%rd3+-44];
	add.ftz.f32 	%f303, %f144, %f147;
	ld.f32 	%f148, [%rd3+-40];
	add.ftz.f32 	%f302, %f145, %f148;
	ld.f32 	%f149, [%rd3+-36];
	add.ftz.f32 	%f301, %f146, %f149;
	ld.f32 	%f150, [%rd3+-56];
	fma.rn.ftz.f32 	%f151, %f131, %f133, %f150;
	ld.f32 	%f152, [%rd3+-52];
	fma.rn.ftz.f32 	%f153, %f131, %f135, %f152;
	ld.f32 	%f154, [%rd3+-48];
	fma.rn.ftz.f32 	%f155, %f131, %f136, %f154;
	fma.rn.ftz.f32 	%f156, %f132, %f137, %f151;
	fma.rn.ftz.f32 	%f157, %f132, %f140, %f153;
	fma.rn.ftz.f32 	%f158, %f132, %f142, %f155;
	sub.ftz.f32 	%f159, %f156, %f144;
	sub.ftz.f32 	%f160, %f157, %f145;
	sub.ftz.f32 	%f161, %f158, %f146;
	mul.ftz.f32 	%f162, %f160, %f160;
	fma.rn.ftz.f32 	%f163, %f159, %f159, %f162;
	fma.rn.ftz.f32 	%f164, %f161, %f161, %f163;
	rsqrt.approx.ftz.f32 	%f165, %f164;
	mul.ftz.f32 	%f300, %f159, %f165;
	mul.ftz.f32 	%f299, %f160, %f165;
	mul.ftz.f32 	%f298, %f165, %f161;
	mov.u32 	%r285, 1065353216;
	st.local.u32 	[%rd4], %r285;
	mov.f32 	%f166, 0f3F800000;
	st.local.v2.f32 	[%rd4+4], {%f166, %f166};
	st.local.v2.f32 	[%rd4+12], {%f117, %f117};
	mov.u32 	%r286, 0;
	st.local.u32 	[%rd4+20], %r286;
	st.local.v2.u32 	[%rd4+-68], {%r286, %r286};
	st.local.u32 	[%rd4+52], %r286;
	ld.u64 	%rd18, [%rd8+40];
	st.local.u64 	[%rd4+-44], %rd18;
	add.s64 	%rd6, %rd8, 48;
	ld.u64 	%rd19, [%rd8+48];
	st.local.u64 	[%rd4+-28], %rd19;
	ld.u64 	%rd20, [%rd8+56];
	st.local.u64 	[%rd4+-20], %rd20;
	st.local.u64 	[%rd4+-36], %rd11;
	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd4+56], %rs1;
	ld.u64 	%rd22, [%rd8+8];
	st.local.u64 	[%rd4+-52], %rd22;
	ld.u32 	%r16, [%rd18+92];
	cvt.u32.u64	%r17, %rd5;
	shr.u64 	%rd23, %rd5, 32;
	cvt.u32.u64	%r18, %rd23;
	mov.f32 	%f297, 0f358637BD;
	mov.f32 	%f296, 0f4CBEBC20;
	setp.lt.s32	%p23, %r16, 1;
	@%p23 bra 	BB0_23;

BB0_21:
	ld.u64 	%rd24, [%rd6+-40];
	mov.u32 	%r289, -1;
	mov.u32 	%r292, 1;
	mov.f32 	%f176, 0f00000000;
	// inline asm
	call (%r287, %r288), _optix_trace_2, (%rd24, %f303, %f302, %f301, %f300, %f299, %f298, %f297, %f296, %f176, %r289, %r292, %r286, %r292, %r286, %r18, %r17);
	// inline asm
	ld.local.u8 	%rs2, [%rd4+56];
	setp.eq.s16	%p24, %rs2, 1;
	@%p24 bra 	BB0_23;

	ld.local.u32 	%r296, [%rd4+-68];
	add.s32 	%r297, %r296, 1;
	ld.local.v2.f32 	{%f179, %f180}, [%rd4+36];
	ld.local.f32 	%f181, [%rd4+44];
	ld.local.f32 	%f303, [%rd4+24];
	ld.local.v2.f32 	{%f302, %f301}, [%rd4+28];
	st.local.u32 	[%rd4+-68], %r297;
	mul.ftz.f32 	%f186, %f180, %f180;
	fma.rn.ftz.f32 	%f187, %f179, %f179, %f186;
	fma.rn.ftz.f32 	%f188, %f181, %f181, %f187;
	rsqrt.approx.ftz.f32 	%f189, %f188;
	mul.ftz.f32 	%f300, %f189, %f179;
	mul.ftz.f32 	%f299, %f189, %f180;
	mul.ftz.f32 	%f298, %f189, %f181;
	add.s32 	%r298, %r296, 2;
	setp.lt.s32	%p25, %r298, %r16;
	mov.f32 	%f297, 0f3A83126F;
	mov.f32 	%f296, 0f49742400;
	@%p25 bra 	BB0_21;

BB0_23:
	ld.local.v2.f32 	{%f190, %f191}, [%rd4+12];
	add.ftz.f32 	%f288, %f288, %f190;
	add.ftz.f32 	%f287, %f287, %f191;
	ld.local.f32 	%f194, [%rd4+20];
	add.ftz.f32 	%f286, %f286, %f194;
	ld.local.f32 	%f195, [%rd4+52];
	add.ftz.f32 	%f285, %f285, %f195;
	add.s32 	%r320, %r320, 1;
	setp.lt.s32	%p26, %r320, %r6;
	@%p26 bra 	BB0_37;

BB0_24:
	cvt.rn.f32.s32	%f196, %r6;
	div.approx.ftz.f32 	%f308, %f288, %f196;
	div.approx.ftz.f32 	%f309, %f287, %f196;
	div.approx.ftz.f32 	%f310, %f286, %f196;
	div.approx.ftz.f32 	%f311, %f285, %f196;
	ld.u32 	%r20, [%rd3+4];
	setp.lt.s32	%p27, %r20, 1;
	@%p27 bra 	BB0_32;

	min.s32 	%r21, %r7, %r20;
	setp.ne.s32	%p28, %r7, 0;
	@%p28 bra 	BB0_27;

	ld.u64 	%rd25, [%rd8+32];
	mul.wide.s32 	%rd26, %r5, 16;
	add.s64 	%rd27, %rd25, %rd26;
	st.v4.f32 	[%rd27], {%f308, %f309, %f310, %f311};

BB0_27:
	setp.gt.s32	%p29, %r7, 0;
	setp.lt.s32	%p30, %r7, %r20;
	and.pred  	%p31, %p29, %p30;
	@!%p31 bra 	BB0_29;
	bra.uni 	BB0_28;

BB0_28:
	ld.u64 	%rd28, [%rd8+32];
	mul.wide.s32 	%rd29, %r5, 16;
	add.s64 	%rd30, %rd28, %rd29;
	cvt.rn.f32.s32	%f197, %r7;
	ld.v4.f32 	{%f198, %f199, %f200, %f201}, [%rd30];
	fma.rn.ftz.f32 	%f308, %f197, %f198, %f308;
	fma.rn.ftz.f32 	%f309, %f197, %f199, %f309;
	fma.rn.ftz.f32 	%f310, %f197, %f200, %f310;
	fma.rn.ftz.f32 	%f311, %f197, %f201, %f311;
	add.ftz.f32 	%f206, %f197, 0f3F800000;
	div.approx.ftz.f32 	%f207, %f311, %f206;
	div.approx.ftz.f32 	%f208, %f310, %f206;
	div.approx.ftz.f32 	%f209, %f309, %f206;
	div.approx.ftz.f32 	%f210, %f308, %f206;
	st.v4.f32 	[%rd30], {%f210, %f209, %f208, %f207};

BB0_29:
	@%p30 bra 	BB0_31;

	ld.u64 	%rd31, [%rd8+32];
	mul.wide.s32 	%rd32, %r5, 16;
	add.s64 	%rd33, %rd31, %rd32;
	cvt.rn.f32.s32	%f211, %r20;
	ld.v4.f32 	{%f212, %f213, %f214, %f215}, [%rd33];
	fma.rn.ftz.f32 	%f308, %f211, %f212, %f308;
	fma.rn.ftz.f32 	%f309, %f211, %f213, %f309;
	fma.rn.ftz.f32 	%f310, %f211, %f214, %f310;
	fma.rn.ftz.f32 	%f311, %f211, %f215, %f311;
	add.ftz.f32 	%f220, %f211, 0f3F800000;
	div.approx.ftz.f32 	%f221, %f311, %f220;
	div.approx.ftz.f32 	%f222, %f310, %f220;
	div.approx.ftz.f32 	%f223, %f309, %f220;
	div.approx.ftz.f32 	%f224, %f308, %f220;
	st.v4.f32 	[%rd33], {%f224, %f223, %f222, %f221};

BB0_31:
	cvt.rn.f32.s32	%f225, %r21;
	add.ftz.f32 	%f226, %f225, 0f3F800000;
	div.approx.ftz.f32 	%f323, %f308, %f226;
	div.approx.ftz.f32 	%f322, %f309, %f226;
	div.approx.ftz.f32 	%f321, %f310, %f226;
	div.approx.ftz.f32 	%f320, %f311, %f226;
	bra.uni 	BB0_35;

BB0_32:
	ld.u64 	%rd34, [%rd8+32];
	mul.wide.s32 	%rd35, %r5, 16;
	add.s64 	%rd7, %rd34, %rd35;
	setp.lt.s32	%p33, %r7, 1;
	@%p33 bra 	BB0_34;

	ld.v4.f32 	{%f227, %f228, %f229, %f230}, [%rd7];
	add.ftz.f32 	%f308, %f308, %f227;
	add.ftz.f32 	%f309, %f309, %f228;
	add.ftz.f32 	%f310, %f310, %f229;
	add.ftz.f32 	%f311, %f311, %f230;

BB0_34:
	st.v4.f32 	[%rd7], {%f308, %f309, %f310, %f311};
	cvt.rn.f32.s32	%f235, %r7;
	add.ftz.f32 	%f236, %f235, 0f3F800000;
	div.approx.ftz.f32 	%f323, %f308, %f236;
	div.approx.ftz.f32 	%f322, %f309, %f236;
	div.approx.ftz.f32 	%f321, %f310, %f236;
	div.approx.ftz.f32 	%f320, %f311, %f236;

BB0_35:
	fma.rn.ftz.f32 	%f237, %f323, 0f4020A3D7, 0f3CF5C28F;
	fma.rn.ftz.f32 	%f238, %f322, 0f4020A3D7, 0f3CF5C28F;
	fma.rn.ftz.f32 	%f239, %f321, 0f4020A3D7, 0f3CF5C28F;
	mul.ftz.f32 	%f240, %f323, %f237;
	mul.ftz.f32 	%f241, %f322, %f238;
	mul.ftz.f32 	%f242, %f321, %f239;
	fma.rn.ftz.f32 	%f243, %f323, %f323, 0f3F170A3D;
	fma.rn.ftz.f32 	%f244, %f322, %f322, 0f3F170A3D;
	fma.rn.ftz.f32 	%f245, %f321, %f321, 0f3F170A3D;
	fma.rn.ftz.f32 	%f246, %f323, %f243, 0f3E0F5C29;
	fma.rn.ftz.f32 	%f247, %f322, %f244, 0f3E0F5C29;
	fma.rn.ftz.f32 	%f248, %f321, %f245, 0f3E0F5C29;
	div.approx.ftz.f32 	%f249, %f240, %f246;
	div.approx.ftz.f32 	%f250, %f241, %f247;
	div.approx.ftz.f32 	%f251, %f242, %f248;
	cvt.ftz.sat.f32.f32	%f252, %f249;
	cvt.ftz.sat.f32.f32	%f253, %f250;
	cvt.ftz.sat.f32.f32	%f254, %f251;
	mov.f32 	%f255, 0f38800006;
	max.ftz.f32 	%f256, %f255, %f252;
	max.ftz.f32 	%f257, %f255, %f253;
	max.ftz.f32 	%f258, %f255, %f254;
	mul.ftz.f32 	%f259, %f256, 0f414EB852;
	mul.ftz.f32 	%f260, %f257, 0f414EB852;
	mul.ftz.f32 	%f261, %f258, 0f414EB852;
	mov.f32 	%f262, 0f3B4D2BED;
	max.ftz.f32 	%f263, %f256, %f262;
	max.ftz.f32 	%f264, %f257, %f262;
	max.ftz.f32 	%f265, %f258, %f262;
	lg2.approx.ftz.f32 	%f266, %f263;
	mul.ftz.f32 	%f267, %f266, 0f3ED55555;
	ex2.approx.ftz.f32 	%f268, %f267;
	lg2.approx.ftz.f32 	%f269, %f264;
	mul.ftz.f32 	%f270, %f269, 0f3ED55555;
	ex2.approx.ftz.f32 	%f271, %f270;
	lg2.approx.ftz.f32 	%f272, %f265;
	mul.ftz.f32 	%f273, %f272, 0f3ED55555;
	ex2.approx.ftz.f32 	%f274, %f273;
	fma.rn.ftz.f32 	%f275, %f268, 0f3F870A3D, 0fBD6147AE;
	fma.rn.ftz.f32 	%f276, %f271, 0f3F870A3D, 0fBD6147AE;
	fma.rn.ftz.f32 	%f277, %f274, 0f3F870A3D, 0fBD6147AE;
	min.ftz.f32 	%f278, %f259, %f275;
	min.ftz.f32 	%f279, %f260, %f276;
	min.ftz.f32 	%f280, %f261, %f277;
	mul.ftz.f32 	%f281, %f278, 0f43800000;
	cvt.rzi.ftz.s32.f32	%r299, %f281;
	mov.u32 	%r300, 0;
	max.s32 	%r301, %r300, %r299;
	mov.u32 	%r302, 255;
	min.s32 	%r303, %r302, %r301;
	mul.ftz.f32 	%f282, %f279, 0f43800000;
	cvt.rzi.ftz.s32.f32	%r304, %f282;
	max.s32 	%r305, %r300, %r304;
	min.s32 	%r306, %r302, %r305;
	shl.b32 	%r307, %r306, 8;
	add.s32 	%r308, %r307, %r303;
	mul.ftz.f32 	%f283, %f280, 0f43800000;
	cvt.rzi.ftz.s32.f32	%r309, %f283;
	max.s32 	%r310, %r300, %r309;
	min.s32 	%r311, %r302, %r310;
	shl.b32 	%r312, %r311, 16;
	add.s32 	%r313, %r308, %r312;
	mul.ftz.f32 	%f284, %f320, 0f43800000;
	cvt.rzi.ftz.s32.f32	%r314, %f284;
	max.s32 	%r315, %r300, %r314;
	min.s32 	%r316, %r302, %r315;
	shl.b32 	%r317, %r316, 24;
	add.s32 	%r318, %r313, %r317;
	ld.u64 	%rd36, [%rd8+24];
	mul.wide.s32 	%rd37, %r5, 4;
	add.s64 	%rd38, %rd36, %rd37;
	st.u32 	[%rd38], %r318;

BB0_36:
	ret;
}

	// .globl	__miss__miss_program
.visible .entry __miss__miss_program(

)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<46>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<7>;


	// inline asm
	call (%rd3), _optix_get_sbt_data_ptr_64, ();
	// inline asm
	ld.f32 	%f15, [%rd3];
	ld.f32 	%f16, [%rd3+4];
	ld.f32 	%f17, [%rd3+8];
	ld.f32 	%f18, [%rd3+20];
	ld.f32 	%f19, [%rd3+16];
	ld.f32 	%f20, [%rd3+12];
	// inline asm
	call (%f12), _optix_get_world_ray_direction_y, ();
	// inline asm
	fma.rn.ftz.f32 	%f21, %f12, 0f3F000000, 0f3F000000;
	mov.f32 	%f42, 0f3F800000;
	sub.ftz.f32 	%f23, %f42, %f21;
	mul.ftz.f32 	%f24, %f15, %f23;
	mul.ftz.f32 	%f25, %f16, %f23;
	mul.ftz.f32 	%f26, %f17, %f23;
	fma.rn.ftz.f32 	%f45, %f20, %f21, %f24;
	fma.rn.ftz.f32 	%f44, %f19, %f21, %f25;
	fma.rn.ftz.f32 	%f43, %f18, %f21, %f26;
	// inline asm
	call (%r1), _optix_get_payload_0, ();
	// inline asm
	// inline asm
	call (%r2), _optix_get_payload_1, ();
	// inline asm
	cvt.u64.u32	%rd4, %r1;
	shl.b64 	%rd5, %rd4, 32;
	cvt.u64.u32	%rd6, %r2;
	or.b64  	%rd1, %rd5, %rd6;
	add.s64 	%rd2, %rd1, 132;
	mov.u16 	%rs1, 1;
	st.u8 	[%rd1+132], %rs1;
	ld.u32 	%r3, [%rd1+8];
	setp.eq.s32	%p1, %r3, 0;
	mov.f32 	%f14, 0f00000000;
	@%p1 bra 	BB1_1;

	ld.f32 	%f28, [%rd1+76];
	mul.ftz.f32 	%f29, %f45, %f28;
	ld.f32 	%f30, [%rd1+80];
	mul.ftz.f32 	%f31, %f44, %f30;
	ld.f32 	%f32, [%rd1+84];
	mul.ftz.f32 	%f33, %f43, %f32;
	mul.ftz.f32 	%f45, %f29, 0f3F1E353F;
	mul.ftz.f32 	%f44, %f31, 0f3F1E353F;
	mul.ftz.f32 	%f43, %f33, 0f3F1E353F;
	bra.uni 	BB1_3;

BB1_1:
	mov.f32 	%f42, %f14;

BB1_3:
	ld.v2.f32 	{%f34, %f35}, [%rd2+-44];
	add.ftz.f32 	%f37, %f44, %f35;
	add.ftz.f32 	%f39, %f45, %f34;
	ld.f32 	%f40, [%rd2+-36];
	st.v2.f32 	[%rd2+-44], {%f39, %f37};
	add.ftz.f32 	%f41, %f43, %f40;
	st.f32 	[%rd2+-36], %f41;
	st.f32 	[%rd2+-4], %f42;
	ret;
}

	// .globl	__miss__miss_program_shadow
.visible .entry __miss__miss_program_shadow(

)
{



	ret;
}


